// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Fri Feb 28 00:25:10 2025
// Host        : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu50-fsvh2104-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ap_ST_fsm_pp0_stage0 = "7'b0010000" *) (* ap_ST_fsm_state1 = "7'b0000001" *) (* ap_ST_fsm_state2 = "7'b0000010" *) 
(* ap_ST_fsm_state3 = "7'b0000100" *) (* ap_ST_fsm_state4 = "7'b0001000" *) (* ap_ST_fsm_state7 = "7'b0100000" *) 
(* ap_ST_fsm_state8 = "7'b1000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis
   (ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    indata_address0,
    indata_ce0,
    indata_we0,
    indata_d0,
    indata_q0,
    indata_address1,
    indata_ce1,
    indata_q1,
    LARc_address0,
    LARc_ce0,
    LARc_we0,
    LARc_d0,
    LARc_q0,
    LARc_address1,
    LARc_ce1,
    LARc_we1,
    LARc_d1,
    LARc_q1);
  input ap_clk;
  input ap_rst;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  output [7:0]indata_address0;
  output indata_ce0;
  output indata_we0;
  output [15:0]indata_d0;
  input [15:0]indata_q0;
  output [7:0]indata_address1;
  output indata_ce1;
  input [15:0]indata_q1;
  output [2:0]LARc_address0;
  output LARc_ce0;
  output LARc_we0;
  output [15:0]LARc_d0;
  input [15:0]LARc_q0;
  output [2:0]LARc_address1;
  output LARc_ce1;
  output LARc_we1;
  output [15:0]LARc_d1;
  input [15:0]LARc_q1;

  wire \<const0> ;
  wire [2:0]LARc_addr_reg_317;
  wire [2:0]LARc_address0;
  wire [2:0]LARc_address1;
  wire LARc_ce0;
  wire LARc_ce1;
  wire [15:0]LARc_d0;
  wire [6:0]\^LARc_d1 ;
  wire [15:0]LARc_q0;
  wire [15:0]LARc_q1;
  wire LARc_we0;
  wire LARc_we1;
  wire L_ACF_U_n_301;
  wire L_ACF_U_n_302;
  wire L_ACF_U_n_303;
  wire L_ACF_U_n_304;
  wire L_ACF_U_n_305;
  wire L_ACF_U_n_306;
  wire L_ACF_U_n_307;
  wire L_ACF_U_n_308;
  wire L_ACF_U_n_309;
  wire L_ACF_U_n_310;
  wire L_ACF_U_n_311;
  wire L_ACF_U_n_312;
  wire L_ACF_U_n_313;
  wire L_ACF_U_n_314;
  wire L_ACF_U_n_315;
  wire L_ACF_U_n_316;
  wire L_ACF_U_n_317;
  wire L_ACF_U_n_321;
  wire L_ACF_U_n_322;
  wire L_ACF_U_n_323;
  wire L_ACF_U_n_324;
  wire L_ACF_U_n_325;
  wire L_ACF_U_n_326;
  wire L_ACF_U_n_327;
  wire L_ACF_U_n_328;
  wire L_ACF_U_n_329;
  wire L_ACF_U_n_330;
  wire L_ACF_U_n_331;
  wire L_ACF_U_n_332;
  wire L_ACF_U_n_333;
  wire L_ACF_U_n_334;
  wire L_ACF_U_n_335;
  wire L_ACF_U_n_336;
  wire L_ACF_U_n_337;
  wire L_ACF_U_n_338;
  wire L_ACF_U_n_339;
  wire L_ACF_U_n_340;
  wire L_ACF_U_n_341;
  wire L_ACF_U_n_342;
  wire L_ACF_U_n_343;
  wire L_ACF_U_n_344;
  wire L_ACF_U_n_345;
  wire L_ACF_U_n_346;
  wire L_ACF_U_n_347;
  wire L_ACF_U_n_348;
  wire L_ACF_U_n_349;
  wire L_ACF_U_n_350;
  wire L_ACF_U_n_351;
  wire L_ACF_U_n_352;
  wire L_ACF_U_n_353;
  wire L_ACF_U_n_370;
  wire L_ACF_U_n_371;
  wire L_ACF_U_n_372;
  wire L_ACF_U_n_373;
  wire L_ACF_U_n_374;
  wire L_ACF_U_n_375;
  wire L_ACF_U_n_376;
  wire L_ACF_U_n_377;
  wire L_ACF_U_n_378;
  wire L_ACF_U_n_379;
  wire L_ACF_U_n_380;
  wire L_ACF_U_n_381;
  wire L_ACF_U_n_382;
  wire L_ACF_U_n_383;
  wire L_ACF_U_n_384;
  wire L_ACF_U_n_385;
  wire [3:0]L_ACF_address0;
  wire L_ACF_ce0;
  wire L_ACF_ce1;
  wire [63:0]L_ACF_q0;
  wire [63:0]L_ACF_q1;
  wire L_ACF_we0;
  wire L_ACF_we1;
  wire [63:32]add_ln120_fu_958_p2;
  wire [63:0]add_ln122_fu_1085_p2;
  wire [2:0]add_ln237_fu_150_p2;
  wire and_ln107_4_fu_647_p2;
  wire and_ln107_4_reg_1458;
  wire and_ln107_8_reg_1356;
  wire and_ln107_fu_611_p2;
  wire and_ln107_reg_1350;
  wire and_ln107_reg_1452;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_12_[0] ;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state4_1;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire [23:2]ap_NS_fsm_0;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_12;
  wire ap_idle;
  wire [0:0]ap_phi_mux_retval_0_i43_phi_fu_384_p4;
  wire ap_rst;
  wire ap_start;
  wire bitoff_U_n_12;
  wire bitoff_U_n_16;
  wire bitoff_U_n_17;
  wire bitoff_U_n_21;
  wire bitoff_U_n_22;
  wire bitoff_ce2;
  wire bitoff_ce3;
  wire [3:0]bitoff_q0;
  wire [0:0]bitoff_q1;
  wire [3:0]bitoff_q2;
  wire [0:0]bitoff_q3;
  wire [15:0]d0;
  wire [14:0]grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_smax_out;
  wire [2:2]grp_Autocorrelation_fu_103_L_ACF_address0;
  wire [3:3]grp_Autocorrelation_fu_103_L_ACF_address1;
  wire [63:0]grp_Autocorrelation_fu_103_L_ACF_d0;
  wire [63:0]grp_Autocorrelation_fu_103_L_ACF_d1;
  wire grp_Autocorrelation_fu_103_ap_start_reg;
  wire [6:4]grp_Autocorrelation_fu_103_bitoff_address0;
  wire [7:7]grp_Autocorrelation_fu_103_bitoff_address2;
  wire grp_Autocorrelation_fu_103_bitoff_ce0;
  wire grp_Autocorrelation_fu_103_n_112;
  wire grp_Autocorrelation_fu_103_n_113;
  wire grp_Autocorrelation_fu_103_n_178;
  wire grp_Autocorrelation_fu_103_n_179;
  wire grp_Autocorrelation_fu_103_n_180;
  wire grp_Autocorrelation_fu_103_n_19;
  wire grp_Autocorrelation_fu_103_n_20;
  wire grp_Autocorrelation_fu_103_n_21;
  wire grp_Autocorrelation_fu_103_n_22;
  wire grp_Autocorrelation_fu_103_n_23;
  wire grp_Autocorrelation_fu_103_n_24;
  wire grp_Autocorrelation_fu_103_n_245;
  wire grp_Autocorrelation_fu_103_n_246;
  wire grp_Autocorrelation_fu_103_n_247;
  wire grp_Autocorrelation_fu_103_n_25;
  wire grp_Autocorrelation_fu_103_n_254;
  wire grp_Autocorrelation_fu_103_n_255;
  wire grp_Autocorrelation_fu_103_n_26;
  wire grp_Autocorrelation_fu_103_n_27;
  wire grp_Autocorrelation_fu_103_n_28;
  wire grp_Autocorrelation_fu_103_n_29;
  wire grp_Autocorrelation_fu_103_n_30;
  wire grp_Autocorrelation_fu_103_n_31;
  wire grp_Autocorrelation_fu_103_n_32;
  wire grp_Autocorrelation_fu_103_n_33;
  wire grp_Autocorrelation_fu_103_n_34;
  wire grp_Autocorrelation_fu_103_n_35;
  wire grp_Autocorrelation_fu_103_n_36;
  wire grp_Autocorrelation_fu_103_n_37;
  wire grp_Autocorrelation_fu_103_n_38;
  wire grp_Autocorrelation_fu_103_n_39;
  wire grp_Autocorrelation_fu_103_n_40;
  wire grp_Autocorrelation_fu_103_n_41;
  wire grp_Autocorrelation_fu_103_n_42;
  wire grp_Autocorrelation_fu_103_n_43;
  wire grp_Autocorrelation_fu_103_n_44;
  wire grp_Autocorrelation_fu_103_n_45;
  wire grp_Autocorrelation_fu_103_n_46;
  wire grp_Autocorrelation_fu_103_n_47;
  wire grp_Autocorrelation_fu_103_n_48;
  wire grp_Autocorrelation_fu_103_n_49;
  wire grp_Autocorrelation_fu_103_n_50;
  wire grp_Autocorrelation_fu_103_n_51;
  wire grp_Autocorrelation_fu_103_n_52;
  wire grp_Autocorrelation_fu_103_n_53;
  wire grp_Autocorrelation_fu_103_n_74;
  wire grp_Autocorrelation_fu_103_n_75;
  wire grp_Autocorrelation_fu_103_n_76;
  wire grp_Quantization_and_coding_fu_122_ap_ready;
  wire grp_Quantization_and_coding_fu_122_ap_start_reg;
  wire grp_Quantization_and_coding_fu_122_n_16;
  wire grp_Quantization_and_coding_fu_122_n_18;
  wire grp_Quantization_and_coding_fu_122_n_26;
  wire grp_Quantization_and_coding_fu_122_n_27;
  wire grp_Quantization_and_coding_fu_122_n_28;
  wire grp_Quantization_and_coding_fu_122_n_37;
  wire grp_Quantization_and_coding_fu_122_n_38;
  wire grp_Quantization_and_coding_fu_122_n_39;
  wire grp_Quantization_and_coding_fu_122_n_40;
  wire grp_Quantization_and_coding_fu_122_n_41;
  wire grp_Quantization_and_coding_fu_122_n_42;
  wire grp_Quantization_and_coding_fu_122_n_43;
  wire grp_Quantization_and_coding_fu_122_n_44;
  wire grp_Reflection_coefficients_fu_113_ap_start_reg;
  wire grp_Reflection_coefficients_fu_113_bitoff_ce3;
  wire grp_Reflection_coefficients_fu_113_n_31;
  wire grp_Reflection_coefficients_fu_113_n_44;
  wire grp_Reflection_coefficients_fu_113_n_45;
  wire grp_Reflection_coefficients_fu_113_n_46;
  wire grp_Reflection_coefficients_fu_113_n_47;
  wire grp_Reflection_coefficients_fu_113_n_48;
  wire grp_Reflection_coefficients_fu_113_n_49;
  wire grp_Reflection_coefficients_fu_113_n_52;
  wire grp_Reflection_coefficients_fu_113_n_54;
  wire grp_Reflection_coefficients_fu_113_n_57;
  wire grp_Reflection_coefficients_fu_113_n_58;
  wire grp_Reflection_coefficients_fu_113_n_59;
  wire grp_Reflection_coefficients_fu_113_n_60;
  wire grp_Reflection_coefficients_fu_113_n_61;
  wire grp_Reflection_coefficients_fu_113_n_62;
  wire grp_Reflection_coefficients_fu_113_n_63;
  wire grp_Reflection_coefficients_fu_113_n_64;
  wire grp_Reflection_coefficients_fu_113_n_65;
  wire grp_Reflection_coefficients_fu_113_n_67;
  wire grp_Reflection_coefficients_fu_113_n_68;
  wire grp_Reflection_coefficients_fu_113_n_70;
  wire grp_Reflection_coefficients_fu_113_n_71;
  wire grp_Reflection_coefficients_fu_113_n_73;
  wire grp_Reflection_coefficients_fu_113_n_74;
  wire grp_Reflection_coefficients_fu_113_n_75;
  wire grp_Reflection_coefficients_fu_113_n_76;
  wire grp_Reflection_coefficients_fu_113_n_77;
  wire [3:0]i_9_fu_161_p2;
  wire [3:0]i_fu_150_reg;
  wire i_fu_780;
  wire [3:0]i_fu_78_reg;
  wire icmp_ln107_fu_435_p2;
  wire icmp_ln107_reg_1330;
  wire icmp_ln107_reg_1427;
  wire icmp_ln162_fu_429_p2;
  wire icmp_ln243_fu_233_p2;
  wire [2:0]idx_fu_74_reg;
  wire [7:0]indata_address0;
  wire [7:0]indata_address1;
  wire indata_ce0;
  wire indata_ce1;
  wire [15:0]indata_d0;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire indata_we0;
  wire or_ln107_2_fu_738_p2__1;
  wire or_ln107_fu_653_p2;
  wire or_ln107_reg_1361;
  wire or_ln107_reg_1463;
  wire p_0_in;
  wire [63:0]p_1_in__0;
  wire [2:2]scalauto_2_fu_713_p3;
  wire [6:2]sel0;
  wire sh_prom_cast_cast_cast_cast_reg_14690;
  wire [5:1]sh_prom_cast_cast_cast_fu_751_p1;

  assign LARc_d1[15] = \<const0> ;
  assign LARc_d1[14] = \<const0> ;
  assign LARc_d1[13] = \<const0> ;
  assign LARc_d1[12] = \<const0> ;
  assign LARc_d1[11] = \<const0> ;
  assign LARc_d1[10] = \<const0> ;
  assign LARc_d1[9] = \<const0> ;
  assign LARc_d1[8] = \<const0> ;
  assign LARc_d1[7] = \<const0> ;
  assign LARc_d1[6:0] = \^LARc_d1 [6:0];
  assign ap_ready = ap_done;
  GND GND
       (.G(\<const0> ));
  FDRE \LARc_addr_reg_317_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_74_reg[0]),
        .Q(LARc_addr_reg_317[0]),
        .R(1'b0));
  FDRE \LARc_addr_reg_317_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_74_reg[1]),
        .Q(LARc_addr_reg_317[1]),
        .R(1'b0));
  FDRE \LARc_addr_reg_317_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_74_reg[2]),
        .Q(LARc_addr_reg_317[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LARc_address1[0]_INST_0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(idx_fu_74_reg[0]),
        .O(LARc_address1[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W L_ACF_U
       (.CO(grp_Autocorrelation_fu_103_n_245),
        .D(p_1_in__0),
        .DI(grp_Autocorrelation_fu_103_n_179),
        .P(grp_Autocorrelation_fu_103_n_52),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .S(grp_Autocorrelation_fu_103_n_246),
        .WEA(L_ACF_we1),
        .WEBWE(L_ACF_we0),
        .\add_ln120_reg_1688_reg[39] (grp_Autocorrelation_fu_103_n_51),
        .\add_ln120_reg_1688_reg[39]_0 (grp_Autocorrelation_fu_103_n_180),
        .\add_ln120_reg_1688_reg[39]_1 (grp_Autocorrelation_fu_103_n_247),
        .\add_ln122_reg_1739_reg[31] ({grp_Autocorrelation_fu_103_n_19,grp_Autocorrelation_fu_103_n_20,grp_Autocorrelation_fu_103_n_21,grp_Autocorrelation_fu_103_n_22,grp_Autocorrelation_fu_103_n_23,grp_Autocorrelation_fu_103_n_24,grp_Autocorrelation_fu_103_n_25,grp_Autocorrelation_fu_103_n_26,grp_Autocorrelation_fu_103_n_27,grp_Autocorrelation_fu_103_n_28,grp_Autocorrelation_fu_103_n_29,grp_Autocorrelation_fu_103_n_30,grp_Autocorrelation_fu_103_n_31,grp_Autocorrelation_fu_103_n_32,grp_Autocorrelation_fu_103_n_33,grp_Autocorrelation_fu_103_n_34,grp_Autocorrelation_fu_103_n_35,grp_Autocorrelation_fu_103_n_36,grp_Autocorrelation_fu_103_n_37,grp_Autocorrelation_fu_103_n_38,grp_Autocorrelation_fu_103_n_39,grp_Autocorrelation_fu_103_n_40,grp_Autocorrelation_fu_103_n_41,grp_Autocorrelation_fu_103_n_42,grp_Autocorrelation_fu_103_n_43,grp_Autocorrelation_fu_103_n_44,grp_Autocorrelation_fu_103_n_45,grp_Autocorrelation_fu_103_n_46,grp_Autocorrelation_fu_103_n_47,grp_Autocorrelation_fu_103_n_48,grp_Autocorrelation_fu_103_n_49,grp_Autocorrelation_fu_103_n_50}),
        .\add_ln122_reg_1739_reg[39] (grp_Autocorrelation_fu_103_n_255),
        .address0(L_ACF_address0),
        .address1({grp_Autocorrelation_fu_103_L_ACF_address1,grp_Autocorrelation_fu_103_n_74,grp_Autocorrelation_fu_103_n_75,grp_Autocorrelation_fu_103_n_76}),
        .and_ln107_4_fu_647_p2(and_ln107_4_fu_647_p2),
        .\and_ln107_4_reg_1458_reg[0] (icmp_ln107_fu_435_p2),
        .and_ln107_fu_611_p2(and_ln107_fu_611_p2),
        .\ap_CS_fsm_reg[1] ({ap_NS_fsm_0[23],ap_NS_fsm_0[2]}),
        .\ap_CS_fsm_reg[23] (grp_Reflection_coefficients_fu_113_n_31),
        .\ap_CS_fsm_reg[2] (grp_Reflection_coefficients_fu_113_bitoff_ce3),
        .ap_clk(ap_clk),
        .ce0(L_ACF_ce0),
        .ce1(L_ACF_ce1),
        .d0(d0),
        .d1(grp_Autocorrelation_fu_103_L_ACF_d1),
        .grp_Autocorrelation_fu_103_bitoff_address0({grp_Autocorrelation_fu_103_bitoff_address0[6],grp_Autocorrelation_fu_103_bitoff_address0[4]}),
        .icmp_ln162_fu_429_p2(icmp_ln162_fu_429_p2),
        .or_ln107_fu_653_p2(or_ln107_fu_653_p2),
        .q0(L_ACF_q0),
        .\q0_reg[15] ({sh_prom_cast_cast_cast_cast_reg_14690,grp_Reflection_coefficients_fu_113_n_73,grp_Reflection_coefficients_fu_113_n_74,grp_Reflection_coefficients_fu_113_n_75,grp_Reflection_coefficients_fu_113_n_76,grp_Reflection_coefficients_fu_113_n_77}),
        .\q0_reg[1] ({grp_Autocorrelation_fu_103_bitoff_address2,grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_smax_out}),
        .\q0_reg[3] (ap_CS_fsm_state4),
        .q1(L_ACF_q1),
        .ram_reg_bram_0_0({L_ACF_U_n_301,L_ACF_U_n_302,L_ACF_U_n_303,L_ACF_U_n_304,L_ACF_U_n_305,L_ACF_U_n_306,L_ACF_U_n_307,L_ACF_U_n_308}),
        .ram_reg_bram_0_1({L_ACF_U_n_309,L_ACF_U_n_310,L_ACF_U_n_311,L_ACF_U_n_312,L_ACF_U_n_313,L_ACF_U_n_314,L_ACF_U_n_315,L_ACF_U_n_316}),
        .ram_reg_bram_0_2(L_ACF_U_n_317),
        .ram_reg_bram_0_3(L_ACF_U_n_321),
        .ram_reg_bram_0_4({L_ACF_U_n_370,L_ACF_U_n_371,L_ACF_U_n_372,L_ACF_U_n_373}),
        .ram_reg_bram_0_5({L_ACF_U_n_374,L_ACF_U_n_375,L_ACF_U_n_376,L_ACF_U_n_377}),
        .ram_reg_bram_1_0(add_ln122_fu_1085_p2),
        .ram_reg_bram_1_1(add_ln120_fu_958_p2),
        .ram_reg_bram_1_2({L_ACF_U_n_322,L_ACF_U_n_323,L_ACF_U_n_324,L_ACF_U_n_325,L_ACF_U_n_326,L_ACF_U_n_327,L_ACF_U_n_328,L_ACF_U_n_329}),
        .ram_reg_bram_1_3({L_ACF_U_n_330,L_ACF_U_n_331,L_ACF_U_n_332,L_ACF_U_n_333,L_ACF_U_n_334,L_ACF_U_n_335,L_ACF_U_n_336,L_ACF_U_n_337}),
        .ram_reg_bram_1_4({L_ACF_U_n_338,L_ACF_U_n_339,L_ACF_U_n_340,L_ACF_U_n_341,L_ACF_U_n_342,L_ACF_U_n_343,L_ACF_U_n_344,L_ACF_U_n_345}),
        .ram_reg_bram_1_5({L_ACF_U_n_346,L_ACF_U_n_347,L_ACF_U_n_348,L_ACF_U_n_349,L_ACF_U_n_350,L_ACF_U_n_351,L_ACF_U_n_352,L_ACF_U_n_353}),
        .ram_reg_bram_1_6(grp_Autocorrelation_fu_103_L_ACF_d0),
        .\smax_fu_46_reg[11] ({L_ACF_U_n_378,L_ACF_U_n_379,L_ACF_U_n_380,L_ACF_U_n_381}),
        .\smax_fu_46_reg[3] ({L_ACF_U_n_382,L_ACF_U_n_383,L_ACF_U_n_384,L_ACF_U_n_385}));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(grp_Reflection_coefficients_fu_113_n_49),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_12_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_113_n_48),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(i_fu_78_reg[2]),
        .I2(i_fu_78_reg[3]),
        .I3(i_fu_78_reg[0]),
        .I4(i_fu_78_reg[1]),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_12),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg_n_12_[0] ),
        .I1(ap_start),
        .O(ap_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R bitoff_U
       (.D(sh_prom_cast_cast_cast_fu_751_p1),
        .E(bitoff_ce2),
        .Q(bitoff_q1),
        .and_ln107_4_reg_1458(and_ln107_4_reg_1458),
        .and_ln107_8_reg_1356(and_ln107_8_reg_1356),
        .and_ln107_reg_1350(and_ln107_reg_1350),
        .and_ln107_reg_1452(and_ln107_reg_1452),
        .ap_clk(ap_clk),
        .icmp_ln107_reg_1330(icmp_ln107_reg_1330),
        .icmp_ln107_reg_1427(icmp_ln107_reg_1427),
        .\icmp_ln57_reg_1325_reg[0] (scalauto_2_fu_713_p3),
        .or_ln107_2_fu_738_p2__1(or_ln107_2_fu_738_p2__1),
        .or_ln107_reg_1361(or_ln107_reg_1361),
        .or_ln107_reg_1463(or_ln107_reg_1463),
        .\q0_reg[0]_0 (bitoff_U_n_21),
        .\q0_reg[0]_1 (bitoff_U_n_22),
        .\q0_reg[2]_0 (bitoff_U_n_17),
        .\q0_reg[3]_0 ({bitoff_q0[3:2],bitoff_q0[0]}),
        .\q0_reg[3]_1 ({L_ACF_U_n_378,L_ACF_U_n_379,L_ACF_U_n_380,L_ACF_U_n_381}),
        .\q1_reg[3]_0 (bitoff_U_n_12),
        .\q1_reg[3]_1 ({L_ACF_U_n_382,L_ACF_U_n_383,L_ACF_U_n_384,L_ACF_U_n_385}),
        .\q2_reg[0]_0 (bitoff_U_n_16),
        .\q2_reg[3]_0 ({bitoff_q2[3],bitoff_q2[0]}),
        .\q2_reg[3]_1 ({L_ACF_U_n_370,L_ACF_U_n_371,L_ACF_U_n_372,L_ACF_U_n_373}),
        .\q3_reg[0]_0 (bitoff_q3),
        .\q3_reg[3]_0 (bitoff_ce3),
        .\q3_reg[3]_1 ({L_ACF_U_n_374,L_ACF_U_n_375,L_ACF_U_n_376,L_ACF_U_n_377}),
        .\scalauto_2_reg_1372_reg[2] (grp_Autocorrelation_fu_103_n_178),
        .\scalauto_2_reg_1372_reg[2]_0 (grp_Autocorrelation_fu_103_n_53),
        .\sh_prom_cast_cast_cast_cast_reg_1469_reg[3] (grp_Reflection_coefficients_fu_113_n_70));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation grp_Autocorrelation_fu_103
       (.CO(grp_Autocorrelation_fu_103_n_245),
        .D(L_ACF_q1),
        .DI(grp_Autocorrelation_fu_103_n_179),
        .P({grp_Autocorrelation_fu_103_n_19,grp_Autocorrelation_fu_103_n_20,grp_Autocorrelation_fu_103_n_21,grp_Autocorrelation_fu_103_n_22,grp_Autocorrelation_fu_103_n_23,grp_Autocorrelation_fu_103_n_24,grp_Autocorrelation_fu_103_n_25,grp_Autocorrelation_fu_103_n_26,grp_Autocorrelation_fu_103_n_27,grp_Autocorrelation_fu_103_n_28,grp_Autocorrelation_fu_103_n_29,grp_Autocorrelation_fu_103_n_30,grp_Autocorrelation_fu_103_n_31,grp_Autocorrelation_fu_103_n_32,grp_Autocorrelation_fu_103_n_33,grp_Autocorrelation_fu_103_n_34,grp_Autocorrelation_fu_103_n_35,grp_Autocorrelation_fu_103_n_36,grp_Autocorrelation_fu_103_n_37,grp_Autocorrelation_fu_103_n_38,grp_Autocorrelation_fu_103_n_39,grp_Autocorrelation_fu_103_n_40,grp_Autocorrelation_fu_103_n_41,grp_Autocorrelation_fu_103_n_42,grp_Autocorrelation_fu_103_n_43,grp_Autocorrelation_fu_103_n_44,grp_Autocorrelation_fu_103_n_45,grp_Autocorrelation_fu_103_n_46,grp_Autocorrelation_fu_103_n_47,grp_Autocorrelation_fu_103_n_48,grp_Autocorrelation_fu_103_n_49,grp_Autocorrelation_fu_103_n_50}),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13,grp_Autocorrelation_fu_103_bitoff_ce0}),
        .S(grp_Autocorrelation_fu_103_n_246),
        .WEA(L_ACF_we1),
        .WEBWE(L_ACF_we0),
        .\add_ln120_reg_1688_reg[63]_0 (add_ln120_fu_958_p2),
        .\add_ln122_reg_1739_reg[63]_0 (add_ln122_fu_1085_p2),
        .address0({L_ACF_address0[3],L_ACF_address0[1:0]}),
        .address1({grp_Autocorrelation_fu_103_L_ACF_address1,grp_Autocorrelation_fu_103_n_74,grp_Autocorrelation_fu_103_n_75,grp_Autocorrelation_fu_103_n_76}),
        .and_ln107_8_reg_1356(and_ln107_8_reg_1356),
        .and_ln107_reg_1350(and_ln107_reg_1350),
        .\ap_CS_fsm_reg[0]_0 (grp_Autocorrelation_fu_103_n_254),
        .\ap_CS_fsm_reg[18]_0 (grp_Autocorrelation_fu_103_n_113),
        .\ap_CS_fsm_reg[5]_0 (grp_Autocorrelation_fu_103_n_112),
        .ap_clk(ap_clk),
        .ap_clk_0(grp_Autocorrelation_fu_103_n_51),
        .ap_clk_1(grp_Autocorrelation_fu_103_n_52),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .\b_assign_reg_1385_reg[13]_0 (bitoff_U_n_22),
        .ce1(L_ACF_ce1),
        .d1(grp_Autocorrelation_fu_103_L_ACF_d1),
        .\empty_fu_94_reg[63] (grp_Autocorrelation_fu_103_L_ACF_d0),
        .grp_Autocorrelation_fu_103_L_ACF_address0(grp_Autocorrelation_fu_103_L_ACF_address0),
        .grp_Autocorrelation_fu_103_ap_start_reg(grp_Autocorrelation_fu_103_ap_start_reg),
        .grp_Autocorrelation_fu_103_ap_start_reg_reg(ap_NS_fsm[2:1]),
        .grp_Autocorrelation_fu_103_bitoff_address0({grp_Autocorrelation_fu_103_bitoff_address0[6],grp_Autocorrelation_fu_103_bitoff_address0[4]}),
        .icmp_ln107_reg_1330(icmp_ln107_reg_1330),
        .\icmp_ln57_reg_1325_reg[0]_0 (grp_Autocorrelation_fu_103_n_53),
        .\icmp_ln62_1_reg_1381_reg[0]_0 (bitoff_U_n_16),
        .\icmp_ln62_1_reg_1381_reg[0]_1 ({bitoff_q2[3],bitoff_q2[0]}),
        .\icmp_ln62_1_reg_1381_reg[0]_2 (bitoff_U_n_12),
        .\icmp_ln62_1_reg_1381_reg[0]_3 ({bitoff_q0[3:2],bitoff_q0[0]}),
        .\icmp_ln62_1_reg_1381_reg[0]_4 (bitoff_U_n_21),
        .\icmp_ln62_reg_1377_reg[0]_0 (bitoff_U_n_17),
        .indata_address0(indata_address0),
        .indata_address1(indata_address1),
        .indata_ce0(indata_ce0),
        .indata_ce1(indata_ce1),
        .indata_d0(indata_d0),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1),
        .indata_we0(indata_we0),
        .or_ln107_reg_1361(or_ln107_reg_1361),
        .\or_ln107_reg_1361_reg[0]_0 (grp_Autocorrelation_fu_103_n_178),
        .q0(L_ACF_q0),
        .ram_reg_bram_0(grp_Autocorrelation_fu_103_n_180),
        .ram_reg_bram_0_0(grp_Autocorrelation_fu_103_n_247),
        .ram_reg_bram_0_1(grp_Autocorrelation_fu_103_n_255),
        .ram_reg_bram_1({i_fu_150_reg[3],i_fu_150_reg[1:0]}),
        .ram_reg_bram_1_0(ap_CS_fsm_state4_1),
        .ram_reg_bram_1_1({ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_12_[0] }),
        .\reg_427_reg[63]_0 (p_1_in__0),
        .\scalauto_2_reg_1372[2]_i_3_0 (bitoff_q1),
        .\scalauto_2_reg_1372_reg[2]_0 (scalauto_2_fu_713_p3),
        .smax_out({grp_Autocorrelation_fu_103_bitoff_address2,grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_smax_out}));
  FDRE #(
    .INIT(1'b0)) 
    grp_Autocorrelation_fu_103_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_fu_103_n_254),
        .Q(grp_Autocorrelation_fu_103_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Quantization_and_coding grp_Quantization_and_coding_fu_122
       (.B({sel0[6],sel0[3:2],ap_phi_mux_retval_0_i43_phi_fu_384_p4}),
        .CO(icmp_ln243_fu_233_p2),
        .D({ap_NS_fsm[6],ap_NS_fsm[0]}),
        .LARc_address0(LARc_address0[2:1]),
        .\LARc_address0[2] (LARc_addr_reg_317[2:1]),
        .\LARc_address0[2]_0 (grp_Reflection_coefficients_fu_113_n_52),
        .LARc_address0_1_sp_1(grp_Reflection_coefficients_fu_113_n_67),
        .LARc_address1(LARc_address1[2:1]),
        .\LARc_address1[2] (idx_fu_74_reg[2:1]),
        .LARc_ce1(LARc_ce1),
        .LARc_d0({LARc_d0[6],LARc_d0[3:2],LARc_d0[0]}),
        .\LARc_d0[1] (p_0_in),
        .\LARc_d0[2]_0 (grp_Reflection_coefficients_fu_113_n_60),
        .\LARc_d0[4]_INST_0_i_1 (grp_Reflection_coefficients_fu_113_n_65),
        .\LARc_d0[5]_INST_0_i_6 (grp_Reflection_coefficients_fu_113_n_64),
        .\LARc_d0[5]_INST_0_i_6_0 (grp_Reflection_coefficients_fu_113_n_63),
        .\LARc_d0[5]_INST_0_i_6_1 (grp_Reflection_coefficients_fu_113_n_62),
        .\LARc_d0[5]_INST_0_i_6_2 (grp_Reflection_coefficients_fu_113_n_61),
        .\LARc_d0[6] (grp_Reflection_coefficients_fu_113_n_58),
        .\LARc_d0[6]_0 (grp_Reflection_coefficients_fu_113_n_54),
        .\LARc_d0[6]_1 (grp_Reflection_coefficients_fu_113_n_47),
        .\LARc_d0[6]_2 (grp_Reflection_coefficients_fu_113_n_46),
        .\LARc_d0[6]_3 (grp_Reflection_coefficients_fu_113_n_45),
        .LARc_d0_0_sp_1(grp_Reflection_coefficients_fu_113_n_57),
        .LARc_d0_2_sp_1(grp_Reflection_coefficients_fu_113_n_68),
        .LARc_d0_3_sp_1(grp_Reflection_coefficients_fu_113_n_59),
        .LARc_d1(\^LARc_d1 ),
        .LARc_q0(LARc_q0),
        .LARc_q1(LARc_q1),
        .\LARc_q1[0]_0 (grp_Quantization_and_coding_fu_122_n_37),
        .\LARc_q1[10]_0 (grp_Quantization_and_coding_fu_122_n_39),
        .LARc_q1_0_sp_1(grp_Quantization_and_coding_fu_122_n_16),
        .LARc_q1_10_sp_1(grp_Quantization_and_coding_fu_122_n_38),
        .LARc_q1_15_sp_1(grp_Quantization_and_coding_fu_122_n_18),
        .LARc_q1_1_sp_1(grp_Quantization_and_coding_fu_122_n_41),
        .LARc_q1_3_sp_1(grp_Quantization_and_coding_fu_122_n_40),
        .LARc_we0(grp_Reflection_coefficients_fu_113_n_44),
        .LARc_we1(LARc_we1),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_12_[0] }),
        .\ap_CS_fsm_reg[6]_0 (grp_Quantization_and_coding_fu_122_n_26),
        .\ap_CS_fsm_reg[6]_1 (grp_Quantization_and_coding_fu_122_n_28),
        .\ap_CS_fsm_reg[7]_0 (grp_Quantization_and_coding_fu_122_ap_ready),
        .\ap_CS_fsm_reg[7]_1 (grp_Quantization_and_coding_fu_122_n_27),
        .\ap_CS_fsm_reg[7]_2 (grp_Quantization_and_coding_fu_122_n_42),
        .\ap_CS_fsm_reg[7]_3 (grp_Quantization_and_coding_fu_122_n_44),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .grp_Quantization_and_coding_fu_122_ap_start_reg(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .\select_ln283_1_reg_1499_reg[4]_0 (grp_Quantization_and_coding_fu_122_n_43));
  FDRE #(
    .INIT(1'b0)) 
    grp_Quantization_and_coding_fu_122_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Quantization_and_coding_fu_122_n_44),
        .Q(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients grp_Reflection_coefficients_fu_113
       (.B({sel0[6],sel0[3:2],ap_phi_mux_retval_0_i43_phi_fu_384_p4}),
        .CO(icmp_ln243_fu_233_p2),
        .D({ap_NS_fsm_0[23],ap_NS_fsm_0[2]}),
        .E(bitoff_ce2),
        .LARc_address0(LARc_address0[0]),
        .\LARc_address0[0] (LARc_addr_reg_317[0]),
        .LARc_ce0(LARc_ce0),
        .LARc_ce0_0(grp_Quantization_and_coding_fu_122_n_26),
        .LARc_d0({LARc_d0[15:7],LARc_d0[5:4],LARc_d0[1]}),
        .\LARc_d0[1]_0 (grp_Quantization_and_coding_fu_122_n_27),
        .\LARc_d0[4]_0 (grp_Quantization_and_coding_fu_122_ap_ready),
        .\LARc_d0[4]_1 (grp_Quantization_and_coding_fu_122_n_40),
        .\LARc_d0[4]_2 (grp_Quantization_and_coding_fu_122_n_18),
        .\LARc_d0[4]_3 (grp_Quantization_and_coding_fu_122_n_16),
        .\LARc_d0[4]_4 (grp_Quantization_and_coding_fu_122_n_38),
        .\LARc_d0[5]_INST_0_i_1_0 (grp_Quantization_and_coding_fu_122_n_39),
        .\LARc_d0[8]_INST_0_i_7_0 (grp_Quantization_and_coding_fu_122_n_41),
        .LARc_d0_1_sp_1(grp_Quantization_and_coding_fu_122_n_37),
        .LARc_d0_4_sp_1(grp_Quantization_and_coding_fu_122_n_43),
        .LARc_d0_5_sp_1(grp_Quantization_and_coding_fu_122_n_42),
        .LARc_q1(LARc_q1),
        .\LARc_q1[10]_0 (grp_Reflection_coefficients_fu_113_n_64),
        .\LARc_q1[15] (p_0_in),
        .\LARc_q1[15]_0 (grp_Reflection_coefficients_fu_113_n_45),
        .\LARc_q1[15]_1 (grp_Reflection_coefficients_fu_113_n_47),
        .\LARc_q1[15]_2 (grp_Reflection_coefficients_fu_113_n_63),
        .\LARc_q1[2]_0 (grp_Reflection_coefficients_fu_113_n_65),
        .\LARc_q1[3]_0 (grp_Reflection_coefficients_fu_113_n_59),
        .\LARc_q1[5]_0 (grp_Reflection_coefficients_fu_113_n_61),
        .LARc_q1_10_sp_1(grp_Reflection_coefficients_fu_113_n_60),
        .LARc_q1_2_sp_1(grp_Reflection_coefficients_fu_113_n_62),
        .LARc_q1_3_sp_1(grp_Reflection_coefficients_fu_113_n_46),
        .LARc_q1_4_sp_1(grp_Reflection_coefficients_fu_113_n_57),
        .LARc_q1_5_sp_1(grp_Reflection_coefficients_fu_113_n_58),
        .LARc_we0(LARc_we0),
        .LARc_we0_0({ap_CS_fsm_state8,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .LARc_we0_1(grp_Quantization_and_coding_fu_122_n_28),
        .Q({ap_CS_fsm_state4_1,grp_Reflection_coefficients_fu_113_bitoff_ce3}),
        .address0(L_ACF_address0[2]),
        .and_ln107_4_fu_647_p2(and_ln107_4_fu_647_p2),
        .and_ln107_4_reg_1458(and_ln107_4_reg_1458),
        .and_ln107_fu_611_p2(and_ln107_fu_611_p2),
        .and_ln107_reg_1452(and_ln107_reg_1452),
        .\and_ln107_reg_1452_reg[0]_0 (grp_Reflection_coefficients_fu_113_n_70),
        .\ap_CS_fsm_reg[22]_0 (grp_Reflection_coefficients_fu_113_n_54),
        .\ap_CS_fsm_reg[23]_0 (grp_Reflection_coefficients_fu_113_n_31),
        .\ap_CS_fsm_reg[2]_0 (grp_Reflection_coefficients_fu_113_n_71),
        .\ap_CS_fsm_reg[3]_0 (ap_NS_fsm[4:3]),
        .\ap_CS_fsm_reg[3]_1 (bitoff_ce3),
        .\ap_CS_fsm_reg[4]_0 (grp_Reflection_coefficients_fu_113_n_44),
        .\ap_CS_fsm_reg[4]_1 (grp_Reflection_coefficients_fu_113_n_48),
        .\ap_CS_fsm_reg[6]_0 (grp_Reflection_coefficients_fu_113_n_68),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(i_fu_78_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .ce0(L_ACF_ce0),
        .d0(d0),
        .grp_Autocorrelation_fu_103_L_ACF_address0(grp_Autocorrelation_fu_103_L_ACF_address0),
        .grp_Reflection_coefficients_fu_113_ap_start_reg(grp_Reflection_coefficients_fu_113_ap_start_reg),
        .\i_fu_150_reg[1]_0 (grp_Reflection_coefficients_fu_113_n_67),
        .\i_fu_150_reg[2]_0 (grp_Reflection_coefficients_fu_113_n_52),
        .\i_fu_150_reg[3]_0 ({i_fu_150_reg[3],i_fu_150_reg[1:0]}),
        .\i_fu_78_reg[1] (grp_Reflection_coefficients_fu_113_n_49),
        .icmp_ln107_fu_435_p2_carry__0_0(L_ACF_U_n_317),
        .icmp_ln107_fu_435_p2_carry__0_1({L_ACF_U_n_309,L_ACF_U_n_310,L_ACF_U_n_311,L_ACF_U_n_312,L_ACF_U_n_313,L_ACF_U_n_314,L_ACF_U_n_315,L_ACF_U_n_316}),
        .icmp_ln107_fu_435_p2_carry__1_0(L_ACF_U_n_321),
        .icmp_ln107_fu_435_p2_carry__1_1({L_ACF_U_n_301,L_ACF_U_n_302,L_ACF_U_n_303,L_ACF_U_n_304,L_ACF_U_n_305,L_ACF_U_n_306,L_ACF_U_n_307,L_ACF_U_n_308}),
        .icmp_ln107_reg_1427(icmp_ln107_reg_1427),
        .\icmp_ln107_reg_1427_reg[0]_0 ({L_ACF_U_n_322,L_ACF_U_n_323,L_ACF_U_n_324,L_ACF_U_n_325,L_ACF_U_n_326,L_ACF_U_n_327,L_ACF_U_n_328,L_ACF_U_n_329}),
        .\icmp_ln107_reg_1427_reg[0]_1 ({L_ACF_U_n_330,L_ACF_U_n_331,L_ACF_U_n_332,L_ACF_U_n_333,L_ACF_U_n_334,L_ACF_U_n_335,L_ACF_U_n_336,L_ACF_U_n_337}),
        .\icmp_ln107_reg_1427_reg[0]_2 ({L_ACF_U_n_338,L_ACF_U_n_339,L_ACF_U_n_340,L_ACF_U_n_341,L_ACF_U_n_342,L_ACF_U_n_343,L_ACF_U_n_344,L_ACF_U_n_345}),
        .\icmp_ln107_reg_1427_reg[0]_3 ({L_ACF_U_n_346,L_ACF_U_n_347,L_ACF_U_n_348,L_ACF_U_n_349,L_ACF_U_n_350,L_ACF_U_n_351,L_ACF_U_n_352,L_ACF_U_n_353}),
        .icmp_ln162_fu_429_p2(icmp_ln162_fu_429_p2),
        .or_ln107_2_fu_738_p2__1(or_ln107_2_fu_738_p2__1),
        .or_ln107_fu_653_p2(or_ln107_fu_653_p2),
        .or_ln107_reg_1463(or_ln107_reg_1463),
        .\q2_reg[3] (grp_Autocorrelation_fu_103_bitoff_ce0),
        .ram_reg_bram_1(icmp_ln107_fu_435_p2),
        .ram_reg_bram_1_0(grp_Autocorrelation_fu_103_n_112),
        .ram_reg_bram_1_1(grp_Autocorrelation_fu_103_n_113),
        .\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_0 (bitoff_q0[0]),
        .\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_1 (bitoff_q3),
        .\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_2 (bitoff_q2[0]),
        .\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_3 (bitoff_q1),
        .\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0 ({sh_prom_cast_cast_cast_cast_reg_14690,grp_Reflection_coefficients_fu_113_n_73,grp_Reflection_coefficients_fu_113_n_74,grp_Reflection_coefficients_fu_113_n_75,grp_Reflection_coefficients_fu_113_n_76,grp_Reflection_coefficients_fu_113_n_77}),
        .\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1 (sh_prom_cast_cast_cast_fu_751_p1));
  FDRE #(
    .INIT(1'b0)) 
    grp_Reflection_coefficients_fu_113_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_113_n_71),
        .Q(grp_Reflection_coefficients_fu_113_ap_start_reg),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_78[0]_i_1 
       (.I0(i_fu_78_reg[0]),
        .O(i_9_fu_161_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_78[1]_i_1 
       (.I0(i_fu_78_reg[1]),
        .I1(i_fu_78_reg[0]),
        .O(i_9_fu_161_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_78[2]_i_1 
       (.I0(i_fu_78_reg[2]),
        .I1(i_fu_78_reg[0]),
        .I2(i_fu_78_reg[1]),
        .O(i_9_fu_161_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_78[3]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .O(ap_NS_fsm12_out));
  LUT6 #(
    .INIT(64'h8888888880888888)) 
    \i_fu_78[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(i_fu_78_reg[2]),
        .I3(i_fu_78_reg[3]),
        .I4(i_fu_78_reg[0]),
        .I5(i_fu_78_reg[1]),
        .O(i_fu_780));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_78[3]_i_3 
       (.I0(i_fu_78_reg[3]),
        .I1(i_fu_78_reg[1]),
        .I2(i_fu_78_reg[0]),
        .I3(i_fu_78_reg[2]),
        .O(i_9_fu_161_p2[3]));
  FDSE #(
    .INIT(1'b0)) 
    \i_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_780),
        .D(i_9_fu_161_p2[0]),
        .Q(i_fu_78_reg[0]),
        .S(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_780),
        .D(i_9_fu_161_p2[1]),
        .Q(i_fu_78_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_780),
        .D(i_9_fu_161_p2[2]),
        .Q(i_fu_78_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_780),
        .D(i_9_fu_161_p2[3]),
        .Q(i_fu_78_reg[3]),
        .R(ap_NS_fsm12_out));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_74[0]_i_1 
       (.I0(idx_fu_74_reg[0]),
        .O(add_ln237_fu_150_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_74[1]_i_1 
       (.I0(idx_fu_74_reg[1]),
        .I1(idx_fu_74_reg[0]),
        .O(add_ln237_fu_150_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_74[2]_i_1 
       (.I0(idx_fu_74_reg[2]),
        .I1(idx_fu_74_reg[0]),
        .I2(idx_fu_74_reg[1]),
        .O(add_ln237_fu_150_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_780),
        .D(add_ln237_fu_150_p2[0]),
        .Q(idx_fu_74_reg[0]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_780),
        .D(add_ln237_fu_150_p2[1]),
        .Q(idx_fu_74_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_780),
        .D(add_ln237_fu_150_p2[2]),
        .Q(idx_fu_74_reg[2]),
        .R(ap_NS_fsm12_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation
   (and_ln107_reg_1350,
    Q,
    and_ln107_8_reg_1356,
    or_ln107_reg_1361,
    icmp_ln107_reg_1330,
    P,
    ap_clk_0,
    ap_clk_1,
    \icmp_ln57_reg_1325_reg[0]_0 ,
    indata_address0,
    indata_address1,
    grp_Autocorrelation_fu_103_L_ACF_address0,
    indata_ce0,
    indata_ce1,
    address1,
    indata_d0,
    smax_out,
    grp_Autocorrelation_fu_103_bitoff_address0,
    indata_we0,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[18]_0 ,
    \empty_fu_94_reg[63] ,
    \or_ln107_reg_1361_reg[0]_0 ,
    DI,
    ram_reg_bram_0,
    d1,
    CO,
    S,
    ram_reg_bram_0_0,
    address0,
    WEBWE,
    ce1,
    WEA,
    \ap_CS_fsm_reg[0]_0 ,
    ram_reg_bram_0_1,
    grp_Autocorrelation_fu_103_ap_start_reg_reg,
    ap_clk,
    indata_q0,
    indata_q1,
    ap_rst,
    grp_Autocorrelation_fu_103_ap_start_reg,
    D,
    \icmp_ln62_1_reg_1381_reg[0]_0 ,
    \icmp_ln62_1_reg_1381_reg[0]_1 ,
    \icmp_ln62_1_reg_1381_reg[0]_2 ,
    \b_assign_reg_1385_reg[13]_0 ,
    \scalauto_2_reg_1372_reg[2]_0 ,
    \icmp_ln62_1_reg_1381_reg[0]_3 ,
    \icmp_ln62_1_reg_1381_reg[0]_4 ,
    \scalauto_2_reg_1372[2]_i_3_0 ,
    q0,
    \icmp_ln62_reg_1377_reg[0]_0 ,
    \add_ln120_reg_1688_reg[63]_0 ,
    ram_reg_bram_1,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    ap_start,
    \reg_427_reg[63]_0 ,
    \add_ln122_reg_1739_reg[63]_0 );
  output and_ln107_reg_1350;
  output [2:0]Q;
  output and_ln107_8_reg_1356;
  output or_ln107_reg_1361;
  output icmp_ln107_reg_1330;
  output [31:0]P;
  output [0:0]ap_clk_0;
  output [0:0]ap_clk_1;
  output \icmp_ln57_reg_1325_reg[0]_0 ;
  output [7:0]indata_address0;
  output [7:0]indata_address1;
  output [0:0]grp_Autocorrelation_fu_103_L_ACF_address0;
  output indata_ce0;
  output indata_ce1;
  output [3:0]address1;
  output [15:0]indata_d0;
  output [15:0]smax_out;
  output [1:0]grp_Autocorrelation_fu_103_bitoff_address0;
  output indata_we0;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[18]_0 ;
  output [63:0]\empty_fu_94_reg[63] ;
  output \or_ln107_reg_1361_reg[0]_0 ;
  output [0:0]DI;
  output [0:0]ram_reg_bram_0;
  output [63:0]d1;
  output [0:0]CO;
  output [0:0]S;
  output [0:0]ram_reg_bram_0_0;
  output [2:0]address0;
  output [0:0]WEBWE;
  output ce1;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]ram_reg_bram_0_1;
  output [1:0]grp_Autocorrelation_fu_103_ap_start_reg_reg;
  input ap_clk;
  input [15:0]indata_q0;
  input [15:0]indata_q1;
  input ap_rst;
  input grp_Autocorrelation_fu_103_ap_start_reg;
  input [63:0]D;
  input \icmp_ln62_1_reg_1381_reg[0]_0 ;
  input [1:0]\icmp_ln62_1_reg_1381_reg[0]_1 ;
  input \icmp_ln62_1_reg_1381_reg[0]_2 ;
  input \b_assign_reg_1385_reg[13]_0 ;
  input [0:0]\scalauto_2_reg_1372_reg[2]_0 ;
  input [2:0]\icmp_ln62_1_reg_1381_reg[0]_3 ;
  input \icmp_ln62_1_reg_1381_reg[0]_4 ;
  input [0:0]\scalauto_2_reg_1372[2]_i_3_0 ;
  input [63:0]q0;
  input \icmp_ln62_reg_1377_reg[0]_0 ;
  input [31:0]\add_ln120_reg_1688_reg[63]_0 ;
  input [2:0]ram_reg_bram_1;
  input [0:0]ram_reg_bram_1_0;
  input [2:0]ram_reg_bram_1_1;
  input ap_start;
  input [63:0]\reg_427_reg[63]_0 ;
  input [63:0]\add_ln122_reg_1739_reg[63]_0 ;

  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]DI;
  wire [63:0]L_ACF_load_1_reg_1537;
  wire [63:0]L_ACF_load_2_reg_1542;
  wire [63:0]L_ACF_load_3_reg_1576;
  wire [63:0]L_ACF_load_4_reg_1581;
  wire [31:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [63:0]add_ln115_1_fu_937_p2;
  wire [63:0]add_ln115_1_reg_1663;
  wire \add_ln115_1_reg_1663[39]_i_3_n_12 ;
  wire \add_ln115_1_reg_1663[39]_i_4_n_12 ;
  wire \add_ln115_1_reg_1663[39]_i_5_n_12 ;
  wire \add_ln115_1_reg_1663[39]_i_6_n_12 ;
  wire \add_ln115_1_reg_1663[39]_i_7_n_12 ;
  wire \add_ln115_1_reg_1663[39]_i_8_n_12 ;
  wire \add_ln115_1_reg_1663[39]_i_9_n_12 ;
  wire \add_ln115_1_reg_1663[47]_i_2_n_12 ;
  wire \add_ln115_1_reg_1663[47]_i_3_n_12 ;
  wire \add_ln115_1_reg_1663[47]_i_4_n_12 ;
  wire \add_ln115_1_reg_1663[47]_i_5_n_12 ;
  wire \add_ln115_1_reg_1663[47]_i_6_n_12 ;
  wire \add_ln115_1_reg_1663[47]_i_7_n_12 ;
  wire \add_ln115_1_reg_1663[47]_i_8_n_12 ;
  wire \add_ln115_1_reg_1663[47]_i_9_n_12 ;
  wire \add_ln115_1_reg_1663[55]_i_2_n_12 ;
  wire \add_ln115_1_reg_1663[55]_i_3_n_12 ;
  wire \add_ln115_1_reg_1663[55]_i_4_n_12 ;
  wire \add_ln115_1_reg_1663[55]_i_5_n_12 ;
  wire \add_ln115_1_reg_1663[55]_i_6_n_12 ;
  wire \add_ln115_1_reg_1663[55]_i_7_n_12 ;
  wire \add_ln115_1_reg_1663[55]_i_8_n_12 ;
  wire \add_ln115_1_reg_1663[55]_i_9_n_12 ;
  wire \add_ln115_1_reg_1663[63]_i_2_n_12 ;
  wire \add_ln115_1_reg_1663[63]_i_3_n_12 ;
  wire \add_ln115_1_reg_1663[63]_i_4_n_12 ;
  wire \add_ln115_1_reg_1663[63]_i_5_n_12 ;
  wire \add_ln115_1_reg_1663[63]_i_6_n_12 ;
  wire \add_ln115_1_reg_1663[63]_i_7_n_12 ;
  wire \add_ln115_1_reg_1663[63]_i_8_n_12 ;
  wire \add_ln115_1_reg_1663[63]_i_9_n_12 ;
  wire [63:0]add_ln115_fu_1005_p2;
  wire [63:0]add_ln115_reg_1709;
  wire \add_ln115_reg_1709[15]_i_10_n_12 ;
  wire \add_ln115_reg_1709[15]_i_11_n_12 ;
  wire \add_ln115_reg_1709[15]_i_12_n_12 ;
  wire \add_ln115_reg_1709[15]_i_13_n_12 ;
  wire \add_ln115_reg_1709[15]_i_14_n_12 ;
  wire \add_ln115_reg_1709[15]_i_15_n_12 ;
  wire \add_ln115_reg_1709[15]_i_16_n_12 ;
  wire \add_ln115_reg_1709[15]_i_17_n_12 ;
  wire \add_ln115_reg_1709[15]_i_19_n_12 ;
  wire \add_ln115_reg_1709[15]_i_20_n_12 ;
  wire \add_ln115_reg_1709[15]_i_21_n_12 ;
  wire \add_ln115_reg_1709[15]_i_22_n_12 ;
  wire \add_ln115_reg_1709[15]_i_23_n_12 ;
  wire \add_ln115_reg_1709[15]_i_24_n_12 ;
  wire \add_ln115_reg_1709[15]_i_25_n_12 ;
  wire \add_ln115_reg_1709[15]_i_26_n_12 ;
  wire \add_ln115_reg_1709[15]_i_2_n_12 ;
  wire \add_ln115_reg_1709[15]_i_3_n_12 ;
  wire \add_ln115_reg_1709[15]_i_4_n_12 ;
  wire \add_ln115_reg_1709[15]_i_5_n_12 ;
  wire \add_ln115_reg_1709[15]_i_6_n_12 ;
  wire \add_ln115_reg_1709[15]_i_7_n_12 ;
  wire \add_ln115_reg_1709[15]_i_8_n_12 ;
  wire \add_ln115_reg_1709[15]_i_9_n_12 ;
  wire \add_ln115_reg_1709[23]_i_10_n_12 ;
  wire \add_ln115_reg_1709[23]_i_11_n_12 ;
  wire \add_ln115_reg_1709[23]_i_12_n_12 ;
  wire \add_ln115_reg_1709[23]_i_13_n_12 ;
  wire \add_ln115_reg_1709[23]_i_14_n_12 ;
  wire \add_ln115_reg_1709[23]_i_15_n_12 ;
  wire \add_ln115_reg_1709[23]_i_16_n_12 ;
  wire \add_ln115_reg_1709[23]_i_17_n_12 ;
  wire \add_ln115_reg_1709[23]_i_19_n_12 ;
  wire \add_ln115_reg_1709[23]_i_20_n_12 ;
  wire \add_ln115_reg_1709[23]_i_21_n_12 ;
  wire \add_ln115_reg_1709[23]_i_22_n_12 ;
  wire \add_ln115_reg_1709[23]_i_23_n_12 ;
  wire \add_ln115_reg_1709[23]_i_24_n_12 ;
  wire \add_ln115_reg_1709[23]_i_25_n_12 ;
  wire \add_ln115_reg_1709[23]_i_26_n_12 ;
  wire \add_ln115_reg_1709[23]_i_2_n_12 ;
  wire \add_ln115_reg_1709[23]_i_3_n_12 ;
  wire \add_ln115_reg_1709[23]_i_4_n_12 ;
  wire \add_ln115_reg_1709[23]_i_5_n_12 ;
  wire \add_ln115_reg_1709[23]_i_6_n_12 ;
  wire \add_ln115_reg_1709[23]_i_7_n_12 ;
  wire \add_ln115_reg_1709[23]_i_8_n_12 ;
  wire \add_ln115_reg_1709[23]_i_9_n_12 ;
  wire \add_ln115_reg_1709[31]_i_10_n_12 ;
  wire \add_ln115_reg_1709[31]_i_11_n_12 ;
  wire \add_ln115_reg_1709[31]_i_12_n_12 ;
  wire \add_ln115_reg_1709[31]_i_13_n_12 ;
  wire \add_ln115_reg_1709[31]_i_14_n_12 ;
  wire \add_ln115_reg_1709[31]_i_15_n_12 ;
  wire \add_ln115_reg_1709[31]_i_16_n_12 ;
  wire \add_ln115_reg_1709[31]_i_17_n_12 ;
  wire \add_ln115_reg_1709[31]_i_19_n_12 ;
  wire \add_ln115_reg_1709[31]_i_20_n_12 ;
  wire \add_ln115_reg_1709[31]_i_21_n_12 ;
  wire \add_ln115_reg_1709[31]_i_22_n_12 ;
  wire \add_ln115_reg_1709[31]_i_23_n_12 ;
  wire \add_ln115_reg_1709[31]_i_24_n_12 ;
  wire \add_ln115_reg_1709[31]_i_25_n_12 ;
  wire \add_ln115_reg_1709[31]_i_26_n_12 ;
  wire \add_ln115_reg_1709[31]_i_2_n_12 ;
  wire \add_ln115_reg_1709[31]_i_3_n_12 ;
  wire \add_ln115_reg_1709[31]_i_4_n_12 ;
  wire \add_ln115_reg_1709[31]_i_5_n_12 ;
  wire \add_ln115_reg_1709[31]_i_6_n_12 ;
  wire \add_ln115_reg_1709[31]_i_7_n_12 ;
  wire \add_ln115_reg_1709[31]_i_8_n_12 ;
  wire \add_ln115_reg_1709[31]_i_9_n_12 ;
  wire \add_ln115_reg_1709[39]_i_12_n_12 ;
  wire \add_ln115_reg_1709[39]_i_15_n_12 ;
  wire \add_ln115_reg_1709[39]_i_17_n_12 ;
  wire \add_ln115_reg_1709[39]_i_18_n_12 ;
  wire \add_ln115_reg_1709[39]_i_19_n_12 ;
  wire \add_ln115_reg_1709[39]_i_20_n_12 ;
  wire \add_ln115_reg_1709[39]_i_21_n_12 ;
  wire \add_ln115_reg_1709[39]_i_22_n_12 ;
  wire \add_ln115_reg_1709[39]_i_23_n_12 ;
  wire \add_ln115_reg_1709[39]_i_24_n_12 ;
  wire \add_ln115_reg_1709[39]_i_2_n_12 ;
  wire \add_ln115_reg_1709[39]_i_3_n_12 ;
  wire \add_ln115_reg_1709[39]_i_4_n_12 ;
  wire \add_ln115_reg_1709[39]_i_5_n_12 ;
  wire \add_ln115_reg_1709[39]_i_6_n_12 ;
  wire \add_ln115_reg_1709[39]_i_7_n_12 ;
  wire \add_ln115_reg_1709[39]_i_8_n_12 ;
  wire \add_ln115_reg_1709[39]_i_9_n_12 ;
  wire \add_ln115_reg_1709[47]_i_2_n_12 ;
  wire \add_ln115_reg_1709[47]_i_3_n_12 ;
  wire \add_ln115_reg_1709[47]_i_4_n_12 ;
  wire \add_ln115_reg_1709[47]_i_5_n_12 ;
  wire \add_ln115_reg_1709[47]_i_6_n_12 ;
  wire \add_ln115_reg_1709[47]_i_7_n_12 ;
  wire \add_ln115_reg_1709[47]_i_8_n_12 ;
  wire \add_ln115_reg_1709[47]_i_9_n_12 ;
  wire \add_ln115_reg_1709[55]_i_2_n_12 ;
  wire \add_ln115_reg_1709[55]_i_3_n_12 ;
  wire \add_ln115_reg_1709[55]_i_4_n_12 ;
  wire \add_ln115_reg_1709[55]_i_5_n_12 ;
  wire \add_ln115_reg_1709[55]_i_6_n_12 ;
  wire \add_ln115_reg_1709[55]_i_7_n_12 ;
  wire \add_ln115_reg_1709[55]_i_8_n_12 ;
  wire \add_ln115_reg_1709[55]_i_9_n_12 ;
  wire \add_ln115_reg_1709[63]_i_2_n_12 ;
  wire \add_ln115_reg_1709[63]_i_3_n_12 ;
  wire \add_ln115_reg_1709[63]_i_4_n_12 ;
  wire \add_ln115_reg_1709[63]_i_5_n_12 ;
  wire \add_ln115_reg_1709[63]_i_6_n_12 ;
  wire \add_ln115_reg_1709[63]_i_7_n_12 ;
  wire \add_ln115_reg_1709[63]_i_8_n_12 ;
  wire \add_ln115_reg_1709[63]_i_9_n_12 ;
  wire \add_ln115_reg_1709[7]_i_10_n_12 ;
  wire \add_ln115_reg_1709[7]_i_11_n_12 ;
  wire \add_ln115_reg_1709[7]_i_12_n_12 ;
  wire \add_ln115_reg_1709[7]_i_13_n_12 ;
  wire \add_ln115_reg_1709[7]_i_14_n_12 ;
  wire \add_ln115_reg_1709[7]_i_15_n_12 ;
  wire \add_ln115_reg_1709[7]_i_16_n_12 ;
  wire \add_ln115_reg_1709[7]_i_2_n_12 ;
  wire \add_ln115_reg_1709[7]_i_3_n_12 ;
  wire \add_ln115_reg_1709[7]_i_4_n_12 ;
  wire \add_ln115_reg_1709[7]_i_5_n_12 ;
  wire \add_ln115_reg_1709[7]_i_6_n_12 ;
  wire \add_ln115_reg_1709[7]_i_7_n_12 ;
  wire \add_ln115_reg_1709[7]_i_8_n_12 ;
  wire \add_ln115_reg_1709[7]_i_9_n_12 ;
  wire \add_ln115_reg_1709_reg[15]_i_18_n_12 ;
  wire \add_ln115_reg_1709_reg[15]_i_18_n_13 ;
  wire \add_ln115_reg_1709_reg[15]_i_18_n_14 ;
  wire \add_ln115_reg_1709_reg[15]_i_18_n_15 ;
  wire \add_ln115_reg_1709_reg[15]_i_18_n_16 ;
  wire \add_ln115_reg_1709_reg[15]_i_18_n_17 ;
  wire \add_ln115_reg_1709_reg[15]_i_18_n_18 ;
  wire \add_ln115_reg_1709_reg[15]_i_18_n_19 ;
  wire \add_ln115_reg_1709_reg[15]_i_1_n_12 ;
  wire \add_ln115_reg_1709_reg[15]_i_1_n_13 ;
  wire \add_ln115_reg_1709_reg[15]_i_1_n_14 ;
  wire \add_ln115_reg_1709_reg[15]_i_1_n_15 ;
  wire \add_ln115_reg_1709_reg[15]_i_1_n_16 ;
  wire \add_ln115_reg_1709_reg[15]_i_1_n_17 ;
  wire \add_ln115_reg_1709_reg[15]_i_1_n_18 ;
  wire \add_ln115_reg_1709_reg[15]_i_1_n_19 ;
  wire \add_ln115_reg_1709_reg[23]_i_18_n_12 ;
  wire \add_ln115_reg_1709_reg[23]_i_18_n_13 ;
  wire \add_ln115_reg_1709_reg[23]_i_18_n_14 ;
  wire \add_ln115_reg_1709_reg[23]_i_18_n_15 ;
  wire \add_ln115_reg_1709_reg[23]_i_18_n_16 ;
  wire \add_ln115_reg_1709_reg[23]_i_18_n_17 ;
  wire \add_ln115_reg_1709_reg[23]_i_18_n_18 ;
  wire \add_ln115_reg_1709_reg[23]_i_18_n_19 ;
  wire \add_ln115_reg_1709_reg[23]_i_1_n_12 ;
  wire \add_ln115_reg_1709_reg[23]_i_1_n_13 ;
  wire \add_ln115_reg_1709_reg[23]_i_1_n_14 ;
  wire \add_ln115_reg_1709_reg[23]_i_1_n_15 ;
  wire \add_ln115_reg_1709_reg[23]_i_1_n_16 ;
  wire \add_ln115_reg_1709_reg[23]_i_1_n_17 ;
  wire \add_ln115_reg_1709_reg[23]_i_1_n_18 ;
  wire \add_ln115_reg_1709_reg[23]_i_1_n_19 ;
  wire \add_ln115_reg_1709_reg[31]_i_18_n_12 ;
  wire \add_ln115_reg_1709_reg[31]_i_18_n_13 ;
  wire \add_ln115_reg_1709_reg[31]_i_18_n_14 ;
  wire \add_ln115_reg_1709_reg[31]_i_18_n_15 ;
  wire \add_ln115_reg_1709_reg[31]_i_18_n_16 ;
  wire \add_ln115_reg_1709_reg[31]_i_18_n_17 ;
  wire \add_ln115_reg_1709_reg[31]_i_18_n_18 ;
  wire \add_ln115_reg_1709_reg[31]_i_18_n_19 ;
  wire \add_ln115_reg_1709_reg[31]_i_1_n_12 ;
  wire \add_ln115_reg_1709_reg[31]_i_1_n_13 ;
  wire \add_ln115_reg_1709_reg[31]_i_1_n_14 ;
  wire \add_ln115_reg_1709_reg[31]_i_1_n_15 ;
  wire \add_ln115_reg_1709_reg[31]_i_1_n_16 ;
  wire \add_ln115_reg_1709_reg[31]_i_1_n_17 ;
  wire \add_ln115_reg_1709_reg[31]_i_1_n_18 ;
  wire \add_ln115_reg_1709_reg[31]_i_1_n_19 ;
  wire \add_ln115_reg_1709_reg[39]_i_13_n_18 ;
  wire \add_ln115_reg_1709_reg[39]_i_14_n_12 ;
  wire \add_ln115_reg_1709_reg[39]_i_14_n_13 ;
  wire \add_ln115_reg_1709_reg[39]_i_14_n_14 ;
  wire \add_ln115_reg_1709_reg[39]_i_14_n_15 ;
  wire \add_ln115_reg_1709_reg[39]_i_14_n_16 ;
  wire \add_ln115_reg_1709_reg[39]_i_14_n_17 ;
  wire \add_ln115_reg_1709_reg[39]_i_14_n_18 ;
  wire \add_ln115_reg_1709_reg[39]_i_14_n_19 ;
  wire \add_ln115_reg_1709_reg[39]_i_1_n_12 ;
  wire \add_ln115_reg_1709_reg[39]_i_1_n_13 ;
  wire \add_ln115_reg_1709_reg[39]_i_1_n_14 ;
  wire \add_ln115_reg_1709_reg[39]_i_1_n_15 ;
  wire \add_ln115_reg_1709_reg[39]_i_1_n_16 ;
  wire \add_ln115_reg_1709_reg[39]_i_1_n_17 ;
  wire \add_ln115_reg_1709_reg[39]_i_1_n_18 ;
  wire \add_ln115_reg_1709_reg[39]_i_1_n_19 ;
  wire \add_ln115_reg_1709_reg[47]_i_1_n_12 ;
  wire \add_ln115_reg_1709_reg[47]_i_1_n_13 ;
  wire \add_ln115_reg_1709_reg[47]_i_1_n_14 ;
  wire \add_ln115_reg_1709_reg[47]_i_1_n_15 ;
  wire \add_ln115_reg_1709_reg[47]_i_1_n_16 ;
  wire \add_ln115_reg_1709_reg[47]_i_1_n_17 ;
  wire \add_ln115_reg_1709_reg[47]_i_1_n_18 ;
  wire \add_ln115_reg_1709_reg[47]_i_1_n_19 ;
  wire \add_ln115_reg_1709_reg[55]_i_1_n_12 ;
  wire \add_ln115_reg_1709_reg[55]_i_1_n_13 ;
  wire \add_ln115_reg_1709_reg[55]_i_1_n_14 ;
  wire \add_ln115_reg_1709_reg[55]_i_1_n_15 ;
  wire \add_ln115_reg_1709_reg[55]_i_1_n_16 ;
  wire \add_ln115_reg_1709_reg[55]_i_1_n_17 ;
  wire \add_ln115_reg_1709_reg[55]_i_1_n_18 ;
  wire \add_ln115_reg_1709_reg[55]_i_1_n_19 ;
  wire \add_ln115_reg_1709_reg[63]_i_1_n_13 ;
  wire \add_ln115_reg_1709_reg[63]_i_1_n_14 ;
  wire \add_ln115_reg_1709_reg[63]_i_1_n_15 ;
  wire \add_ln115_reg_1709_reg[63]_i_1_n_16 ;
  wire \add_ln115_reg_1709_reg[63]_i_1_n_17 ;
  wire \add_ln115_reg_1709_reg[63]_i_1_n_18 ;
  wire \add_ln115_reg_1709_reg[63]_i_1_n_19 ;
  wire \add_ln115_reg_1709_reg[7]_i_1_n_12 ;
  wire \add_ln115_reg_1709_reg[7]_i_1_n_13 ;
  wire \add_ln115_reg_1709_reg[7]_i_1_n_14 ;
  wire \add_ln115_reg_1709_reg[7]_i_1_n_15 ;
  wire \add_ln115_reg_1709_reg[7]_i_1_n_16 ;
  wire \add_ln115_reg_1709_reg[7]_i_1_n_17 ;
  wire \add_ln115_reg_1709_reg[7]_i_1_n_18 ;
  wire \add_ln115_reg_1709_reg[7]_i_1_n_19 ;
  wire [63:0]add_ln116_fu_1020_p2;
  wire [63:0]add_ln116_reg_1714;
  wire \add_ln116_reg_1714[15]_i_10_n_12 ;
  wire \add_ln116_reg_1714[15]_i_11_n_12 ;
  wire \add_ln116_reg_1714[15]_i_12_n_12 ;
  wire \add_ln116_reg_1714[15]_i_13_n_12 ;
  wire \add_ln116_reg_1714[15]_i_14_n_12 ;
  wire \add_ln116_reg_1714[15]_i_15_n_12 ;
  wire \add_ln116_reg_1714[15]_i_16_n_12 ;
  wire \add_ln116_reg_1714[15]_i_17_n_12 ;
  wire \add_ln116_reg_1714[15]_i_2_n_12 ;
  wire \add_ln116_reg_1714[15]_i_3_n_12 ;
  wire \add_ln116_reg_1714[15]_i_4_n_12 ;
  wire \add_ln116_reg_1714[15]_i_5_n_12 ;
  wire \add_ln116_reg_1714[15]_i_6_n_12 ;
  wire \add_ln116_reg_1714[15]_i_7_n_12 ;
  wire \add_ln116_reg_1714[15]_i_8_n_12 ;
  wire \add_ln116_reg_1714[15]_i_9_n_12 ;
  wire \add_ln116_reg_1714[23]_i_10_n_12 ;
  wire \add_ln116_reg_1714[23]_i_11_n_12 ;
  wire \add_ln116_reg_1714[23]_i_12_n_12 ;
  wire \add_ln116_reg_1714[23]_i_13_n_12 ;
  wire \add_ln116_reg_1714[23]_i_14_n_12 ;
  wire \add_ln116_reg_1714[23]_i_15_n_12 ;
  wire \add_ln116_reg_1714[23]_i_16_n_12 ;
  wire \add_ln116_reg_1714[23]_i_17_n_12 ;
  wire \add_ln116_reg_1714[23]_i_2_n_12 ;
  wire \add_ln116_reg_1714[23]_i_3_n_12 ;
  wire \add_ln116_reg_1714[23]_i_4_n_12 ;
  wire \add_ln116_reg_1714[23]_i_5_n_12 ;
  wire \add_ln116_reg_1714[23]_i_6_n_12 ;
  wire \add_ln116_reg_1714[23]_i_7_n_12 ;
  wire \add_ln116_reg_1714[23]_i_8_n_12 ;
  wire \add_ln116_reg_1714[23]_i_9_n_12 ;
  wire \add_ln116_reg_1714[31]_i_10_n_12 ;
  wire \add_ln116_reg_1714[31]_i_11_n_12 ;
  wire \add_ln116_reg_1714[31]_i_12_n_12 ;
  wire \add_ln116_reg_1714[31]_i_13_n_12 ;
  wire \add_ln116_reg_1714[31]_i_14_n_12 ;
  wire \add_ln116_reg_1714[31]_i_15_n_12 ;
  wire \add_ln116_reg_1714[31]_i_16_n_12 ;
  wire \add_ln116_reg_1714[31]_i_17_n_12 ;
  wire \add_ln116_reg_1714[31]_i_2_n_12 ;
  wire \add_ln116_reg_1714[31]_i_3_n_12 ;
  wire \add_ln116_reg_1714[31]_i_4_n_12 ;
  wire \add_ln116_reg_1714[31]_i_5_n_12 ;
  wire \add_ln116_reg_1714[31]_i_6_n_12 ;
  wire \add_ln116_reg_1714[31]_i_7_n_12 ;
  wire \add_ln116_reg_1714[31]_i_8_n_12 ;
  wire \add_ln116_reg_1714[31]_i_9_n_12 ;
  wire \add_ln116_reg_1714[39]_i_12_n_12 ;
  wire \add_ln116_reg_1714[39]_i_2_n_12 ;
  wire \add_ln116_reg_1714[39]_i_3_n_12 ;
  wire \add_ln116_reg_1714[39]_i_4_n_12 ;
  wire \add_ln116_reg_1714[39]_i_5_n_12 ;
  wire \add_ln116_reg_1714[39]_i_6_n_12 ;
  wire \add_ln116_reg_1714[39]_i_7_n_12 ;
  wire \add_ln116_reg_1714[39]_i_8_n_12 ;
  wire \add_ln116_reg_1714[39]_i_9_n_12 ;
  wire \add_ln116_reg_1714[47]_i_2_n_12 ;
  wire \add_ln116_reg_1714[47]_i_3_n_12 ;
  wire \add_ln116_reg_1714[47]_i_4_n_12 ;
  wire \add_ln116_reg_1714[47]_i_5_n_12 ;
  wire \add_ln116_reg_1714[47]_i_6_n_12 ;
  wire \add_ln116_reg_1714[47]_i_7_n_12 ;
  wire \add_ln116_reg_1714[47]_i_8_n_12 ;
  wire \add_ln116_reg_1714[47]_i_9_n_12 ;
  wire \add_ln116_reg_1714[55]_i_2_n_12 ;
  wire \add_ln116_reg_1714[55]_i_3_n_12 ;
  wire \add_ln116_reg_1714[55]_i_4_n_12 ;
  wire \add_ln116_reg_1714[55]_i_5_n_12 ;
  wire \add_ln116_reg_1714[55]_i_6_n_12 ;
  wire \add_ln116_reg_1714[55]_i_7_n_12 ;
  wire \add_ln116_reg_1714[55]_i_8_n_12 ;
  wire \add_ln116_reg_1714[55]_i_9_n_12 ;
  wire \add_ln116_reg_1714[63]_i_2_n_12 ;
  wire \add_ln116_reg_1714[63]_i_3_n_12 ;
  wire \add_ln116_reg_1714[63]_i_4_n_12 ;
  wire \add_ln116_reg_1714[63]_i_5_n_12 ;
  wire \add_ln116_reg_1714[63]_i_6_n_12 ;
  wire \add_ln116_reg_1714[63]_i_7_n_12 ;
  wire \add_ln116_reg_1714[63]_i_8_n_12 ;
  wire \add_ln116_reg_1714[63]_i_9_n_12 ;
  wire \add_ln116_reg_1714[7]_i_10_n_12 ;
  wire \add_ln116_reg_1714[7]_i_11_n_12 ;
  wire \add_ln116_reg_1714[7]_i_12_n_12 ;
  wire \add_ln116_reg_1714[7]_i_13_n_12 ;
  wire \add_ln116_reg_1714[7]_i_14_n_12 ;
  wire \add_ln116_reg_1714[7]_i_15_n_12 ;
  wire \add_ln116_reg_1714[7]_i_16_n_12 ;
  wire \add_ln116_reg_1714[7]_i_2_n_12 ;
  wire \add_ln116_reg_1714[7]_i_3_n_12 ;
  wire \add_ln116_reg_1714[7]_i_4_n_12 ;
  wire \add_ln116_reg_1714[7]_i_5_n_12 ;
  wire \add_ln116_reg_1714[7]_i_6_n_12 ;
  wire \add_ln116_reg_1714[7]_i_7_n_12 ;
  wire \add_ln116_reg_1714[7]_i_8_n_12 ;
  wire \add_ln116_reg_1714[7]_i_9_n_12 ;
  wire \add_ln116_reg_1714_reg[15]_i_1_n_12 ;
  wire \add_ln116_reg_1714_reg[15]_i_1_n_13 ;
  wire \add_ln116_reg_1714_reg[15]_i_1_n_14 ;
  wire \add_ln116_reg_1714_reg[15]_i_1_n_15 ;
  wire \add_ln116_reg_1714_reg[15]_i_1_n_16 ;
  wire \add_ln116_reg_1714_reg[15]_i_1_n_17 ;
  wire \add_ln116_reg_1714_reg[15]_i_1_n_18 ;
  wire \add_ln116_reg_1714_reg[15]_i_1_n_19 ;
  wire \add_ln116_reg_1714_reg[23]_i_1_n_12 ;
  wire \add_ln116_reg_1714_reg[23]_i_1_n_13 ;
  wire \add_ln116_reg_1714_reg[23]_i_1_n_14 ;
  wire \add_ln116_reg_1714_reg[23]_i_1_n_15 ;
  wire \add_ln116_reg_1714_reg[23]_i_1_n_16 ;
  wire \add_ln116_reg_1714_reg[23]_i_1_n_17 ;
  wire \add_ln116_reg_1714_reg[23]_i_1_n_18 ;
  wire \add_ln116_reg_1714_reg[23]_i_1_n_19 ;
  wire \add_ln116_reg_1714_reg[31]_i_1_n_12 ;
  wire \add_ln116_reg_1714_reg[31]_i_1_n_13 ;
  wire \add_ln116_reg_1714_reg[31]_i_1_n_14 ;
  wire \add_ln116_reg_1714_reg[31]_i_1_n_15 ;
  wire \add_ln116_reg_1714_reg[31]_i_1_n_16 ;
  wire \add_ln116_reg_1714_reg[31]_i_1_n_17 ;
  wire \add_ln116_reg_1714_reg[31]_i_1_n_18 ;
  wire \add_ln116_reg_1714_reg[31]_i_1_n_19 ;
  wire \add_ln116_reg_1714_reg[39]_i_1_n_12 ;
  wire \add_ln116_reg_1714_reg[39]_i_1_n_13 ;
  wire \add_ln116_reg_1714_reg[39]_i_1_n_14 ;
  wire \add_ln116_reg_1714_reg[39]_i_1_n_15 ;
  wire \add_ln116_reg_1714_reg[39]_i_1_n_16 ;
  wire \add_ln116_reg_1714_reg[39]_i_1_n_17 ;
  wire \add_ln116_reg_1714_reg[39]_i_1_n_18 ;
  wire \add_ln116_reg_1714_reg[39]_i_1_n_19 ;
  wire \add_ln116_reg_1714_reg[47]_i_1_n_12 ;
  wire \add_ln116_reg_1714_reg[47]_i_1_n_13 ;
  wire \add_ln116_reg_1714_reg[47]_i_1_n_14 ;
  wire \add_ln116_reg_1714_reg[47]_i_1_n_15 ;
  wire \add_ln116_reg_1714_reg[47]_i_1_n_16 ;
  wire \add_ln116_reg_1714_reg[47]_i_1_n_17 ;
  wire \add_ln116_reg_1714_reg[47]_i_1_n_18 ;
  wire \add_ln116_reg_1714_reg[47]_i_1_n_19 ;
  wire \add_ln116_reg_1714_reg[55]_i_1_n_12 ;
  wire \add_ln116_reg_1714_reg[55]_i_1_n_13 ;
  wire \add_ln116_reg_1714_reg[55]_i_1_n_14 ;
  wire \add_ln116_reg_1714_reg[55]_i_1_n_15 ;
  wire \add_ln116_reg_1714_reg[55]_i_1_n_16 ;
  wire \add_ln116_reg_1714_reg[55]_i_1_n_17 ;
  wire \add_ln116_reg_1714_reg[55]_i_1_n_18 ;
  wire \add_ln116_reg_1714_reg[55]_i_1_n_19 ;
  wire \add_ln116_reg_1714_reg[63]_i_1_n_13 ;
  wire \add_ln116_reg_1714_reg[63]_i_1_n_14 ;
  wire \add_ln116_reg_1714_reg[63]_i_1_n_15 ;
  wire \add_ln116_reg_1714_reg[63]_i_1_n_16 ;
  wire \add_ln116_reg_1714_reg[63]_i_1_n_17 ;
  wire \add_ln116_reg_1714_reg[63]_i_1_n_18 ;
  wire \add_ln116_reg_1714_reg[63]_i_1_n_19 ;
  wire \add_ln116_reg_1714_reg[7]_i_1_n_12 ;
  wire \add_ln116_reg_1714_reg[7]_i_1_n_13 ;
  wire \add_ln116_reg_1714_reg[7]_i_1_n_14 ;
  wire \add_ln116_reg_1714_reg[7]_i_1_n_15 ;
  wire \add_ln116_reg_1714_reg[7]_i_1_n_16 ;
  wire \add_ln116_reg_1714_reg[7]_i_1_n_17 ;
  wire \add_ln116_reg_1714_reg[7]_i_1_n_18 ;
  wire \add_ln116_reg_1714_reg[7]_i_1_n_19 ;
  wire [63:0]add_ln117_fu_1035_p2;
  wire [63:0]add_ln117_reg_1719;
  wire \add_ln117_reg_1719[15]_i_10_n_12 ;
  wire \add_ln117_reg_1719[15]_i_11_n_12 ;
  wire \add_ln117_reg_1719[15]_i_12_n_12 ;
  wire \add_ln117_reg_1719[15]_i_13_n_12 ;
  wire \add_ln117_reg_1719[15]_i_14_n_12 ;
  wire \add_ln117_reg_1719[15]_i_15_n_12 ;
  wire \add_ln117_reg_1719[15]_i_16_n_12 ;
  wire \add_ln117_reg_1719[15]_i_17_n_12 ;
  wire \add_ln117_reg_1719[15]_i_2_n_12 ;
  wire \add_ln117_reg_1719[15]_i_3_n_12 ;
  wire \add_ln117_reg_1719[15]_i_4_n_12 ;
  wire \add_ln117_reg_1719[15]_i_5_n_12 ;
  wire \add_ln117_reg_1719[15]_i_6_n_12 ;
  wire \add_ln117_reg_1719[15]_i_7_n_12 ;
  wire \add_ln117_reg_1719[15]_i_8_n_12 ;
  wire \add_ln117_reg_1719[15]_i_9_n_12 ;
  wire \add_ln117_reg_1719[23]_i_10_n_12 ;
  wire \add_ln117_reg_1719[23]_i_11_n_12 ;
  wire \add_ln117_reg_1719[23]_i_12_n_12 ;
  wire \add_ln117_reg_1719[23]_i_13_n_12 ;
  wire \add_ln117_reg_1719[23]_i_14_n_12 ;
  wire \add_ln117_reg_1719[23]_i_15_n_12 ;
  wire \add_ln117_reg_1719[23]_i_16_n_12 ;
  wire \add_ln117_reg_1719[23]_i_17_n_12 ;
  wire \add_ln117_reg_1719[23]_i_2_n_12 ;
  wire \add_ln117_reg_1719[23]_i_3_n_12 ;
  wire \add_ln117_reg_1719[23]_i_4_n_12 ;
  wire \add_ln117_reg_1719[23]_i_5_n_12 ;
  wire \add_ln117_reg_1719[23]_i_6_n_12 ;
  wire \add_ln117_reg_1719[23]_i_7_n_12 ;
  wire \add_ln117_reg_1719[23]_i_8_n_12 ;
  wire \add_ln117_reg_1719[23]_i_9_n_12 ;
  wire \add_ln117_reg_1719[31]_i_10_n_12 ;
  wire \add_ln117_reg_1719[31]_i_11_n_12 ;
  wire \add_ln117_reg_1719[31]_i_12_n_12 ;
  wire \add_ln117_reg_1719[31]_i_13_n_12 ;
  wire \add_ln117_reg_1719[31]_i_14_n_12 ;
  wire \add_ln117_reg_1719[31]_i_15_n_12 ;
  wire \add_ln117_reg_1719[31]_i_16_n_12 ;
  wire \add_ln117_reg_1719[31]_i_17_n_12 ;
  wire \add_ln117_reg_1719[31]_i_2_n_12 ;
  wire \add_ln117_reg_1719[31]_i_3_n_12 ;
  wire \add_ln117_reg_1719[31]_i_4_n_12 ;
  wire \add_ln117_reg_1719[31]_i_5_n_12 ;
  wire \add_ln117_reg_1719[31]_i_6_n_12 ;
  wire \add_ln117_reg_1719[31]_i_7_n_12 ;
  wire \add_ln117_reg_1719[31]_i_8_n_12 ;
  wire \add_ln117_reg_1719[31]_i_9_n_12 ;
  wire \add_ln117_reg_1719[39]_i_12_n_12 ;
  wire \add_ln117_reg_1719[39]_i_2_n_12 ;
  wire \add_ln117_reg_1719[39]_i_4_n_12 ;
  wire \add_ln117_reg_1719[39]_i_5_n_12 ;
  wire \add_ln117_reg_1719[39]_i_6_n_12 ;
  wire \add_ln117_reg_1719[39]_i_7_n_12 ;
  wire \add_ln117_reg_1719[39]_i_8_n_12 ;
  wire \add_ln117_reg_1719[39]_i_9_n_12 ;
  wire \add_ln117_reg_1719[47]_i_2_n_12 ;
  wire \add_ln117_reg_1719[47]_i_3_n_12 ;
  wire \add_ln117_reg_1719[47]_i_4_n_12 ;
  wire \add_ln117_reg_1719[47]_i_5_n_12 ;
  wire \add_ln117_reg_1719[47]_i_6_n_12 ;
  wire \add_ln117_reg_1719[47]_i_7_n_12 ;
  wire \add_ln117_reg_1719[47]_i_8_n_12 ;
  wire \add_ln117_reg_1719[47]_i_9_n_12 ;
  wire \add_ln117_reg_1719[55]_i_2_n_12 ;
  wire \add_ln117_reg_1719[55]_i_3_n_12 ;
  wire \add_ln117_reg_1719[55]_i_4_n_12 ;
  wire \add_ln117_reg_1719[55]_i_5_n_12 ;
  wire \add_ln117_reg_1719[55]_i_6_n_12 ;
  wire \add_ln117_reg_1719[55]_i_7_n_12 ;
  wire \add_ln117_reg_1719[55]_i_8_n_12 ;
  wire \add_ln117_reg_1719[55]_i_9_n_12 ;
  wire \add_ln117_reg_1719[63]_i_2_n_12 ;
  wire \add_ln117_reg_1719[63]_i_3_n_12 ;
  wire \add_ln117_reg_1719[63]_i_4_n_12 ;
  wire \add_ln117_reg_1719[63]_i_5_n_12 ;
  wire \add_ln117_reg_1719[63]_i_6_n_12 ;
  wire \add_ln117_reg_1719[63]_i_7_n_12 ;
  wire \add_ln117_reg_1719[63]_i_8_n_12 ;
  wire \add_ln117_reg_1719[63]_i_9_n_12 ;
  wire \add_ln117_reg_1719[7]_i_10_n_12 ;
  wire \add_ln117_reg_1719[7]_i_11_n_12 ;
  wire \add_ln117_reg_1719[7]_i_12_n_12 ;
  wire \add_ln117_reg_1719[7]_i_13_n_12 ;
  wire \add_ln117_reg_1719[7]_i_14_n_12 ;
  wire \add_ln117_reg_1719[7]_i_15_n_12 ;
  wire \add_ln117_reg_1719[7]_i_16_n_12 ;
  wire \add_ln117_reg_1719[7]_i_2_n_12 ;
  wire \add_ln117_reg_1719[7]_i_3_n_12 ;
  wire \add_ln117_reg_1719[7]_i_4_n_12 ;
  wire \add_ln117_reg_1719[7]_i_5_n_12 ;
  wire \add_ln117_reg_1719[7]_i_6_n_12 ;
  wire \add_ln117_reg_1719[7]_i_7_n_12 ;
  wire \add_ln117_reg_1719[7]_i_8_n_12 ;
  wire \add_ln117_reg_1719[7]_i_9_n_12 ;
  wire \add_ln117_reg_1719_reg[15]_i_1_n_12 ;
  wire \add_ln117_reg_1719_reg[15]_i_1_n_13 ;
  wire \add_ln117_reg_1719_reg[15]_i_1_n_14 ;
  wire \add_ln117_reg_1719_reg[15]_i_1_n_15 ;
  wire \add_ln117_reg_1719_reg[15]_i_1_n_16 ;
  wire \add_ln117_reg_1719_reg[15]_i_1_n_17 ;
  wire \add_ln117_reg_1719_reg[15]_i_1_n_18 ;
  wire \add_ln117_reg_1719_reg[15]_i_1_n_19 ;
  wire \add_ln117_reg_1719_reg[23]_i_1_n_12 ;
  wire \add_ln117_reg_1719_reg[23]_i_1_n_13 ;
  wire \add_ln117_reg_1719_reg[23]_i_1_n_14 ;
  wire \add_ln117_reg_1719_reg[23]_i_1_n_15 ;
  wire \add_ln117_reg_1719_reg[23]_i_1_n_16 ;
  wire \add_ln117_reg_1719_reg[23]_i_1_n_17 ;
  wire \add_ln117_reg_1719_reg[23]_i_1_n_18 ;
  wire \add_ln117_reg_1719_reg[23]_i_1_n_19 ;
  wire \add_ln117_reg_1719_reg[31]_i_1_n_12 ;
  wire \add_ln117_reg_1719_reg[31]_i_1_n_13 ;
  wire \add_ln117_reg_1719_reg[31]_i_1_n_14 ;
  wire \add_ln117_reg_1719_reg[31]_i_1_n_15 ;
  wire \add_ln117_reg_1719_reg[31]_i_1_n_16 ;
  wire \add_ln117_reg_1719_reg[31]_i_1_n_17 ;
  wire \add_ln117_reg_1719_reg[31]_i_1_n_18 ;
  wire \add_ln117_reg_1719_reg[31]_i_1_n_19 ;
  wire \add_ln117_reg_1719_reg[39]_i_1_n_12 ;
  wire \add_ln117_reg_1719_reg[39]_i_1_n_13 ;
  wire \add_ln117_reg_1719_reg[39]_i_1_n_14 ;
  wire \add_ln117_reg_1719_reg[39]_i_1_n_15 ;
  wire \add_ln117_reg_1719_reg[39]_i_1_n_16 ;
  wire \add_ln117_reg_1719_reg[39]_i_1_n_17 ;
  wire \add_ln117_reg_1719_reg[39]_i_1_n_18 ;
  wire \add_ln117_reg_1719_reg[39]_i_1_n_19 ;
  wire \add_ln117_reg_1719_reg[47]_i_1_n_12 ;
  wire \add_ln117_reg_1719_reg[47]_i_1_n_13 ;
  wire \add_ln117_reg_1719_reg[47]_i_1_n_14 ;
  wire \add_ln117_reg_1719_reg[47]_i_1_n_15 ;
  wire \add_ln117_reg_1719_reg[47]_i_1_n_16 ;
  wire \add_ln117_reg_1719_reg[47]_i_1_n_17 ;
  wire \add_ln117_reg_1719_reg[47]_i_1_n_18 ;
  wire \add_ln117_reg_1719_reg[47]_i_1_n_19 ;
  wire \add_ln117_reg_1719_reg[55]_i_1_n_12 ;
  wire \add_ln117_reg_1719_reg[55]_i_1_n_13 ;
  wire \add_ln117_reg_1719_reg[55]_i_1_n_14 ;
  wire \add_ln117_reg_1719_reg[55]_i_1_n_15 ;
  wire \add_ln117_reg_1719_reg[55]_i_1_n_16 ;
  wire \add_ln117_reg_1719_reg[55]_i_1_n_17 ;
  wire \add_ln117_reg_1719_reg[55]_i_1_n_18 ;
  wire \add_ln117_reg_1719_reg[55]_i_1_n_19 ;
  wire \add_ln117_reg_1719_reg[63]_i_1_n_13 ;
  wire \add_ln117_reg_1719_reg[63]_i_1_n_14 ;
  wire \add_ln117_reg_1719_reg[63]_i_1_n_15 ;
  wire \add_ln117_reg_1719_reg[63]_i_1_n_16 ;
  wire \add_ln117_reg_1719_reg[63]_i_1_n_17 ;
  wire \add_ln117_reg_1719_reg[63]_i_1_n_18 ;
  wire \add_ln117_reg_1719_reg[63]_i_1_n_19 ;
  wire \add_ln117_reg_1719_reg[7]_i_1_n_12 ;
  wire \add_ln117_reg_1719_reg[7]_i_1_n_13 ;
  wire \add_ln117_reg_1719_reg[7]_i_1_n_14 ;
  wire \add_ln117_reg_1719_reg[7]_i_1_n_15 ;
  wire \add_ln117_reg_1719_reg[7]_i_1_n_16 ;
  wire \add_ln117_reg_1719_reg[7]_i_1_n_17 ;
  wire \add_ln117_reg_1719_reg[7]_i_1_n_18 ;
  wire \add_ln117_reg_1719_reg[7]_i_1_n_19 ;
  wire [63:0]add_ln118_fu_1050_p2;
  wire [63:0]add_ln118_reg_1724;
  wire \add_ln118_reg_1724[15]_i_10_n_12 ;
  wire \add_ln118_reg_1724[15]_i_11_n_12 ;
  wire \add_ln118_reg_1724[15]_i_12_n_12 ;
  wire \add_ln118_reg_1724[15]_i_13_n_12 ;
  wire \add_ln118_reg_1724[15]_i_14_n_12 ;
  wire \add_ln118_reg_1724[15]_i_15_n_12 ;
  wire \add_ln118_reg_1724[15]_i_16_n_12 ;
  wire \add_ln118_reg_1724[15]_i_17_n_12 ;
  wire \add_ln118_reg_1724[15]_i_2_n_12 ;
  wire \add_ln118_reg_1724[15]_i_3_n_12 ;
  wire \add_ln118_reg_1724[15]_i_4_n_12 ;
  wire \add_ln118_reg_1724[15]_i_5_n_12 ;
  wire \add_ln118_reg_1724[15]_i_6_n_12 ;
  wire \add_ln118_reg_1724[15]_i_7_n_12 ;
  wire \add_ln118_reg_1724[15]_i_8_n_12 ;
  wire \add_ln118_reg_1724[15]_i_9_n_12 ;
  wire \add_ln118_reg_1724[23]_i_10_n_12 ;
  wire \add_ln118_reg_1724[23]_i_11_n_12 ;
  wire \add_ln118_reg_1724[23]_i_12_n_12 ;
  wire \add_ln118_reg_1724[23]_i_13_n_12 ;
  wire \add_ln118_reg_1724[23]_i_14_n_12 ;
  wire \add_ln118_reg_1724[23]_i_15_n_12 ;
  wire \add_ln118_reg_1724[23]_i_16_n_12 ;
  wire \add_ln118_reg_1724[23]_i_17_n_12 ;
  wire \add_ln118_reg_1724[23]_i_2_n_12 ;
  wire \add_ln118_reg_1724[23]_i_3_n_12 ;
  wire \add_ln118_reg_1724[23]_i_4_n_12 ;
  wire \add_ln118_reg_1724[23]_i_5_n_12 ;
  wire \add_ln118_reg_1724[23]_i_6_n_12 ;
  wire \add_ln118_reg_1724[23]_i_7_n_12 ;
  wire \add_ln118_reg_1724[23]_i_8_n_12 ;
  wire \add_ln118_reg_1724[23]_i_9_n_12 ;
  wire \add_ln118_reg_1724[31]_i_10_n_12 ;
  wire \add_ln118_reg_1724[31]_i_11_n_12 ;
  wire \add_ln118_reg_1724[31]_i_12_n_12 ;
  wire \add_ln118_reg_1724[31]_i_13_n_12 ;
  wire \add_ln118_reg_1724[31]_i_14_n_12 ;
  wire \add_ln118_reg_1724[31]_i_15_n_12 ;
  wire \add_ln118_reg_1724[31]_i_16_n_12 ;
  wire \add_ln118_reg_1724[31]_i_17_n_12 ;
  wire \add_ln118_reg_1724[31]_i_2_n_12 ;
  wire \add_ln118_reg_1724[31]_i_3_n_12 ;
  wire \add_ln118_reg_1724[31]_i_4_n_12 ;
  wire \add_ln118_reg_1724[31]_i_5_n_12 ;
  wire \add_ln118_reg_1724[31]_i_6_n_12 ;
  wire \add_ln118_reg_1724[31]_i_7_n_12 ;
  wire \add_ln118_reg_1724[31]_i_8_n_12 ;
  wire \add_ln118_reg_1724[31]_i_9_n_12 ;
  wire \add_ln118_reg_1724[39]_i_12_n_12 ;
  wire \add_ln118_reg_1724[39]_i_2_n_12 ;
  wire \add_ln118_reg_1724[39]_i_4_n_12 ;
  wire \add_ln118_reg_1724[39]_i_5_n_12 ;
  wire \add_ln118_reg_1724[39]_i_6_n_12 ;
  wire \add_ln118_reg_1724[39]_i_7_n_12 ;
  wire \add_ln118_reg_1724[39]_i_8_n_12 ;
  wire \add_ln118_reg_1724[39]_i_9_n_12 ;
  wire \add_ln118_reg_1724[47]_i_2_n_12 ;
  wire \add_ln118_reg_1724[47]_i_3_n_12 ;
  wire \add_ln118_reg_1724[47]_i_4_n_12 ;
  wire \add_ln118_reg_1724[47]_i_5_n_12 ;
  wire \add_ln118_reg_1724[47]_i_6_n_12 ;
  wire \add_ln118_reg_1724[47]_i_7_n_12 ;
  wire \add_ln118_reg_1724[47]_i_8_n_12 ;
  wire \add_ln118_reg_1724[47]_i_9_n_12 ;
  wire \add_ln118_reg_1724[55]_i_2_n_12 ;
  wire \add_ln118_reg_1724[55]_i_3_n_12 ;
  wire \add_ln118_reg_1724[55]_i_4_n_12 ;
  wire \add_ln118_reg_1724[55]_i_5_n_12 ;
  wire \add_ln118_reg_1724[55]_i_6_n_12 ;
  wire \add_ln118_reg_1724[55]_i_7_n_12 ;
  wire \add_ln118_reg_1724[55]_i_8_n_12 ;
  wire \add_ln118_reg_1724[55]_i_9_n_12 ;
  wire \add_ln118_reg_1724[63]_i_2_n_12 ;
  wire \add_ln118_reg_1724[63]_i_3_n_12 ;
  wire \add_ln118_reg_1724[63]_i_4_n_12 ;
  wire \add_ln118_reg_1724[63]_i_5_n_12 ;
  wire \add_ln118_reg_1724[63]_i_6_n_12 ;
  wire \add_ln118_reg_1724[63]_i_7_n_12 ;
  wire \add_ln118_reg_1724[63]_i_8_n_12 ;
  wire \add_ln118_reg_1724[63]_i_9_n_12 ;
  wire \add_ln118_reg_1724[7]_i_10_n_12 ;
  wire \add_ln118_reg_1724[7]_i_11_n_12 ;
  wire \add_ln118_reg_1724[7]_i_12_n_12 ;
  wire \add_ln118_reg_1724[7]_i_13_n_12 ;
  wire \add_ln118_reg_1724[7]_i_14_n_12 ;
  wire \add_ln118_reg_1724[7]_i_15_n_12 ;
  wire \add_ln118_reg_1724[7]_i_16_n_12 ;
  wire \add_ln118_reg_1724[7]_i_2_n_12 ;
  wire \add_ln118_reg_1724[7]_i_3_n_12 ;
  wire \add_ln118_reg_1724[7]_i_4_n_12 ;
  wire \add_ln118_reg_1724[7]_i_5_n_12 ;
  wire \add_ln118_reg_1724[7]_i_6_n_12 ;
  wire \add_ln118_reg_1724[7]_i_7_n_12 ;
  wire \add_ln118_reg_1724[7]_i_8_n_12 ;
  wire \add_ln118_reg_1724[7]_i_9_n_12 ;
  wire \add_ln118_reg_1724_reg[15]_i_1_n_12 ;
  wire \add_ln118_reg_1724_reg[15]_i_1_n_13 ;
  wire \add_ln118_reg_1724_reg[15]_i_1_n_14 ;
  wire \add_ln118_reg_1724_reg[15]_i_1_n_15 ;
  wire \add_ln118_reg_1724_reg[15]_i_1_n_16 ;
  wire \add_ln118_reg_1724_reg[15]_i_1_n_17 ;
  wire \add_ln118_reg_1724_reg[15]_i_1_n_18 ;
  wire \add_ln118_reg_1724_reg[15]_i_1_n_19 ;
  wire \add_ln118_reg_1724_reg[23]_i_1_n_12 ;
  wire \add_ln118_reg_1724_reg[23]_i_1_n_13 ;
  wire \add_ln118_reg_1724_reg[23]_i_1_n_14 ;
  wire \add_ln118_reg_1724_reg[23]_i_1_n_15 ;
  wire \add_ln118_reg_1724_reg[23]_i_1_n_16 ;
  wire \add_ln118_reg_1724_reg[23]_i_1_n_17 ;
  wire \add_ln118_reg_1724_reg[23]_i_1_n_18 ;
  wire \add_ln118_reg_1724_reg[23]_i_1_n_19 ;
  wire \add_ln118_reg_1724_reg[31]_i_1_n_12 ;
  wire \add_ln118_reg_1724_reg[31]_i_1_n_13 ;
  wire \add_ln118_reg_1724_reg[31]_i_1_n_14 ;
  wire \add_ln118_reg_1724_reg[31]_i_1_n_15 ;
  wire \add_ln118_reg_1724_reg[31]_i_1_n_16 ;
  wire \add_ln118_reg_1724_reg[31]_i_1_n_17 ;
  wire \add_ln118_reg_1724_reg[31]_i_1_n_18 ;
  wire \add_ln118_reg_1724_reg[31]_i_1_n_19 ;
  wire \add_ln118_reg_1724_reg[39]_i_1_n_12 ;
  wire \add_ln118_reg_1724_reg[39]_i_1_n_13 ;
  wire \add_ln118_reg_1724_reg[39]_i_1_n_14 ;
  wire \add_ln118_reg_1724_reg[39]_i_1_n_15 ;
  wire \add_ln118_reg_1724_reg[39]_i_1_n_16 ;
  wire \add_ln118_reg_1724_reg[39]_i_1_n_17 ;
  wire \add_ln118_reg_1724_reg[39]_i_1_n_18 ;
  wire \add_ln118_reg_1724_reg[39]_i_1_n_19 ;
  wire \add_ln118_reg_1724_reg[47]_i_1_n_12 ;
  wire \add_ln118_reg_1724_reg[47]_i_1_n_13 ;
  wire \add_ln118_reg_1724_reg[47]_i_1_n_14 ;
  wire \add_ln118_reg_1724_reg[47]_i_1_n_15 ;
  wire \add_ln118_reg_1724_reg[47]_i_1_n_16 ;
  wire \add_ln118_reg_1724_reg[47]_i_1_n_17 ;
  wire \add_ln118_reg_1724_reg[47]_i_1_n_18 ;
  wire \add_ln118_reg_1724_reg[47]_i_1_n_19 ;
  wire \add_ln118_reg_1724_reg[55]_i_1_n_12 ;
  wire \add_ln118_reg_1724_reg[55]_i_1_n_13 ;
  wire \add_ln118_reg_1724_reg[55]_i_1_n_14 ;
  wire \add_ln118_reg_1724_reg[55]_i_1_n_15 ;
  wire \add_ln118_reg_1724_reg[55]_i_1_n_16 ;
  wire \add_ln118_reg_1724_reg[55]_i_1_n_17 ;
  wire \add_ln118_reg_1724_reg[55]_i_1_n_18 ;
  wire \add_ln118_reg_1724_reg[55]_i_1_n_19 ;
  wire \add_ln118_reg_1724_reg[63]_i_1_n_13 ;
  wire \add_ln118_reg_1724_reg[63]_i_1_n_14 ;
  wire \add_ln118_reg_1724_reg[63]_i_1_n_15 ;
  wire \add_ln118_reg_1724_reg[63]_i_1_n_16 ;
  wire \add_ln118_reg_1724_reg[63]_i_1_n_17 ;
  wire \add_ln118_reg_1724_reg[63]_i_1_n_18 ;
  wire \add_ln118_reg_1724_reg[63]_i_1_n_19 ;
  wire \add_ln118_reg_1724_reg[7]_i_1_n_12 ;
  wire \add_ln118_reg_1724_reg[7]_i_1_n_13 ;
  wire \add_ln118_reg_1724_reg[7]_i_1_n_14 ;
  wire \add_ln118_reg_1724_reg[7]_i_1_n_15 ;
  wire \add_ln118_reg_1724_reg[7]_i_1_n_16 ;
  wire \add_ln118_reg_1724_reg[7]_i_1_n_17 ;
  wire \add_ln118_reg_1724_reg[7]_i_1_n_18 ;
  wire \add_ln118_reg_1724_reg[7]_i_1_n_19 ;
  wire [63:0]add_ln119_fu_1065_p2;
  wire [63:0]add_ln119_reg_1729;
  wire \add_ln119_reg_1729[15]_i_10_n_12 ;
  wire \add_ln119_reg_1729[15]_i_11_n_12 ;
  wire \add_ln119_reg_1729[15]_i_12_n_12 ;
  wire \add_ln119_reg_1729[15]_i_13_n_12 ;
  wire \add_ln119_reg_1729[15]_i_14_n_12 ;
  wire \add_ln119_reg_1729[15]_i_15_n_12 ;
  wire \add_ln119_reg_1729[15]_i_16_n_12 ;
  wire \add_ln119_reg_1729[15]_i_17_n_12 ;
  wire \add_ln119_reg_1729[15]_i_2_n_12 ;
  wire \add_ln119_reg_1729[15]_i_3_n_12 ;
  wire \add_ln119_reg_1729[15]_i_4_n_12 ;
  wire \add_ln119_reg_1729[15]_i_5_n_12 ;
  wire \add_ln119_reg_1729[15]_i_6_n_12 ;
  wire \add_ln119_reg_1729[15]_i_7_n_12 ;
  wire \add_ln119_reg_1729[15]_i_8_n_12 ;
  wire \add_ln119_reg_1729[15]_i_9_n_12 ;
  wire \add_ln119_reg_1729[23]_i_10_n_12 ;
  wire \add_ln119_reg_1729[23]_i_11_n_12 ;
  wire \add_ln119_reg_1729[23]_i_12_n_12 ;
  wire \add_ln119_reg_1729[23]_i_13_n_12 ;
  wire \add_ln119_reg_1729[23]_i_14_n_12 ;
  wire \add_ln119_reg_1729[23]_i_15_n_12 ;
  wire \add_ln119_reg_1729[23]_i_16_n_12 ;
  wire \add_ln119_reg_1729[23]_i_17_n_12 ;
  wire \add_ln119_reg_1729[23]_i_2_n_12 ;
  wire \add_ln119_reg_1729[23]_i_3_n_12 ;
  wire \add_ln119_reg_1729[23]_i_4_n_12 ;
  wire \add_ln119_reg_1729[23]_i_5_n_12 ;
  wire \add_ln119_reg_1729[23]_i_6_n_12 ;
  wire \add_ln119_reg_1729[23]_i_7_n_12 ;
  wire \add_ln119_reg_1729[23]_i_8_n_12 ;
  wire \add_ln119_reg_1729[23]_i_9_n_12 ;
  wire \add_ln119_reg_1729[31]_i_10_n_12 ;
  wire \add_ln119_reg_1729[31]_i_11_n_12 ;
  wire \add_ln119_reg_1729[31]_i_12_n_12 ;
  wire \add_ln119_reg_1729[31]_i_13_n_12 ;
  wire \add_ln119_reg_1729[31]_i_14_n_12 ;
  wire \add_ln119_reg_1729[31]_i_15_n_12 ;
  wire \add_ln119_reg_1729[31]_i_16_n_12 ;
  wire \add_ln119_reg_1729[31]_i_17_n_12 ;
  wire \add_ln119_reg_1729[31]_i_2_n_12 ;
  wire \add_ln119_reg_1729[31]_i_3_n_12 ;
  wire \add_ln119_reg_1729[31]_i_4_n_12 ;
  wire \add_ln119_reg_1729[31]_i_5_n_12 ;
  wire \add_ln119_reg_1729[31]_i_6_n_12 ;
  wire \add_ln119_reg_1729[31]_i_7_n_12 ;
  wire \add_ln119_reg_1729[31]_i_8_n_12 ;
  wire \add_ln119_reg_1729[31]_i_9_n_12 ;
  wire \add_ln119_reg_1729[39]_i_2_n_12 ;
  wire \add_ln119_reg_1729[39]_i_3_n_12 ;
  wire \add_ln119_reg_1729[39]_i_4_n_12 ;
  wire \add_ln119_reg_1729[39]_i_5_n_12 ;
  wire \add_ln119_reg_1729[39]_i_6_n_12 ;
  wire \add_ln119_reg_1729[39]_i_7_n_12 ;
  wire \add_ln119_reg_1729[39]_i_8_n_12 ;
  wire \add_ln119_reg_1729[39]_i_9_n_12 ;
  wire \add_ln119_reg_1729[47]_i_2_n_12 ;
  wire \add_ln119_reg_1729[47]_i_3_n_12 ;
  wire \add_ln119_reg_1729[47]_i_4_n_12 ;
  wire \add_ln119_reg_1729[47]_i_5_n_12 ;
  wire \add_ln119_reg_1729[47]_i_6_n_12 ;
  wire \add_ln119_reg_1729[47]_i_7_n_12 ;
  wire \add_ln119_reg_1729[47]_i_8_n_12 ;
  wire \add_ln119_reg_1729[47]_i_9_n_12 ;
  wire \add_ln119_reg_1729[55]_i_2_n_12 ;
  wire \add_ln119_reg_1729[55]_i_3_n_12 ;
  wire \add_ln119_reg_1729[55]_i_4_n_12 ;
  wire \add_ln119_reg_1729[55]_i_5_n_12 ;
  wire \add_ln119_reg_1729[55]_i_6_n_12 ;
  wire \add_ln119_reg_1729[55]_i_7_n_12 ;
  wire \add_ln119_reg_1729[55]_i_8_n_12 ;
  wire \add_ln119_reg_1729[55]_i_9_n_12 ;
  wire \add_ln119_reg_1729[63]_i_2_n_12 ;
  wire \add_ln119_reg_1729[63]_i_3_n_12 ;
  wire \add_ln119_reg_1729[63]_i_4_n_12 ;
  wire \add_ln119_reg_1729[63]_i_5_n_12 ;
  wire \add_ln119_reg_1729[63]_i_6_n_12 ;
  wire \add_ln119_reg_1729[63]_i_7_n_12 ;
  wire \add_ln119_reg_1729[63]_i_8_n_12 ;
  wire \add_ln119_reg_1729[63]_i_9_n_12 ;
  wire \add_ln119_reg_1729[7]_i_10_n_12 ;
  wire \add_ln119_reg_1729[7]_i_11_n_12 ;
  wire \add_ln119_reg_1729[7]_i_12_n_12 ;
  wire \add_ln119_reg_1729[7]_i_13_n_12 ;
  wire \add_ln119_reg_1729[7]_i_14_n_12 ;
  wire \add_ln119_reg_1729[7]_i_15_n_12 ;
  wire \add_ln119_reg_1729[7]_i_16_n_12 ;
  wire \add_ln119_reg_1729[7]_i_2_n_12 ;
  wire \add_ln119_reg_1729[7]_i_3_n_12 ;
  wire \add_ln119_reg_1729[7]_i_4_n_12 ;
  wire \add_ln119_reg_1729[7]_i_5_n_12 ;
  wire \add_ln119_reg_1729[7]_i_6_n_12 ;
  wire \add_ln119_reg_1729[7]_i_7_n_12 ;
  wire \add_ln119_reg_1729[7]_i_8_n_12 ;
  wire \add_ln119_reg_1729[7]_i_9_n_12 ;
  wire \add_ln119_reg_1729_reg[15]_i_1_n_12 ;
  wire \add_ln119_reg_1729_reg[15]_i_1_n_13 ;
  wire \add_ln119_reg_1729_reg[15]_i_1_n_14 ;
  wire \add_ln119_reg_1729_reg[15]_i_1_n_15 ;
  wire \add_ln119_reg_1729_reg[15]_i_1_n_16 ;
  wire \add_ln119_reg_1729_reg[15]_i_1_n_17 ;
  wire \add_ln119_reg_1729_reg[15]_i_1_n_18 ;
  wire \add_ln119_reg_1729_reg[15]_i_1_n_19 ;
  wire \add_ln119_reg_1729_reg[23]_i_1_n_12 ;
  wire \add_ln119_reg_1729_reg[23]_i_1_n_13 ;
  wire \add_ln119_reg_1729_reg[23]_i_1_n_14 ;
  wire \add_ln119_reg_1729_reg[23]_i_1_n_15 ;
  wire \add_ln119_reg_1729_reg[23]_i_1_n_16 ;
  wire \add_ln119_reg_1729_reg[23]_i_1_n_17 ;
  wire \add_ln119_reg_1729_reg[23]_i_1_n_18 ;
  wire \add_ln119_reg_1729_reg[23]_i_1_n_19 ;
  wire \add_ln119_reg_1729_reg[31]_i_1_n_12 ;
  wire \add_ln119_reg_1729_reg[31]_i_1_n_13 ;
  wire \add_ln119_reg_1729_reg[31]_i_1_n_14 ;
  wire \add_ln119_reg_1729_reg[31]_i_1_n_15 ;
  wire \add_ln119_reg_1729_reg[31]_i_1_n_16 ;
  wire \add_ln119_reg_1729_reg[31]_i_1_n_17 ;
  wire \add_ln119_reg_1729_reg[31]_i_1_n_18 ;
  wire \add_ln119_reg_1729_reg[31]_i_1_n_19 ;
  wire \add_ln119_reg_1729_reg[39]_i_1_n_12 ;
  wire \add_ln119_reg_1729_reg[39]_i_1_n_13 ;
  wire \add_ln119_reg_1729_reg[39]_i_1_n_14 ;
  wire \add_ln119_reg_1729_reg[39]_i_1_n_15 ;
  wire \add_ln119_reg_1729_reg[39]_i_1_n_16 ;
  wire \add_ln119_reg_1729_reg[39]_i_1_n_17 ;
  wire \add_ln119_reg_1729_reg[39]_i_1_n_18 ;
  wire \add_ln119_reg_1729_reg[39]_i_1_n_19 ;
  wire \add_ln119_reg_1729_reg[47]_i_1_n_12 ;
  wire \add_ln119_reg_1729_reg[47]_i_1_n_13 ;
  wire \add_ln119_reg_1729_reg[47]_i_1_n_14 ;
  wire \add_ln119_reg_1729_reg[47]_i_1_n_15 ;
  wire \add_ln119_reg_1729_reg[47]_i_1_n_16 ;
  wire \add_ln119_reg_1729_reg[47]_i_1_n_17 ;
  wire \add_ln119_reg_1729_reg[47]_i_1_n_18 ;
  wire \add_ln119_reg_1729_reg[47]_i_1_n_19 ;
  wire \add_ln119_reg_1729_reg[55]_i_1_n_12 ;
  wire \add_ln119_reg_1729_reg[55]_i_1_n_13 ;
  wire \add_ln119_reg_1729_reg[55]_i_1_n_14 ;
  wire \add_ln119_reg_1729_reg[55]_i_1_n_15 ;
  wire \add_ln119_reg_1729_reg[55]_i_1_n_16 ;
  wire \add_ln119_reg_1729_reg[55]_i_1_n_17 ;
  wire \add_ln119_reg_1729_reg[55]_i_1_n_18 ;
  wire \add_ln119_reg_1729_reg[55]_i_1_n_19 ;
  wire \add_ln119_reg_1729_reg[63]_i_1_n_13 ;
  wire \add_ln119_reg_1729_reg[63]_i_1_n_14 ;
  wire \add_ln119_reg_1729_reg[63]_i_1_n_15 ;
  wire \add_ln119_reg_1729_reg[63]_i_1_n_16 ;
  wire \add_ln119_reg_1729_reg[63]_i_1_n_17 ;
  wire \add_ln119_reg_1729_reg[63]_i_1_n_18 ;
  wire \add_ln119_reg_1729_reg[63]_i_1_n_19 ;
  wire \add_ln119_reg_1729_reg[7]_i_1_n_12 ;
  wire \add_ln119_reg_1729_reg[7]_i_1_n_13 ;
  wire \add_ln119_reg_1729_reg[7]_i_1_n_14 ;
  wire \add_ln119_reg_1729_reg[7]_i_1_n_15 ;
  wire \add_ln119_reg_1729_reg[7]_i_1_n_16 ;
  wire \add_ln119_reg_1729_reg[7]_i_1_n_17 ;
  wire \add_ln119_reg_1729_reg[7]_i_1_n_18 ;
  wire \add_ln119_reg_1729_reg[7]_i_1_n_19 ;
  wire [31:0]add_ln120_fu_958_p2;
  wire [63:0]add_ln120_reg_1688;
  wire [31:0]\add_ln120_reg_1688_reg[63]_0 ;
  wire [63:0]add_ln121_fu_1075_p2;
  wire [63:0]add_ln121_reg_1734;
  wire \add_ln121_reg_1734[39]_i_2_n_12 ;
  wire \add_ln121_reg_1734[39]_i_3_n_12 ;
  wire \add_ln121_reg_1734[39]_i_4_n_12 ;
  wire \add_ln121_reg_1734[39]_i_5_n_12 ;
  wire \add_ln121_reg_1734[39]_i_6_n_12 ;
  wire \add_ln121_reg_1734[39]_i_7_n_12 ;
  wire \add_ln121_reg_1734[39]_i_8_n_12 ;
  wire \add_ln121_reg_1734[39]_i_9_n_12 ;
  wire \add_ln121_reg_1734[47]_i_2_n_12 ;
  wire \add_ln121_reg_1734[47]_i_3_n_12 ;
  wire \add_ln121_reg_1734[47]_i_4_n_12 ;
  wire \add_ln121_reg_1734[47]_i_5_n_12 ;
  wire \add_ln121_reg_1734[47]_i_6_n_12 ;
  wire \add_ln121_reg_1734[47]_i_7_n_12 ;
  wire \add_ln121_reg_1734[47]_i_8_n_12 ;
  wire \add_ln121_reg_1734[47]_i_9_n_12 ;
  wire \add_ln121_reg_1734[55]_i_2_n_12 ;
  wire \add_ln121_reg_1734[55]_i_3_n_12 ;
  wire \add_ln121_reg_1734[55]_i_4_n_12 ;
  wire \add_ln121_reg_1734[55]_i_5_n_12 ;
  wire \add_ln121_reg_1734[55]_i_6_n_12 ;
  wire \add_ln121_reg_1734[55]_i_7_n_12 ;
  wire \add_ln121_reg_1734[55]_i_8_n_12 ;
  wire \add_ln121_reg_1734[55]_i_9_n_12 ;
  wire \add_ln121_reg_1734[63]_i_2_n_12 ;
  wire \add_ln121_reg_1734[63]_i_3_n_12 ;
  wire \add_ln121_reg_1734[63]_i_4_n_12 ;
  wire \add_ln121_reg_1734[63]_i_5_n_12 ;
  wire \add_ln121_reg_1734[63]_i_6_n_12 ;
  wire \add_ln121_reg_1734[63]_i_7_n_12 ;
  wire \add_ln121_reg_1734[63]_i_8_n_12 ;
  wire \add_ln121_reg_1734[63]_i_9_n_12 ;
  wire [63:0]add_ln122_reg_1739;
  wire [63:0]\add_ln122_reg_1739_reg[63]_0 ;
  wire [0:0]add_ln49_fu_93_p2;
  wire [0:0]add_ln64_fu_89_p2;
  wire [2:0]address0;
  wire [3:0]address1;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_12;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_13;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_14;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_15;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_16;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_17;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_18;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_19;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_20;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_21;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_22;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_23;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_24;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_25;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_26;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_27;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_28;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_29;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_30;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_31;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_32;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_33;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_34;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_35;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_36;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_37;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_38;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_39;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_40;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_41;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_42;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_43;
  wire am_addmul_16s_16s_16s_33_4_1_U56_n_44;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_12;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_13;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_14;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_15;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_16;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_17;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_18;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_19;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_20;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_21;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_22;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_23;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_24;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_25;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_26;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_27;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_28;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_29;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_30;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_31;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_32;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_33;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_34;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_35;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_36;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_37;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_38;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_39;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_40;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_41;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_42;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_43;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_44;
  wire am_addmul_16s_16s_16s_33_4_1_U65_n_45;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_12;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_13;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_14;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_15;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_16;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_17;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_18;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_19;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_20;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_21;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_22;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_23;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_24;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_25;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_26;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_27;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_28;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_29;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_30;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_31;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_32;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_33;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_34;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_35;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_36;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_37;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_38;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_39;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_40;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_41;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_42;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_43;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_44;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_12;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_13;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_14;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_15;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_16;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_17;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_18;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_19;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_20;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_21;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_22;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_23;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_24;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_25;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_26;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_27;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_28;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_29;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_30;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_31;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_32;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_33;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_34;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_35;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_36;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_37;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_38;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_39;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_40;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_41;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_42;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_43;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_12;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_13;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_14;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_15;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_16;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_17;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_18;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_19;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_20;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_21;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_22;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_23;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_24;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_25;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_26;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_27;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_28;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_29;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_30;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_31;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_32;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_33;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_34;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_35;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_36;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_37;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_38;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_39;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_40;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_41;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_42;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_43;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_45;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_46;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_12;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_13;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_14;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_15;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_16;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_17;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_18;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_19;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_20;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_21;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_22;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_23;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_24;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_25;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_26;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_27;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_28;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_29;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_30;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_31;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_32;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_33;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_34;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_35;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_36;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_37;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_38;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_39;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_40;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_41;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_42;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_43;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_45;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_46;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_47;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_48;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_12;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_13;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_14;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_15;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_16;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_17;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_18;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_19;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_20;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_21;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_22;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_23;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_24;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_25;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_26;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_27;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_28;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_29;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_30;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_31;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_32;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_33;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_34;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_35;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_36;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_37;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_38;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_39;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_40;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_41;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_42;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_43;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_45;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_46;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_47;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_48;
  wire and_ln107_8_fu_617_p2;
  wire and_ln107_8_reg_1356;
  wire and_ln107_fu_587_p2;
  wire and_ln107_reg_1350;
  wire \ap_CS_fsm[1]_i_3_n_12 ;
  wire \ap_CS_fsm[1]_i_4_n_12 ;
  wire \ap_CS_fsm[1]_i_5_n_12 ;
  wire \ap_CS_fsm[1]_i_6_n_12 ;
  wire \ap_CS_fsm[1]_i_7_n_12 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[18]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_12_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [22:1]ap_NS_fsm;
  wire ap_NS_fsm14_out;
  wire ap_clk;
  wire [0:0]ap_clk_0;
  wire [0:0]ap_clk_1;
  wire ap_rst;
  wire ap_start;
  wire [14:12]b_assign_fu_756_p2;
  wire [14:11]b_assign_reg_1385;
  wire \b_assign_reg_1385[11]_i_1_n_12 ;
  wire \b_assign_reg_1385_reg[13]_0 ;
  wire ce1;
  wire [63:0]d1;
  wire [2:0]empty_89_reg_1744;
  wire [63:0]\empty_fu_94_reg[63] ;
  wire grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg;
  wire [7:3]grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0;
  wire grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_14;
  wire grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_15;
  wire grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_16;
  wire grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_39;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg;
  wire [7:1]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0;
  wire [6:1]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_13;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_14;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_15;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_150;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_16;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_19;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_21;
  wire [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_n_13;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_n_21;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0;
  wire [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0;
  wire [6:3]grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_n_48;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg;
  wire [2:1]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0;
  wire [4:4]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_ce0;
  wire [15:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_d0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_21;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_22;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_27;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_29;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_46;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_48;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_49;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_n_16;
  wire [0:0]grp_Autocorrelation_fu_103_L_ACF_address0;
  wire grp_Autocorrelation_fu_103_ap_done;
  wire grp_Autocorrelation_fu_103_ap_start_reg;
  wire [1:0]grp_Autocorrelation_fu_103_ap_start_reg_reg;
  wire [1:0]grp_Autocorrelation_fu_103_bitoff_address0;
  wire icmp_ln107_fu_450_p2;
  wire icmp_ln107_reg_1330;
  wire \icmp_ln57_reg_1325_reg[0]_0 ;
  wire icmp_ln62_1_fu_742_p2;
  wire icmp_ln62_1_reg_1381;
  wire \icmp_ln62_1_reg_1381[0]_i_2_n_12 ;
  wire \icmp_ln62_1_reg_1381[0]_i_3_n_12 ;
  wire \icmp_ln62_1_reg_1381[0]_i_5_n_12 ;
  wire \icmp_ln62_1_reg_1381_reg[0]_0 ;
  wire [1:0]\icmp_ln62_1_reg_1381_reg[0]_1 ;
  wire \icmp_ln62_1_reg_1381_reg[0]_2 ;
  wire [2:0]\icmp_ln62_1_reg_1381_reg[0]_3 ;
  wire \icmp_ln62_1_reg_1381_reg[0]_4 ;
  wire icmp_ln62_fu_720_p2;
  wire icmp_ln62_reg_1377;
  wire \icmp_ln62_reg_1377_reg[0]_0 ;
  wire [7:0]indata_address0;
  wire \indata_address0[0]_INST_0_i_2_n_12 ;
  wire \indata_address0[2]_INST_0_i_1_n_12 ;
  wire \indata_address0[2]_INST_0_i_4_n_12 ;
  wire \indata_address0[7]_INST_0_i_2_n_12 ;
  wire \indata_address0[7]_INST_0_i_3_n_12 ;
  wire [7:0]indata_address1;
  wire \indata_address1[7]_INST_0_i_2_n_12 ;
  wire indata_ce0;
  wire indata_ce1;
  wire [15:0]indata_d0;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire indata_we0;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_60;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_61;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_62;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_63;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_64;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_65;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_66;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_67;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_68;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_69;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_70;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_71;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_72;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_73;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_74;
  wire mac_muladd_16s_16s_32s_33_4_1_U57_n_75;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U58_n_60;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U59_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U60_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U61_n_60;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_12;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_13;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_14;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_15;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_16;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_17;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_18;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_19;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_20;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_21;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_22;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_23;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_24;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_25;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_26;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_27;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_28;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_29;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_30;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_31;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_32;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_33;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_34;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_35;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_36;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_37;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_38;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_39;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_40;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_41;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_42;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_43;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_44;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_45;
  wire mac_muladd_16s_16s_33s_33_4_1_U62_n_46;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_12;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_13;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_14;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_15;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_16;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_17;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_18;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_19;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_20;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_21;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_22;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_23;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_24;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_25;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_26;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_27;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_28;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_29;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_30;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_31;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_32;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_33;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_34;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_35;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_36;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_37;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_38;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_39;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_40;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_41;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_42;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_43;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_44;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_45;
  wire mac_muladd_16s_16s_33s_33_4_1_U63_n_46;
  wire mul_16s_16s_32_1_1_U51_n_13;
  wire mul_16s_16s_32_1_1_U51_n_14;
  wire mul_16s_16s_32_1_1_U51_n_15;
  wire mul_ln103_reg_1648_reg_n_100;
  wire mul_ln103_reg_1648_reg_n_101;
  wire mul_ln103_reg_1648_reg_n_102;
  wire mul_ln103_reg_1648_reg_n_103;
  wire mul_ln103_reg_1648_reg_n_104;
  wire mul_ln103_reg_1648_reg_n_105;
  wire mul_ln103_reg_1648_reg_n_106;
  wire mul_ln103_reg_1648_reg_n_107;
  wire mul_ln103_reg_1648_reg_n_108;
  wire mul_ln103_reg_1648_reg_n_109;
  wire mul_ln103_reg_1648_reg_n_110;
  wire mul_ln103_reg_1648_reg_n_111;
  wire mul_ln103_reg_1648_reg_n_112;
  wire mul_ln103_reg_1648_reg_n_113;
  wire mul_ln103_reg_1648_reg_n_114;
  wire mul_ln103_reg_1648_reg_n_115;
  wire mul_ln103_reg_1648_reg_n_116;
  wire mul_ln103_reg_1648_reg_n_117;
  wire mul_ln103_reg_1648_reg_n_86;
  wire mul_ln103_reg_1648_reg_n_87;
  wire mul_ln103_reg_1648_reg_n_88;
  wire mul_ln103_reg_1648_reg_n_89;
  wire mul_ln103_reg_1648_reg_n_90;
  wire mul_ln103_reg_1648_reg_n_91;
  wire mul_ln103_reg_1648_reg_n_92;
  wire mul_ln103_reg_1648_reg_n_93;
  wire mul_ln103_reg_1648_reg_n_94;
  wire mul_ln103_reg_1648_reg_n_95;
  wire mul_ln103_reg_1648_reg_n_96;
  wire mul_ln103_reg_1648_reg_n_97;
  wire mul_ln103_reg_1648_reg_n_98;
  wire mul_ln103_reg_1648_reg_n_99;
  wire mul_ln87_reg_1633_reg_n_100;
  wire mul_ln87_reg_1633_reg_n_101;
  wire mul_ln87_reg_1633_reg_n_102;
  wire mul_ln87_reg_1633_reg_n_103;
  wire mul_ln87_reg_1633_reg_n_104;
  wire mul_ln87_reg_1633_reg_n_105;
  wire mul_ln87_reg_1633_reg_n_106;
  wire mul_ln87_reg_1633_reg_n_107;
  wire mul_ln87_reg_1633_reg_n_108;
  wire mul_ln87_reg_1633_reg_n_109;
  wire mul_ln87_reg_1633_reg_n_110;
  wire mul_ln87_reg_1633_reg_n_111;
  wire mul_ln87_reg_1633_reg_n_112;
  wire mul_ln87_reg_1633_reg_n_113;
  wire mul_ln87_reg_1633_reg_n_114;
  wire mul_ln87_reg_1633_reg_n_115;
  wire mul_ln87_reg_1633_reg_n_116;
  wire mul_ln87_reg_1633_reg_n_117;
  wire mul_ln87_reg_1633_reg_n_86;
  wire mul_ln87_reg_1633_reg_n_87;
  wire mul_ln87_reg_1633_reg_n_88;
  wire mul_ln87_reg_1633_reg_n_89;
  wire mul_ln87_reg_1633_reg_n_90;
  wire mul_ln87_reg_1633_reg_n_91;
  wire mul_ln87_reg_1633_reg_n_92;
  wire mul_ln87_reg_1633_reg_n_93;
  wire mul_ln87_reg_1633_reg_n_94;
  wire mul_ln87_reg_1633_reg_n_95;
  wire mul_ln87_reg_1633_reg_n_96;
  wire mul_ln87_reg_1633_reg_n_97;
  wire mul_ln87_reg_1633_reg_n_98;
  wire mul_ln87_reg_1633_reg_n_99;
  wire mul_ln98_reg_1643_reg_n_100;
  wire mul_ln98_reg_1643_reg_n_101;
  wire mul_ln98_reg_1643_reg_n_102;
  wire mul_ln98_reg_1643_reg_n_103;
  wire mul_ln98_reg_1643_reg_n_104;
  wire mul_ln98_reg_1643_reg_n_105;
  wire mul_ln98_reg_1643_reg_n_106;
  wire mul_ln98_reg_1643_reg_n_107;
  wire mul_ln98_reg_1643_reg_n_108;
  wire mul_ln98_reg_1643_reg_n_109;
  wire mul_ln98_reg_1643_reg_n_110;
  wire mul_ln98_reg_1643_reg_n_111;
  wire mul_ln98_reg_1643_reg_n_112;
  wire mul_ln98_reg_1643_reg_n_113;
  wire mul_ln98_reg_1643_reg_n_114;
  wire mul_ln98_reg_1643_reg_n_115;
  wire mul_ln98_reg_1643_reg_n_116;
  wire mul_ln98_reg_1643_reg_n_117;
  wire mul_ln98_reg_1643_reg_n_86;
  wire mul_ln98_reg_1643_reg_n_87;
  wire mul_ln98_reg_1643_reg_n_88;
  wire mul_ln98_reg_1643_reg_n_89;
  wire mul_ln98_reg_1643_reg_n_90;
  wire mul_ln98_reg_1643_reg_n_91;
  wire mul_ln98_reg_1643_reg_n_92;
  wire mul_ln98_reg_1643_reg_n_93;
  wire mul_ln98_reg_1643_reg_n_94;
  wire mul_ln98_reg_1643_reg_n_95;
  wire mul_ln98_reg_1643_reg_n_96;
  wire mul_ln98_reg_1643_reg_n_97;
  wire mul_ln98_reg_1643_reg_n_98;
  wire mul_ln98_reg_1643_reg_n_99;
  wire or_ln107_fu_623_p2;
  wire or_ln107_reg_1361;
  wire \or_ln107_reg_1361_reg[0]_0 ;
  wire [63:0]q0;
  wire [0:0]ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_i_85_n_12;
  wire ram_reg_bram_0_i_88_n_12;
  wire ram_reg_bram_0_i_89_n_12;
  wire ram_reg_bram_0_i_91_n_12;
  wire ram_reg_bram_0_i_92_n_12;
  wire ram_reg_bram_0_i_93_n_12;
  wire ram_reg_bram_0_i_94_n_12;
  wire ram_reg_bram_0_i_95_n_12;
  wire [2:0]ram_reg_bram_1;
  wire [0:0]ram_reg_bram_1_0;
  wire [2:0]ram_reg_bram_1_1;
  wire [15:0]reg_417;
  wire reg_422;
  wire \reg_422_reg_n_12_[0] ;
  wire \reg_422_reg_n_12_[10] ;
  wire \reg_422_reg_n_12_[11] ;
  wire \reg_422_reg_n_12_[12] ;
  wire \reg_422_reg_n_12_[13] ;
  wire \reg_422_reg_n_12_[14] ;
  wire \reg_422_reg_n_12_[15] ;
  wire \reg_422_reg_n_12_[1] ;
  wire \reg_422_reg_n_12_[2] ;
  wire \reg_422_reg_n_12_[3] ;
  wire \reg_422_reg_n_12_[4] ;
  wire \reg_422_reg_n_12_[5] ;
  wire \reg_422_reg_n_12_[6] ;
  wire \reg_422_reg_n_12_[7] ;
  wire \reg_422_reg_n_12_[8] ;
  wire \reg_422_reg_n_12_[9] ;
  wire [63:0]reg_427;
  wire \reg_427[63]_i_1_n_12 ;
  wire [63:0]\reg_427_reg[63]_0 ;
  wire [0:0]scalauto_2_fu_713_p3;
  wire [2:0]scalauto_2_reg_1372;
  wire \scalauto_2_reg_1372[1]_i_1_n_12 ;
  wire [0:0]\scalauto_2_reg_1372[2]_i_3_0 ;
  wire \scalauto_2_reg_1372[2]_i_5_n_12 ;
  wire [0:0]\scalauto_2_reg_1372_reg[2]_0 ;
  wire [32:0]sext_ln115_6_fu_1001_p1;
  wire [15:0]sl_4_reg_1421;
  wire [15:0]sl_reg_1395;
  wire [15:0]smax_out;
  wire [7:0]\NLW_add_ln115_reg_1709_reg[39]_i_13_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln115_reg_1709_reg[39]_i_13_O_UNCONNECTED ;
  wire [7:7]\NLW_add_ln115_reg_1709_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln116_reg_1714_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln117_reg_1719_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln118_reg_1724_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln119_reg_1729_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_mul_ln103_reg_1648_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln103_reg_1648_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln103_reg_1648_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln103_reg_1648_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln103_reg_1648_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln103_reg_1648_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln103_reg_1648_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln103_reg_1648_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln103_reg_1648_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln103_reg_1648_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln103_reg_1648_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln103_reg_1648_reg_XOROUT_UNCONNECTED;
  wire NLW_mul_ln122_reg_1693_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln122_reg_1693_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln122_reg_1693_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln122_reg_1693_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln122_reg_1693_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln122_reg_1693_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln122_reg_1693_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln122_reg_1693_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln122_reg_1693_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln122_reg_1693_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln122_reg_1693_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln122_reg_1693_reg_XOROUT_UNCONNECTED;
  wire NLW_mul_ln87_reg_1633_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln87_reg_1633_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln87_reg_1633_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln87_reg_1633_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln87_reg_1633_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln87_reg_1633_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln87_reg_1633_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln87_reg_1633_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln87_reg_1633_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln87_reg_1633_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln87_reg_1633_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln87_reg_1633_reg_XOROUT_UNCONNECTED;
  wire NLW_mul_ln98_reg_1643_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln98_reg_1643_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln98_reg_1643_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln98_reg_1643_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln98_reg_1643_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln98_reg_1643_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln98_reg_1643_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln98_reg_1643_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln98_reg_1643_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln98_reg_1643_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln98_reg_1643_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln98_reg_1643_reg_XOROUT_UNCONNECTED;

  FDRE \L_ACF_load_1_reg_1537_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[0]),
        .Q(L_ACF_load_1_reg_1537[0]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[10]),
        .Q(L_ACF_load_1_reg_1537[10]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[11]),
        .Q(L_ACF_load_1_reg_1537[11]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[12]),
        .Q(L_ACF_load_1_reg_1537[12]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[13]),
        .Q(L_ACF_load_1_reg_1537[13]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[14]),
        .Q(L_ACF_load_1_reg_1537[14]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[15]),
        .Q(L_ACF_load_1_reg_1537[15]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[16]),
        .Q(L_ACF_load_1_reg_1537[16]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[17]),
        .Q(L_ACF_load_1_reg_1537[17]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[18]),
        .Q(L_ACF_load_1_reg_1537[18]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[19]),
        .Q(L_ACF_load_1_reg_1537[19]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[1]),
        .Q(L_ACF_load_1_reg_1537[1]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[20]),
        .Q(L_ACF_load_1_reg_1537[20]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[21]),
        .Q(L_ACF_load_1_reg_1537[21]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[22]),
        .Q(L_ACF_load_1_reg_1537[22]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[23]),
        .Q(L_ACF_load_1_reg_1537[23]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[24]),
        .Q(L_ACF_load_1_reg_1537[24]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[25]),
        .Q(L_ACF_load_1_reg_1537[25]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[26]),
        .Q(L_ACF_load_1_reg_1537[26]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[27]),
        .Q(L_ACF_load_1_reg_1537[27]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[28]),
        .Q(L_ACF_load_1_reg_1537[28]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[29]),
        .Q(L_ACF_load_1_reg_1537[29]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[2]),
        .Q(L_ACF_load_1_reg_1537[2]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[30]),
        .Q(L_ACF_load_1_reg_1537[30]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[31]),
        .Q(L_ACF_load_1_reg_1537[31]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[32]),
        .Q(L_ACF_load_1_reg_1537[32]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[33]),
        .Q(L_ACF_load_1_reg_1537[33]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[34]),
        .Q(L_ACF_load_1_reg_1537[34]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[35]),
        .Q(L_ACF_load_1_reg_1537[35]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[36]),
        .Q(L_ACF_load_1_reg_1537[36]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[37]),
        .Q(L_ACF_load_1_reg_1537[37]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[38]),
        .Q(L_ACF_load_1_reg_1537[38]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[39]),
        .Q(L_ACF_load_1_reg_1537[39]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[3]),
        .Q(L_ACF_load_1_reg_1537[3]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[40]),
        .Q(L_ACF_load_1_reg_1537[40]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[41]),
        .Q(L_ACF_load_1_reg_1537[41]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[42]),
        .Q(L_ACF_load_1_reg_1537[42]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[43]),
        .Q(L_ACF_load_1_reg_1537[43]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[44]),
        .Q(L_ACF_load_1_reg_1537[44]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[45]),
        .Q(L_ACF_load_1_reg_1537[45]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[46]),
        .Q(L_ACF_load_1_reg_1537[46]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[47]),
        .Q(L_ACF_load_1_reg_1537[47]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[48]),
        .Q(L_ACF_load_1_reg_1537[48]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[49]),
        .Q(L_ACF_load_1_reg_1537[49]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[4]),
        .Q(L_ACF_load_1_reg_1537[4]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[50]),
        .Q(L_ACF_load_1_reg_1537[50]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[51]),
        .Q(L_ACF_load_1_reg_1537[51]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[52]),
        .Q(L_ACF_load_1_reg_1537[52]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[53]),
        .Q(L_ACF_load_1_reg_1537[53]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[54]),
        .Q(L_ACF_load_1_reg_1537[54]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[55]),
        .Q(L_ACF_load_1_reg_1537[55]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[56]),
        .Q(L_ACF_load_1_reg_1537[56]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[57]),
        .Q(L_ACF_load_1_reg_1537[57]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[58]),
        .Q(L_ACF_load_1_reg_1537[58]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[59]),
        .Q(L_ACF_load_1_reg_1537[59]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[5]),
        .Q(L_ACF_load_1_reg_1537[5]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[60]),
        .Q(L_ACF_load_1_reg_1537[60]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[61]),
        .Q(L_ACF_load_1_reg_1537[61]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[62]),
        .Q(L_ACF_load_1_reg_1537[62]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[63]),
        .Q(L_ACF_load_1_reg_1537[63]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[6]),
        .Q(L_ACF_load_1_reg_1537[6]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[7]),
        .Q(L_ACF_load_1_reg_1537[7]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[8]),
        .Q(L_ACF_load_1_reg_1537[8]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_1537_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(D[9]),
        .Q(L_ACF_load_1_reg_1537[9]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[0]),
        .Q(L_ACF_load_2_reg_1542[0]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[10]),
        .Q(L_ACF_load_2_reg_1542[10]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[11]),
        .Q(L_ACF_load_2_reg_1542[11]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[12]),
        .Q(L_ACF_load_2_reg_1542[12]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[13]),
        .Q(L_ACF_load_2_reg_1542[13]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[14]),
        .Q(L_ACF_load_2_reg_1542[14]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[15]),
        .Q(L_ACF_load_2_reg_1542[15]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[16]),
        .Q(L_ACF_load_2_reg_1542[16]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[17]),
        .Q(L_ACF_load_2_reg_1542[17]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[18]),
        .Q(L_ACF_load_2_reg_1542[18]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[19]),
        .Q(L_ACF_load_2_reg_1542[19]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[1]),
        .Q(L_ACF_load_2_reg_1542[1]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[20]),
        .Q(L_ACF_load_2_reg_1542[20]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[21]),
        .Q(L_ACF_load_2_reg_1542[21]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[22]),
        .Q(L_ACF_load_2_reg_1542[22]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[23]),
        .Q(L_ACF_load_2_reg_1542[23]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[24]),
        .Q(L_ACF_load_2_reg_1542[24]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[25]),
        .Q(L_ACF_load_2_reg_1542[25]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[26]),
        .Q(L_ACF_load_2_reg_1542[26]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[27]),
        .Q(L_ACF_load_2_reg_1542[27]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[28]),
        .Q(L_ACF_load_2_reg_1542[28]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[29]),
        .Q(L_ACF_load_2_reg_1542[29]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[2]),
        .Q(L_ACF_load_2_reg_1542[2]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[30]),
        .Q(L_ACF_load_2_reg_1542[30]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[31]),
        .Q(L_ACF_load_2_reg_1542[31]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[32]),
        .Q(L_ACF_load_2_reg_1542[32]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[33]),
        .Q(L_ACF_load_2_reg_1542[33]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[34]),
        .Q(L_ACF_load_2_reg_1542[34]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[35]),
        .Q(L_ACF_load_2_reg_1542[35]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[36]),
        .Q(L_ACF_load_2_reg_1542[36]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[37]),
        .Q(L_ACF_load_2_reg_1542[37]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[38]),
        .Q(L_ACF_load_2_reg_1542[38]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[39]),
        .Q(L_ACF_load_2_reg_1542[39]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[3]),
        .Q(L_ACF_load_2_reg_1542[3]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[40]),
        .Q(L_ACF_load_2_reg_1542[40]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[41]),
        .Q(L_ACF_load_2_reg_1542[41]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[42]),
        .Q(L_ACF_load_2_reg_1542[42]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[43]),
        .Q(L_ACF_load_2_reg_1542[43]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[44]),
        .Q(L_ACF_load_2_reg_1542[44]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[45]),
        .Q(L_ACF_load_2_reg_1542[45]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[46]),
        .Q(L_ACF_load_2_reg_1542[46]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[47]),
        .Q(L_ACF_load_2_reg_1542[47]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[48]),
        .Q(L_ACF_load_2_reg_1542[48]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[49]),
        .Q(L_ACF_load_2_reg_1542[49]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[4]),
        .Q(L_ACF_load_2_reg_1542[4]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[50]),
        .Q(L_ACF_load_2_reg_1542[50]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[51]),
        .Q(L_ACF_load_2_reg_1542[51]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[52]),
        .Q(L_ACF_load_2_reg_1542[52]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[53]),
        .Q(L_ACF_load_2_reg_1542[53]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[54]),
        .Q(L_ACF_load_2_reg_1542[54]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[55]),
        .Q(L_ACF_load_2_reg_1542[55]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[56]),
        .Q(L_ACF_load_2_reg_1542[56]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[57]),
        .Q(L_ACF_load_2_reg_1542[57]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[58]),
        .Q(L_ACF_load_2_reg_1542[58]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[59]),
        .Q(L_ACF_load_2_reg_1542[59]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[5]),
        .Q(L_ACF_load_2_reg_1542[5]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[60]),
        .Q(L_ACF_load_2_reg_1542[60]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[61]),
        .Q(L_ACF_load_2_reg_1542[61]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[62]),
        .Q(L_ACF_load_2_reg_1542[62]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[63]),
        .Q(L_ACF_load_2_reg_1542[63]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[6]),
        .Q(L_ACF_load_2_reg_1542[6]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[7]),
        .Q(L_ACF_load_2_reg_1542[7]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[8]),
        .Q(L_ACF_load_2_reg_1542[8]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1542_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(q0[9]),
        .Q(L_ACF_load_2_reg_1542[9]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[0]),
        .Q(L_ACF_load_3_reg_1576[0]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[10]),
        .Q(L_ACF_load_3_reg_1576[10]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[11]),
        .Q(L_ACF_load_3_reg_1576[11]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[12]),
        .Q(L_ACF_load_3_reg_1576[12]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[13]),
        .Q(L_ACF_load_3_reg_1576[13]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[14]),
        .Q(L_ACF_load_3_reg_1576[14]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[15]),
        .Q(L_ACF_load_3_reg_1576[15]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[16]),
        .Q(L_ACF_load_3_reg_1576[16]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[17]),
        .Q(L_ACF_load_3_reg_1576[17]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[18]),
        .Q(L_ACF_load_3_reg_1576[18]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[19]),
        .Q(L_ACF_load_3_reg_1576[19]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[1]),
        .Q(L_ACF_load_3_reg_1576[1]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[20]),
        .Q(L_ACF_load_3_reg_1576[20]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[21]),
        .Q(L_ACF_load_3_reg_1576[21]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[22]),
        .Q(L_ACF_load_3_reg_1576[22]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[23]),
        .Q(L_ACF_load_3_reg_1576[23]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[24]),
        .Q(L_ACF_load_3_reg_1576[24]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[25]),
        .Q(L_ACF_load_3_reg_1576[25]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[26]),
        .Q(L_ACF_load_3_reg_1576[26]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[27]),
        .Q(L_ACF_load_3_reg_1576[27]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[28]),
        .Q(L_ACF_load_3_reg_1576[28]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[29]),
        .Q(L_ACF_load_3_reg_1576[29]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[2]),
        .Q(L_ACF_load_3_reg_1576[2]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[30]),
        .Q(L_ACF_load_3_reg_1576[30]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[31]),
        .Q(L_ACF_load_3_reg_1576[31]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[32]),
        .Q(L_ACF_load_3_reg_1576[32]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[33]),
        .Q(L_ACF_load_3_reg_1576[33]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[34]),
        .Q(L_ACF_load_3_reg_1576[34]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[35]),
        .Q(L_ACF_load_3_reg_1576[35]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[36]),
        .Q(L_ACF_load_3_reg_1576[36]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[37]),
        .Q(L_ACF_load_3_reg_1576[37]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[38]),
        .Q(L_ACF_load_3_reg_1576[38]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[39]),
        .Q(L_ACF_load_3_reg_1576[39]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[3]),
        .Q(L_ACF_load_3_reg_1576[3]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[40]),
        .Q(L_ACF_load_3_reg_1576[40]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[41]),
        .Q(L_ACF_load_3_reg_1576[41]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[42]),
        .Q(L_ACF_load_3_reg_1576[42]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[43]),
        .Q(L_ACF_load_3_reg_1576[43]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[44]),
        .Q(L_ACF_load_3_reg_1576[44]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[45]),
        .Q(L_ACF_load_3_reg_1576[45]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[46]),
        .Q(L_ACF_load_3_reg_1576[46]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[47]),
        .Q(L_ACF_load_3_reg_1576[47]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[48]),
        .Q(L_ACF_load_3_reg_1576[48]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[49]),
        .Q(L_ACF_load_3_reg_1576[49]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[4]),
        .Q(L_ACF_load_3_reg_1576[4]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[50]),
        .Q(L_ACF_load_3_reg_1576[50]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[51]),
        .Q(L_ACF_load_3_reg_1576[51]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[52]),
        .Q(L_ACF_load_3_reg_1576[52]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[53]),
        .Q(L_ACF_load_3_reg_1576[53]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[54]),
        .Q(L_ACF_load_3_reg_1576[54]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[55]),
        .Q(L_ACF_load_3_reg_1576[55]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[56]),
        .Q(L_ACF_load_3_reg_1576[56]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[57]),
        .Q(L_ACF_load_3_reg_1576[57]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[58]),
        .Q(L_ACF_load_3_reg_1576[58]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[59]),
        .Q(L_ACF_load_3_reg_1576[59]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[5]),
        .Q(L_ACF_load_3_reg_1576[5]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[60]),
        .Q(L_ACF_load_3_reg_1576[60]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[61]),
        .Q(L_ACF_load_3_reg_1576[61]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[62]),
        .Q(L_ACF_load_3_reg_1576[62]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[63]),
        .Q(L_ACF_load_3_reg_1576[63]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[6]),
        .Q(L_ACF_load_3_reg_1576[6]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[7]),
        .Q(L_ACF_load_3_reg_1576[7]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[8]),
        .Q(L_ACF_load_3_reg_1576[8]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1576_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q0[9]),
        .Q(L_ACF_load_3_reg_1576[9]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[0]),
        .Q(L_ACF_load_4_reg_1581[0]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[10]),
        .Q(L_ACF_load_4_reg_1581[10]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[11]),
        .Q(L_ACF_load_4_reg_1581[11]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[12]),
        .Q(L_ACF_load_4_reg_1581[12]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[13]),
        .Q(L_ACF_load_4_reg_1581[13]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[14]),
        .Q(L_ACF_load_4_reg_1581[14]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[15]),
        .Q(L_ACF_load_4_reg_1581[15]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[16]),
        .Q(L_ACF_load_4_reg_1581[16]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[17]),
        .Q(L_ACF_load_4_reg_1581[17]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[18]),
        .Q(L_ACF_load_4_reg_1581[18]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[19]),
        .Q(L_ACF_load_4_reg_1581[19]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[1]),
        .Q(L_ACF_load_4_reg_1581[1]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[20]),
        .Q(L_ACF_load_4_reg_1581[20]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[21]),
        .Q(L_ACF_load_4_reg_1581[21]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[22]),
        .Q(L_ACF_load_4_reg_1581[22]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[23]),
        .Q(L_ACF_load_4_reg_1581[23]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[24]),
        .Q(L_ACF_load_4_reg_1581[24]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[25]),
        .Q(L_ACF_load_4_reg_1581[25]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[26]),
        .Q(L_ACF_load_4_reg_1581[26]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[27]),
        .Q(L_ACF_load_4_reg_1581[27]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[28]),
        .Q(L_ACF_load_4_reg_1581[28]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[29]),
        .Q(L_ACF_load_4_reg_1581[29]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[2]),
        .Q(L_ACF_load_4_reg_1581[2]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[30]),
        .Q(L_ACF_load_4_reg_1581[30]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[31]),
        .Q(L_ACF_load_4_reg_1581[31]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[32]),
        .Q(L_ACF_load_4_reg_1581[32]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[33]),
        .Q(L_ACF_load_4_reg_1581[33]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[34]),
        .Q(L_ACF_load_4_reg_1581[34]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[35]),
        .Q(L_ACF_load_4_reg_1581[35]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[36]),
        .Q(L_ACF_load_4_reg_1581[36]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[37]),
        .Q(L_ACF_load_4_reg_1581[37]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[38]),
        .Q(L_ACF_load_4_reg_1581[38]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[39]),
        .Q(L_ACF_load_4_reg_1581[39]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[3]),
        .Q(L_ACF_load_4_reg_1581[3]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[40]),
        .Q(L_ACF_load_4_reg_1581[40]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[41]),
        .Q(L_ACF_load_4_reg_1581[41]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[42]),
        .Q(L_ACF_load_4_reg_1581[42]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[43]),
        .Q(L_ACF_load_4_reg_1581[43]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[44]),
        .Q(L_ACF_load_4_reg_1581[44]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[45]),
        .Q(L_ACF_load_4_reg_1581[45]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[46]),
        .Q(L_ACF_load_4_reg_1581[46]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[47]),
        .Q(L_ACF_load_4_reg_1581[47]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[48]),
        .Q(L_ACF_load_4_reg_1581[48]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[49]),
        .Q(L_ACF_load_4_reg_1581[49]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[4]),
        .Q(L_ACF_load_4_reg_1581[4]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[50]),
        .Q(L_ACF_load_4_reg_1581[50]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[51]),
        .Q(L_ACF_load_4_reg_1581[51]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[52]),
        .Q(L_ACF_load_4_reg_1581[52]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[53]),
        .Q(L_ACF_load_4_reg_1581[53]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[54]),
        .Q(L_ACF_load_4_reg_1581[54]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[55]),
        .Q(L_ACF_load_4_reg_1581[55]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[56]),
        .Q(L_ACF_load_4_reg_1581[56]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[57]),
        .Q(L_ACF_load_4_reg_1581[57]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[58]),
        .Q(L_ACF_load_4_reg_1581[58]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[59]),
        .Q(L_ACF_load_4_reg_1581[59]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[5]),
        .Q(L_ACF_load_4_reg_1581[5]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[60]),
        .Q(L_ACF_load_4_reg_1581[60]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[61]),
        .Q(L_ACF_load_4_reg_1581[61]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[62]),
        .Q(L_ACF_load_4_reg_1581[62]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[63]),
        .Q(L_ACF_load_4_reg_1581[63]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[6]),
        .Q(L_ACF_load_4_reg_1581[6]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[7]),
        .Q(L_ACF_load_4_reg_1581[7]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[8]),
        .Q(L_ACF_load_4_reg_1581[8]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_1581_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[9]),
        .Q(L_ACF_load_4_reg_1581[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[39]_i_3 
       (.I0(reg_427[38]),
        .I1(reg_427[39]),
        .O(\add_ln115_1_reg_1663[39]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[39]_i_4 
       (.I0(reg_427[37]),
        .I1(reg_427[38]),
        .O(\add_ln115_1_reg_1663[39]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[39]_i_5 
       (.I0(reg_427[36]),
        .I1(reg_427[37]),
        .O(\add_ln115_1_reg_1663[39]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[39]_i_6 
       (.I0(reg_427[35]),
        .I1(reg_427[36]),
        .O(\add_ln115_1_reg_1663[39]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[39]_i_7 
       (.I0(reg_427[34]),
        .I1(reg_427[35]),
        .O(\add_ln115_1_reg_1663[39]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[39]_i_8 
       (.I0(reg_427[33]),
        .I1(reg_427[34]),
        .O(\add_ln115_1_reg_1663[39]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[39]_i_9 
       (.I0(reg_427[32]),
        .I1(reg_427[33]),
        .O(\add_ln115_1_reg_1663[39]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[47]_i_2 
       (.I0(reg_427[46]),
        .I1(reg_427[47]),
        .O(\add_ln115_1_reg_1663[47]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[47]_i_3 
       (.I0(reg_427[45]),
        .I1(reg_427[46]),
        .O(\add_ln115_1_reg_1663[47]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[47]_i_4 
       (.I0(reg_427[44]),
        .I1(reg_427[45]),
        .O(\add_ln115_1_reg_1663[47]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[47]_i_5 
       (.I0(reg_427[43]),
        .I1(reg_427[44]),
        .O(\add_ln115_1_reg_1663[47]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[47]_i_6 
       (.I0(reg_427[42]),
        .I1(reg_427[43]),
        .O(\add_ln115_1_reg_1663[47]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[47]_i_7 
       (.I0(reg_427[41]),
        .I1(reg_427[42]),
        .O(\add_ln115_1_reg_1663[47]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[47]_i_8 
       (.I0(reg_427[40]),
        .I1(reg_427[41]),
        .O(\add_ln115_1_reg_1663[47]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[47]_i_9 
       (.I0(reg_427[39]),
        .I1(reg_427[40]),
        .O(\add_ln115_1_reg_1663[47]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[55]_i_2 
       (.I0(reg_427[54]),
        .I1(reg_427[55]),
        .O(\add_ln115_1_reg_1663[55]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[55]_i_3 
       (.I0(reg_427[53]),
        .I1(reg_427[54]),
        .O(\add_ln115_1_reg_1663[55]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[55]_i_4 
       (.I0(reg_427[52]),
        .I1(reg_427[53]),
        .O(\add_ln115_1_reg_1663[55]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[55]_i_5 
       (.I0(reg_427[51]),
        .I1(reg_427[52]),
        .O(\add_ln115_1_reg_1663[55]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[55]_i_6 
       (.I0(reg_427[50]),
        .I1(reg_427[51]),
        .O(\add_ln115_1_reg_1663[55]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[55]_i_7 
       (.I0(reg_427[49]),
        .I1(reg_427[50]),
        .O(\add_ln115_1_reg_1663[55]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[55]_i_8 
       (.I0(reg_427[48]),
        .I1(reg_427[49]),
        .O(\add_ln115_1_reg_1663[55]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[55]_i_9 
       (.I0(reg_427[47]),
        .I1(reg_427[48]),
        .O(\add_ln115_1_reg_1663[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[63]_i_2 
       (.I0(reg_427[62]),
        .I1(reg_427[63]),
        .O(\add_ln115_1_reg_1663[63]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[63]_i_3 
       (.I0(reg_427[61]),
        .I1(reg_427[62]),
        .O(\add_ln115_1_reg_1663[63]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[63]_i_4 
       (.I0(reg_427[60]),
        .I1(reg_427[61]),
        .O(\add_ln115_1_reg_1663[63]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[63]_i_5 
       (.I0(reg_427[59]),
        .I1(reg_427[60]),
        .O(\add_ln115_1_reg_1663[63]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[63]_i_6 
       (.I0(reg_427[58]),
        .I1(reg_427[59]),
        .O(\add_ln115_1_reg_1663[63]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[63]_i_7 
       (.I0(reg_427[57]),
        .I1(reg_427[58]),
        .O(\add_ln115_1_reg_1663[63]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[63]_i_8 
       (.I0(reg_427[56]),
        .I1(reg_427[57]),
        .O(\add_ln115_1_reg_1663[63]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_1_reg_1663[63]_i_9 
       (.I0(reg_427[55]),
        .I1(reg_427[56]),
        .O(\add_ln115_1_reg_1663[63]_i_9_n_12 ));
  FDRE \add_ln115_1_reg_1663_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[0]),
        .Q(add_ln115_1_reg_1663[0]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[10]),
        .Q(add_ln115_1_reg_1663[10]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[11]),
        .Q(add_ln115_1_reg_1663[11]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[12]),
        .Q(add_ln115_1_reg_1663[12]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[13]),
        .Q(add_ln115_1_reg_1663[13]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[14]),
        .Q(add_ln115_1_reg_1663[14]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[15]),
        .Q(add_ln115_1_reg_1663[15]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[16]),
        .Q(add_ln115_1_reg_1663[16]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[17]),
        .Q(add_ln115_1_reg_1663[17]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[18]),
        .Q(add_ln115_1_reg_1663[18]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[19]),
        .Q(add_ln115_1_reg_1663[19]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[1]),
        .Q(add_ln115_1_reg_1663[1]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[20]),
        .Q(add_ln115_1_reg_1663[20]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[21]),
        .Q(add_ln115_1_reg_1663[21]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[22]),
        .Q(add_ln115_1_reg_1663[22]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[23]),
        .Q(add_ln115_1_reg_1663[23]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[24]),
        .Q(add_ln115_1_reg_1663[24]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[25]),
        .Q(add_ln115_1_reg_1663[25]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[26]),
        .Q(add_ln115_1_reg_1663[26]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[27]),
        .Q(add_ln115_1_reg_1663[27]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[28]),
        .Q(add_ln115_1_reg_1663[28]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[29]),
        .Q(add_ln115_1_reg_1663[29]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[2]),
        .Q(add_ln115_1_reg_1663[2]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[30]),
        .Q(add_ln115_1_reg_1663[30]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[31]),
        .Q(add_ln115_1_reg_1663[31]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[32] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[32]),
        .Q(add_ln115_1_reg_1663[32]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[33] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[33]),
        .Q(add_ln115_1_reg_1663[33]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[34] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[34]),
        .Q(add_ln115_1_reg_1663[34]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[35] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[35]),
        .Q(add_ln115_1_reg_1663[35]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[36] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[36]),
        .Q(add_ln115_1_reg_1663[36]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[37] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[37]),
        .Q(add_ln115_1_reg_1663[37]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[38] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[38]),
        .Q(add_ln115_1_reg_1663[38]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[39] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[39]),
        .Q(add_ln115_1_reg_1663[39]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[3]),
        .Q(add_ln115_1_reg_1663[3]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[40] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[40]),
        .Q(add_ln115_1_reg_1663[40]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[41] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[41]),
        .Q(add_ln115_1_reg_1663[41]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[42] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[42]),
        .Q(add_ln115_1_reg_1663[42]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[43] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[43]),
        .Q(add_ln115_1_reg_1663[43]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[44] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[44]),
        .Q(add_ln115_1_reg_1663[44]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[45] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[45]),
        .Q(add_ln115_1_reg_1663[45]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[46] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[46]),
        .Q(add_ln115_1_reg_1663[46]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[47] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[47]),
        .Q(add_ln115_1_reg_1663[47]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[48] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[48]),
        .Q(add_ln115_1_reg_1663[48]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[49] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[49]),
        .Q(add_ln115_1_reg_1663[49]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[4]),
        .Q(add_ln115_1_reg_1663[4]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[50] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[50]),
        .Q(add_ln115_1_reg_1663[50]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[51] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[51]),
        .Q(add_ln115_1_reg_1663[51]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[52] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[52]),
        .Q(add_ln115_1_reg_1663[52]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[53] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[53]),
        .Q(add_ln115_1_reg_1663[53]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[54] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[54]),
        .Q(add_ln115_1_reg_1663[54]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[55] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[55]),
        .Q(add_ln115_1_reg_1663[55]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[56] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[56]),
        .Q(add_ln115_1_reg_1663[56]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[57] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[57]),
        .Q(add_ln115_1_reg_1663[57]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[58] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[58]),
        .Q(add_ln115_1_reg_1663[58]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[59] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[59]),
        .Q(add_ln115_1_reg_1663[59]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[5]),
        .Q(add_ln115_1_reg_1663[5]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[60] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[60]),
        .Q(add_ln115_1_reg_1663[60]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[61] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[61]),
        .Q(add_ln115_1_reg_1663[61]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[62] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[62]),
        .Q(add_ln115_1_reg_1663[62]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[63] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[63]),
        .Q(add_ln115_1_reg_1663[63]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[6]),
        .Q(add_ln115_1_reg_1663[6]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[7]),
        .Q(add_ln115_1_reg_1663[7]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[8]),
        .Q(add_ln115_1_reg_1663[8]),
        .R(1'b0));
  FDRE \add_ln115_1_reg_1663_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln115_1_fu_937_p2[9]),
        .Q(add_ln115_1_reg_1663[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair136" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[15]_i_10 
       (.I0(add_ln115_1_reg_1663[15]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_29),
        .I2(sext_ln115_6_fu_1001_p1[15]),
        .I3(\add_ln115_reg_1709[15]_i_2_n_12 ),
        .O(\add_ln115_reg_1709[15]_i_10_n_12 ));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[15]_i_11 
       (.I0(add_ln115_1_reg_1663[14]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_30),
        .I2(sext_ln115_6_fu_1001_p1[14]),
        .I3(\add_ln115_reg_1709[15]_i_3_n_12 ),
        .O(\add_ln115_reg_1709[15]_i_11_n_12 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[15]_i_12 
       (.I0(add_ln115_1_reg_1663[13]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_31),
        .I2(sext_ln115_6_fu_1001_p1[13]),
        .I3(\add_ln115_reg_1709[15]_i_4_n_12 ),
        .O(\add_ln115_reg_1709[15]_i_12_n_12 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[15]_i_13 
       (.I0(add_ln115_1_reg_1663[12]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_32),
        .I2(sext_ln115_6_fu_1001_p1[12]),
        .I3(\add_ln115_reg_1709[15]_i_5_n_12 ),
        .O(\add_ln115_reg_1709[15]_i_13_n_12 ));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[15]_i_14 
       (.I0(add_ln115_1_reg_1663[11]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_33),
        .I2(sext_ln115_6_fu_1001_p1[11]),
        .I3(\add_ln115_reg_1709[15]_i_6_n_12 ),
        .O(\add_ln115_reg_1709[15]_i_14_n_12 ));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[15]_i_15 
       (.I0(add_ln115_1_reg_1663[10]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_34),
        .I2(sext_ln115_6_fu_1001_p1[10]),
        .I3(\add_ln115_reg_1709[15]_i_7_n_12 ),
        .O(\add_ln115_reg_1709[15]_i_15_n_12 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[15]_i_16 
       (.I0(add_ln115_1_reg_1663[9]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_35),
        .I2(sext_ln115_6_fu_1001_p1[9]),
        .I3(\add_ln115_reg_1709[15]_i_8_n_12 ),
        .O(\add_ln115_reg_1709[15]_i_16_n_12 ));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[15]_i_17 
       (.I0(add_ln115_1_reg_1663[8]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_36),
        .I2(sext_ln115_6_fu_1001_p1[8]),
        .I3(\add_ln115_reg_1709[15]_i_9_n_12 ),
        .O(\add_ln115_reg_1709[15]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[15]_i_19 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_37),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_37),
        .O(\add_ln115_reg_1709[15]_i_19_n_12 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[15]_i_2 
       (.I0(add_ln115_1_reg_1663[14]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_30),
        .I2(sext_ln115_6_fu_1001_p1[14]),
        .O(\add_ln115_reg_1709[15]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[15]_i_20 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_38),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_38),
        .O(\add_ln115_reg_1709[15]_i_20_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[15]_i_21 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_39),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_39),
        .O(\add_ln115_reg_1709[15]_i_21_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[15]_i_22 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_40),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_40),
        .O(\add_ln115_reg_1709[15]_i_22_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[15]_i_23 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_41),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_41),
        .O(\add_ln115_reg_1709[15]_i_23_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[15]_i_24 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_42),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_42),
        .O(\add_ln115_reg_1709[15]_i_24_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[15]_i_25 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_43),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_43),
        .O(\add_ln115_reg_1709[15]_i_25_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[15]_i_26 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_44),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_44),
        .O(\add_ln115_reg_1709[15]_i_26_n_12 ));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[15]_i_3 
       (.I0(add_ln115_1_reg_1663[13]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_31),
        .I2(sext_ln115_6_fu_1001_p1[13]),
        .O(\add_ln115_reg_1709[15]_i_3_n_12 ));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[15]_i_4 
       (.I0(add_ln115_1_reg_1663[12]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_32),
        .I2(sext_ln115_6_fu_1001_p1[12]),
        .O(\add_ln115_reg_1709[15]_i_4_n_12 ));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[15]_i_5 
       (.I0(add_ln115_1_reg_1663[11]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_33),
        .I2(sext_ln115_6_fu_1001_p1[11]),
        .O(\add_ln115_reg_1709[15]_i_5_n_12 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[15]_i_6 
       (.I0(add_ln115_1_reg_1663[10]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_34),
        .I2(sext_ln115_6_fu_1001_p1[10]),
        .O(\add_ln115_reg_1709[15]_i_6_n_12 ));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[15]_i_7 
       (.I0(add_ln115_1_reg_1663[9]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_35),
        .I2(sext_ln115_6_fu_1001_p1[9]),
        .O(\add_ln115_reg_1709[15]_i_7_n_12 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[15]_i_8 
       (.I0(add_ln115_1_reg_1663[8]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_36),
        .I2(sext_ln115_6_fu_1001_p1[8]),
        .O(\add_ln115_reg_1709[15]_i_8_n_12 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[15]_i_9 
       (.I0(add_ln115_1_reg_1663[7]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_37),
        .I2(sext_ln115_6_fu_1001_p1[7]),
        .O(\add_ln115_reg_1709[15]_i_9_n_12 ));
  (* HLUTNM = "lutpair144" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[23]_i_10 
       (.I0(add_ln115_1_reg_1663[23]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_21),
        .I2(sext_ln115_6_fu_1001_p1[23]),
        .I3(\add_ln115_reg_1709[23]_i_2_n_12 ),
        .O(\add_ln115_reg_1709[23]_i_10_n_12 ));
  (* HLUTNM = "lutpair143" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[23]_i_11 
       (.I0(add_ln115_1_reg_1663[22]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_22),
        .I2(sext_ln115_6_fu_1001_p1[22]),
        .I3(\add_ln115_reg_1709[23]_i_3_n_12 ),
        .O(\add_ln115_reg_1709[23]_i_11_n_12 ));
  (* HLUTNM = "lutpair142" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[23]_i_12 
       (.I0(add_ln115_1_reg_1663[21]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_23),
        .I2(sext_ln115_6_fu_1001_p1[21]),
        .I3(\add_ln115_reg_1709[23]_i_4_n_12 ),
        .O(\add_ln115_reg_1709[23]_i_12_n_12 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[23]_i_13 
       (.I0(add_ln115_1_reg_1663[20]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_24),
        .I2(sext_ln115_6_fu_1001_p1[20]),
        .I3(\add_ln115_reg_1709[23]_i_5_n_12 ),
        .O(\add_ln115_reg_1709[23]_i_13_n_12 ));
  (* HLUTNM = "lutpair140" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[23]_i_14 
       (.I0(add_ln115_1_reg_1663[19]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_25),
        .I2(sext_ln115_6_fu_1001_p1[19]),
        .I3(\add_ln115_reg_1709[23]_i_6_n_12 ),
        .O(\add_ln115_reg_1709[23]_i_14_n_12 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[23]_i_15 
       (.I0(add_ln115_1_reg_1663[18]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_26),
        .I2(sext_ln115_6_fu_1001_p1[18]),
        .I3(\add_ln115_reg_1709[23]_i_7_n_12 ),
        .O(\add_ln115_reg_1709[23]_i_15_n_12 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[23]_i_16 
       (.I0(add_ln115_1_reg_1663[17]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_27),
        .I2(sext_ln115_6_fu_1001_p1[17]),
        .I3(\add_ln115_reg_1709[23]_i_8_n_12 ),
        .O(\add_ln115_reg_1709[23]_i_16_n_12 ));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[23]_i_17 
       (.I0(add_ln115_1_reg_1663[16]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_28),
        .I2(sext_ln115_6_fu_1001_p1[16]),
        .I3(\add_ln115_reg_1709[23]_i_9_n_12 ),
        .O(\add_ln115_reg_1709[23]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[23]_i_19 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_29),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_29),
        .O(\add_ln115_reg_1709[23]_i_19_n_12 ));
  (* HLUTNM = "lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[23]_i_2 
       (.I0(add_ln115_1_reg_1663[22]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_22),
        .I2(sext_ln115_6_fu_1001_p1[22]),
        .O(\add_ln115_reg_1709[23]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[23]_i_20 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_30),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_30),
        .O(\add_ln115_reg_1709[23]_i_20_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[23]_i_21 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_31),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_31),
        .O(\add_ln115_reg_1709[23]_i_21_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[23]_i_22 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_32),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_32),
        .O(\add_ln115_reg_1709[23]_i_22_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[23]_i_23 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_33),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_33),
        .O(\add_ln115_reg_1709[23]_i_23_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[23]_i_24 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_34),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_34),
        .O(\add_ln115_reg_1709[23]_i_24_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[23]_i_25 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_35),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_35),
        .O(\add_ln115_reg_1709[23]_i_25_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[23]_i_26 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_36),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_36),
        .O(\add_ln115_reg_1709[23]_i_26_n_12 ));
  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[23]_i_3 
       (.I0(add_ln115_1_reg_1663[21]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_23),
        .I2(sext_ln115_6_fu_1001_p1[21]),
        .O(\add_ln115_reg_1709[23]_i_3_n_12 ));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[23]_i_4 
       (.I0(add_ln115_1_reg_1663[20]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_24),
        .I2(sext_ln115_6_fu_1001_p1[20]),
        .O(\add_ln115_reg_1709[23]_i_4_n_12 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[23]_i_5 
       (.I0(add_ln115_1_reg_1663[19]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_25),
        .I2(sext_ln115_6_fu_1001_p1[19]),
        .O(\add_ln115_reg_1709[23]_i_5_n_12 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[23]_i_6 
       (.I0(add_ln115_1_reg_1663[18]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_26),
        .I2(sext_ln115_6_fu_1001_p1[18]),
        .O(\add_ln115_reg_1709[23]_i_6_n_12 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[23]_i_7 
       (.I0(add_ln115_1_reg_1663[17]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_27),
        .I2(sext_ln115_6_fu_1001_p1[17]),
        .O(\add_ln115_reg_1709[23]_i_7_n_12 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[23]_i_8 
       (.I0(add_ln115_1_reg_1663[16]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_28),
        .I2(sext_ln115_6_fu_1001_p1[16]),
        .O(\add_ln115_reg_1709[23]_i_8_n_12 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[23]_i_9 
       (.I0(add_ln115_1_reg_1663[15]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_29),
        .I2(sext_ln115_6_fu_1001_p1[15]),
        .O(\add_ln115_reg_1709[23]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[31]_i_10 
       (.I0(\add_ln115_reg_1709[31]_i_2_n_12 ),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_13),
        .I2(add_ln115_1_reg_1663[31]),
        .I3(sext_ln115_6_fu_1001_p1[31]),
        .O(\add_ln115_reg_1709[31]_i_10_n_12 ));
  (* HLUTNM = "lutpair151" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[31]_i_11 
       (.I0(add_ln115_1_reg_1663[30]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_14),
        .I2(sext_ln115_6_fu_1001_p1[30]),
        .I3(\add_ln115_reg_1709[31]_i_3_n_12 ),
        .O(\add_ln115_reg_1709[31]_i_11_n_12 ));
  (* HLUTNM = "lutpair150" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[31]_i_12 
       (.I0(add_ln115_1_reg_1663[29]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_15),
        .I2(sext_ln115_6_fu_1001_p1[29]),
        .I3(\add_ln115_reg_1709[31]_i_4_n_12 ),
        .O(\add_ln115_reg_1709[31]_i_12_n_12 ));
  (* HLUTNM = "lutpair149" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[31]_i_13 
       (.I0(add_ln115_1_reg_1663[28]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_16),
        .I2(sext_ln115_6_fu_1001_p1[28]),
        .I3(\add_ln115_reg_1709[31]_i_5_n_12 ),
        .O(\add_ln115_reg_1709[31]_i_13_n_12 ));
  (* HLUTNM = "lutpair148" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[31]_i_14 
       (.I0(add_ln115_1_reg_1663[27]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_17),
        .I2(sext_ln115_6_fu_1001_p1[27]),
        .I3(\add_ln115_reg_1709[31]_i_6_n_12 ),
        .O(\add_ln115_reg_1709[31]_i_14_n_12 ));
  (* HLUTNM = "lutpair147" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[31]_i_15 
       (.I0(add_ln115_1_reg_1663[26]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_18),
        .I2(sext_ln115_6_fu_1001_p1[26]),
        .I3(\add_ln115_reg_1709[31]_i_7_n_12 ),
        .O(\add_ln115_reg_1709[31]_i_15_n_12 ));
  (* HLUTNM = "lutpair146" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[31]_i_16 
       (.I0(add_ln115_1_reg_1663[25]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_19),
        .I2(sext_ln115_6_fu_1001_p1[25]),
        .I3(\add_ln115_reg_1709[31]_i_8_n_12 ),
        .O(\add_ln115_reg_1709[31]_i_16_n_12 ));
  (* HLUTNM = "lutpair145" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[31]_i_17 
       (.I0(add_ln115_1_reg_1663[24]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_20),
        .I2(sext_ln115_6_fu_1001_p1[24]),
        .I3(\add_ln115_reg_1709[31]_i_9_n_12 ),
        .O(\add_ln115_reg_1709[31]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[31]_i_19 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_21),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_21),
        .O(\add_ln115_reg_1709[31]_i_19_n_12 ));
  (* HLUTNM = "lutpair151" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[31]_i_2 
       (.I0(add_ln115_1_reg_1663[30]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_14),
        .I2(sext_ln115_6_fu_1001_p1[30]),
        .O(\add_ln115_reg_1709[31]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[31]_i_20 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_22),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_22),
        .O(\add_ln115_reg_1709[31]_i_20_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[31]_i_21 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_23),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_23),
        .O(\add_ln115_reg_1709[31]_i_21_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[31]_i_22 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_24),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_24),
        .O(\add_ln115_reg_1709[31]_i_22_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[31]_i_23 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_25),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_25),
        .O(\add_ln115_reg_1709[31]_i_23_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[31]_i_24 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_26),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_26),
        .O(\add_ln115_reg_1709[31]_i_24_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[31]_i_25 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_27),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_27),
        .O(\add_ln115_reg_1709[31]_i_25_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[31]_i_26 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_28),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_28),
        .O(\add_ln115_reg_1709[31]_i_26_n_12 ));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[31]_i_3 
       (.I0(add_ln115_1_reg_1663[29]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_15),
        .I2(sext_ln115_6_fu_1001_p1[29]),
        .O(\add_ln115_reg_1709[31]_i_3_n_12 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[31]_i_4 
       (.I0(add_ln115_1_reg_1663[28]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_16),
        .I2(sext_ln115_6_fu_1001_p1[28]),
        .O(\add_ln115_reg_1709[31]_i_4_n_12 ));
  (* HLUTNM = "lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[31]_i_5 
       (.I0(add_ln115_1_reg_1663[27]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_17),
        .I2(sext_ln115_6_fu_1001_p1[27]),
        .O(\add_ln115_reg_1709[31]_i_5_n_12 ));
  (* HLUTNM = "lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[31]_i_6 
       (.I0(add_ln115_1_reg_1663[26]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_18),
        .I2(sext_ln115_6_fu_1001_p1[26]),
        .O(\add_ln115_reg_1709[31]_i_6_n_12 ));
  (* HLUTNM = "lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[31]_i_7 
       (.I0(add_ln115_1_reg_1663[25]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_19),
        .I2(sext_ln115_6_fu_1001_p1[25]),
        .O(\add_ln115_reg_1709[31]_i_7_n_12 ));
  (* HLUTNM = "lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[31]_i_8 
       (.I0(add_ln115_1_reg_1663[24]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_20),
        .I2(sext_ln115_6_fu_1001_p1[24]),
        .O(\add_ln115_reg_1709[31]_i_8_n_12 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[31]_i_9 
       (.I0(add_ln115_1_reg_1663[23]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_21),
        .I2(sext_ln115_6_fu_1001_p1[23]),
        .O(\add_ln115_reg_1709[31]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln115_reg_1709[39]_i_12 
       (.I0(sext_ln115_6_fu_1001_p1[32]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_12),
        .I2(add_ln115_1_reg_1663[32]),
        .I3(sext_ln115_6_fu_1001_p1[31]),
        .I4(mac_muladd_16s_16s_32s_33_4_1_U60_n_13),
        .I5(add_ln115_1_reg_1663[31]),
        .O(\add_ln115_reg_1709[39]_i_12_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln115_reg_1709[39]_i_15 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_12),
        .O(\add_ln115_reg_1709[39]_i_15_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[39]_i_17 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_13),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_13),
        .O(\add_ln115_reg_1709[39]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[39]_i_18 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_14),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_14),
        .O(\add_ln115_reg_1709[39]_i_18_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[39]_i_19 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_15),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_15),
        .O(\add_ln115_reg_1709[39]_i_19_n_12 ));
  LUT4 #(
    .INIT(16'hEE8E)) 
    \add_ln115_reg_1709[39]_i_2 
       (.I0(\add_ln115_reg_1709_reg[39]_i_13_n_18 ),
        .I1(add_ln115_1_reg_1663[33]),
        .I2(mac_muladd_16s_16s_32s_33_4_1_U60_n_12),
        .I3(add_ln115_1_reg_1663[32]),
        .O(\add_ln115_reg_1709[39]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[39]_i_20 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_16),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_16),
        .O(\add_ln115_reg_1709[39]_i_20_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[39]_i_21 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_17),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_17),
        .O(\add_ln115_reg_1709[39]_i_21_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[39]_i_22 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_18),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_18),
        .O(\add_ln115_reg_1709[39]_i_22_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[39]_i_23 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_19),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_19),
        .O(\add_ln115_reg_1709[39]_i_23_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[39]_i_24 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U62_n_20),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U61_n_20),
        .O(\add_ln115_reg_1709[39]_i_24_n_12 ));
  LUT3 #(
    .INIT(8'h28)) 
    \add_ln115_reg_1709[39]_i_3 
       (.I0(sext_ln115_6_fu_1001_p1[32]),
        .I1(add_ln115_1_reg_1663[32]),
        .I2(mac_muladd_16s_16s_32s_33_4_1_U60_n_12),
        .O(\add_ln115_reg_1709[39]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln115_reg_1709[39]_i_4 
       (.I0(add_ln115_1_reg_1663[32]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_12),
        .I2(sext_ln115_6_fu_1001_p1[32]),
        .O(\add_ln115_reg_1709[39]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[39]_i_5 
       (.I0(add_ln115_1_reg_1663[38]),
        .I1(add_ln115_1_reg_1663[39]),
        .O(\add_ln115_reg_1709[39]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[39]_i_6 
       (.I0(add_ln115_1_reg_1663[37]),
        .I1(add_ln115_1_reg_1663[38]),
        .O(\add_ln115_reg_1709[39]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[39]_i_7 
       (.I0(add_ln115_1_reg_1663[36]),
        .I1(add_ln115_1_reg_1663[37]),
        .O(\add_ln115_reg_1709[39]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[39]_i_8 
       (.I0(add_ln115_1_reg_1663[35]),
        .I1(add_ln115_1_reg_1663[36]),
        .O(\add_ln115_reg_1709[39]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[39]_i_9 
       (.I0(add_ln115_1_reg_1663[34]),
        .I1(add_ln115_1_reg_1663[35]),
        .O(\add_ln115_reg_1709[39]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[47]_i_2 
       (.I0(add_ln115_1_reg_1663[46]),
        .I1(add_ln115_1_reg_1663[47]),
        .O(\add_ln115_reg_1709[47]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[47]_i_3 
       (.I0(add_ln115_1_reg_1663[45]),
        .I1(add_ln115_1_reg_1663[46]),
        .O(\add_ln115_reg_1709[47]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[47]_i_4 
       (.I0(add_ln115_1_reg_1663[44]),
        .I1(add_ln115_1_reg_1663[45]),
        .O(\add_ln115_reg_1709[47]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[47]_i_5 
       (.I0(add_ln115_1_reg_1663[43]),
        .I1(add_ln115_1_reg_1663[44]),
        .O(\add_ln115_reg_1709[47]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[47]_i_6 
       (.I0(add_ln115_1_reg_1663[42]),
        .I1(add_ln115_1_reg_1663[43]),
        .O(\add_ln115_reg_1709[47]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[47]_i_7 
       (.I0(add_ln115_1_reg_1663[41]),
        .I1(add_ln115_1_reg_1663[42]),
        .O(\add_ln115_reg_1709[47]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[47]_i_8 
       (.I0(add_ln115_1_reg_1663[40]),
        .I1(add_ln115_1_reg_1663[41]),
        .O(\add_ln115_reg_1709[47]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[47]_i_9 
       (.I0(add_ln115_1_reg_1663[39]),
        .I1(add_ln115_1_reg_1663[40]),
        .O(\add_ln115_reg_1709[47]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[55]_i_2 
       (.I0(add_ln115_1_reg_1663[54]),
        .I1(add_ln115_1_reg_1663[55]),
        .O(\add_ln115_reg_1709[55]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[55]_i_3 
       (.I0(add_ln115_1_reg_1663[53]),
        .I1(add_ln115_1_reg_1663[54]),
        .O(\add_ln115_reg_1709[55]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[55]_i_4 
       (.I0(add_ln115_1_reg_1663[52]),
        .I1(add_ln115_1_reg_1663[53]),
        .O(\add_ln115_reg_1709[55]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[55]_i_5 
       (.I0(add_ln115_1_reg_1663[51]),
        .I1(add_ln115_1_reg_1663[52]),
        .O(\add_ln115_reg_1709[55]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[55]_i_6 
       (.I0(add_ln115_1_reg_1663[50]),
        .I1(add_ln115_1_reg_1663[51]),
        .O(\add_ln115_reg_1709[55]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[55]_i_7 
       (.I0(add_ln115_1_reg_1663[49]),
        .I1(add_ln115_1_reg_1663[50]),
        .O(\add_ln115_reg_1709[55]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[55]_i_8 
       (.I0(add_ln115_1_reg_1663[48]),
        .I1(add_ln115_1_reg_1663[49]),
        .O(\add_ln115_reg_1709[55]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[55]_i_9 
       (.I0(add_ln115_1_reg_1663[47]),
        .I1(add_ln115_1_reg_1663[48]),
        .O(\add_ln115_reg_1709[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[63]_i_2 
       (.I0(add_ln115_1_reg_1663[62]),
        .I1(add_ln115_1_reg_1663[63]),
        .O(\add_ln115_reg_1709[63]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[63]_i_3 
       (.I0(add_ln115_1_reg_1663[61]),
        .I1(add_ln115_1_reg_1663[62]),
        .O(\add_ln115_reg_1709[63]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[63]_i_4 
       (.I0(add_ln115_1_reg_1663[60]),
        .I1(add_ln115_1_reg_1663[61]),
        .O(\add_ln115_reg_1709[63]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[63]_i_5 
       (.I0(add_ln115_1_reg_1663[59]),
        .I1(add_ln115_1_reg_1663[60]),
        .O(\add_ln115_reg_1709[63]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[63]_i_6 
       (.I0(add_ln115_1_reg_1663[58]),
        .I1(add_ln115_1_reg_1663[59]),
        .O(\add_ln115_reg_1709[63]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[63]_i_7 
       (.I0(add_ln115_1_reg_1663[57]),
        .I1(add_ln115_1_reg_1663[58]),
        .O(\add_ln115_reg_1709[63]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[63]_i_8 
       (.I0(add_ln115_1_reg_1663[56]),
        .I1(add_ln115_1_reg_1663[57]),
        .O(\add_ln115_reg_1709[63]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln115_reg_1709[63]_i_9 
       (.I0(add_ln115_1_reg_1663[55]),
        .I1(add_ln115_1_reg_1663[56]),
        .O(\add_ln115_reg_1709[63]_i_9_n_12 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[7]_i_10 
       (.I0(add_ln115_1_reg_1663[6]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_38),
        .I2(sext_ln115_6_fu_1001_p1[6]),
        .I3(\add_ln115_reg_1709[7]_i_3_n_12 ),
        .O(\add_ln115_reg_1709[7]_i_10_n_12 ));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[7]_i_11 
       (.I0(add_ln115_1_reg_1663[5]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_39),
        .I2(sext_ln115_6_fu_1001_p1[5]),
        .I3(\add_ln115_reg_1709[7]_i_4_n_12 ),
        .O(\add_ln115_reg_1709[7]_i_11_n_12 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[7]_i_12 
       (.I0(add_ln115_1_reg_1663[4]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_40),
        .I2(sext_ln115_6_fu_1001_p1[4]),
        .I3(\add_ln115_reg_1709[7]_i_5_n_12 ),
        .O(\add_ln115_reg_1709[7]_i_12_n_12 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[7]_i_13 
       (.I0(add_ln115_1_reg_1663[3]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_41),
        .I2(sext_ln115_6_fu_1001_p1[3]),
        .I3(\add_ln115_reg_1709[7]_i_6_n_12 ),
        .O(\add_ln115_reg_1709[7]_i_13_n_12 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[7]_i_14 
       (.I0(add_ln115_1_reg_1663[2]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_42),
        .I2(sext_ln115_6_fu_1001_p1[2]),
        .I3(\add_ln115_reg_1709[7]_i_7_n_12 ),
        .O(\add_ln115_reg_1709[7]_i_14_n_12 ));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[7]_i_15 
       (.I0(add_ln115_1_reg_1663[1]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_43),
        .I2(sext_ln115_6_fu_1001_p1[1]),
        .I3(\add_ln115_reg_1709[7]_i_8_n_12 ),
        .O(\add_ln115_reg_1709[7]_i_15_n_12 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln115_reg_1709[7]_i_16 
       (.I0(add_ln115_1_reg_1663[0]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_44),
        .I2(sext_ln115_6_fu_1001_p1[0]),
        .O(\add_ln115_reg_1709[7]_i_16_n_12 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[7]_i_2 
       (.I0(add_ln115_1_reg_1663[6]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_38),
        .I2(sext_ln115_6_fu_1001_p1[6]),
        .O(\add_ln115_reg_1709[7]_i_2_n_12 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[7]_i_3 
       (.I0(add_ln115_1_reg_1663[5]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_39),
        .I2(sext_ln115_6_fu_1001_p1[5]),
        .O(\add_ln115_reg_1709[7]_i_3_n_12 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[7]_i_4 
       (.I0(add_ln115_1_reg_1663[4]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_40),
        .I2(sext_ln115_6_fu_1001_p1[4]),
        .O(\add_ln115_reg_1709[7]_i_4_n_12 ));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[7]_i_5 
       (.I0(add_ln115_1_reg_1663[3]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_41),
        .I2(sext_ln115_6_fu_1001_p1[3]),
        .O(\add_ln115_reg_1709[7]_i_5_n_12 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[7]_i_6 
       (.I0(add_ln115_1_reg_1663[2]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_42),
        .I2(sext_ln115_6_fu_1001_p1[2]),
        .O(\add_ln115_reg_1709[7]_i_6_n_12 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[7]_i_7 
       (.I0(add_ln115_1_reg_1663[1]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_43),
        .I2(sext_ln115_6_fu_1001_p1[1]),
        .O(\add_ln115_reg_1709[7]_i_7_n_12 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln115_reg_1709[7]_i_8 
       (.I0(add_ln115_1_reg_1663[0]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_44),
        .I2(sext_ln115_6_fu_1001_p1[0]),
        .O(\add_ln115_reg_1709[7]_i_8_n_12 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln115_reg_1709[7]_i_9 
       (.I0(add_ln115_1_reg_1663[7]),
        .I1(mac_muladd_16s_16s_32s_33_4_1_U60_n_37),
        .I2(sext_ln115_6_fu_1001_p1[7]),
        .I3(\add_ln115_reg_1709[7]_i_2_n_12 ),
        .O(\add_ln115_reg_1709[7]_i_9_n_12 ));
  FDRE \add_ln115_reg_1709_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[0]),
        .Q(add_ln115_reg_1709[0]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[10]),
        .Q(add_ln115_reg_1709[10]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[11]),
        .Q(add_ln115_reg_1709[11]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[12]),
        .Q(add_ln115_reg_1709[12]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[13]),
        .Q(add_ln115_reg_1709[13]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[14]),
        .Q(add_ln115_reg_1709[14]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[15]),
        .Q(add_ln115_reg_1709[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_reg_1709_reg[15]_i_1 
       (.CI(\add_ln115_reg_1709_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_reg_1709_reg[15]_i_1_n_12 ,\add_ln115_reg_1709_reg[15]_i_1_n_13 ,\add_ln115_reg_1709_reg[15]_i_1_n_14 ,\add_ln115_reg_1709_reg[15]_i_1_n_15 ,\add_ln115_reg_1709_reg[15]_i_1_n_16 ,\add_ln115_reg_1709_reg[15]_i_1_n_17 ,\add_ln115_reg_1709_reg[15]_i_1_n_18 ,\add_ln115_reg_1709_reg[15]_i_1_n_19 }),
        .DI({\add_ln115_reg_1709[15]_i_2_n_12 ,\add_ln115_reg_1709[15]_i_3_n_12 ,\add_ln115_reg_1709[15]_i_4_n_12 ,\add_ln115_reg_1709[15]_i_5_n_12 ,\add_ln115_reg_1709[15]_i_6_n_12 ,\add_ln115_reg_1709[15]_i_7_n_12 ,\add_ln115_reg_1709[15]_i_8_n_12 ,\add_ln115_reg_1709[15]_i_9_n_12 }),
        .O(add_ln115_fu_1005_p2[15:8]),
        .S({\add_ln115_reg_1709[15]_i_10_n_12 ,\add_ln115_reg_1709[15]_i_11_n_12 ,\add_ln115_reg_1709[15]_i_12_n_12 ,\add_ln115_reg_1709[15]_i_13_n_12 ,\add_ln115_reg_1709[15]_i_14_n_12 ,\add_ln115_reg_1709[15]_i_15_n_12 ,\add_ln115_reg_1709[15]_i_16_n_12 ,\add_ln115_reg_1709[15]_i_17_n_12 }));
  CARRY8 \add_ln115_reg_1709_reg[15]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln115_reg_1709_reg[15]_i_18_n_12 ,\add_ln115_reg_1709_reg[15]_i_18_n_13 ,\add_ln115_reg_1709_reg[15]_i_18_n_14 ,\add_ln115_reg_1709_reg[15]_i_18_n_15 ,\add_ln115_reg_1709_reg[15]_i_18_n_16 ,\add_ln115_reg_1709_reg[15]_i_18_n_17 ,\add_ln115_reg_1709_reg[15]_i_18_n_18 ,\add_ln115_reg_1709_reg[15]_i_18_n_19 }),
        .DI({mac_muladd_16s_16s_33s_33_4_1_U62_n_37,mac_muladd_16s_16s_33s_33_4_1_U62_n_38,mac_muladd_16s_16s_33s_33_4_1_U62_n_39,mac_muladd_16s_16s_33s_33_4_1_U62_n_40,mac_muladd_16s_16s_33s_33_4_1_U62_n_41,mac_muladd_16s_16s_33s_33_4_1_U62_n_42,mac_muladd_16s_16s_33s_33_4_1_U62_n_43,mac_muladd_16s_16s_33s_33_4_1_U62_n_44}),
        .O(sext_ln115_6_fu_1001_p1[7:0]),
        .S({\add_ln115_reg_1709[15]_i_19_n_12 ,\add_ln115_reg_1709[15]_i_20_n_12 ,\add_ln115_reg_1709[15]_i_21_n_12 ,\add_ln115_reg_1709[15]_i_22_n_12 ,\add_ln115_reg_1709[15]_i_23_n_12 ,\add_ln115_reg_1709[15]_i_24_n_12 ,\add_ln115_reg_1709[15]_i_25_n_12 ,\add_ln115_reg_1709[15]_i_26_n_12 }));
  FDRE \add_ln115_reg_1709_reg[16] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[16]),
        .Q(add_ln115_reg_1709[16]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[17] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[17]),
        .Q(add_ln115_reg_1709[17]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[18] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[18]),
        .Q(add_ln115_reg_1709[18]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[19] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[19]),
        .Q(add_ln115_reg_1709[19]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[1]),
        .Q(add_ln115_reg_1709[1]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[20] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[20]),
        .Q(add_ln115_reg_1709[20]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[21] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[21]),
        .Q(add_ln115_reg_1709[21]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[22] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[22]),
        .Q(add_ln115_reg_1709[22]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[23] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[23]),
        .Q(add_ln115_reg_1709[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_reg_1709_reg[23]_i_1 
       (.CI(\add_ln115_reg_1709_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_reg_1709_reg[23]_i_1_n_12 ,\add_ln115_reg_1709_reg[23]_i_1_n_13 ,\add_ln115_reg_1709_reg[23]_i_1_n_14 ,\add_ln115_reg_1709_reg[23]_i_1_n_15 ,\add_ln115_reg_1709_reg[23]_i_1_n_16 ,\add_ln115_reg_1709_reg[23]_i_1_n_17 ,\add_ln115_reg_1709_reg[23]_i_1_n_18 ,\add_ln115_reg_1709_reg[23]_i_1_n_19 }),
        .DI({\add_ln115_reg_1709[23]_i_2_n_12 ,\add_ln115_reg_1709[23]_i_3_n_12 ,\add_ln115_reg_1709[23]_i_4_n_12 ,\add_ln115_reg_1709[23]_i_5_n_12 ,\add_ln115_reg_1709[23]_i_6_n_12 ,\add_ln115_reg_1709[23]_i_7_n_12 ,\add_ln115_reg_1709[23]_i_8_n_12 ,\add_ln115_reg_1709[23]_i_9_n_12 }),
        .O(add_ln115_fu_1005_p2[23:16]),
        .S({\add_ln115_reg_1709[23]_i_10_n_12 ,\add_ln115_reg_1709[23]_i_11_n_12 ,\add_ln115_reg_1709[23]_i_12_n_12 ,\add_ln115_reg_1709[23]_i_13_n_12 ,\add_ln115_reg_1709[23]_i_14_n_12 ,\add_ln115_reg_1709[23]_i_15_n_12 ,\add_ln115_reg_1709[23]_i_16_n_12 ,\add_ln115_reg_1709[23]_i_17_n_12 }));
  CARRY8 \add_ln115_reg_1709_reg[23]_i_18 
       (.CI(\add_ln115_reg_1709_reg[15]_i_18_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_reg_1709_reg[23]_i_18_n_12 ,\add_ln115_reg_1709_reg[23]_i_18_n_13 ,\add_ln115_reg_1709_reg[23]_i_18_n_14 ,\add_ln115_reg_1709_reg[23]_i_18_n_15 ,\add_ln115_reg_1709_reg[23]_i_18_n_16 ,\add_ln115_reg_1709_reg[23]_i_18_n_17 ,\add_ln115_reg_1709_reg[23]_i_18_n_18 ,\add_ln115_reg_1709_reg[23]_i_18_n_19 }),
        .DI({mac_muladd_16s_16s_33s_33_4_1_U62_n_29,mac_muladd_16s_16s_33s_33_4_1_U62_n_30,mac_muladd_16s_16s_33s_33_4_1_U62_n_31,mac_muladd_16s_16s_33s_33_4_1_U62_n_32,mac_muladd_16s_16s_33s_33_4_1_U62_n_33,mac_muladd_16s_16s_33s_33_4_1_U62_n_34,mac_muladd_16s_16s_33s_33_4_1_U62_n_35,mac_muladd_16s_16s_33s_33_4_1_U62_n_36}),
        .O(sext_ln115_6_fu_1001_p1[15:8]),
        .S({\add_ln115_reg_1709[23]_i_19_n_12 ,\add_ln115_reg_1709[23]_i_20_n_12 ,\add_ln115_reg_1709[23]_i_21_n_12 ,\add_ln115_reg_1709[23]_i_22_n_12 ,\add_ln115_reg_1709[23]_i_23_n_12 ,\add_ln115_reg_1709[23]_i_24_n_12 ,\add_ln115_reg_1709[23]_i_25_n_12 ,\add_ln115_reg_1709[23]_i_26_n_12 }));
  FDRE \add_ln115_reg_1709_reg[24] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[24]),
        .Q(add_ln115_reg_1709[24]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[25] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[25]),
        .Q(add_ln115_reg_1709[25]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[26] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[26]),
        .Q(add_ln115_reg_1709[26]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[27] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[27]),
        .Q(add_ln115_reg_1709[27]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[28] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[28]),
        .Q(add_ln115_reg_1709[28]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[29] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[29]),
        .Q(add_ln115_reg_1709[29]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[2]),
        .Q(add_ln115_reg_1709[2]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[30] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[30]),
        .Q(add_ln115_reg_1709[30]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[31] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[31]),
        .Q(add_ln115_reg_1709[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_reg_1709_reg[31]_i_1 
       (.CI(\add_ln115_reg_1709_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_reg_1709_reg[31]_i_1_n_12 ,\add_ln115_reg_1709_reg[31]_i_1_n_13 ,\add_ln115_reg_1709_reg[31]_i_1_n_14 ,\add_ln115_reg_1709_reg[31]_i_1_n_15 ,\add_ln115_reg_1709_reg[31]_i_1_n_16 ,\add_ln115_reg_1709_reg[31]_i_1_n_17 ,\add_ln115_reg_1709_reg[31]_i_1_n_18 ,\add_ln115_reg_1709_reg[31]_i_1_n_19 }),
        .DI({\add_ln115_reg_1709[31]_i_2_n_12 ,\add_ln115_reg_1709[31]_i_3_n_12 ,\add_ln115_reg_1709[31]_i_4_n_12 ,\add_ln115_reg_1709[31]_i_5_n_12 ,\add_ln115_reg_1709[31]_i_6_n_12 ,\add_ln115_reg_1709[31]_i_7_n_12 ,\add_ln115_reg_1709[31]_i_8_n_12 ,\add_ln115_reg_1709[31]_i_9_n_12 }),
        .O(add_ln115_fu_1005_p2[31:24]),
        .S({\add_ln115_reg_1709[31]_i_10_n_12 ,\add_ln115_reg_1709[31]_i_11_n_12 ,\add_ln115_reg_1709[31]_i_12_n_12 ,\add_ln115_reg_1709[31]_i_13_n_12 ,\add_ln115_reg_1709[31]_i_14_n_12 ,\add_ln115_reg_1709[31]_i_15_n_12 ,\add_ln115_reg_1709[31]_i_16_n_12 ,\add_ln115_reg_1709[31]_i_17_n_12 }));
  CARRY8 \add_ln115_reg_1709_reg[31]_i_18 
       (.CI(\add_ln115_reg_1709_reg[23]_i_18_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_reg_1709_reg[31]_i_18_n_12 ,\add_ln115_reg_1709_reg[31]_i_18_n_13 ,\add_ln115_reg_1709_reg[31]_i_18_n_14 ,\add_ln115_reg_1709_reg[31]_i_18_n_15 ,\add_ln115_reg_1709_reg[31]_i_18_n_16 ,\add_ln115_reg_1709_reg[31]_i_18_n_17 ,\add_ln115_reg_1709_reg[31]_i_18_n_18 ,\add_ln115_reg_1709_reg[31]_i_18_n_19 }),
        .DI({mac_muladd_16s_16s_33s_33_4_1_U62_n_21,mac_muladd_16s_16s_33s_33_4_1_U62_n_22,mac_muladd_16s_16s_33s_33_4_1_U62_n_23,mac_muladd_16s_16s_33s_33_4_1_U62_n_24,mac_muladd_16s_16s_33s_33_4_1_U62_n_25,mac_muladd_16s_16s_33s_33_4_1_U62_n_26,mac_muladd_16s_16s_33s_33_4_1_U62_n_27,mac_muladd_16s_16s_33s_33_4_1_U62_n_28}),
        .O(sext_ln115_6_fu_1001_p1[23:16]),
        .S({\add_ln115_reg_1709[31]_i_19_n_12 ,\add_ln115_reg_1709[31]_i_20_n_12 ,\add_ln115_reg_1709[31]_i_21_n_12 ,\add_ln115_reg_1709[31]_i_22_n_12 ,\add_ln115_reg_1709[31]_i_23_n_12 ,\add_ln115_reg_1709[31]_i_24_n_12 ,\add_ln115_reg_1709[31]_i_25_n_12 ,\add_ln115_reg_1709[31]_i_26_n_12 }));
  FDRE \add_ln115_reg_1709_reg[32] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[32]),
        .Q(add_ln115_reg_1709[32]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[33] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[33]),
        .Q(add_ln115_reg_1709[33]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[34] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[34]),
        .Q(add_ln115_reg_1709[34]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[35] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[35]),
        .Q(add_ln115_reg_1709[35]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[36] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[36]),
        .Q(add_ln115_reg_1709[36]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[37] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[37]),
        .Q(add_ln115_reg_1709[37]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[38] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[38]),
        .Q(add_ln115_reg_1709[38]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[39] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[39]),
        .Q(add_ln115_reg_1709[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_reg_1709_reg[39]_i_1 
       (.CI(\add_ln115_reg_1709_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_reg_1709_reg[39]_i_1_n_12 ,\add_ln115_reg_1709_reg[39]_i_1_n_13 ,\add_ln115_reg_1709_reg[39]_i_1_n_14 ,\add_ln115_reg_1709_reg[39]_i_1_n_15 ,\add_ln115_reg_1709_reg[39]_i_1_n_16 ,\add_ln115_reg_1709_reg[39]_i_1_n_17 ,\add_ln115_reg_1709_reg[39]_i_1_n_18 ,\add_ln115_reg_1709_reg[39]_i_1_n_19 }),
        .DI({add_ln115_1_reg_1663[38:34],\add_ln115_reg_1709[39]_i_2_n_12 ,\add_ln115_reg_1709[39]_i_3_n_12 ,\add_ln115_reg_1709[39]_i_4_n_12 }),
        .O(add_ln115_fu_1005_p2[39:32]),
        .S({\add_ln115_reg_1709[39]_i_5_n_12 ,\add_ln115_reg_1709[39]_i_6_n_12 ,\add_ln115_reg_1709[39]_i_7_n_12 ,\add_ln115_reg_1709[39]_i_8_n_12 ,\add_ln115_reg_1709[39]_i_9_n_12 ,mac_muladd_16s_16s_32s_33_4_1_U60_n_45,mac_muladd_16s_16s_33s_33_4_1_U62_n_45,\add_ln115_reg_1709[39]_i_12_n_12 }));
  CARRY8 \add_ln115_reg_1709_reg[39]_i_13 
       (.CI(\add_ln115_reg_1709_reg[39]_i_14_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln115_reg_1709_reg[39]_i_13_CO_UNCONNECTED [7:2],\add_ln115_reg_1709_reg[39]_i_13_n_18 ,\NLW_add_ln115_reg_1709_reg[39]_i_13_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln115_reg_1709[39]_i_15_n_12 }),
        .O({\NLW_add_ln115_reg_1709_reg[39]_i_13_O_UNCONNECTED [7:1],sext_ln115_6_fu_1001_p1[32]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mac_muladd_16s_16s_33s_33_4_1_U62_n_46}));
  CARRY8 \add_ln115_reg_1709_reg[39]_i_14 
       (.CI(\add_ln115_reg_1709_reg[31]_i_18_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_reg_1709_reg[39]_i_14_n_12 ,\add_ln115_reg_1709_reg[39]_i_14_n_13 ,\add_ln115_reg_1709_reg[39]_i_14_n_14 ,\add_ln115_reg_1709_reg[39]_i_14_n_15 ,\add_ln115_reg_1709_reg[39]_i_14_n_16 ,\add_ln115_reg_1709_reg[39]_i_14_n_17 ,\add_ln115_reg_1709_reg[39]_i_14_n_18 ,\add_ln115_reg_1709_reg[39]_i_14_n_19 }),
        .DI({mac_muladd_16s_16s_33s_33_4_1_U62_n_13,mac_muladd_16s_16s_33s_33_4_1_U62_n_14,mac_muladd_16s_16s_33s_33_4_1_U62_n_15,mac_muladd_16s_16s_33s_33_4_1_U62_n_16,mac_muladd_16s_16s_33s_33_4_1_U62_n_17,mac_muladd_16s_16s_33s_33_4_1_U62_n_18,mac_muladd_16s_16s_33s_33_4_1_U62_n_19,mac_muladd_16s_16s_33s_33_4_1_U62_n_20}),
        .O(sext_ln115_6_fu_1001_p1[31:24]),
        .S({\add_ln115_reg_1709[39]_i_17_n_12 ,\add_ln115_reg_1709[39]_i_18_n_12 ,\add_ln115_reg_1709[39]_i_19_n_12 ,\add_ln115_reg_1709[39]_i_20_n_12 ,\add_ln115_reg_1709[39]_i_21_n_12 ,\add_ln115_reg_1709[39]_i_22_n_12 ,\add_ln115_reg_1709[39]_i_23_n_12 ,\add_ln115_reg_1709[39]_i_24_n_12 }));
  FDRE \add_ln115_reg_1709_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[3]),
        .Q(add_ln115_reg_1709[3]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[40] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[40]),
        .Q(add_ln115_reg_1709[40]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[41] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[41]),
        .Q(add_ln115_reg_1709[41]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[42] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[42]),
        .Q(add_ln115_reg_1709[42]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[43] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[43]),
        .Q(add_ln115_reg_1709[43]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[44] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[44]),
        .Q(add_ln115_reg_1709[44]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[45] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[45]),
        .Q(add_ln115_reg_1709[45]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[46] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[46]),
        .Q(add_ln115_reg_1709[46]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[47] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[47]),
        .Q(add_ln115_reg_1709[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_reg_1709_reg[47]_i_1 
       (.CI(\add_ln115_reg_1709_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_reg_1709_reg[47]_i_1_n_12 ,\add_ln115_reg_1709_reg[47]_i_1_n_13 ,\add_ln115_reg_1709_reg[47]_i_1_n_14 ,\add_ln115_reg_1709_reg[47]_i_1_n_15 ,\add_ln115_reg_1709_reg[47]_i_1_n_16 ,\add_ln115_reg_1709_reg[47]_i_1_n_17 ,\add_ln115_reg_1709_reg[47]_i_1_n_18 ,\add_ln115_reg_1709_reg[47]_i_1_n_19 }),
        .DI(add_ln115_1_reg_1663[46:39]),
        .O(add_ln115_fu_1005_p2[47:40]),
        .S({\add_ln115_reg_1709[47]_i_2_n_12 ,\add_ln115_reg_1709[47]_i_3_n_12 ,\add_ln115_reg_1709[47]_i_4_n_12 ,\add_ln115_reg_1709[47]_i_5_n_12 ,\add_ln115_reg_1709[47]_i_6_n_12 ,\add_ln115_reg_1709[47]_i_7_n_12 ,\add_ln115_reg_1709[47]_i_8_n_12 ,\add_ln115_reg_1709[47]_i_9_n_12 }));
  FDRE \add_ln115_reg_1709_reg[48] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[48]),
        .Q(add_ln115_reg_1709[48]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[49] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[49]),
        .Q(add_ln115_reg_1709[49]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[4]),
        .Q(add_ln115_reg_1709[4]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[50] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[50]),
        .Q(add_ln115_reg_1709[50]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[51] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[51]),
        .Q(add_ln115_reg_1709[51]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[52] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[52]),
        .Q(add_ln115_reg_1709[52]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[53] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[53]),
        .Q(add_ln115_reg_1709[53]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[54] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[54]),
        .Q(add_ln115_reg_1709[54]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[55] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[55]),
        .Q(add_ln115_reg_1709[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_reg_1709_reg[55]_i_1 
       (.CI(\add_ln115_reg_1709_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_reg_1709_reg[55]_i_1_n_12 ,\add_ln115_reg_1709_reg[55]_i_1_n_13 ,\add_ln115_reg_1709_reg[55]_i_1_n_14 ,\add_ln115_reg_1709_reg[55]_i_1_n_15 ,\add_ln115_reg_1709_reg[55]_i_1_n_16 ,\add_ln115_reg_1709_reg[55]_i_1_n_17 ,\add_ln115_reg_1709_reg[55]_i_1_n_18 ,\add_ln115_reg_1709_reg[55]_i_1_n_19 }),
        .DI(add_ln115_1_reg_1663[54:47]),
        .O(add_ln115_fu_1005_p2[55:48]),
        .S({\add_ln115_reg_1709[55]_i_2_n_12 ,\add_ln115_reg_1709[55]_i_3_n_12 ,\add_ln115_reg_1709[55]_i_4_n_12 ,\add_ln115_reg_1709[55]_i_5_n_12 ,\add_ln115_reg_1709[55]_i_6_n_12 ,\add_ln115_reg_1709[55]_i_7_n_12 ,\add_ln115_reg_1709[55]_i_8_n_12 ,\add_ln115_reg_1709[55]_i_9_n_12 }));
  FDRE \add_ln115_reg_1709_reg[56] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[56]),
        .Q(add_ln115_reg_1709[56]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[57] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[57]),
        .Q(add_ln115_reg_1709[57]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[58] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[58]),
        .Q(add_ln115_reg_1709[58]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[59] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[59]),
        .Q(add_ln115_reg_1709[59]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[5]),
        .Q(add_ln115_reg_1709[5]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[60] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[60]),
        .Q(add_ln115_reg_1709[60]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[61] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[61]),
        .Q(add_ln115_reg_1709[61]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[62] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[62]),
        .Q(add_ln115_reg_1709[62]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[63] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[63]),
        .Q(add_ln115_reg_1709[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_reg_1709_reg[63]_i_1 
       (.CI(\add_ln115_reg_1709_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln115_reg_1709_reg[63]_i_1_CO_UNCONNECTED [7],\add_ln115_reg_1709_reg[63]_i_1_n_13 ,\add_ln115_reg_1709_reg[63]_i_1_n_14 ,\add_ln115_reg_1709_reg[63]_i_1_n_15 ,\add_ln115_reg_1709_reg[63]_i_1_n_16 ,\add_ln115_reg_1709_reg[63]_i_1_n_17 ,\add_ln115_reg_1709_reg[63]_i_1_n_18 ,\add_ln115_reg_1709_reg[63]_i_1_n_19 }),
        .DI({1'b0,add_ln115_1_reg_1663[61:55]}),
        .O(add_ln115_fu_1005_p2[63:56]),
        .S({\add_ln115_reg_1709[63]_i_2_n_12 ,\add_ln115_reg_1709[63]_i_3_n_12 ,\add_ln115_reg_1709[63]_i_4_n_12 ,\add_ln115_reg_1709[63]_i_5_n_12 ,\add_ln115_reg_1709[63]_i_6_n_12 ,\add_ln115_reg_1709[63]_i_7_n_12 ,\add_ln115_reg_1709[63]_i_8_n_12 ,\add_ln115_reg_1709[63]_i_9_n_12 }));
  FDRE \add_ln115_reg_1709_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[6]),
        .Q(add_ln115_reg_1709[6]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[7]),
        .Q(add_ln115_reg_1709[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_reg_1709_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln115_reg_1709_reg[7]_i_1_n_12 ,\add_ln115_reg_1709_reg[7]_i_1_n_13 ,\add_ln115_reg_1709_reg[7]_i_1_n_14 ,\add_ln115_reg_1709_reg[7]_i_1_n_15 ,\add_ln115_reg_1709_reg[7]_i_1_n_16 ,\add_ln115_reg_1709_reg[7]_i_1_n_17 ,\add_ln115_reg_1709_reg[7]_i_1_n_18 ,\add_ln115_reg_1709_reg[7]_i_1_n_19 }),
        .DI({\add_ln115_reg_1709[7]_i_2_n_12 ,\add_ln115_reg_1709[7]_i_3_n_12 ,\add_ln115_reg_1709[7]_i_4_n_12 ,\add_ln115_reg_1709[7]_i_5_n_12 ,\add_ln115_reg_1709[7]_i_6_n_12 ,\add_ln115_reg_1709[7]_i_7_n_12 ,\add_ln115_reg_1709[7]_i_8_n_12 ,1'b0}),
        .O(add_ln115_fu_1005_p2[7:0]),
        .S({\add_ln115_reg_1709[7]_i_9_n_12 ,\add_ln115_reg_1709[7]_i_10_n_12 ,\add_ln115_reg_1709[7]_i_11_n_12 ,\add_ln115_reg_1709[7]_i_12_n_12 ,\add_ln115_reg_1709[7]_i_13_n_12 ,\add_ln115_reg_1709[7]_i_14_n_12 ,\add_ln115_reg_1709[7]_i_15_n_12 ,\add_ln115_reg_1709[7]_i_16_n_12 }));
  FDRE \add_ln115_reg_1709_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[8]),
        .Q(add_ln115_reg_1709[8]),
        .R(1'b0));
  FDRE \add_ln115_reg_1709_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln115_fu_1005_p2[9]),
        .Q(add_ln115_reg_1709[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[15]_i_10 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_29),
        .I1(L_ACF_load_1_reg_1537[15]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_30),
        .I3(\add_ln116_reg_1714[15]_i_2_n_12 ),
        .O(\add_ln116_reg_1714[15]_i_10_n_12 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[15]_i_11 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_30),
        .I1(L_ACF_load_1_reg_1537[14]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_31),
        .I3(\add_ln116_reg_1714[15]_i_3_n_12 ),
        .O(\add_ln116_reg_1714[15]_i_11_n_12 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[15]_i_12 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_31),
        .I1(L_ACF_load_1_reg_1537[13]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_32),
        .I3(\add_ln116_reg_1714[15]_i_4_n_12 ),
        .O(\add_ln116_reg_1714[15]_i_12_n_12 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[15]_i_13 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_32),
        .I1(L_ACF_load_1_reg_1537[12]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_33),
        .I3(\add_ln116_reg_1714[15]_i_5_n_12 ),
        .O(\add_ln116_reg_1714[15]_i_13_n_12 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[15]_i_14 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_33),
        .I1(L_ACF_load_1_reg_1537[11]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_34),
        .I3(\add_ln116_reg_1714[15]_i_6_n_12 ),
        .O(\add_ln116_reg_1714[15]_i_14_n_12 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[15]_i_15 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_34),
        .I1(L_ACF_load_1_reg_1537[10]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_35),
        .I3(\add_ln116_reg_1714[15]_i_7_n_12 ),
        .O(\add_ln116_reg_1714[15]_i_15_n_12 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[15]_i_16 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_35),
        .I1(L_ACF_load_1_reg_1537[9]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_36),
        .I3(\add_ln116_reg_1714[15]_i_8_n_12 ),
        .O(\add_ln116_reg_1714[15]_i_16_n_12 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[15]_i_17 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_36),
        .I1(L_ACF_load_1_reg_1537[8]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_37),
        .I3(\add_ln116_reg_1714[15]_i_9_n_12 ),
        .O(\add_ln116_reg_1714[15]_i_17_n_12 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[15]_i_2 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_30),
        .I1(L_ACF_load_1_reg_1537[14]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_31),
        .O(\add_ln116_reg_1714[15]_i_2_n_12 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[15]_i_3 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_31),
        .I1(L_ACF_load_1_reg_1537[13]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_32),
        .O(\add_ln116_reg_1714[15]_i_3_n_12 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[15]_i_4 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_32),
        .I1(L_ACF_load_1_reg_1537[12]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_33),
        .O(\add_ln116_reg_1714[15]_i_4_n_12 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[15]_i_5 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_33),
        .I1(L_ACF_load_1_reg_1537[11]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_34),
        .O(\add_ln116_reg_1714[15]_i_5_n_12 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[15]_i_6 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_34),
        .I1(L_ACF_load_1_reg_1537[10]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_35),
        .O(\add_ln116_reg_1714[15]_i_6_n_12 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[15]_i_7 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_35),
        .I1(L_ACF_load_1_reg_1537[9]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_36),
        .O(\add_ln116_reg_1714[15]_i_7_n_12 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[15]_i_8 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_36),
        .I1(L_ACF_load_1_reg_1537[8]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_37),
        .O(\add_ln116_reg_1714[15]_i_8_n_12 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[15]_i_9 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_37),
        .I1(L_ACF_load_1_reg_1537[7]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_38),
        .O(\add_ln116_reg_1714[15]_i_9_n_12 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[23]_i_10 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_21),
        .I1(L_ACF_load_1_reg_1537[23]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_22),
        .I3(\add_ln116_reg_1714[23]_i_2_n_12 ),
        .O(\add_ln116_reg_1714[23]_i_10_n_12 ));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[23]_i_11 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_22),
        .I1(L_ACF_load_1_reg_1537[22]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_23),
        .I3(\add_ln116_reg_1714[23]_i_3_n_12 ),
        .O(\add_ln116_reg_1714[23]_i_11_n_12 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[23]_i_12 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_23),
        .I1(L_ACF_load_1_reg_1537[21]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_24),
        .I3(\add_ln116_reg_1714[23]_i_4_n_12 ),
        .O(\add_ln116_reg_1714[23]_i_12_n_12 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[23]_i_13 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_24),
        .I1(L_ACF_load_1_reg_1537[20]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_25),
        .I3(\add_ln116_reg_1714[23]_i_5_n_12 ),
        .O(\add_ln116_reg_1714[23]_i_13_n_12 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[23]_i_14 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_25),
        .I1(L_ACF_load_1_reg_1537[19]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_26),
        .I3(\add_ln116_reg_1714[23]_i_6_n_12 ),
        .O(\add_ln116_reg_1714[23]_i_14_n_12 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[23]_i_15 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_26),
        .I1(L_ACF_load_1_reg_1537[18]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_27),
        .I3(\add_ln116_reg_1714[23]_i_7_n_12 ),
        .O(\add_ln116_reg_1714[23]_i_15_n_12 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[23]_i_16 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_27),
        .I1(L_ACF_load_1_reg_1537[17]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_28),
        .I3(\add_ln116_reg_1714[23]_i_8_n_12 ),
        .O(\add_ln116_reg_1714[23]_i_16_n_12 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[23]_i_17 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_28),
        .I1(L_ACF_load_1_reg_1537[16]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_29),
        .I3(\add_ln116_reg_1714[23]_i_9_n_12 ),
        .O(\add_ln116_reg_1714[23]_i_17_n_12 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[23]_i_2 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_22),
        .I1(L_ACF_load_1_reg_1537[22]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_23),
        .O(\add_ln116_reg_1714[23]_i_2_n_12 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[23]_i_3 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_23),
        .I1(L_ACF_load_1_reg_1537[21]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_24),
        .O(\add_ln116_reg_1714[23]_i_3_n_12 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[23]_i_4 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_24),
        .I1(L_ACF_load_1_reg_1537[20]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_25),
        .O(\add_ln116_reg_1714[23]_i_4_n_12 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[23]_i_5 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_25),
        .I1(L_ACF_load_1_reg_1537[19]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_26),
        .O(\add_ln116_reg_1714[23]_i_5_n_12 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[23]_i_6 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_26),
        .I1(L_ACF_load_1_reg_1537[18]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_27),
        .O(\add_ln116_reg_1714[23]_i_6_n_12 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[23]_i_7 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_27),
        .I1(L_ACF_load_1_reg_1537[17]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_28),
        .O(\add_ln116_reg_1714[23]_i_7_n_12 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[23]_i_8 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_28),
        .I1(L_ACF_load_1_reg_1537[16]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_29),
        .O(\add_ln116_reg_1714[23]_i_8_n_12 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[23]_i_9 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_29),
        .I1(L_ACF_load_1_reg_1537[15]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_30),
        .O(\add_ln116_reg_1714[23]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[31]_i_10 
       (.I0(\add_ln116_reg_1714[31]_i_2_n_12 ),
        .I1(L_ACF_load_1_reg_1537[31]),
        .I2(am_addmul_16s_16s_16s_33_4_1_U65_n_13),
        .I3(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_14),
        .O(\add_ln116_reg_1714[31]_i_10_n_12 ));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[31]_i_11 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_14),
        .I1(L_ACF_load_1_reg_1537[30]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_15),
        .I3(\add_ln116_reg_1714[31]_i_3_n_12 ),
        .O(\add_ln116_reg_1714[31]_i_11_n_12 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[31]_i_12 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_15),
        .I1(L_ACF_load_1_reg_1537[29]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_16),
        .I3(\add_ln116_reg_1714[31]_i_4_n_12 ),
        .O(\add_ln116_reg_1714[31]_i_12_n_12 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[31]_i_13 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_16),
        .I1(L_ACF_load_1_reg_1537[28]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_17),
        .I3(\add_ln116_reg_1714[31]_i_5_n_12 ),
        .O(\add_ln116_reg_1714[31]_i_13_n_12 ));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[31]_i_14 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_17),
        .I1(L_ACF_load_1_reg_1537[27]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_18),
        .I3(\add_ln116_reg_1714[31]_i_6_n_12 ),
        .O(\add_ln116_reg_1714[31]_i_14_n_12 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[31]_i_15 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_18),
        .I1(L_ACF_load_1_reg_1537[26]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_19),
        .I3(\add_ln116_reg_1714[31]_i_7_n_12 ),
        .O(\add_ln116_reg_1714[31]_i_15_n_12 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[31]_i_16 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_19),
        .I1(L_ACF_load_1_reg_1537[25]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_20),
        .I3(\add_ln116_reg_1714[31]_i_8_n_12 ),
        .O(\add_ln116_reg_1714[31]_i_16_n_12 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[31]_i_17 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_20),
        .I1(L_ACF_load_1_reg_1537[24]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_21),
        .I3(\add_ln116_reg_1714[31]_i_9_n_12 ),
        .O(\add_ln116_reg_1714[31]_i_17_n_12 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[31]_i_2 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_14),
        .I1(L_ACF_load_1_reg_1537[30]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_15),
        .O(\add_ln116_reg_1714[31]_i_2_n_12 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[31]_i_3 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_15),
        .I1(L_ACF_load_1_reg_1537[29]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_16),
        .O(\add_ln116_reg_1714[31]_i_3_n_12 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[31]_i_4 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_16),
        .I1(L_ACF_load_1_reg_1537[28]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_17),
        .O(\add_ln116_reg_1714[31]_i_4_n_12 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[31]_i_5 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_17),
        .I1(L_ACF_load_1_reg_1537[27]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_18),
        .O(\add_ln116_reg_1714[31]_i_5_n_12 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[31]_i_6 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_18),
        .I1(L_ACF_load_1_reg_1537[26]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_19),
        .O(\add_ln116_reg_1714[31]_i_6_n_12 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[31]_i_7 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_19),
        .I1(L_ACF_load_1_reg_1537[25]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_20),
        .O(\add_ln116_reg_1714[31]_i_7_n_12 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[31]_i_8 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_20),
        .I1(L_ACF_load_1_reg_1537[24]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_21),
        .O(\add_ln116_reg_1714[31]_i_8_n_12 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[31]_i_9 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_21),
        .I1(L_ACF_load_1_reg_1537[23]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_22),
        .O(\add_ln116_reg_1714[31]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln116_reg_1714[39]_i_12 
       (.I0(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_13),
        .I1(L_ACF_load_1_reg_1537[32]),
        .I2(am_addmul_16s_16s_16s_33_4_1_U65_n_12),
        .I3(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_14),
        .I4(L_ACF_load_1_reg_1537[31]),
        .I5(am_addmul_16s_16s_16s_33_4_1_U65_n_13),
        .O(\add_ln116_reg_1714[39]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \add_ln116_reg_1714[39]_i_2 
       (.I0(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_12),
        .I1(L_ACF_load_1_reg_1537[33]),
        .I2(am_addmul_16s_16s_16s_33_4_1_U65_n_12),
        .I3(L_ACF_load_1_reg_1537[32]),
        .O(\add_ln116_reg_1714[39]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h28)) 
    \add_ln116_reg_1714[39]_i_3 
       (.I0(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_13),
        .I1(am_addmul_16s_16s_16s_33_4_1_U65_n_12),
        .I2(L_ACF_load_1_reg_1537[32]),
        .O(\add_ln116_reg_1714[39]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln116_reg_1714[39]_i_4 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_12),
        .I1(L_ACF_load_1_reg_1537[32]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_13),
        .O(\add_ln116_reg_1714[39]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[39]_i_5 
       (.I0(L_ACF_load_1_reg_1537[38]),
        .I1(L_ACF_load_1_reg_1537[39]),
        .O(\add_ln116_reg_1714[39]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[39]_i_6 
       (.I0(L_ACF_load_1_reg_1537[37]),
        .I1(L_ACF_load_1_reg_1537[38]),
        .O(\add_ln116_reg_1714[39]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[39]_i_7 
       (.I0(L_ACF_load_1_reg_1537[36]),
        .I1(L_ACF_load_1_reg_1537[37]),
        .O(\add_ln116_reg_1714[39]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[39]_i_8 
       (.I0(L_ACF_load_1_reg_1537[35]),
        .I1(L_ACF_load_1_reg_1537[36]),
        .O(\add_ln116_reg_1714[39]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[39]_i_9 
       (.I0(L_ACF_load_1_reg_1537[34]),
        .I1(L_ACF_load_1_reg_1537[35]),
        .O(\add_ln116_reg_1714[39]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[47]_i_2 
       (.I0(L_ACF_load_1_reg_1537[46]),
        .I1(L_ACF_load_1_reg_1537[47]),
        .O(\add_ln116_reg_1714[47]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[47]_i_3 
       (.I0(L_ACF_load_1_reg_1537[45]),
        .I1(L_ACF_load_1_reg_1537[46]),
        .O(\add_ln116_reg_1714[47]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[47]_i_4 
       (.I0(L_ACF_load_1_reg_1537[44]),
        .I1(L_ACF_load_1_reg_1537[45]),
        .O(\add_ln116_reg_1714[47]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[47]_i_5 
       (.I0(L_ACF_load_1_reg_1537[43]),
        .I1(L_ACF_load_1_reg_1537[44]),
        .O(\add_ln116_reg_1714[47]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[47]_i_6 
       (.I0(L_ACF_load_1_reg_1537[42]),
        .I1(L_ACF_load_1_reg_1537[43]),
        .O(\add_ln116_reg_1714[47]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[47]_i_7 
       (.I0(L_ACF_load_1_reg_1537[41]),
        .I1(L_ACF_load_1_reg_1537[42]),
        .O(\add_ln116_reg_1714[47]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[47]_i_8 
       (.I0(L_ACF_load_1_reg_1537[40]),
        .I1(L_ACF_load_1_reg_1537[41]),
        .O(\add_ln116_reg_1714[47]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[47]_i_9 
       (.I0(L_ACF_load_1_reg_1537[39]),
        .I1(L_ACF_load_1_reg_1537[40]),
        .O(\add_ln116_reg_1714[47]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[55]_i_2 
       (.I0(L_ACF_load_1_reg_1537[54]),
        .I1(L_ACF_load_1_reg_1537[55]),
        .O(\add_ln116_reg_1714[55]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[55]_i_3 
       (.I0(L_ACF_load_1_reg_1537[53]),
        .I1(L_ACF_load_1_reg_1537[54]),
        .O(\add_ln116_reg_1714[55]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[55]_i_4 
       (.I0(L_ACF_load_1_reg_1537[52]),
        .I1(L_ACF_load_1_reg_1537[53]),
        .O(\add_ln116_reg_1714[55]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[55]_i_5 
       (.I0(L_ACF_load_1_reg_1537[51]),
        .I1(L_ACF_load_1_reg_1537[52]),
        .O(\add_ln116_reg_1714[55]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[55]_i_6 
       (.I0(L_ACF_load_1_reg_1537[50]),
        .I1(L_ACF_load_1_reg_1537[51]),
        .O(\add_ln116_reg_1714[55]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[55]_i_7 
       (.I0(L_ACF_load_1_reg_1537[49]),
        .I1(L_ACF_load_1_reg_1537[50]),
        .O(\add_ln116_reg_1714[55]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[55]_i_8 
       (.I0(L_ACF_load_1_reg_1537[48]),
        .I1(L_ACF_load_1_reg_1537[49]),
        .O(\add_ln116_reg_1714[55]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[55]_i_9 
       (.I0(L_ACF_load_1_reg_1537[47]),
        .I1(L_ACF_load_1_reg_1537[48]),
        .O(\add_ln116_reg_1714[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[63]_i_2 
       (.I0(L_ACF_load_1_reg_1537[62]),
        .I1(L_ACF_load_1_reg_1537[63]),
        .O(\add_ln116_reg_1714[63]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[63]_i_3 
       (.I0(L_ACF_load_1_reg_1537[61]),
        .I1(L_ACF_load_1_reg_1537[62]),
        .O(\add_ln116_reg_1714[63]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[63]_i_4 
       (.I0(L_ACF_load_1_reg_1537[60]),
        .I1(L_ACF_load_1_reg_1537[61]),
        .O(\add_ln116_reg_1714[63]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[63]_i_5 
       (.I0(L_ACF_load_1_reg_1537[59]),
        .I1(L_ACF_load_1_reg_1537[60]),
        .O(\add_ln116_reg_1714[63]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[63]_i_6 
       (.I0(L_ACF_load_1_reg_1537[58]),
        .I1(L_ACF_load_1_reg_1537[59]),
        .O(\add_ln116_reg_1714[63]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[63]_i_7 
       (.I0(L_ACF_load_1_reg_1537[57]),
        .I1(L_ACF_load_1_reg_1537[58]),
        .O(\add_ln116_reg_1714[63]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[63]_i_8 
       (.I0(L_ACF_load_1_reg_1537[56]),
        .I1(L_ACF_load_1_reg_1537[57]),
        .O(\add_ln116_reg_1714[63]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln116_reg_1714[63]_i_9 
       (.I0(L_ACF_load_1_reg_1537[55]),
        .I1(L_ACF_load_1_reg_1537[56]),
        .O(\add_ln116_reg_1714[63]_i_9_n_12 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[7]_i_10 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_38),
        .I1(L_ACF_load_1_reg_1537[6]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_39),
        .I3(\add_ln116_reg_1714[7]_i_3_n_12 ),
        .O(\add_ln116_reg_1714[7]_i_10_n_12 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[7]_i_11 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_39),
        .I1(L_ACF_load_1_reg_1537[5]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_40),
        .I3(\add_ln116_reg_1714[7]_i_4_n_12 ),
        .O(\add_ln116_reg_1714[7]_i_11_n_12 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[7]_i_12 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_40),
        .I1(L_ACF_load_1_reg_1537[4]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_41),
        .I3(\add_ln116_reg_1714[7]_i_5_n_12 ),
        .O(\add_ln116_reg_1714[7]_i_12_n_12 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[7]_i_13 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_41),
        .I1(L_ACF_load_1_reg_1537[3]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_42),
        .I3(\add_ln116_reg_1714[7]_i_6_n_12 ),
        .O(\add_ln116_reg_1714[7]_i_13_n_12 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[7]_i_14 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_42),
        .I1(L_ACF_load_1_reg_1537[2]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_43),
        .I3(\add_ln116_reg_1714[7]_i_7_n_12 ),
        .O(\add_ln116_reg_1714[7]_i_14_n_12 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[7]_i_15 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_43),
        .I1(L_ACF_load_1_reg_1537[1]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_44),
        .I3(\add_ln116_reg_1714[7]_i_8_n_12 ),
        .O(\add_ln116_reg_1714[7]_i_15_n_12 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln116_reg_1714[7]_i_16 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_44),
        .I1(L_ACF_load_1_reg_1537[0]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_45),
        .O(\add_ln116_reg_1714[7]_i_16_n_12 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[7]_i_2 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_38),
        .I1(L_ACF_load_1_reg_1537[6]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_39),
        .O(\add_ln116_reg_1714[7]_i_2_n_12 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[7]_i_3 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_39),
        .I1(L_ACF_load_1_reg_1537[5]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_40),
        .O(\add_ln116_reg_1714[7]_i_3_n_12 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[7]_i_4 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_40),
        .I1(L_ACF_load_1_reg_1537[4]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_41),
        .O(\add_ln116_reg_1714[7]_i_4_n_12 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[7]_i_5 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_41),
        .I1(L_ACF_load_1_reg_1537[3]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_42),
        .O(\add_ln116_reg_1714[7]_i_5_n_12 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[7]_i_6 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_42),
        .I1(L_ACF_load_1_reg_1537[2]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_43),
        .O(\add_ln116_reg_1714[7]_i_6_n_12 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[7]_i_7 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_43),
        .I1(L_ACF_load_1_reg_1537[1]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_44),
        .O(\add_ln116_reg_1714[7]_i_7_n_12 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln116_reg_1714[7]_i_8 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_44),
        .I1(L_ACF_load_1_reg_1537[0]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_45),
        .O(\add_ln116_reg_1714[7]_i_8_n_12 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln116_reg_1714[7]_i_9 
       (.I0(am_addmul_16s_16s_16s_33_4_1_U65_n_37),
        .I1(L_ACF_load_1_reg_1537[7]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_38),
        .I3(\add_ln116_reg_1714[7]_i_2_n_12 ),
        .O(\add_ln116_reg_1714[7]_i_9_n_12 ));
  FDRE \add_ln116_reg_1714_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[0]),
        .Q(add_ln116_reg_1714[0]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[10]),
        .Q(add_ln116_reg_1714[10]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[11]),
        .Q(add_ln116_reg_1714[11]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[12]),
        .Q(add_ln116_reg_1714[12]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[13]),
        .Q(add_ln116_reg_1714[13]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[14]),
        .Q(add_ln116_reg_1714[14]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[15]),
        .Q(add_ln116_reg_1714[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln116_reg_1714_reg[15]_i_1 
       (.CI(\add_ln116_reg_1714_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln116_reg_1714_reg[15]_i_1_n_12 ,\add_ln116_reg_1714_reg[15]_i_1_n_13 ,\add_ln116_reg_1714_reg[15]_i_1_n_14 ,\add_ln116_reg_1714_reg[15]_i_1_n_15 ,\add_ln116_reg_1714_reg[15]_i_1_n_16 ,\add_ln116_reg_1714_reg[15]_i_1_n_17 ,\add_ln116_reg_1714_reg[15]_i_1_n_18 ,\add_ln116_reg_1714_reg[15]_i_1_n_19 }),
        .DI({\add_ln116_reg_1714[15]_i_2_n_12 ,\add_ln116_reg_1714[15]_i_3_n_12 ,\add_ln116_reg_1714[15]_i_4_n_12 ,\add_ln116_reg_1714[15]_i_5_n_12 ,\add_ln116_reg_1714[15]_i_6_n_12 ,\add_ln116_reg_1714[15]_i_7_n_12 ,\add_ln116_reg_1714[15]_i_8_n_12 ,\add_ln116_reg_1714[15]_i_9_n_12 }),
        .O(add_ln116_fu_1020_p2[15:8]),
        .S({\add_ln116_reg_1714[15]_i_10_n_12 ,\add_ln116_reg_1714[15]_i_11_n_12 ,\add_ln116_reg_1714[15]_i_12_n_12 ,\add_ln116_reg_1714[15]_i_13_n_12 ,\add_ln116_reg_1714[15]_i_14_n_12 ,\add_ln116_reg_1714[15]_i_15_n_12 ,\add_ln116_reg_1714[15]_i_16_n_12 ,\add_ln116_reg_1714[15]_i_17_n_12 }));
  FDRE \add_ln116_reg_1714_reg[16] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[16]),
        .Q(add_ln116_reg_1714[16]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[17] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[17]),
        .Q(add_ln116_reg_1714[17]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[18] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[18]),
        .Q(add_ln116_reg_1714[18]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[19] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[19]),
        .Q(add_ln116_reg_1714[19]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[1]),
        .Q(add_ln116_reg_1714[1]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[20] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[20]),
        .Q(add_ln116_reg_1714[20]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[21] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[21]),
        .Q(add_ln116_reg_1714[21]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[22] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[22]),
        .Q(add_ln116_reg_1714[22]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[23] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[23]),
        .Q(add_ln116_reg_1714[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln116_reg_1714_reg[23]_i_1 
       (.CI(\add_ln116_reg_1714_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln116_reg_1714_reg[23]_i_1_n_12 ,\add_ln116_reg_1714_reg[23]_i_1_n_13 ,\add_ln116_reg_1714_reg[23]_i_1_n_14 ,\add_ln116_reg_1714_reg[23]_i_1_n_15 ,\add_ln116_reg_1714_reg[23]_i_1_n_16 ,\add_ln116_reg_1714_reg[23]_i_1_n_17 ,\add_ln116_reg_1714_reg[23]_i_1_n_18 ,\add_ln116_reg_1714_reg[23]_i_1_n_19 }),
        .DI({\add_ln116_reg_1714[23]_i_2_n_12 ,\add_ln116_reg_1714[23]_i_3_n_12 ,\add_ln116_reg_1714[23]_i_4_n_12 ,\add_ln116_reg_1714[23]_i_5_n_12 ,\add_ln116_reg_1714[23]_i_6_n_12 ,\add_ln116_reg_1714[23]_i_7_n_12 ,\add_ln116_reg_1714[23]_i_8_n_12 ,\add_ln116_reg_1714[23]_i_9_n_12 }),
        .O(add_ln116_fu_1020_p2[23:16]),
        .S({\add_ln116_reg_1714[23]_i_10_n_12 ,\add_ln116_reg_1714[23]_i_11_n_12 ,\add_ln116_reg_1714[23]_i_12_n_12 ,\add_ln116_reg_1714[23]_i_13_n_12 ,\add_ln116_reg_1714[23]_i_14_n_12 ,\add_ln116_reg_1714[23]_i_15_n_12 ,\add_ln116_reg_1714[23]_i_16_n_12 ,\add_ln116_reg_1714[23]_i_17_n_12 }));
  FDRE \add_ln116_reg_1714_reg[24] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[24]),
        .Q(add_ln116_reg_1714[24]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[25] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[25]),
        .Q(add_ln116_reg_1714[25]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[26] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[26]),
        .Q(add_ln116_reg_1714[26]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[27] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[27]),
        .Q(add_ln116_reg_1714[27]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[28] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[28]),
        .Q(add_ln116_reg_1714[28]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[29] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[29]),
        .Q(add_ln116_reg_1714[29]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[2]),
        .Q(add_ln116_reg_1714[2]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[30] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[30]),
        .Q(add_ln116_reg_1714[30]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[31] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[31]),
        .Q(add_ln116_reg_1714[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln116_reg_1714_reg[31]_i_1 
       (.CI(\add_ln116_reg_1714_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln116_reg_1714_reg[31]_i_1_n_12 ,\add_ln116_reg_1714_reg[31]_i_1_n_13 ,\add_ln116_reg_1714_reg[31]_i_1_n_14 ,\add_ln116_reg_1714_reg[31]_i_1_n_15 ,\add_ln116_reg_1714_reg[31]_i_1_n_16 ,\add_ln116_reg_1714_reg[31]_i_1_n_17 ,\add_ln116_reg_1714_reg[31]_i_1_n_18 ,\add_ln116_reg_1714_reg[31]_i_1_n_19 }),
        .DI({\add_ln116_reg_1714[31]_i_2_n_12 ,\add_ln116_reg_1714[31]_i_3_n_12 ,\add_ln116_reg_1714[31]_i_4_n_12 ,\add_ln116_reg_1714[31]_i_5_n_12 ,\add_ln116_reg_1714[31]_i_6_n_12 ,\add_ln116_reg_1714[31]_i_7_n_12 ,\add_ln116_reg_1714[31]_i_8_n_12 ,\add_ln116_reg_1714[31]_i_9_n_12 }),
        .O(add_ln116_fu_1020_p2[31:24]),
        .S({\add_ln116_reg_1714[31]_i_10_n_12 ,\add_ln116_reg_1714[31]_i_11_n_12 ,\add_ln116_reg_1714[31]_i_12_n_12 ,\add_ln116_reg_1714[31]_i_13_n_12 ,\add_ln116_reg_1714[31]_i_14_n_12 ,\add_ln116_reg_1714[31]_i_15_n_12 ,\add_ln116_reg_1714[31]_i_16_n_12 ,\add_ln116_reg_1714[31]_i_17_n_12 }));
  FDRE \add_ln116_reg_1714_reg[32] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[32]),
        .Q(add_ln116_reg_1714[32]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[33] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[33]),
        .Q(add_ln116_reg_1714[33]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[34] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[34]),
        .Q(add_ln116_reg_1714[34]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[35] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[35]),
        .Q(add_ln116_reg_1714[35]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[36] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[36]),
        .Q(add_ln116_reg_1714[36]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[37] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[37]),
        .Q(add_ln116_reg_1714[37]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[38] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[38]),
        .Q(add_ln116_reg_1714[38]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[39] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[39]),
        .Q(add_ln116_reg_1714[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln116_reg_1714_reg[39]_i_1 
       (.CI(\add_ln116_reg_1714_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln116_reg_1714_reg[39]_i_1_n_12 ,\add_ln116_reg_1714_reg[39]_i_1_n_13 ,\add_ln116_reg_1714_reg[39]_i_1_n_14 ,\add_ln116_reg_1714_reg[39]_i_1_n_15 ,\add_ln116_reg_1714_reg[39]_i_1_n_16 ,\add_ln116_reg_1714_reg[39]_i_1_n_17 ,\add_ln116_reg_1714_reg[39]_i_1_n_18 ,\add_ln116_reg_1714_reg[39]_i_1_n_19 }),
        .DI({L_ACF_load_1_reg_1537[38:34],\add_ln116_reg_1714[39]_i_2_n_12 ,\add_ln116_reg_1714[39]_i_3_n_12 ,\add_ln116_reg_1714[39]_i_4_n_12 }),
        .O(add_ln116_fu_1020_p2[39:32]),
        .S({\add_ln116_reg_1714[39]_i_5_n_12 ,\add_ln116_reg_1714[39]_i_6_n_12 ,\add_ln116_reg_1714[39]_i_7_n_12 ,\add_ln116_reg_1714[39]_i_8_n_12 ,\add_ln116_reg_1714[39]_i_9_n_12 ,am_addmul_16s_16s_16s_33_4_1_U65_n_45,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_46,\add_ln116_reg_1714[39]_i_12_n_12 }));
  FDRE \add_ln116_reg_1714_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[3]),
        .Q(add_ln116_reg_1714[3]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[40] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[40]),
        .Q(add_ln116_reg_1714[40]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[41] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[41]),
        .Q(add_ln116_reg_1714[41]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[42] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[42]),
        .Q(add_ln116_reg_1714[42]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[43] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[43]),
        .Q(add_ln116_reg_1714[43]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[44] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[44]),
        .Q(add_ln116_reg_1714[44]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[45] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[45]),
        .Q(add_ln116_reg_1714[45]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[46] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[46]),
        .Q(add_ln116_reg_1714[46]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[47] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[47]),
        .Q(add_ln116_reg_1714[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln116_reg_1714_reg[47]_i_1 
       (.CI(\add_ln116_reg_1714_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln116_reg_1714_reg[47]_i_1_n_12 ,\add_ln116_reg_1714_reg[47]_i_1_n_13 ,\add_ln116_reg_1714_reg[47]_i_1_n_14 ,\add_ln116_reg_1714_reg[47]_i_1_n_15 ,\add_ln116_reg_1714_reg[47]_i_1_n_16 ,\add_ln116_reg_1714_reg[47]_i_1_n_17 ,\add_ln116_reg_1714_reg[47]_i_1_n_18 ,\add_ln116_reg_1714_reg[47]_i_1_n_19 }),
        .DI(L_ACF_load_1_reg_1537[46:39]),
        .O(add_ln116_fu_1020_p2[47:40]),
        .S({\add_ln116_reg_1714[47]_i_2_n_12 ,\add_ln116_reg_1714[47]_i_3_n_12 ,\add_ln116_reg_1714[47]_i_4_n_12 ,\add_ln116_reg_1714[47]_i_5_n_12 ,\add_ln116_reg_1714[47]_i_6_n_12 ,\add_ln116_reg_1714[47]_i_7_n_12 ,\add_ln116_reg_1714[47]_i_8_n_12 ,\add_ln116_reg_1714[47]_i_9_n_12 }));
  FDRE \add_ln116_reg_1714_reg[48] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[48]),
        .Q(add_ln116_reg_1714[48]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[49] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[49]),
        .Q(add_ln116_reg_1714[49]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[4]),
        .Q(add_ln116_reg_1714[4]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[50] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[50]),
        .Q(add_ln116_reg_1714[50]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[51] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[51]),
        .Q(add_ln116_reg_1714[51]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[52] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[52]),
        .Q(add_ln116_reg_1714[52]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[53] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[53]),
        .Q(add_ln116_reg_1714[53]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[54] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[54]),
        .Q(add_ln116_reg_1714[54]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[55] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[55]),
        .Q(add_ln116_reg_1714[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln116_reg_1714_reg[55]_i_1 
       (.CI(\add_ln116_reg_1714_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln116_reg_1714_reg[55]_i_1_n_12 ,\add_ln116_reg_1714_reg[55]_i_1_n_13 ,\add_ln116_reg_1714_reg[55]_i_1_n_14 ,\add_ln116_reg_1714_reg[55]_i_1_n_15 ,\add_ln116_reg_1714_reg[55]_i_1_n_16 ,\add_ln116_reg_1714_reg[55]_i_1_n_17 ,\add_ln116_reg_1714_reg[55]_i_1_n_18 ,\add_ln116_reg_1714_reg[55]_i_1_n_19 }),
        .DI(L_ACF_load_1_reg_1537[54:47]),
        .O(add_ln116_fu_1020_p2[55:48]),
        .S({\add_ln116_reg_1714[55]_i_2_n_12 ,\add_ln116_reg_1714[55]_i_3_n_12 ,\add_ln116_reg_1714[55]_i_4_n_12 ,\add_ln116_reg_1714[55]_i_5_n_12 ,\add_ln116_reg_1714[55]_i_6_n_12 ,\add_ln116_reg_1714[55]_i_7_n_12 ,\add_ln116_reg_1714[55]_i_8_n_12 ,\add_ln116_reg_1714[55]_i_9_n_12 }));
  FDRE \add_ln116_reg_1714_reg[56] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[56]),
        .Q(add_ln116_reg_1714[56]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[57] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[57]),
        .Q(add_ln116_reg_1714[57]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[58] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[58]),
        .Q(add_ln116_reg_1714[58]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[59] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[59]),
        .Q(add_ln116_reg_1714[59]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[5]),
        .Q(add_ln116_reg_1714[5]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[60] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[60]),
        .Q(add_ln116_reg_1714[60]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[61] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[61]),
        .Q(add_ln116_reg_1714[61]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[62] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[62]),
        .Q(add_ln116_reg_1714[62]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[63] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[63]),
        .Q(add_ln116_reg_1714[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln116_reg_1714_reg[63]_i_1 
       (.CI(\add_ln116_reg_1714_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln116_reg_1714_reg[63]_i_1_CO_UNCONNECTED [7],\add_ln116_reg_1714_reg[63]_i_1_n_13 ,\add_ln116_reg_1714_reg[63]_i_1_n_14 ,\add_ln116_reg_1714_reg[63]_i_1_n_15 ,\add_ln116_reg_1714_reg[63]_i_1_n_16 ,\add_ln116_reg_1714_reg[63]_i_1_n_17 ,\add_ln116_reg_1714_reg[63]_i_1_n_18 ,\add_ln116_reg_1714_reg[63]_i_1_n_19 }),
        .DI({1'b0,L_ACF_load_1_reg_1537[61:55]}),
        .O(add_ln116_fu_1020_p2[63:56]),
        .S({\add_ln116_reg_1714[63]_i_2_n_12 ,\add_ln116_reg_1714[63]_i_3_n_12 ,\add_ln116_reg_1714[63]_i_4_n_12 ,\add_ln116_reg_1714[63]_i_5_n_12 ,\add_ln116_reg_1714[63]_i_6_n_12 ,\add_ln116_reg_1714[63]_i_7_n_12 ,\add_ln116_reg_1714[63]_i_8_n_12 ,\add_ln116_reg_1714[63]_i_9_n_12 }));
  FDRE \add_ln116_reg_1714_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[6]),
        .Q(add_ln116_reg_1714[6]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[7]),
        .Q(add_ln116_reg_1714[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln116_reg_1714_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln116_reg_1714_reg[7]_i_1_n_12 ,\add_ln116_reg_1714_reg[7]_i_1_n_13 ,\add_ln116_reg_1714_reg[7]_i_1_n_14 ,\add_ln116_reg_1714_reg[7]_i_1_n_15 ,\add_ln116_reg_1714_reg[7]_i_1_n_16 ,\add_ln116_reg_1714_reg[7]_i_1_n_17 ,\add_ln116_reg_1714_reg[7]_i_1_n_18 ,\add_ln116_reg_1714_reg[7]_i_1_n_19 }),
        .DI({\add_ln116_reg_1714[7]_i_2_n_12 ,\add_ln116_reg_1714[7]_i_3_n_12 ,\add_ln116_reg_1714[7]_i_4_n_12 ,\add_ln116_reg_1714[7]_i_5_n_12 ,\add_ln116_reg_1714[7]_i_6_n_12 ,\add_ln116_reg_1714[7]_i_7_n_12 ,\add_ln116_reg_1714[7]_i_8_n_12 ,1'b0}),
        .O(add_ln116_fu_1020_p2[7:0]),
        .S({\add_ln116_reg_1714[7]_i_9_n_12 ,\add_ln116_reg_1714[7]_i_10_n_12 ,\add_ln116_reg_1714[7]_i_11_n_12 ,\add_ln116_reg_1714[7]_i_12_n_12 ,\add_ln116_reg_1714[7]_i_13_n_12 ,\add_ln116_reg_1714[7]_i_14_n_12 ,\add_ln116_reg_1714[7]_i_15_n_12 ,\add_ln116_reg_1714[7]_i_16_n_12 }));
  FDRE \add_ln116_reg_1714_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[8]),
        .Q(add_ln116_reg_1714[8]),
        .R(1'b0));
  FDRE \add_ln116_reg_1714_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln116_fu_1020_p2[9]),
        .Q(add_ln116_reg_1714[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[15]_i_10 
       (.I0(mul_ln87_reg_1633_reg_n_102),
        .I1(L_ACF_load_2_reg_1542[15]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_30),
        .I3(\add_ln117_reg_1719[15]_i_2_n_12 ),
        .O(\add_ln117_reg_1719[15]_i_10_n_12 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[15]_i_11 
       (.I0(mul_ln87_reg_1633_reg_n_103),
        .I1(L_ACF_load_2_reg_1542[14]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_31),
        .I3(\add_ln117_reg_1719[15]_i_3_n_12 ),
        .O(\add_ln117_reg_1719[15]_i_11_n_12 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[15]_i_12 
       (.I0(mul_ln87_reg_1633_reg_n_104),
        .I1(L_ACF_load_2_reg_1542[13]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_32),
        .I3(\add_ln117_reg_1719[15]_i_4_n_12 ),
        .O(\add_ln117_reg_1719[15]_i_12_n_12 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[15]_i_13 
       (.I0(mul_ln87_reg_1633_reg_n_105),
        .I1(L_ACF_load_2_reg_1542[12]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_33),
        .I3(\add_ln117_reg_1719[15]_i_5_n_12 ),
        .O(\add_ln117_reg_1719[15]_i_13_n_12 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[15]_i_14 
       (.I0(mul_ln87_reg_1633_reg_n_106),
        .I1(L_ACF_load_2_reg_1542[11]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_34),
        .I3(\add_ln117_reg_1719[15]_i_6_n_12 ),
        .O(\add_ln117_reg_1719[15]_i_14_n_12 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[15]_i_15 
       (.I0(mul_ln87_reg_1633_reg_n_107),
        .I1(L_ACF_load_2_reg_1542[10]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_35),
        .I3(\add_ln117_reg_1719[15]_i_7_n_12 ),
        .O(\add_ln117_reg_1719[15]_i_15_n_12 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[15]_i_16 
       (.I0(mul_ln87_reg_1633_reg_n_108),
        .I1(L_ACF_load_2_reg_1542[9]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_36),
        .I3(\add_ln117_reg_1719[15]_i_8_n_12 ),
        .O(\add_ln117_reg_1719[15]_i_16_n_12 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[15]_i_17 
       (.I0(mul_ln87_reg_1633_reg_n_109),
        .I1(L_ACF_load_2_reg_1542[8]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_37),
        .I3(\add_ln117_reg_1719[15]_i_9_n_12 ),
        .O(\add_ln117_reg_1719[15]_i_17_n_12 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[15]_i_2 
       (.I0(mul_ln87_reg_1633_reg_n_103),
        .I1(L_ACF_load_2_reg_1542[14]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_31),
        .O(\add_ln117_reg_1719[15]_i_2_n_12 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[15]_i_3 
       (.I0(mul_ln87_reg_1633_reg_n_104),
        .I1(L_ACF_load_2_reg_1542[13]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_32),
        .O(\add_ln117_reg_1719[15]_i_3_n_12 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[15]_i_4 
       (.I0(mul_ln87_reg_1633_reg_n_105),
        .I1(L_ACF_load_2_reg_1542[12]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_33),
        .O(\add_ln117_reg_1719[15]_i_4_n_12 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[15]_i_5 
       (.I0(mul_ln87_reg_1633_reg_n_106),
        .I1(L_ACF_load_2_reg_1542[11]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_34),
        .O(\add_ln117_reg_1719[15]_i_5_n_12 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[15]_i_6 
       (.I0(mul_ln87_reg_1633_reg_n_107),
        .I1(L_ACF_load_2_reg_1542[10]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_35),
        .O(\add_ln117_reg_1719[15]_i_6_n_12 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[15]_i_7 
       (.I0(mul_ln87_reg_1633_reg_n_108),
        .I1(L_ACF_load_2_reg_1542[9]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_36),
        .O(\add_ln117_reg_1719[15]_i_7_n_12 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[15]_i_8 
       (.I0(mul_ln87_reg_1633_reg_n_109),
        .I1(L_ACF_load_2_reg_1542[8]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_37),
        .O(\add_ln117_reg_1719[15]_i_8_n_12 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[15]_i_9 
       (.I0(mul_ln87_reg_1633_reg_n_110),
        .I1(L_ACF_load_2_reg_1542[7]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_38),
        .O(\add_ln117_reg_1719[15]_i_9_n_12 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[23]_i_10 
       (.I0(mul_ln87_reg_1633_reg_n_94),
        .I1(L_ACF_load_2_reg_1542[23]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_22),
        .I3(\add_ln117_reg_1719[23]_i_2_n_12 ),
        .O(\add_ln117_reg_1719[23]_i_10_n_12 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[23]_i_11 
       (.I0(mul_ln87_reg_1633_reg_n_95),
        .I1(L_ACF_load_2_reg_1542[22]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_23),
        .I3(\add_ln117_reg_1719[23]_i_3_n_12 ),
        .O(\add_ln117_reg_1719[23]_i_11_n_12 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[23]_i_12 
       (.I0(mul_ln87_reg_1633_reg_n_96),
        .I1(L_ACF_load_2_reg_1542[21]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_24),
        .I3(\add_ln117_reg_1719[23]_i_4_n_12 ),
        .O(\add_ln117_reg_1719[23]_i_12_n_12 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[23]_i_13 
       (.I0(mul_ln87_reg_1633_reg_n_97),
        .I1(L_ACF_load_2_reg_1542[20]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_25),
        .I3(\add_ln117_reg_1719[23]_i_5_n_12 ),
        .O(\add_ln117_reg_1719[23]_i_13_n_12 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[23]_i_14 
       (.I0(mul_ln87_reg_1633_reg_n_98),
        .I1(L_ACF_load_2_reg_1542[19]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_26),
        .I3(\add_ln117_reg_1719[23]_i_6_n_12 ),
        .O(\add_ln117_reg_1719[23]_i_14_n_12 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[23]_i_15 
       (.I0(mul_ln87_reg_1633_reg_n_99),
        .I1(L_ACF_load_2_reg_1542[18]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_27),
        .I3(\add_ln117_reg_1719[23]_i_7_n_12 ),
        .O(\add_ln117_reg_1719[23]_i_15_n_12 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[23]_i_16 
       (.I0(mul_ln87_reg_1633_reg_n_100),
        .I1(L_ACF_load_2_reg_1542[17]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_28),
        .I3(\add_ln117_reg_1719[23]_i_8_n_12 ),
        .O(\add_ln117_reg_1719[23]_i_16_n_12 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[23]_i_17 
       (.I0(mul_ln87_reg_1633_reg_n_101),
        .I1(L_ACF_load_2_reg_1542[16]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_29),
        .I3(\add_ln117_reg_1719[23]_i_9_n_12 ),
        .O(\add_ln117_reg_1719[23]_i_17_n_12 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[23]_i_2 
       (.I0(mul_ln87_reg_1633_reg_n_95),
        .I1(L_ACF_load_2_reg_1542[22]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_23),
        .O(\add_ln117_reg_1719[23]_i_2_n_12 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[23]_i_3 
       (.I0(mul_ln87_reg_1633_reg_n_96),
        .I1(L_ACF_load_2_reg_1542[21]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_24),
        .O(\add_ln117_reg_1719[23]_i_3_n_12 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[23]_i_4 
       (.I0(mul_ln87_reg_1633_reg_n_97),
        .I1(L_ACF_load_2_reg_1542[20]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_25),
        .O(\add_ln117_reg_1719[23]_i_4_n_12 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[23]_i_5 
       (.I0(mul_ln87_reg_1633_reg_n_98),
        .I1(L_ACF_load_2_reg_1542[19]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_26),
        .O(\add_ln117_reg_1719[23]_i_5_n_12 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[23]_i_6 
       (.I0(mul_ln87_reg_1633_reg_n_99),
        .I1(L_ACF_load_2_reg_1542[18]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_27),
        .O(\add_ln117_reg_1719[23]_i_6_n_12 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[23]_i_7 
       (.I0(mul_ln87_reg_1633_reg_n_100),
        .I1(L_ACF_load_2_reg_1542[17]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_28),
        .O(\add_ln117_reg_1719[23]_i_7_n_12 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[23]_i_8 
       (.I0(mul_ln87_reg_1633_reg_n_101),
        .I1(L_ACF_load_2_reg_1542[16]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_29),
        .O(\add_ln117_reg_1719[23]_i_8_n_12 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[23]_i_9 
       (.I0(mul_ln87_reg_1633_reg_n_102),
        .I1(L_ACF_load_2_reg_1542[15]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_30),
        .O(\add_ln117_reg_1719[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln117_reg_1719[31]_i_10 
       (.I0(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_14),
        .I1(L_ACF_load_2_reg_1542[31]),
        .I2(mul_ln87_reg_1633_reg_n_86),
        .I3(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_15),
        .I4(L_ACF_load_2_reg_1542[30]),
        .I5(mul_ln87_reg_1633_reg_n_87),
        .O(\add_ln117_reg_1719[31]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[31]_i_11 
       (.I0(\add_ln117_reg_1719[31]_i_3_n_12 ),
        .I1(L_ACF_load_2_reg_1542[30]),
        .I2(mul_ln87_reg_1633_reg_n_87),
        .I3(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_15),
        .O(\add_ln117_reg_1719[31]_i_11_n_12 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[31]_i_12 
       (.I0(mul_ln87_reg_1633_reg_n_88),
        .I1(L_ACF_load_2_reg_1542[29]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_16),
        .I3(\add_ln117_reg_1719[31]_i_4_n_12 ),
        .O(\add_ln117_reg_1719[31]_i_12_n_12 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[31]_i_13 
       (.I0(mul_ln87_reg_1633_reg_n_89),
        .I1(L_ACF_load_2_reg_1542[28]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_17),
        .I3(\add_ln117_reg_1719[31]_i_5_n_12 ),
        .O(\add_ln117_reg_1719[31]_i_13_n_12 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[31]_i_14 
       (.I0(mul_ln87_reg_1633_reg_n_90),
        .I1(L_ACF_load_2_reg_1542[27]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_18),
        .I3(\add_ln117_reg_1719[31]_i_6_n_12 ),
        .O(\add_ln117_reg_1719[31]_i_14_n_12 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[31]_i_15 
       (.I0(mul_ln87_reg_1633_reg_n_91),
        .I1(L_ACF_load_2_reg_1542[26]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_19),
        .I3(\add_ln117_reg_1719[31]_i_7_n_12 ),
        .O(\add_ln117_reg_1719[31]_i_15_n_12 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[31]_i_16 
       (.I0(mul_ln87_reg_1633_reg_n_92),
        .I1(L_ACF_load_2_reg_1542[25]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_20),
        .I3(\add_ln117_reg_1719[31]_i_8_n_12 ),
        .O(\add_ln117_reg_1719[31]_i_16_n_12 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[31]_i_17 
       (.I0(mul_ln87_reg_1633_reg_n_93),
        .I1(L_ACF_load_2_reg_1542[24]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_21),
        .I3(\add_ln117_reg_1719[31]_i_9_n_12 ),
        .O(\add_ln117_reg_1719[31]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln117_reg_1719[31]_i_2 
       (.I0(mul_ln87_reg_1633_reg_n_86),
        .I1(L_ACF_load_2_reg_1542[31]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_14),
        .O(\add_ln117_reg_1719[31]_i_2_n_12 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[31]_i_3 
       (.I0(mul_ln87_reg_1633_reg_n_88),
        .I1(L_ACF_load_2_reg_1542[29]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_16),
        .O(\add_ln117_reg_1719[31]_i_3_n_12 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[31]_i_4 
       (.I0(mul_ln87_reg_1633_reg_n_89),
        .I1(L_ACF_load_2_reg_1542[28]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_17),
        .O(\add_ln117_reg_1719[31]_i_4_n_12 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[31]_i_5 
       (.I0(mul_ln87_reg_1633_reg_n_90),
        .I1(L_ACF_load_2_reg_1542[27]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_18),
        .O(\add_ln117_reg_1719[31]_i_5_n_12 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[31]_i_6 
       (.I0(mul_ln87_reg_1633_reg_n_91),
        .I1(L_ACF_load_2_reg_1542[26]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_19),
        .O(\add_ln117_reg_1719[31]_i_6_n_12 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[31]_i_7 
       (.I0(mul_ln87_reg_1633_reg_n_92),
        .I1(L_ACF_load_2_reg_1542[25]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_20),
        .O(\add_ln117_reg_1719[31]_i_7_n_12 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[31]_i_8 
       (.I0(mul_ln87_reg_1633_reg_n_93),
        .I1(L_ACF_load_2_reg_1542[24]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_21),
        .O(\add_ln117_reg_1719[31]_i_8_n_12 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[31]_i_9 
       (.I0(mul_ln87_reg_1633_reg_n_94),
        .I1(L_ACF_load_2_reg_1542[23]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_22),
        .O(\add_ln117_reg_1719[31]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'h3C69963C)) 
    \add_ln117_reg_1719[39]_i_12 
       (.I0(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_14),
        .I1(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_13),
        .I2(L_ACF_load_2_reg_1542[32]),
        .I3(L_ACF_load_2_reg_1542[31]),
        .I4(mul_ln87_reg_1633_reg_n_86),
        .O(\add_ln117_reg_1719[39]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \add_ln117_reg_1719[39]_i_2 
       (.I0(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_12),
        .I1(L_ACF_load_2_reg_1542[33]),
        .I2(L_ACF_load_2_reg_1542[32]),
        .I3(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_13),
        .O(\add_ln117_reg_1719[39]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h28)) 
    \add_ln117_reg_1719[39]_i_4 
       (.I0(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_14),
        .I1(mul_ln87_reg_1633_reg_n_86),
        .I2(L_ACF_load_2_reg_1542[31]),
        .O(\add_ln117_reg_1719[39]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[39]_i_5 
       (.I0(L_ACF_load_2_reg_1542[38]),
        .I1(L_ACF_load_2_reg_1542[39]),
        .O(\add_ln117_reg_1719[39]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[39]_i_6 
       (.I0(L_ACF_load_2_reg_1542[37]),
        .I1(L_ACF_load_2_reg_1542[38]),
        .O(\add_ln117_reg_1719[39]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[39]_i_7 
       (.I0(L_ACF_load_2_reg_1542[36]),
        .I1(L_ACF_load_2_reg_1542[37]),
        .O(\add_ln117_reg_1719[39]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[39]_i_8 
       (.I0(L_ACF_load_2_reg_1542[35]),
        .I1(L_ACF_load_2_reg_1542[36]),
        .O(\add_ln117_reg_1719[39]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[39]_i_9 
       (.I0(L_ACF_load_2_reg_1542[34]),
        .I1(L_ACF_load_2_reg_1542[35]),
        .O(\add_ln117_reg_1719[39]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[47]_i_2 
       (.I0(L_ACF_load_2_reg_1542[46]),
        .I1(L_ACF_load_2_reg_1542[47]),
        .O(\add_ln117_reg_1719[47]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[47]_i_3 
       (.I0(L_ACF_load_2_reg_1542[45]),
        .I1(L_ACF_load_2_reg_1542[46]),
        .O(\add_ln117_reg_1719[47]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[47]_i_4 
       (.I0(L_ACF_load_2_reg_1542[44]),
        .I1(L_ACF_load_2_reg_1542[45]),
        .O(\add_ln117_reg_1719[47]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[47]_i_5 
       (.I0(L_ACF_load_2_reg_1542[43]),
        .I1(L_ACF_load_2_reg_1542[44]),
        .O(\add_ln117_reg_1719[47]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[47]_i_6 
       (.I0(L_ACF_load_2_reg_1542[42]),
        .I1(L_ACF_load_2_reg_1542[43]),
        .O(\add_ln117_reg_1719[47]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[47]_i_7 
       (.I0(L_ACF_load_2_reg_1542[41]),
        .I1(L_ACF_load_2_reg_1542[42]),
        .O(\add_ln117_reg_1719[47]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[47]_i_8 
       (.I0(L_ACF_load_2_reg_1542[40]),
        .I1(L_ACF_load_2_reg_1542[41]),
        .O(\add_ln117_reg_1719[47]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[47]_i_9 
       (.I0(L_ACF_load_2_reg_1542[39]),
        .I1(L_ACF_load_2_reg_1542[40]),
        .O(\add_ln117_reg_1719[47]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[55]_i_2 
       (.I0(L_ACF_load_2_reg_1542[54]),
        .I1(L_ACF_load_2_reg_1542[55]),
        .O(\add_ln117_reg_1719[55]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[55]_i_3 
       (.I0(L_ACF_load_2_reg_1542[53]),
        .I1(L_ACF_load_2_reg_1542[54]),
        .O(\add_ln117_reg_1719[55]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[55]_i_4 
       (.I0(L_ACF_load_2_reg_1542[52]),
        .I1(L_ACF_load_2_reg_1542[53]),
        .O(\add_ln117_reg_1719[55]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[55]_i_5 
       (.I0(L_ACF_load_2_reg_1542[51]),
        .I1(L_ACF_load_2_reg_1542[52]),
        .O(\add_ln117_reg_1719[55]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[55]_i_6 
       (.I0(L_ACF_load_2_reg_1542[50]),
        .I1(L_ACF_load_2_reg_1542[51]),
        .O(\add_ln117_reg_1719[55]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[55]_i_7 
       (.I0(L_ACF_load_2_reg_1542[49]),
        .I1(L_ACF_load_2_reg_1542[50]),
        .O(\add_ln117_reg_1719[55]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[55]_i_8 
       (.I0(L_ACF_load_2_reg_1542[48]),
        .I1(L_ACF_load_2_reg_1542[49]),
        .O(\add_ln117_reg_1719[55]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[55]_i_9 
       (.I0(L_ACF_load_2_reg_1542[47]),
        .I1(L_ACF_load_2_reg_1542[48]),
        .O(\add_ln117_reg_1719[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[63]_i_2 
       (.I0(L_ACF_load_2_reg_1542[62]),
        .I1(L_ACF_load_2_reg_1542[63]),
        .O(\add_ln117_reg_1719[63]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[63]_i_3 
       (.I0(L_ACF_load_2_reg_1542[61]),
        .I1(L_ACF_load_2_reg_1542[62]),
        .O(\add_ln117_reg_1719[63]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[63]_i_4 
       (.I0(L_ACF_load_2_reg_1542[60]),
        .I1(L_ACF_load_2_reg_1542[61]),
        .O(\add_ln117_reg_1719[63]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[63]_i_5 
       (.I0(L_ACF_load_2_reg_1542[59]),
        .I1(L_ACF_load_2_reg_1542[60]),
        .O(\add_ln117_reg_1719[63]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[63]_i_6 
       (.I0(L_ACF_load_2_reg_1542[58]),
        .I1(L_ACF_load_2_reg_1542[59]),
        .O(\add_ln117_reg_1719[63]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[63]_i_7 
       (.I0(L_ACF_load_2_reg_1542[57]),
        .I1(L_ACF_load_2_reg_1542[58]),
        .O(\add_ln117_reg_1719[63]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[63]_i_8 
       (.I0(L_ACF_load_2_reg_1542[56]),
        .I1(L_ACF_load_2_reg_1542[57]),
        .O(\add_ln117_reg_1719[63]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_reg_1719[63]_i_9 
       (.I0(L_ACF_load_2_reg_1542[55]),
        .I1(L_ACF_load_2_reg_1542[56]),
        .O(\add_ln117_reg_1719[63]_i_9_n_12 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[7]_i_10 
       (.I0(mul_ln87_reg_1633_reg_n_111),
        .I1(L_ACF_load_2_reg_1542[6]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_39),
        .I3(\add_ln117_reg_1719[7]_i_3_n_12 ),
        .O(\add_ln117_reg_1719[7]_i_10_n_12 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[7]_i_11 
       (.I0(mul_ln87_reg_1633_reg_n_112),
        .I1(L_ACF_load_2_reg_1542[5]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_40),
        .I3(\add_ln117_reg_1719[7]_i_4_n_12 ),
        .O(\add_ln117_reg_1719[7]_i_11_n_12 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[7]_i_12 
       (.I0(mul_ln87_reg_1633_reg_n_113),
        .I1(L_ACF_load_2_reg_1542[4]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_41),
        .I3(\add_ln117_reg_1719[7]_i_5_n_12 ),
        .O(\add_ln117_reg_1719[7]_i_12_n_12 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[7]_i_13 
       (.I0(mul_ln87_reg_1633_reg_n_114),
        .I1(L_ACF_load_2_reg_1542[3]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_42),
        .I3(\add_ln117_reg_1719[7]_i_6_n_12 ),
        .O(\add_ln117_reg_1719[7]_i_13_n_12 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[7]_i_14 
       (.I0(mul_ln87_reg_1633_reg_n_115),
        .I1(L_ACF_load_2_reg_1542[2]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_43),
        .I3(\add_ln117_reg_1719[7]_i_7_n_12 ),
        .O(\add_ln117_reg_1719[7]_i_14_n_12 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[7]_i_15 
       (.I0(mul_ln87_reg_1633_reg_n_116),
        .I1(L_ACF_load_2_reg_1542[1]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_44),
        .I3(\add_ln117_reg_1719[7]_i_8_n_12 ),
        .O(\add_ln117_reg_1719[7]_i_15_n_12 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln117_reg_1719[7]_i_16 
       (.I0(mul_ln87_reg_1633_reg_n_117),
        .I1(L_ACF_load_2_reg_1542[0]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_45),
        .O(\add_ln117_reg_1719[7]_i_16_n_12 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[7]_i_2 
       (.I0(mul_ln87_reg_1633_reg_n_111),
        .I1(L_ACF_load_2_reg_1542[6]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_39),
        .O(\add_ln117_reg_1719[7]_i_2_n_12 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[7]_i_3 
       (.I0(mul_ln87_reg_1633_reg_n_112),
        .I1(L_ACF_load_2_reg_1542[5]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_40),
        .O(\add_ln117_reg_1719[7]_i_3_n_12 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[7]_i_4 
       (.I0(mul_ln87_reg_1633_reg_n_113),
        .I1(L_ACF_load_2_reg_1542[4]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_41),
        .O(\add_ln117_reg_1719[7]_i_4_n_12 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[7]_i_5 
       (.I0(mul_ln87_reg_1633_reg_n_114),
        .I1(L_ACF_load_2_reg_1542[3]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_42),
        .O(\add_ln117_reg_1719[7]_i_5_n_12 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[7]_i_6 
       (.I0(mul_ln87_reg_1633_reg_n_115),
        .I1(L_ACF_load_2_reg_1542[2]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_43),
        .O(\add_ln117_reg_1719[7]_i_6_n_12 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[7]_i_7 
       (.I0(mul_ln87_reg_1633_reg_n_116),
        .I1(L_ACF_load_2_reg_1542[1]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_44),
        .O(\add_ln117_reg_1719[7]_i_7_n_12 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln117_reg_1719[7]_i_8 
       (.I0(mul_ln87_reg_1633_reg_n_117),
        .I1(L_ACF_load_2_reg_1542[0]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_45),
        .O(\add_ln117_reg_1719[7]_i_8_n_12 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln117_reg_1719[7]_i_9 
       (.I0(mul_ln87_reg_1633_reg_n_110),
        .I1(L_ACF_load_2_reg_1542[7]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_38),
        .I3(\add_ln117_reg_1719[7]_i_2_n_12 ),
        .O(\add_ln117_reg_1719[7]_i_9_n_12 ));
  FDRE \add_ln117_reg_1719_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[0]),
        .Q(add_ln117_reg_1719[0]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[10]),
        .Q(add_ln117_reg_1719[10]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[11]),
        .Q(add_ln117_reg_1719[11]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[12]),
        .Q(add_ln117_reg_1719[12]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[13]),
        .Q(add_ln117_reg_1719[13]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[14]),
        .Q(add_ln117_reg_1719[14]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[15]),
        .Q(add_ln117_reg_1719[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln117_reg_1719_reg[15]_i_1 
       (.CI(\add_ln117_reg_1719_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln117_reg_1719_reg[15]_i_1_n_12 ,\add_ln117_reg_1719_reg[15]_i_1_n_13 ,\add_ln117_reg_1719_reg[15]_i_1_n_14 ,\add_ln117_reg_1719_reg[15]_i_1_n_15 ,\add_ln117_reg_1719_reg[15]_i_1_n_16 ,\add_ln117_reg_1719_reg[15]_i_1_n_17 ,\add_ln117_reg_1719_reg[15]_i_1_n_18 ,\add_ln117_reg_1719_reg[15]_i_1_n_19 }),
        .DI({\add_ln117_reg_1719[15]_i_2_n_12 ,\add_ln117_reg_1719[15]_i_3_n_12 ,\add_ln117_reg_1719[15]_i_4_n_12 ,\add_ln117_reg_1719[15]_i_5_n_12 ,\add_ln117_reg_1719[15]_i_6_n_12 ,\add_ln117_reg_1719[15]_i_7_n_12 ,\add_ln117_reg_1719[15]_i_8_n_12 ,\add_ln117_reg_1719[15]_i_9_n_12 }),
        .O(add_ln117_fu_1035_p2[15:8]),
        .S({\add_ln117_reg_1719[15]_i_10_n_12 ,\add_ln117_reg_1719[15]_i_11_n_12 ,\add_ln117_reg_1719[15]_i_12_n_12 ,\add_ln117_reg_1719[15]_i_13_n_12 ,\add_ln117_reg_1719[15]_i_14_n_12 ,\add_ln117_reg_1719[15]_i_15_n_12 ,\add_ln117_reg_1719[15]_i_16_n_12 ,\add_ln117_reg_1719[15]_i_17_n_12 }));
  FDRE \add_ln117_reg_1719_reg[16] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[16]),
        .Q(add_ln117_reg_1719[16]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[17] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[17]),
        .Q(add_ln117_reg_1719[17]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[18] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[18]),
        .Q(add_ln117_reg_1719[18]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[19] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[19]),
        .Q(add_ln117_reg_1719[19]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[1]),
        .Q(add_ln117_reg_1719[1]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[20] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[20]),
        .Q(add_ln117_reg_1719[20]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[21] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[21]),
        .Q(add_ln117_reg_1719[21]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[22] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[22]),
        .Q(add_ln117_reg_1719[22]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[23] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[23]),
        .Q(add_ln117_reg_1719[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln117_reg_1719_reg[23]_i_1 
       (.CI(\add_ln117_reg_1719_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln117_reg_1719_reg[23]_i_1_n_12 ,\add_ln117_reg_1719_reg[23]_i_1_n_13 ,\add_ln117_reg_1719_reg[23]_i_1_n_14 ,\add_ln117_reg_1719_reg[23]_i_1_n_15 ,\add_ln117_reg_1719_reg[23]_i_1_n_16 ,\add_ln117_reg_1719_reg[23]_i_1_n_17 ,\add_ln117_reg_1719_reg[23]_i_1_n_18 ,\add_ln117_reg_1719_reg[23]_i_1_n_19 }),
        .DI({\add_ln117_reg_1719[23]_i_2_n_12 ,\add_ln117_reg_1719[23]_i_3_n_12 ,\add_ln117_reg_1719[23]_i_4_n_12 ,\add_ln117_reg_1719[23]_i_5_n_12 ,\add_ln117_reg_1719[23]_i_6_n_12 ,\add_ln117_reg_1719[23]_i_7_n_12 ,\add_ln117_reg_1719[23]_i_8_n_12 ,\add_ln117_reg_1719[23]_i_9_n_12 }),
        .O(add_ln117_fu_1035_p2[23:16]),
        .S({\add_ln117_reg_1719[23]_i_10_n_12 ,\add_ln117_reg_1719[23]_i_11_n_12 ,\add_ln117_reg_1719[23]_i_12_n_12 ,\add_ln117_reg_1719[23]_i_13_n_12 ,\add_ln117_reg_1719[23]_i_14_n_12 ,\add_ln117_reg_1719[23]_i_15_n_12 ,\add_ln117_reg_1719[23]_i_16_n_12 ,\add_ln117_reg_1719[23]_i_17_n_12 }));
  FDRE \add_ln117_reg_1719_reg[24] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[24]),
        .Q(add_ln117_reg_1719[24]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[25] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[25]),
        .Q(add_ln117_reg_1719[25]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[26] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[26]),
        .Q(add_ln117_reg_1719[26]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[27] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[27]),
        .Q(add_ln117_reg_1719[27]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[28] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[28]),
        .Q(add_ln117_reg_1719[28]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[29] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[29]),
        .Q(add_ln117_reg_1719[29]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[2]),
        .Q(add_ln117_reg_1719[2]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[30] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[30]),
        .Q(add_ln117_reg_1719[30]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[31] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[31]),
        .Q(add_ln117_reg_1719[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln117_reg_1719_reg[31]_i_1 
       (.CI(\add_ln117_reg_1719_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln117_reg_1719_reg[31]_i_1_n_12 ,\add_ln117_reg_1719_reg[31]_i_1_n_13 ,\add_ln117_reg_1719_reg[31]_i_1_n_14 ,\add_ln117_reg_1719_reg[31]_i_1_n_15 ,\add_ln117_reg_1719_reg[31]_i_1_n_16 ,\add_ln117_reg_1719_reg[31]_i_1_n_17 ,\add_ln117_reg_1719_reg[31]_i_1_n_18 ,\add_ln117_reg_1719_reg[31]_i_1_n_19 }),
        .DI({\add_ln117_reg_1719[31]_i_2_n_12 ,\add_ln117_reg_1719[31]_i_3_n_12 ,\add_ln117_reg_1719[31]_i_4_n_12 ,\add_ln117_reg_1719[31]_i_5_n_12 ,\add_ln117_reg_1719[31]_i_6_n_12 ,\add_ln117_reg_1719[31]_i_7_n_12 ,\add_ln117_reg_1719[31]_i_8_n_12 ,\add_ln117_reg_1719[31]_i_9_n_12 }),
        .O(add_ln117_fu_1035_p2[31:24]),
        .S({\add_ln117_reg_1719[31]_i_10_n_12 ,\add_ln117_reg_1719[31]_i_11_n_12 ,\add_ln117_reg_1719[31]_i_12_n_12 ,\add_ln117_reg_1719[31]_i_13_n_12 ,\add_ln117_reg_1719[31]_i_14_n_12 ,\add_ln117_reg_1719[31]_i_15_n_12 ,\add_ln117_reg_1719[31]_i_16_n_12 ,\add_ln117_reg_1719[31]_i_17_n_12 }));
  FDRE \add_ln117_reg_1719_reg[32] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[32]),
        .Q(add_ln117_reg_1719[32]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[33] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[33]),
        .Q(add_ln117_reg_1719[33]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[34] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[34]),
        .Q(add_ln117_reg_1719[34]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[35] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[35]),
        .Q(add_ln117_reg_1719[35]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[36] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[36]),
        .Q(add_ln117_reg_1719[36]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[37] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[37]),
        .Q(add_ln117_reg_1719[37]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[38] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[38]),
        .Q(add_ln117_reg_1719[38]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[39] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[39]),
        .Q(add_ln117_reg_1719[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln117_reg_1719_reg[39]_i_1 
       (.CI(\add_ln117_reg_1719_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln117_reg_1719_reg[39]_i_1_n_12 ,\add_ln117_reg_1719_reg[39]_i_1_n_13 ,\add_ln117_reg_1719_reg[39]_i_1_n_14 ,\add_ln117_reg_1719_reg[39]_i_1_n_15 ,\add_ln117_reg_1719_reg[39]_i_1_n_16 ,\add_ln117_reg_1719_reg[39]_i_1_n_17 ,\add_ln117_reg_1719_reg[39]_i_1_n_18 ,\add_ln117_reg_1719_reg[39]_i_1_n_19 }),
        .DI({L_ACF_load_2_reg_1542[38:34],\add_ln117_reg_1719[39]_i_2_n_12 ,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_48,\add_ln117_reg_1719[39]_i_4_n_12 }),
        .O(add_ln117_fu_1035_p2[39:32]),
        .S({\add_ln117_reg_1719[39]_i_5_n_12 ,\add_ln117_reg_1719[39]_i_6_n_12 ,\add_ln117_reg_1719[39]_i_7_n_12 ,\add_ln117_reg_1719[39]_i_8_n_12 ,\add_ln117_reg_1719[39]_i_9_n_12 ,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_46,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_47,\add_ln117_reg_1719[39]_i_12_n_12 }));
  FDRE \add_ln117_reg_1719_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[3]),
        .Q(add_ln117_reg_1719[3]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[40] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[40]),
        .Q(add_ln117_reg_1719[40]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[41] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[41]),
        .Q(add_ln117_reg_1719[41]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[42] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[42]),
        .Q(add_ln117_reg_1719[42]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[43] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[43]),
        .Q(add_ln117_reg_1719[43]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[44] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[44]),
        .Q(add_ln117_reg_1719[44]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[45] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[45]),
        .Q(add_ln117_reg_1719[45]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[46] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[46]),
        .Q(add_ln117_reg_1719[46]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[47] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[47]),
        .Q(add_ln117_reg_1719[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln117_reg_1719_reg[47]_i_1 
       (.CI(\add_ln117_reg_1719_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln117_reg_1719_reg[47]_i_1_n_12 ,\add_ln117_reg_1719_reg[47]_i_1_n_13 ,\add_ln117_reg_1719_reg[47]_i_1_n_14 ,\add_ln117_reg_1719_reg[47]_i_1_n_15 ,\add_ln117_reg_1719_reg[47]_i_1_n_16 ,\add_ln117_reg_1719_reg[47]_i_1_n_17 ,\add_ln117_reg_1719_reg[47]_i_1_n_18 ,\add_ln117_reg_1719_reg[47]_i_1_n_19 }),
        .DI(L_ACF_load_2_reg_1542[46:39]),
        .O(add_ln117_fu_1035_p2[47:40]),
        .S({\add_ln117_reg_1719[47]_i_2_n_12 ,\add_ln117_reg_1719[47]_i_3_n_12 ,\add_ln117_reg_1719[47]_i_4_n_12 ,\add_ln117_reg_1719[47]_i_5_n_12 ,\add_ln117_reg_1719[47]_i_6_n_12 ,\add_ln117_reg_1719[47]_i_7_n_12 ,\add_ln117_reg_1719[47]_i_8_n_12 ,\add_ln117_reg_1719[47]_i_9_n_12 }));
  FDRE \add_ln117_reg_1719_reg[48] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[48]),
        .Q(add_ln117_reg_1719[48]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[49] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[49]),
        .Q(add_ln117_reg_1719[49]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[4]),
        .Q(add_ln117_reg_1719[4]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[50] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[50]),
        .Q(add_ln117_reg_1719[50]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[51] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[51]),
        .Q(add_ln117_reg_1719[51]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[52] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[52]),
        .Q(add_ln117_reg_1719[52]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[53] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[53]),
        .Q(add_ln117_reg_1719[53]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[54] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[54]),
        .Q(add_ln117_reg_1719[54]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[55] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[55]),
        .Q(add_ln117_reg_1719[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln117_reg_1719_reg[55]_i_1 
       (.CI(\add_ln117_reg_1719_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln117_reg_1719_reg[55]_i_1_n_12 ,\add_ln117_reg_1719_reg[55]_i_1_n_13 ,\add_ln117_reg_1719_reg[55]_i_1_n_14 ,\add_ln117_reg_1719_reg[55]_i_1_n_15 ,\add_ln117_reg_1719_reg[55]_i_1_n_16 ,\add_ln117_reg_1719_reg[55]_i_1_n_17 ,\add_ln117_reg_1719_reg[55]_i_1_n_18 ,\add_ln117_reg_1719_reg[55]_i_1_n_19 }),
        .DI(L_ACF_load_2_reg_1542[54:47]),
        .O(add_ln117_fu_1035_p2[55:48]),
        .S({\add_ln117_reg_1719[55]_i_2_n_12 ,\add_ln117_reg_1719[55]_i_3_n_12 ,\add_ln117_reg_1719[55]_i_4_n_12 ,\add_ln117_reg_1719[55]_i_5_n_12 ,\add_ln117_reg_1719[55]_i_6_n_12 ,\add_ln117_reg_1719[55]_i_7_n_12 ,\add_ln117_reg_1719[55]_i_8_n_12 ,\add_ln117_reg_1719[55]_i_9_n_12 }));
  FDRE \add_ln117_reg_1719_reg[56] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[56]),
        .Q(add_ln117_reg_1719[56]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[57] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[57]),
        .Q(add_ln117_reg_1719[57]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[58] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[58]),
        .Q(add_ln117_reg_1719[58]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[59] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[59]),
        .Q(add_ln117_reg_1719[59]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[5]),
        .Q(add_ln117_reg_1719[5]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[60] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[60]),
        .Q(add_ln117_reg_1719[60]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[61] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[61]),
        .Q(add_ln117_reg_1719[61]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[62] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[62]),
        .Q(add_ln117_reg_1719[62]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[63] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[63]),
        .Q(add_ln117_reg_1719[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln117_reg_1719_reg[63]_i_1 
       (.CI(\add_ln117_reg_1719_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln117_reg_1719_reg[63]_i_1_CO_UNCONNECTED [7],\add_ln117_reg_1719_reg[63]_i_1_n_13 ,\add_ln117_reg_1719_reg[63]_i_1_n_14 ,\add_ln117_reg_1719_reg[63]_i_1_n_15 ,\add_ln117_reg_1719_reg[63]_i_1_n_16 ,\add_ln117_reg_1719_reg[63]_i_1_n_17 ,\add_ln117_reg_1719_reg[63]_i_1_n_18 ,\add_ln117_reg_1719_reg[63]_i_1_n_19 }),
        .DI({1'b0,L_ACF_load_2_reg_1542[61:55]}),
        .O(add_ln117_fu_1035_p2[63:56]),
        .S({\add_ln117_reg_1719[63]_i_2_n_12 ,\add_ln117_reg_1719[63]_i_3_n_12 ,\add_ln117_reg_1719[63]_i_4_n_12 ,\add_ln117_reg_1719[63]_i_5_n_12 ,\add_ln117_reg_1719[63]_i_6_n_12 ,\add_ln117_reg_1719[63]_i_7_n_12 ,\add_ln117_reg_1719[63]_i_8_n_12 ,\add_ln117_reg_1719[63]_i_9_n_12 }));
  FDRE \add_ln117_reg_1719_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[6]),
        .Q(add_ln117_reg_1719[6]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[7]),
        .Q(add_ln117_reg_1719[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln117_reg_1719_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln117_reg_1719_reg[7]_i_1_n_12 ,\add_ln117_reg_1719_reg[7]_i_1_n_13 ,\add_ln117_reg_1719_reg[7]_i_1_n_14 ,\add_ln117_reg_1719_reg[7]_i_1_n_15 ,\add_ln117_reg_1719_reg[7]_i_1_n_16 ,\add_ln117_reg_1719_reg[7]_i_1_n_17 ,\add_ln117_reg_1719_reg[7]_i_1_n_18 ,\add_ln117_reg_1719_reg[7]_i_1_n_19 }),
        .DI({\add_ln117_reg_1719[7]_i_2_n_12 ,\add_ln117_reg_1719[7]_i_3_n_12 ,\add_ln117_reg_1719[7]_i_4_n_12 ,\add_ln117_reg_1719[7]_i_5_n_12 ,\add_ln117_reg_1719[7]_i_6_n_12 ,\add_ln117_reg_1719[7]_i_7_n_12 ,\add_ln117_reg_1719[7]_i_8_n_12 ,1'b0}),
        .O(add_ln117_fu_1035_p2[7:0]),
        .S({\add_ln117_reg_1719[7]_i_9_n_12 ,\add_ln117_reg_1719[7]_i_10_n_12 ,\add_ln117_reg_1719[7]_i_11_n_12 ,\add_ln117_reg_1719[7]_i_12_n_12 ,\add_ln117_reg_1719[7]_i_13_n_12 ,\add_ln117_reg_1719[7]_i_14_n_12 ,\add_ln117_reg_1719[7]_i_15_n_12 ,\add_ln117_reg_1719[7]_i_16_n_12 }));
  FDRE \add_ln117_reg_1719_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[8]),
        .Q(add_ln117_reg_1719[8]),
        .R(1'b0));
  FDRE \add_ln117_reg_1719_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln117_fu_1035_p2[9]),
        .Q(add_ln117_reg_1719[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[15]_i_10 
       (.I0(mul_ln103_reg_1648_reg_n_102),
        .I1(L_ACF_load_3_reg_1576[15]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_30),
        .I3(\add_ln118_reg_1724[15]_i_2_n_12 ),
        .O(\add_ln118_reg_1724[15]_i_10_n_12 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[15]_i_11 
       (.I0(mul_ln103_reg_1648_reg_n_103),
        .I1(L_ACF_load_3_reg_1576[14]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_31),
        .I3(\add_ln118_reg_1724[15]_i_3_n_12 ),
        .O(\add_ln118_reg_1724[15]_i_11_n_12 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[15]_i_12 
       (.I0(mul_ln103_reg_1648_reg_n_104),
        .I1(L_ACF_load_3_reg_1576[13]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_32),
        .I3(\add_ln118_reg_1724[15]_i_4_n_12 ),
        .O(\add_ln118_reg_1724[15]_i_12_n_12 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[15]_i_13 
       (.I0(mul_ln103_reg_1648_reg_n_105),
        .I1(L_ACF_load_3_reg_1576[12]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_33),
        .I3(\add_ln118_reg_1724[15]_i_5_n_12 ),
        .O(\add_ln118_reg_1724[15]_i_13_n_12 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[15]_i_14 
       (.I0(mul_ln103_reg_1648_reg_n_106),
        .I1(L_ACF_load_3_reg_1576[11]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_34),
        .I3(\add_ln118_reg_1724[15]_i_6_n_12 ),
        .O(\add_ln118_reg_1724[15]_i_14_n_12 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[15]_i_15 
       (.I0(mul_ln103_reg_1648_reg_n_107),
        .I1(L_ACF_load_3_reg_1576[10]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_35),
        .I3(\add_ln118_reg_1724[15]_i_7_n_12 ),
        .O(\add_ln118_reg_1724[15]_i_15_n_12 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[15]_i_16 
       (.I0(mul_ln103_reg_1648_reg_n_108),
        .I1(L_ACF_load_3_reg_1576[9]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_36),
        .I3(\add_ln118_reg_1724[15]_i_8_n_12 ),
        .O(\add_ln118_reg_1724[15]_i_16_n_12 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[15]_i_17 
       (.I0(mul_ln103_reg_1648_reg_n_109),
        .I1(L_ACF_load_3_reg_1576[8]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_37),
        .I3(\add_ln118_reg_1724[15]_i_9_n_12 ),
        .O(\add_ln118_reg_1724[15]_i_17_n_12 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[15]_i_2 
       (.I0(mul_ln103_reg_1648_reg_n_103),
        .I1(L_ACF_load_3_reg_1576[14]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_31),
        .O(\add_ln118_reg_1724[15]_i_2_n_12 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[15]_i_3 
       (.I0(mul_ln103_reg_1648_reg_n_104),
        .I1(L_ACF_load_3_reg_1576[13]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_32),
        .O(\add_ln118_reg_1724[15]_i_3_n_12 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[15]_i_4 
       (.I0(mul_ln103_reg_1648_reg_n_105),
        .I1(L_ACF_load_3_reg_1576[12]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_33),
        .O(\add_ln118_reg_1724[15]_i_4_n_12 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[15]_i_5 
       (.I0(mul_ln103_reg_1648_reg_n_106),
        .I1(L_ACF_load_3_reg_1576[11]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_34),
        .O(\add_ln118_reg_1724[15]_i_5_n_12 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[15]_i_6 
       (.I0(mul_ln103_reg_1648_reg_n_107),
        .I1(L_ACF_load_3_reg_1576[10]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_35),
        .O(\add_ln118_reg_1724[15]_i_6_n_12 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[15]_i_7 
       (.I0(mul_ln103_reg_1648_reg_n_108),
        .I1(L_ACF_load_3_reg_1576[9]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_36),
        .O(\add_ln118_reg_1724[15]_i_7_n_12 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[15]_i_8 
       (.I0(mul_ln103_reg_1648_reg_n_109),
        .I1(L_ACF_load_3_reg_1576[8]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_37),
        .O(\add_ln118_reg_1724[15]_i_8_n_12 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[15]_i_9 
       (.I0(mul_ln103_reg_1648_reg_n_110),
        .I1(L_ACF_load_3_reg_1576[7]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_38),
        .O(\add_ln118_reg_1724[15]_i_9_n_12 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[23]_i_10 
       (.I0(mul_ln103_reg_1648_reg_n_94),
        .I1(L_ACF_load_3_reg_1576[23]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_22),
        .I3(\add_ln118_reg_1724[23]_i_2_n_12 ),
        .O(\add_ln118_reg_1724[23]_i_10_n_12 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[23]_i_11 
       (.I0(mul_ln103_reg_1648_reg_n_95),
        .I1(L_ACF_load_3_reg_1576[22]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_23),
        .I3(\add_ln118_reg_1724[23]_i_3_n_12 ),
        .O(\add_ln118_reg_1724[23]_i_11_n_12 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[23]_i_12 
       (.I0(mul_ln103_reg_1648_reg_n_96),
        .I1(L_ACF_load_3_reg_1576[21]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_24),
        .I3(\add_ln118_reg_1724[23]_i_4_n_12 ),
        .O(\add_ln118_reg_1724[23]_i_12_n_12 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[23]_i_13 
       (.I0(mul_ln103_reg_1648_reg_n_97),
        .I1(L_ACF_load_3_reg_1576[20]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_25),
        .I3(\add_ln118_reg_1724[23]_i_5_n_12 ),
        .O(\add_ln118_reg_1724[23]_i_13_n_12 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[23]_i_14 
       (.I0(mul_ln103_reg_1648_reg_n_98),
        .I1(L_ACF_load_3_reg_1576[19]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_26),
        .I3(\add_ln118_reg_1724[23]_i_6_n_12 ),
        .O(\add_ln118_reg_1724[23]_i_14_n_12 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[23]_i_15 
       (.I0(mul_ln103_reg_1648_reg_n_99),
        .I1(L_ACF_load_3_reg_1576[18]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_27),
        .I3(\add_ln118_reg_1724[23]_i_7_n_12 ),
        .O(\add_ln118_reg_1724[23]_i_15_n_12 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[23]_i_16 
       (.I0(mul_ln103_reg_1648_reg_n_100),
        .I1(L_ACF_load_3_reg_1576[17]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_28),
        .I3(\add_ln118_reg_1724[23]_i_8_n_12 ),
        .O(\add_ln118_reg_1724[23]_i_16_n_12 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[23]_i_17 
       (.I0(mul_ln103_reg_1648_reg_n_101),
        .I1(L_ACF_load_3_reg_1576[16]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_29),
        .I3(\add_ln118_reg_1724[23]_i_9_n_12 ),
        .O(\add_ln118_reg_1724[23]_i_17_n_12 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[23]_i_2 
       (.I0(mul_ln103_reg_1648_reg_n_95),
        .I1(L_ACF_load_3_reg_1576[22]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_23),
        .O(\add_ln118_reg_1724[23]_i_2_n_12 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[23]_i_3 
       (.I0(mul_ln103_reg_1648_reg_n_96),
        .I1(L_ACF_load_3_reg_1576[21]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_24),
        .O(\add_ln118_reg_1724[23]_i_3_n_12 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[23]_i_4 
       (.I0(mul_ln103_reg_1648_reg_n_97),
        .I1(L_ACF_load_3_reg_1576[20]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_25),
        .O(\add_ln118_reg_1724[23]_i_4_n_12 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[23]_i_5 
       (.I0(mul_ln103_reg_1648_reg_n_98),
        .I1(L_ACF_load_3_reg_1576[19]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_26),
        .O(\add_ln118_reg_1724[23]_i_5_n_12 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[23]_i_6 
       (.I0(mul_ln103_reg_1648_reg_n_99),
        .I1(L_ACF_load_3_reg_1576[18]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_27),
        .O(\add_ln118_reg_1724[23]_i_6_n_12 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[23]_i_7 
       (.I0(mul_ln103_reg_1648_reg_n_100),
        .I1(L_ACF_load_3_reg_1576[17]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_28),
        .O(\add_ln118_reg_1724[23]_i_7_n_12 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[23]_i_8 
       (.I0(mul_ln103_reg_1648_reg_n_101),
        .I1(L_ACF_load_3_reg_1576[16]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_29),
        .O(\add_ln118_reg_1724[23]_i_8_n_12 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[23]_i_9 
       (.I0(mul_ln103_reg_1648_reg_n_102),
        .I1(L_ACF_load_3_reg_1576[15]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_30),
        .O(\add_ln118_reg_1724[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln118_reg_1724[31]_i_10 
       (.I0(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_14),
        .I1(L_ACF_load_3_reg_1576[31]),
        .I2(mul_ln103_reg_1648_reg_n_86),
        .I3(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_15),
        .I4(L_ACF_load_3_reg_1576[30]),
        .I5(mul_ln103_reg_1648_reg_n_87),
        .O(\add_ln118_reg_1724[31]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[31]_i_11 
       (.I0(\add_ln118_reg_1724[31]_i_3_n_12 ),
        .I1(L_ACF_load_3_reg_1576[30]),
        .I2(mul_ln103_reg_1648_reg_n_87),
        .I3(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_15),
        .O(\add_ln118_reg_1724[31]_i_11_n_12 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[31]_i_12 
       (.I0(mul_ln103_reg_1648_reg_n_88),
        .I1(L_ACF_load_3_reg_1576[29]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_16),
        .I3(\add_ln118_reg_1724[31]_i_4_n_12 ),
        .O(\add_ln118_reg_1724[31]_i_12_n_12 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[31]_i_13 
       (.I0(mul_ln103_reg_1648_reg_n_89),
        .I1(L_ACF_load_3_reg_1576[28]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_17),
        .I3(\add_ln118_reg_1724[31]_i_5_n_12 ),
        .O(\add_ln118_reg_1724[31]_i_13_n_12 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[31]_i_14 
       (.I0(mul_ln103_reg_1648_reg_n_90),
        .I1(L_ACF_load_3_reg_1576[27]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_18),
        .I3(\add_ln118_reg_1724[31]_i_6_n_12 ),
        .O(\add_ln118_reg_1724[31]_i_14_n_12 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[31]_i_15 
       (.I0(mul_ln103_reg_1648_reg_n_91),
        .I1(L_ACF_load_3_reg_1576[26]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_19),
        .I3(\add_ln118_reg_1724[31]_i_7_n_12 ),
        .O(\add_ln118_reg_1724[31]_i_15_n_12 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[31]_i_16 
       (.I0(mul_ln103_reg_1648_reg_n_92),
        .I1(L_ACF_load_3_reg_1576[25]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_20),
        .I3(\add_ln118_reg_1724[31]_i_8_n_12 ),
        .O(\add_ln118_reg_1724[31]_i_16_n_12 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[31]_i_17 
       (.I0(mul_ln103_reg_1648_reg_n_93),
        .I1(L_ACF_load_3_reg_1576[24]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_21),
        .I3(\add_ln118_reg_1724[31]_i_9_n_12 ),
        .O(\add_ln118_reg_1724[31]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln118_reg_1724[31]_i_2 
       (.I0(mul_ln103_reg_1648_reg_n_86),
        .I1(L_ACF_load_3_reg_1576[31]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_14),
        .O(\add_ln118_reg_1724[31]_i_2_n_12 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[31]_i_3 
       (.I0(mul_ln103_reg_1648_reg_n_88),
        .I1(L_ACF_load_3_reg_1576[29]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_16),
        .O(\add_ln118_reg_1724[31]_i_3_n_12 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[31]_i_4 
       (.I0(mul_ln103_reg_1648_reg_n_89),
        .I1(L_ACF_load_3_reg_1576[28]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_17),
        .O(\add_ln118_reg_1724[31]_i_4_n_12 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[31]_i_5 
       (.I0(mul_ln103_reg_1648_reg_n_90),
        .I1(L_ACF_load_3_reg_1576[27]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_18),
        .O(\add_ln118_reg_1724[31]_i_5_n_12 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[31]_i_6 
       (.I0(mul_ln103_reg_1648_reg_n_91),
        .I1(L_ACF_load_3_reg_1576[26]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_19),
        .O(\add_ln118_reg_1724[31]_i_6_n_12 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[31]_i_7 
       (.I0(mul_ln103_reg_1648_reg_n_92),
        .I1(L_ACF_load_3_reg_1576[25]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_20),
        .O(\add_ln118_reg_1724[31]_i_7_n_12 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[31]_i_8 
       (.I0(mul_ln103_reg_1648_reg_n_93),
        .I1(L_ACF_load_3_reg_1576[24]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_21),
        .O(\add_ln118_reg_1724[31]_i_8_n_12 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[31]_i_9 
       (.I0(mul_ln103_reg_1648_reg_n_94),
        .I1(L_ACF_load_3_reg_1576[23]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_22),
        .O(\add_ln118_reg_1724[31]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'h3C69963C)) 
    \add_ln118_reg_1724[39]_i_12 
       (.I0(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_14),
        .I1(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_13),
        .I2(L_ACF_load_3_reg_1576[32]),
        .I3(L_ACF_load_3_reg_1576[31]),
        .I4(mul_ln103_reg_1648_reg_n_86),
        .O(\add_ln118_reg_1724[39]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \add_ln118_reg_1724[39]_i_2 
       (.I0(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_12),
        .I1(L_ACF_load_3_reg_1576[33]),
        .I2(L_ACF_load_3_reg_1576[32]),
        .I3(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_13),
        .O(\add_ln118_reg_1724[39]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h28)) 
    \add_ln118_reg_1724[39]_i_4 
       (.I0(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_14),
        .I1(mul_ln103_reg_1648_reg_n_86),
        .I2(L_ACF_load_3_reg_1576[31]),
        .O(\add_ln118_reg_1724[39]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[39]_i_5 
       (.I0(L_ACF_load_3_reg_1576[38]),
        .I1(L_ACF_load_3_reg_1576[39]),
        .O(\add_ln118_reg_1724[39]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[39]_i_6 
       (.I0(L_ACF_load_3_reg_1576[37]),
        .I1(L_ACF_load_3_reg_1576[38]),
        .O(\add_ln118_reg_1724[39]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[39]_i_7 
       (.I0(L_ACF_load_3_reg_1576[36]),
        .I1(L_ACF_load_3_reg_1576[37]),
        .O(\add_ln118_reg_1724[39]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[39]_i_8 
       (.I0(L_ACF_load_3_reg_1576[35]),
        .I1(L_ACF_load_3_reg_1576[36]),
        .O(\add_ln118_reg_1724[39]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[39]_i_9 
       (.I0(L_ACF_load_3_reg_1576[34]),
        .I1(L_ACF_load_3_reg_1576[35]),
        .O(\add_ln118_reg_1724[39]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[47]_i_2 
       (.I0(L_ACF_load_3_reg_1576[46]),
        .I1(L_ACF_load_3_reg_1576[47]),
        .O(\add_ln118_reg_1724[47]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[47]_i_3 
       (.I0(L_ACF_load_3_reg_1576[45]),
        .I1(L_ACF_load_3_reg_1576[46]),
        .O(\add_ln118_reg_1724[47]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[47]_i_4 
       (.I0(L_ACF_load_3_reg_1576[44]),
        .I1(L_ACF_load_3_reg_1576[45]),
        .O(\add_ln118_reg_1724[47]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[47]_i_5 
       (.I0(L_ACF_load_3_reg_1576[43]),
        .I1(L_ACF_load_3_reg_1576[44]),
        .O(\add_ln118_reg_1724[47]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[47]_i_6 
       (.I0(L_ACF_load_3_reg_1576[42]),
        .I1(L_ACF_load_3_reg_1576[43]),
        .O(\add_ln118_reg_1724[47]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[47]_i_7 
       (.I0(L_ACF_load_3_reg_1576[41]),
        .I1(L_ACF_load_3_reg_1576[42]),
        .O(\add_ln118_reg_1724[47]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[47]_i_8 
       (.I0(L_ACF_load_3_reg_1576[40]),
        .I1(L_ACF_load_3_reg_1576[41]),
        .O(\add_ln118_reg_1724[47]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[47]_i_9 
       (.I0(L_ACF_load_3_reg_1576[39]),
        .I1(L_ACF_load_3_reg_1576[40]),
        .O(\add_ln118_reg_1724[47]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[55]_i_2 
       (.I0(L_ACF_load_3_reg_1576[54]),
        .I1(L_ACF_load_3_reg_1576[55]),
        .O(\add_ln118_reg_1724[55]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[55]_i_3 
       (.I0(L_ACF_load_3_reg_1576[53]),
        .I1(L_ACF_load_3_reg_1576[54]),
        .O(\add_ln118_reg_1724[55]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[55]_i_4 
       (.I0(L_ACF_load_3_reg_1576[52]),
        .I1(L_ACF_load_3_reg_1576[53]),
        .O(\add_ln118_reg_1724[55]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[55]_i_5 
       (.I0(L_ACF_load_3_reg_1576[51]),
        .I1(L_ACF_load_3_reg_1576[52]),
        .O(\add_ln118_reg_1724[55]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[55]_i_6 
       (.I0(L_ACF_load_3_reg_1576[50]),
        .I1(L_ACF_load_3_reg_1576[51]),
        .O(\add_ln118_reg_1724[55]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[55]_i_7 
       (.I0(L_ACF_load_3_reg_1576[49]),
        .I1(L_ACF_load_3_reg_1576[50]),
        .O(\add_ln118_reg_1724[55]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[55]_i_8 
       (.I0(L_ACF_load_3_reg_1576[48]),
        .I1(L_ACF_load_3_reg_1576[49]),
        .O(\add_ln118_reg_1724[55]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[55]_i_9 
       (.I0(L_ACF_load_3_reg_1576[47]),
        .I1(L_ACF_load_3_reg_1576[48]),
        .O(\add_ln118_reg_1724[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[63]_i_2 
       (.I0(L_ACF_load_3_reg_1576[62]),
        .I1(L_ACF_load_3_reg_1576[63]),
        .O(\add_ln118_reg_1724[63]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[63]_i_3 
       (.I0(L_ACF_load_3_reg_1576[61]),
        .I1(L_ACF_load_3_reg_1576[62]),
        .O(\add_ln118_reg_1724[63]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[63]_i_4 
       (.I0(L_ACF_load_3_reg_1576[60]),
        .I1(L_ACF_load_3_reg_1576[61]),
        .O(\add_ln118_reg_1724[63]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[63]_i_5 
       (.I0(L_ACF_load_3_reg_1576[59]),
        .I1(L_ACF_load_3_reg_1576[60]),
        .O(\add_ln118_reg_1724[63]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[63]_i_6 
       (.I0(L_ACF_load_3_reg_1576[58]),
        .I1(L_ACF_load_3_reg_1576[59]),
        .O(\add_ln118_reg_1724[63]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[63]_i_7 
       (.I0(L_ACF_load_3_reg_1576[57]),
        .I1(L_ACF_load_3_reg_1576[58]),
        .O(\add_ln118_reg_1724[63]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[63]_i_8 
       (.I0(L_ACF_load_3_reg_1576[56]),
        .I1(L_ACF_load_3_reg_1576[57]),
        .O(\add_ln118_reg_1724[63]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln118_reg_1724[63]_i_9 
       (.I0(L_ACF_load_3_reg_1576[55]),
        .I1(L_ACF_load_3_reg_1576[56]),
        .O(\add_ln118_reg_1724[63]_i_9_n_12 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[7]_i_10 
       (.I0(mul_ln103_reg_1648_reg_n_111),
        .I1(L_ACF_load_3_reg_1576[6]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_39),
        .I3(\add_ln118_reg_1724[7]_i_3_n_12 ),
        .O(\add_ln118_reg_1724[7]_i_10_n_12 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[7]_i_11 
       (.I0(mul_ln103_reg_1648_reg_n_112),
        .I1(L_ACF_load_3_reg_1576[5]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_40),
        .I3(\add_ln118_reg_1724[7]_i_4_n_12 ),
        .O(\add_ln118_reg_1724[7]_i_11_n_12 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[7]_i_12 
       (.I0(mul_ln103_reg_1648_reg_n_113),
        .I1(L_ACF_load_3_reg_1576[4]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_41),
        .I3(\add_ln118_reg_1724[7]_i_5_n_12 ),
        .O(\add_ln118_reg_1724[7]_i_12_n_12 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[7]_i_13 
       (.I0(mul_ln103_reg_1648_reg_n_114),
        .I1(L_ACF_load_3_reg_1576[3]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_42),
        .I3(\add_ln118_reg_1724[7]_i_6_n_12 ),
        .O(\add_ln118_reg_1724[7]_i_13_n_12 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[7]_i_14 
       (.I0(mul_ln103_reg_1648_reg_n_115),
        .I1(L_ACF_load_3_reg_1576[2]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_43),
        .I3(\add_ln118_reg_1724[7]_i_7_n_12 ),
        .O(\add_ln118_reg_1724[7]_i_14_n_12 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[7]_i_15 
       (.I0(mul_ln103_reg_1648_reg_n_116),
        .I1(L_ACF_load_3_reg_1576[1]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_44),
        .I3(\add_ln118_reg_1724[7]_i_8_n_12 ),
        .O(\add_ln118_reg_1724[7]_i_15_n_12 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln118_reg_1724[7]_i_16 
       (.I0(mul_ln103_reg_1648_reg_n_117),
        .I1(L_ACF_load_3_reg_1576[0]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_45),
        .O(\add_ln118_reg_1724[7]_i_16_n_12 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[7]_i_2 
       (.I0(mul_ln103_reg_1648_reg_n_111),
        .I1(L_ACF_load_3_reg_1576[6]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_39),
        .O(\add_ln118_reg_1724[7]_i_2_n_12 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[7]_i_3 
       (.I0(mul_ln103_reg_1648_reg_n_112),
        .I1(L_ACF_load_3_reg_1576[5]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_40),
        .O(\add_ln118_reg_1724[7]_i_3_n_12 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[7]_i_4 
       (.I0(mul_ln103_reg_1648_reg_n_113),
        .I1(L_ACF_load_3_reg_1576[4]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_41),
        .O(\add_ln118_reg_1724[7]_i_4_n_12 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[7]_i_5 
       (.I0(mul_ln103_reg_1648_reg_n_114),
        .I1(L_ACF_load_3_reg_1576[3]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_42),
        .O(\add_ln118_reg_1724[7]_i_5_n_12 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[7]_i_6 
       (.I0(mul_ln103_reg_1648_reg_n_115),
        .I1(L_ACF_load_3_reg_1576[2]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_43),
        .O(\add_ln118_reg_1724[7]_i_6_n_12 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[7]_i_7 
       (.I0(mul_ln103_reg_1648_reg_n_116),
        .I1(L_ACF_load_3_reg_1576[1]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_44),
        .O(\add_ln118_reg_1724[7]_i_7_n_12 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln118_reg_1724[7]_i_8 
       (.I0(mul_ln103_reg_1648_reg_n_117),
        .I1(L_ACF_load_3_reg_1576[0]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_45),
        .O(\add_ln118_reg_1724[7]_i_8_n_12 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln118_reg_1724[7]_i_9 
       (.I0(mul_ln103_reg_1648_reg_n_110),
        .I1(L_ACF_load_3_reg_1576[7]),
        .I2(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_38),
        .I3(\add_ln118_reg_1724[7]_i_2_n_12 ),
        .O(\add_ln118_reg_1724[7]_i_9_n_12 ));
  FDRE \add_ln118_reg_1724_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[0]),
        .Q(add_ln118_reg_1724[0]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[10]),
        .Q(add_ln118_reg_1724[10]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[11]),
        .Q(add_ln118_reg_1724[11]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[12]),
        .Q(add_ln118_reg_1724[12]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[13]),
        .Q(add_ln118_reg_1724[13]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[14]),
        .Q(add_ln118_reg_1724[14]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[15]),
        .Q(add_ln118_reg_1724[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln118_reg_1724_reg[15]_i_1 
       (.CI(\add_ln118_reg_1724_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln118_reg_1724_reg[15]_i_1_n_12 ,\add_ln118_reg_1724_reg[15]_i_1_n_13 ,\add_ln118_reg_1724_reg[15]_i_1_n_14 ,\add_ln118_reg_1724_reg[15]_i_1_n_15 ,\add_ln118_reg_1724_reg[15]_i_1_n_16 ,\add_ln118_reg_1724_reg[15]_i_1_n_17 ,\add_ln118_reg_1724_reg[15]_i_1_n_18 ,\add_ln118_reg_1724_reg[15]_i_1_n_19 }),
        .DI({\add_ln118_reg_1724[15]_i_2_n_12 ,\add_ln118_reg_1724[15]_i_3_n_12 ,\add_ln118_reg_1724[15]_i_4_n_12 ,\add_ln118_reg_1724[15]_i_5_n_12 ,\add_ln118_reg_1724[15]_i_6_n_12 ,\add_ln118_reg_1724[15]_i_7_n_12 ,\add_ln118_reg_1724[15]_i_8_n_12 ,\add_ln118_reg_1724[15]_i_9_n_12 }),
        .O(add_ln118_fu_1050_p2[15:8]),
        .S({\add_ln118_reg_1724[15]_i_10_n_12 ,\add_ln118_reg_1724[15]_i_11_n_12 ,\add_ln118_reg_1724[15]_i_12_n_12 ,\add_ln118_reg_1724[15]_i_13_n_12 ,\add_ln118_reg_1724[15]_i_14_n_12 ,\add_ln118_reg_1724[15]_i_15_n_12 ,\add_ln118_reg_1724[15]_i_16_n_12 ,\add_ln118_reg_1724[15]_i_17_n_12 }));
  FDRE \add_ln118_reg_1724_reg[16] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[16]),
        .Q(add_ln118_reg_1724[16]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[17] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[17]),
        .Q(add_ln118_reg_1724[17]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[18] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[18]),
        .Q(add_ln118_reg_1724[18]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[19] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[19]),
        .Q(add_ln118_reg_1724[19]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[1]),
        .Q(add_ln118_reg_1724[1]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[20] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[20]),
        .Q(add_ln118_reg_1724[20]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[21] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[21]),
        .Q(add_ln118_reg_1724[21]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[22] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[22]),
        .Q(add_ln118_reg_1724[22]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[23] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[23]),
        .Q(add_ln118_reg_1724[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln118_reg_1724_reg[23]_i_1 
       (.CI(\add_ln118_reg_1724_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln118_reg_1724_reg[23]_i_1_n_12 ,\add_ln118_reg_1724_reg[23]_i_1_n_13 ,\add_ln118_reg_1724_reg[23]_i_1_n_14 ,\add_ln118_reg_1724_reg[23]_i_1_n_15 ,\add_ln118_reg_1724_reg[23]_i_1_n_16 ,\add_ln118_reg_1724_reg[23]_i_1_n_17 ,\add_ln118_reg_1724_reg[23]_i_1_n_18 ,\add_ln118_reg_1724_reg[23]_i_1_n_19 }),
        .DI({\add_ln118_reg_1724[23]_i_2_n_12 ,\add_ln118_reg_1724[23]_i_3_n_12 ,\add_ln118_reg_1724[23]_i_4_n_12 ,\add_ln118_reg_1724[23]_i_5_n_12 ,\add_ln118_reg_1724[23]_i_6_n_12 ,\add_ln118_reg_1724[23]_i_7_n_12 ,\add_ln118_reg_1724[23]_i_8_n_12 ,\add_ln118_reg_1724[23]_i_9_n_12 }),
        .O(add_ln118_fu_1050_p2[23:16]),
        .S({\add_ln118_reg_1724[23]_i_10_n_12 ,\add_ln118_reg_1724[23]_i_11_n_12 ,\add_ln118_reg_1724[23]_i_12_n_12 ,\add_ln118_reg_1724[23]_i_13_n_12 ,\add_ln118_reg_1724[23]_i_14_n_12 ,\add_ln118_reg_1724[23]_i_15_n_12 ,\add_ln118_reg_1724[23]_i_16_n_12 ,\add_ln118_reg_1724[23]_i_17_n_12 }));
  FDRE \add_ln118_reg_1724_reg[24] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[24]),
        .Q(add_ln118_reg_1724[24]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[25] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[25]),
        .Q(add_ln118_reg_1724[25]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[26] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[26]),
        .Q(add_ln118_reg_1724[26]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[27] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[27]),
        .Q(add_ln118_reg_1724[27]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[28] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[28]),
        .Q(add_ln118_reg_1724[28]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[29] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[29]),
        .Q(add_ln118_reg_1724[29]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[2]),
        .Q(add_ln118_reg_1724[2]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[30] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[30]),
        .Q(add_ln118_reg_1724[30]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[31] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[31]),
        .Q(add_ln118_reg_1724[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln118_reg_1724_reg[31]_i_1 
       (.CI(\add_ln118_reg_1724_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln118_reg_1724_reg[31]_i_1_n_12 ,\add_ln118_reg_1724_reg[31]_i_1_n_13 ,\add_ln118_reg_1724_reg[31]_i_1_n_14 ,\add_ln118_reg_1724_reg[31]_i_1_n_15 ,\add_ln118_reg_1724_reg[31]_i_1_n_16 ,\add_ln118_reg_1724_reg[31]_i_1_n_17 ,\add_ln118_reg_1724_reg[31]_i_1_n_18 ,\add_ln118_reg_1724_reg[31]_i_1_n_19 }),
        .DI({\add_ln118_reg_1724[31]_i_2_n_12 ,\add_ln118_reg_1724[31]_i_3_n_12 ,\add_ln118_reg_1724[31]_i_4_n_12 ,\add_ln118_reg_1724[31]_i_5_n_12 ,\add_ln118_reg_1724[31]_i_6_n_12 ,\add_ln118_reg_1724[31]_i_7_n_12 ,\add_ln118_reg_1724[31]_i_8_n_12 ,\add_ln118_reg_1724[31]_i_9_n_12 }),
        .O(add_ln118_fu_1050_p2[31:24]),
        .S({\add_ln118_reg_1724[31]_i_10_n_12 ,\add_ln118_reg_1724[31]_i_11_n_12 ,\add_ln118_reg_1724[31]_i_12_n_12 ,\add_ln118_reg_1724[31]_i_13_n_12 ,\add_ln118_reg_1724[31]_i_14_n_12 ,\add_ln118_reg_1724[31]_i_15_n_12 ,\add_ln118_reg_1724[31]_i_16_n_12 ,\add_ln118_reg_1724[31]_i_17_n_12 }));
  FDRE \add_ln118_reg_1724_reg[32] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[32]),
        .Q(add_ln118_reg_1724[32]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[33] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[33]),
        .Q(add_ln118_reg_1724[33]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[34] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[34]),
        .Q(add_ln118_reg_1724[34]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[35] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[35]),
        .Q(add_ln118_reg_1724[35]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[36] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[36]),
        .Q(add_ln118_reg_1724[36]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[37] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[37]),
        .Q(add_ln118_reg_1724[37]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[38] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[38]),
        .Q(add_ln118_reg_1724[38]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[39] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[39]),
        .Q(add_ln118_reg_1724[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln118_reg_1724_reg[39]_i_1 
       (.CI(\add_ln118_reg_1724_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln118_reg_1724_reg[39]_i_1_n_12 ,\add_ln118_reg_1724_reg[39]_i_1_n_13 ,\add_ln118_reg_1724_reg[39]_i_1_n_14 ,\add_ln118_reg_1724_reg[39]_i_1_n_15 ,\add_ln118_reg_1724_reg[39]_i_1_n_16 ,\add_ln118_reg_1724_reg[39]_i_1_n_17 ,\add_ln118_reg_1724_reg[39]_i_1_n_18 ,\add_ln118_reg_1724_reg[39]_i_1_n_19 }),
        .DI({L_ACF_load_3_reg_1576[38:34],\add_ln118_reg_1724[39]_i_2_n_12 ,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_48,\add_ln118_reg_1724[39]_i_4_n_12 }),
        .O(add_ln118_fu_1050_p2[39:32]),
        .S({\add_ln118_reg_1724[39]_i_5_n_12 ,\add_ln118_reg_1724[39]_i_6_n_12 ,\add_ln118_reg_1724[39]_i_7_n_12 ,\add_ln118_reg_1724[39]_i_8_n_12 ,\add_ln118_reg_1724[39]_i_9_n_12 ,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_46,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_47,\add_ln118_reg_1724[39]_i_12_n_12 }));
  FDRE \add_ln118_reg_1724_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[3]),
        .Q(add_ln118_reg_1724[3]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[40] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[40]),
        .Q(add_ln118_reg_1724[40]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[41] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[41]),
        .Q(add_ln118_reg_1724[41]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[42] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[42]),
        .Q(add_ln118_reg_1724[42]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[43] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[43]),
        .Q(add_ln118_reg_1724[43]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[44] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[44]),
        .Q(add_ln118_reg_1724[44]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[45] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[45]),
        .Q(add_ln118_reg_1724[45]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[46] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[46]),
        .Q(add_ln118_reg_1724[46]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[47] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[47]),
        .Q(add_ln118_reg_1724[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln118_reg_1724_reg[47]_i_1 
       (.CI(\add_ln118_reg_1724_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln118_reg_1724_reg[47]_i_1_n_12 ,\add_ln118_reg_1724_reg[47]_i_1_n_13 ,\add_ln118_reg_1724_reg[47]_i_1_n_14 ,\add_ln118_reg_1724_reg[47]_i_1_n_15 ,\add_ln118_reg_1724_reg[47]_i_1_n_16 ,\add_ln118_reg_1724_reg[47]_i_1_n_17 ,\add_ln118_reg_1724_reg[47]_i_1_n_18 ,\add_ln118_reg_1724_reg[47]_i_1_n_19 }),
        .DI(L_ACF_load_3_reg_1576[46:39]),
        .O(add_ln118_fu_1050_p2[47:40]),
        .S({\add_ln118_reg_1724[47]_i_2_n_12 ,\add_ln118_reg_1724[47]_i_3_n_12 ,\add_ln118_reg_1724[47]_i_4_n_12 ,\add_ln118_reg_1724[47]_i_5_n_12 ,\add_ln118_reg_1724[47]_i_6_n_12 ,\add_ln118_reg_1724[47]_i_7_n_12 ,\add_ln118_reg_1724[47]_i_8_n_12 ,\add_ln118_reg_1724[47]_i_9_n_12 }));
  FDRE \add_ln118_reg_1724_reg[48] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[48]),
        .Q(add_ln118_reg_1724[48]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[49] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[49]),
        .Q(add_ln118_reg_1724[49]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[4]),
        .Q(add_ln118_reg_1724[4]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[50] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[50]),
        .Q(add_ln118_reg_1724[50]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[51] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[51]),
        .Q(add_ln118_reg_1724[51]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[52] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[52]),
        .Q(add_ln118_reg_1724[52]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[53] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[53]),
        .Q(add_ln118_reg_1724[53]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[54] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[54]),
        .Q(add_ln118_reg_1724[54]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[55] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[55]),
        .Q(add_ln118_reg_1724[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln118_reg_1724_reg[55]_i_1 
       (.CI(\add_ln118_reg_1724_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln118_reg_1724_reg[55]_i_1_n_12 ,\add_ln118_reg_1724_reg[55]_i_1_n_13 ,\add_ln118_reg_1724_reg[55]_i_1_n_14 ,\add_ln118_reg_1724_reg[55]_i_1_n_15 ,\add_ln118_reg_1724_reg[55]_i_1_n_16 ,\add_ln118_reg_1724_reg[55]_i_1_n_17 ,\add_ln118_reg_1724_reg[55]_i_1_n_18 ,\add_ln118_reg_1724_reg[55]_i_1_n_19 }),
        .DI(L_ACF_load_3_reg_1576[54:47]),
        .O(add_ln118_fu_1050_p2[55:48]),
        .S({\add_ln118_reg_1724[55]_i_2_n_12 ,\add_ln118_reg_1724[55]_i_3_n_12 ,\add_ln118_reg_1724[55]_i_4_n_12 ,\add_ln118_reg_1724[55]_i_5_n_12 ,\add_ln118_reg_1724[55]_i_6_n_12 ,\add_ln118_reg_1724[55]_i_7_n_12 ,\add_ln118_reg_1724[55]_i_8_n_12 ,\add_ln118_reg_1724[55]_i_9_n_12 }));
  FDRE \add_ln118_reg_1724_reg[56] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[56]),
        .Q(add_ln118_reg_1724[56]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[57] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[57]),
        .Q(add_ln118_reg_1724[57]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[58] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[58]),
        .Q(add_ln118_reg_1724[58]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[59] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[59]),
        .Q(add_ln118_reg_1724[59]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[5]),
        .Q(add_ln118_reg_1724[5]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[60] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[60]),
        .Q(add_ln118_reg_1724[60]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[61] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[61]),
        .Q(add_ln118_reg_1724[61]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[62] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[62]),
        .Q(add_ln118_reg_1724[62]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[63] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[63]),
        .Q(add_ln118_reg_1724[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln118_reg_1724_reg[63]_i_1 
       (.CI(\add_ln118_reg_1724_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln118_reg_1724_reg[63]_i_1_CO_UNCONNECTED [7],\add_ln118_reg_1724_reg[63]_i_1_n_13 ,\add_ln118_reg_1724_reg[63]_i_1_n_14 ,\add_ln118_reg_1724_reg[63]_i_1_n_15 ,\add_ln118_reg_1724_reg[63]_i_1_n_16 ,\add_ln118_reg_1724_reg[63]_i_1_n_17 ,\add_ln118_reg_1724_reg[63]_i_1_n_18 ,\add_ln118_reg_1724_reg[63]_i_1_n_19 }),
        .DI({1'b0,L_ACF_load_3_reg_1576[61:55]}),
        .O(add_ln118_fu_1050_p2[63:56]),
        .S({\add_ln118_reg_1724[63]_i_2_n_12 ,\add_ln118_reg_1724[63]_i_3_n_12 ,\add_ln118_reg_1724[63]_i_4_n_12 ,\add_ln118_reg_1724[63]_i_5_n_12 ,\add_ln118_reg_1724[63]_i_6_n_12 ,\add_ln118_reg_1724[63]_i_7_n_12 ,\add_ln118_reg_1724[63]_i_8_n_12 ,\add_ln118_reg_1724[63]_i_9_n_12 }));
  FDRE \add_ln118_reg_1724_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[6]),
        .Q(add_ln118_reg_1724[6]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[7]),
        .Q(add_ln118_reg_1724[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln118_reg_1724_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln118_reg_1724_reg[7]_i_1_n_12 ,\add_ln118_reg_1724_reg[7]_i_1_n_13 ,\add_ln118_reg_1724_reg[7]_i_1_n_14 ,\add_ln118_reg_1724_reg[7]_i_1_n_15 ,\add_ln118_reg_1724_reg[7]_i_1_n_16 ,\add_ln118_reg_1724_reg[7]_i_1_n_17 ,\add_ln118_reg_1724_reg[7]_i_1_n_18 ,\add_ln118_reg_1724_reg[7]_i_1_n_19 }),
        .DI({\add_ln118_reg_1724[7]_i_2_n_12 ,\add_ln118_reg_1724[7]_i_3_n_12 ,\add_ln118_reg_1724[7]_i_4_n_12 ,\add_ln118_reg_1724[7]_i_5_n_12 ,\add_ln118_reg_1724[7]_i_6_n_12 ,\add_ln118_reg_1724[7]_i_7_n_12 ,\add_ln118_reg_1724[7]_i_8_n_12 ,1'b0}),
        .O(add_ln118_fu_1050_p2[7:0]),
        .S({\add_ln118_reg_1724[7]_i_9_n_12 ,\add_ln118_reg_1724[7]_i_10_n_12 ,\add_ln118_reg_1724[7]_i_11_n_12 ,\add_ln118_reg_1724[7]_i_12_n_12 ,\add_ln118_reg_1724[7]_i_13_n_12 ,\add_ln118_reg_1724[7]_i_14_n_12 ,\add_ln118_reg_1724[7]_i_15_n_12 ,\add_ln118_reg_1724[7]_i_16_n_12 }));
  FDRE \add_ln118_reg_1724_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[8]),
        .Q(add_ln118_reg_1724[8]),
        .R(1'b0));
  FDRE \add_ln118_reg_1724_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln118_fu_1050_p2[9]),
        .Q(add_ln118_reg_1724[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[15]_i_10 
       (.I0(mul_ln98_reg_1643_reg_n_102),
        .I1(L_ACF_load_4_reg_1581[15]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_29),
        .I3(\add_ln119_reg_1729[15]_i_2_n_12 ),
        .O(\add_ln119_reg_1729[15]_i_10_n_12 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[15]_i_11 
       (.I0(mul_ln98_reg_1643_reg_n_103),
        .I1(L_ACF_load_4_reg_1581[14]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_30),
        .I3(\add_ln119_reg_1729[15]_i_3_n_12 ),
        .O(\add_ln119_reg_1729[15]_i_11_n_12 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[15]_i_12 
       (.I0(mul_ln98_reg_1643_reg_n_104),
        .I1(L_ACF_load_4_reg_1581[13]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_31),
        .I3(\add_ln119_reg_1729[15]_i_4_n_12 ),
        .O(\add_ln119_reg_1729[15]_i_12_n_12 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[15]_i_13 
       (.I0(mul_ln98_reg_1643_reg_n_105),
        .I1(L_ACF_load_4_reg_1581[12]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_32),
        .I3(\add_ln119_reg_1729[15]_i_5_n_12 ),
        .O(\add_ln119_reg_1729[15]_i_13_n_12 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[15]_i_14 
       (.I0(mul_ln98_reg_1643_reg_n_106),
        .I1(L_ACF_load_4_reg_1581[11]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_33),
        .I3(\add_ln119_reg_1729[15]_i_6_n_12 ),
        .O(\add_ln119_reg_1729[15]_i_14_n_12 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[15]_i_15 
       (.I0(mul_ln98_reg_1643_reg_n_107),
        .I1(L_ACF_load_4_reg_1581[10]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_34),
        .I3(\add_ln119_reg_1729[15]_i_7_n_12 ),
        .O(\add_ln119_reg_1729[15]_i_15_n_12 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[15]_i_16 
       (.I0(mul_ln98_reg_1643_reg_n_108),
        .I1(L_ACF_load_4_reg_1581[9]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_35),
        .I3(\add_ln119_reg_1729[15]_i_8_n_12 ),
        .O(\add_ln119_reg_1729[15]_i_16_n_12 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[15]_i_17 
       (.I0(mul_ln98_reg_1643_reg_n_109),
        .I1(L_ACF_load_4_reg_1581[8]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_36),
        .I3(\add_ln119_reg_1729[15]_i_9_n_12 ),
        .O(\add_ln119_reg_1729[15]_i_17_n_12 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[15]_i_2 
       (.I0(mul_ln98_reg_1643_reg_n_103),
        .I1(L_ACF_load_4_reg_1581[14]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_30),
        .O(\add_ln119_reg_1729[15]_i_2_n_12 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[15]_i_3 
       (.I0(mul_ln98_reg_1643_reg_n_104),
        .I1(L_ACF_load_4_reg_1581[13]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_31),
        .O(\add_ln119_reg_1729[15]_i_3_n_12 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[15]_i_4 
       (.I0(mul_ln98_reg_1643_reg_n_105),
        .I1(L_ACF_load_4_reg_1581[12]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_32),
        .O(\add_ln119_reg_1729[15]_i_4_n_12 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[15]_i_5 
       (.I0(mul_ln98_reg_1643_reg_n_106),
        .I1(L_ACF_load_4_reg_1581[11]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_33),
        .O(\add_ln119_reg_1729[15]_i_5_n_12 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[15]_i_6 
       (.I0(mul_ln98_reg_1643_reg_n_107),
        .I1(L_ACF_load_4_reg_1581[10]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_34),
        .O(\add_ln119_reg_1729[15]_i_6_n_12 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[15]_i_7 
       (.I0(mul_ln98_reg_1643_reg_n_108),
        .I1(L_ACF_load_4_reg_1581[9]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_35),
        .O(\add_ln119_reg_1729[15]_i_7_n_12 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[15]_i_8 
       (.I0(mul_ln98_reg_1643_reg_n_109),
        .I1(L_ACF_load_4_reg_1581[8]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_36),
        .O(\add_ln119_reg_1729[15]_i_8_n_12 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[15]_i_9 
       (.I0(mul_ln98_reg_1643_reg_n_110),
        .I1(L_ACF_load_4_reg_1581[7]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_37),
        .O(\add_ln119_reg_1729[15]_i_9_n_12 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[23]_i_10 
       (.I0(mul_ln98_reg_1643_reg_n_94),
        .I1(L_ACF_load_4_reg_1581[23]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_21),
        .I3(\add_ln119_reg_1729[23]_i_2_n_12 ),
        .O(\add_ln119_reg_1729[23]_i_10_n_12 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[23]_i_11 
       (.I0(mul_ln98_reg_1643_reg_n_95),
        .I1(L_ACF_load_4_reg_1581[22]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_22),
        .I3(\add_ln119_reg_1729[23]_i_3_n_12 ),
        .O(\add_ln119_reg_1729[23]_i_11_n_12 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[23]_i_12 
       (.I0(mul_ln98_reg_1643_reg_n_96),
        .I1(L_ACF_load_4_reg_1581[21]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_23),
        .I3(\add_ln119_reg_1729[23]_i_4_n_12 ),
        .O(\add_ln119_reg_1729[23]_i_12_n_12 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[23]_i_13 
       (.I0(mul_ln98_reg_1643_reg_n_97),
        .I1(L_ACF_load_4_reg_1581[20]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_24),
        .I3(\add_ln119_reg_1729[23]_i_5_n_12 ),
        .O(\add_ln119_reg_1729[23]_i_13_n_12 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[23]_i_14 
       (.I0(mul_ln98_reg_1643_reg_n_98),
        .I1(L_ACF_load_4_reg_1581[19]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_25),
        .I3(\add_ln119_reg_1729[23]_i_6_n_12 ),
        .O(\add_ln119_reg_1729[23]_i_14_n_12 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[23]_i_15 
       (.I0(mul_ln98_reg_1643_reg_n_99),
        .I1(L_ACF_load_4_reg_1581[18]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_26),
        .I3(\add_ln119_reg_1729[23]_i_7_n_12 ),
        .O(\add_ln119_reg_1729[23]_i_15_n_12 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[23]_i_16 
       (.I0(mul_ln98_reg_1643_reg_n_100),
        .I1(L_ACF_load_4_reg_1581[17]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_27),
        .I3(\add_ln119_reg_1729[23]_i_8_n_12 ),
        .O(\add_ln119_reg_1729[23]_i_16_n_12 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[23]_i_17 
       (.I0(mul_ln98_reg_1643_reg_n_101),
        .I1(L_ACF_load_4_reg_1581[16]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_28),
        .I3(\add_ln119_reg_1729[23]_i_9_n_12 ),
        .O(\add_ln119_reg_1729[23]_i_17_n_12 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[23]_i_2 
       (.I0(mul_ln98_reg_1643_reg_n_95),
        .I1(L_ACF_load_4_reg_1581[22]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_22),
        .O(\add_ln119_reg_1729[23]_i_2_n_12 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[23]_i_3 
       (.I0(mul_ln98_reg_1643_reg_n_96),
        .I1(L_ACF_load_4_reg_1581[21]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_23),
        .O(\add_ln119_reg_1729[23]_i_3_n_12 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[23]_i_4 
       (.I0(mul_ln98_reg_1643_reg_n_97),
        .I1(L_ACF_load_4_reg_1581[20]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_24),
        .O(\add_ln119_reg_1729[23]_i_4_n_12 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[23]_i_5 
       (.I0(mul_ln98_reg_1643_reg_n_98),
        .I1(L_ACF_load_4_reg_1581[19]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_25),
        .O(\add_ln119_reg_1729[23]_i_5_n_12 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[23]_i_6 
       (.I0(mul_ln98_reg_1643_reg_n_99),
        .I1(L_ACF_load_4_reg_1581[18]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_26),
        .O(\add_ln119_reg_1729[23]_i_6_n_12 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[23]_i_7 
       (.I0(mul_ln98_reg_1643_reg_n_100),
        .I1(L_ACF_load_4_reg_1581[17]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_27),
        .O(\add_ln119_reg_1729[23]_i_7_n_12 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[23]_i_8 
       (.I0(mul_ln98_reg_1643_reg_n_101),
        .I1(L_ACF_load_4_reg_1581[16]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_28),
        .O(\add_ln119_reg_1729[23]_i_8_n_12 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[23]_i_9 
       (.I0(mul_ln98_reg_1643_reg_n_102),
        .I1(L_ACF_load_4_reg_1581[15]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_29),
        .O(\add_ln119_reg_1729[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln119_reg_1729[31]_i_10 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U63_n_13),
        .I1(L_ACF_load_4_reg_1581[31]),
        .I2(mul_ln98_reg_1643_reg_n_86),
        .I3(mac_muladd_16s_16s_33s_33_4_1_U63_n_14),
        .I4(L_ACF_load_4_reg_1581[30]),
        .I5(mul_ln98_reg_1643_reg_n_87),
        .O(\add_ln119_reg_1729[31]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[31]_i_11 
       (.I0(\add_ln119_reg_1729[31]_i_3_n_12 ),
        .I1(L_ACF_load_4_reg_1581[30]),
        .I2(mul_ln98_reg_1643_reg_n_87),
        .I3(mac_muladd_16s_16s_33s_33_4_1_U63_n_14),
        .O(\add_ln119_reg_1729[31]_i_11_n_12 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[31]_i_12 
       (.I0(mul_ln98_reg_1643_reg_n_88),
        .I1(L_ACF_load_4_reg_1581[29]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_15),
        .I3(\add_ln119_reg_1729[31]_i_4_n_12 ),
        .O(\add_ln119_reg_1729[31]_i_12_n_12 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[31]_i_13 
       (.I0(mul_ln98_reg_1643_reg_n_89),
        .I1(L_ACF_load_4_reg_1581[28]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_16),
        .I3(\add_ln119_reg_1729[31]_i_5_n_12 ),
        .O(\add_ln119_reg_1729[31]_i_13_n_12 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[31]_i_14 
       (.I0(mul_ln98_reg_1643_reg_n_90),
        .I1(L_ACF_load_4_reg_1581[27]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_17),
        .I3(\add_ln119_reg_1729[31]_i_6_n_12 ),
        .O(\add_ln119_reg_1729[31]_i_14_n_12 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[31]_i_15 
       (.I0(mul_ln98_reg_1643_reg_n_91),
        .I1(L_ACF_load_4_reg_1581[26]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_18),
        .I3(\add_ln119_reg_1729[31]_i_7_n_12 ),
        .O(\add_ln119_reg_1729[31]_i_15_n_12 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[31]_i_16 
       (.I0(mul_ln98_reg_1643_reg_n_92),
        .I1(L_ACF_load_4_reg_1581[25]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_19),
        .I3(\add_ln119_reg_1729[31]_i_8_n_12 ),
        .O(\add_ln119_reg_1729[31]_i_16_n_12 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[31]_i_17 
       (.I0(mul_ln98_reg_1643_reg_n_93),
        .I1(L_ACF_load_4_reg_1581[24]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_20),
        .I3(\add_ln119_reg_1729[31]_i_9_n_12 ),
        .O(\add_ln119_reg_1729[31]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln119_reg_1729[31]_i_2 
       (.I0(mul_ln98_reg_1643_reg_n_86),
        .I1(L_ACF_load_4_reg_1581[31]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_13),
        .O(\add_ln119_reg_1729[31]_i_2_n_12 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[31]_i_3 
       (.I0(mul_ln98_reg_1643_reg_n_88),
        .I1(L_ACF_load_4_reg_1581[29]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_15),
        .O(\add_ln119_reg_1729[31]_i_3_n_12 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[31]_i_4 
       (.I0(mul_ln98_reg_1643_reg_n_89),
        .I1(L_ACF_load_4_reg_1581[28]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_16),
        .O(\add_ln119_reg_1729[31]_i_4_n_12 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[31]_i_5 
       (.I0(mul_ln98_reg_1643_reg_n_90),
        .I1(L_ACF_load_4_reg_1581[27]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_17),
        .O(\add_ln119_reg_1729[31]_i_5_n_12 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[31]_i_6 
       (.I0(mul_ln98_reg_1643_reg_n_91),
        .I1(L_ACF_load_4_reg_1581[26]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_18),
        .O(\add_ln119_reg_1729[31]_i_6_n_12 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[31]_i_7 
       (.I0(mul_ln98_reg_1643_reg_n_92),
        .I1(L_ACF_load_4_reg_1581[25]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_19),
        .O(\add_ln119_reg_1729[31]_i_7_n_12 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[31]_i_8 
       (.I0(mul_ln98_reg_1643_reg_n_93),
        .I1(L_ACF_load_4_reg_1581[24]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_20),
        .O(\add_ln119_reg_1729[31]_i_8_n_12 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[31]_i_9 
       (.I0(mul_ln98_reg_1643_reg_n_94),
        .I1(L_ACF_load_4_reg_1581[23]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_21),
        .O(\add_ln119_reg_1729[31]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hDD4D)) 
    \add_ln119_reg_1729[39]_i_2 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U63_n_12),
        .I1(L_ACF_load_4_reg_1581[32]),
        .I2(mul_ln98_reg_1643_reg_n_86),
        .I3(L_ACF_load_4_reg_1581[31]),
        .O(\add_ln119_reg_1729[39]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h28)) 
    \add_ln119_reg_1729[39]_i_3 
       (.I0(mac_muladd_16s_16s_33s_33_4_1_U63_n_13),
        .I1(mul_ln98_reg_1643_reg_n_86),
        .I2(L_ACF_load_4_reg_1581[31]),
        .O(\add_ln119_reg_1729[39]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[39]_i_4 
       (.I0(L_ACF_load_4_reg_1581[38]),
        .I1(L_ACF_load_4_reg_1581[39]),
        .O(\add_ln119_reg_1729[39]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[39]_i_5 
       (.I0(L_ACF_load_4_reg_1581[37]),
        .I1(L_ACF_load_4_reg_1581[38]),
        .O(\add_ln119_reg_1729[39]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[39]_i_6 
       (.I0(L_ACF_load_4_reg_1581[36]),
        .I1(L_ACF_load_4_reg_1581[37]),
        .O(\add_ln119_reg_1729[39]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[39]_i_7 
       (.I0(L_ACF_load_4_reg_1581[35]),
        .I1(L_ACF_load_4_reg_1581[36]),
        .O(\add_ln119_reg_1729[39]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[39]_i_8 
       (.I0(L_ACF_load_4_reg_1581[34]),
        .I1(L_ACF_load_4_reg_1581[35]),
        .O(\add_ln119_reg_1729[39]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[39]_i_9 
       (.I0(L_ACF_load_4_reg_1581[33]),
        .I1(L_ACF_load_4_reg_1581[34]),
        .O(\add_ln119_reg_1729[39]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[47]_i_2 
       (.I0(L_ACF_load_4_reg_1581[46]),
        .I1(L_ACF_load_4_reg_1581[47]),
        .O(\add_ln119_reg_1729[47]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[47]_i_3 
       (.I0(L_ACF_load_4_reg_1581[45]),
        .I1(L_ACF_load_4_reg_1581[46]),
        .O(\add_ln119_reg_1729[47]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[47]_i_4 
       (.I0(L_ACF_load_4_reg_1581[44]),
        .I1(L_ACF_load_4_reg_1581[45]),
        .O(\add_ln119_reg_1729[47]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[47]_i_5 
       (.I0(L_ACF_load_4_reg_1581[43]),
        .I1(L_ACF_load_4_reg_1581[44]),
        .O(\add_ln119_reg_1729[47]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[47]_i_6 
       (.I0(L_ACF_load_4_reg_1581[42]),
        .I1(L_ACF_load_4_reg_1581[43]),
        .O(\add_ln119_reg_1729[47]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[47]_i_7 
       (.I0(L_ACF_load_4_reg_1581[41]),
        .I1(L_ACF_load_4_reg_1581[42]),
        .O(\add_ln119_reg_1729[47]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[47]_i_8 
       (.I0(L_ACF_load_4_reg_1581[40]),
        .I1(L_ACF_load_4_reg_1581[41]),
        .O(\add_ln119_reg_1729[47]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[47]_i_9 
       (.I0(L_ACF_load_4_reg_1581[39]),
        .I1(L_ACF_load_4_reg_1581[40]),
        .O(\add_ln119_reg_1729[47]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[55]_i_2 
       (.I0(L_ACF_load_4_reg_1581[54]),
        .I1(L_ACF_load_4_reg_1581[55]),
        .O(\add_ln119_reg_1729[55]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[55]_i_3 
       (.I0(L_ACF_load_4_reg_1581[53]),
        .I1(L_ACF_load_4_reg_1581[54]),
        .O(\add_ln119_reg_1729[55]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[55]_i_4 
       (.I0(L_ACF_load_4_reg_1581[52]),
        .I1(L_ACF_load_4_reg_1581[53]),
        .O(\add_ln119_reg_1729[55]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[55]_i_5 
       (.I0(L_ACF_load_4_reg_1581[51]),
        .I1(L_ACF_load_4_reg_1581[52]),
        .O(\add_ln119_reg_1729[55]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[55]_i_6 
       (.I0(L_ACF_load_4_reg_1581[50]),
        .I1(L_ACF_load_4_reg_1581[51]),
        .O(\add_ln119_reg_1729[55]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[55]_i_7 
       (.I0(L_ACF_load_4_reg_1581[49]),
        .I1(L_ACF_load_4_reg_1581[50]),
        .O(\add_ln119_reg_1729[55]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[55]_i_8 
       (.I0(L_ACF_load_4_reg_1581[48]),
        .I1(L_ACF_load_4_reg_1581[49]),
        .O(\add_ln119_reg_1729[55]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[55]_i_9 
       (.I0(L_ACF_load_4_reg_1581[47]),
        .I1(L_ACF_load_4_reg_1581[48]),
        .O(\add_ln119_reg_1729[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[63]_i_2 
       (.I0(L_ACF_load_4_reg_1581[62]),
        .I1(L_ACF_load_4_reg_1581[63]),
        .O(\add_ln119_reg_1729[63]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[63]_i_3 
       (.I0(L_ACF_load_4_reg_1581[61]),
        .I1(L_ACF_load_4_reg_1581[62]),
        .O(\add_ln119_reg_1729[63]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[63]_i_4 
       (.I0(L_ACF_load_4_reg_1581[60]),
        .I1(L_ACF_load_4_reg_1581[61]),
        .O(\add_ln119_reg_1729[63]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[63]_i_5 
       (.I0(L_ACF_load_4_reg_1581[59]),
        .I1(L_ACF_load_4_reg_1581[60]),
        .O(\add_ln119_reg_1729[63]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[63]_i_6 
       (.I0(L_ACF_load_4_reg_1581[58]),
        .I1(L_ACF_load_4_reg_1581[59]),
        .O(\add_ln119_reg_1729[63]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[63]_i_7 
       (.I0(L_ACF_load_4_reg_1581[57]),
        .I1(L_ACF_load_4_reg_1581[58]),
        .O(\add_ln119_reg_1729[63]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[63]_i_8 
       (.I0(L_ACF_load_4_reg_1581[56]),
        .I1(L_ACF_load_4_reg_1581[57]),
        .O(\add_ln119_reg_1729[63]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_reg_1729[63]_i_9 
       (.I0(L_ACF_load_4_reg_1581[55]),
        .I1(L_ACF_load_4_reg_1581[56]),
        .O(\add_ln119_reg_1729[63]_i_9_n_12 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[7]_i_10 
       (.I0(mul_ln98_reg_1643_reg_n_111),
        .I1(L_ACF_load_4_reg_1581[6]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_38),
        .I3(\add_ln119_reg_1729[7]_i_3_n_12 ),
        .O(\add_ln119_reg_1729[7]_i_10_n_12 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[7]_i_11 
       (.I0(mul_ln98_reg_1643_reg_n_112),
        .I1(L_ACF_load_4_reg_1581[5]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_39),
        .I3(\add_ln119_reg_1729[7]_i_4_n_12 ),
        .O(\add_ln119_reg_1729[7]_i_11_n_12 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[7]_i_12 
       (.I0(mul_ln98_reg_1643_reg_n_113),
        .I1(L_ACF_load_4_reg_1581[4]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_40),
        .I3(\add_ln119_reg_1729[7]_i_5_n_12 ),
        .O(\add_ln119_reg_1729[7]_i_12_n_12 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[7]_i_13 
       (.I0(mul_ln98_reg_1643_reg_n_114),
        .I1(L_ACF_load_4_reg_1581[3]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_41),
        .I3(\add_ln119_reg_1729[7]_i_6_n_12 ),
        .O(\add_ln119_reg_1729[7]_i_13_n_12 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[7]_i_14 
       (.I0(mul_ln98_reg_1643_reg_n_115),
        .I1(L_ACF_load_4_reg_1581[2]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_42),
        .I3(\add_ln119_reg_1729[7]_i_7_n_12 ),
        .O(\add_ln119_reg_1729[7]_i_14_n_12 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[7]_i_15 
       (.I0(mul_ln98_reg_1643_reg_n_116),
        .I1(L_ACF_load_4_reg_1581[1]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_43),
        .I3(\add_ln119_reg_1729[7]_i_8_n_12 ),
        .O(\add_ln119_reg_1729[7]_i_15_n_12 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln119_reg_1729[7]_i_16 
       (.I0(mul_ln98_reg_1643_reg_n_117),
        .I1(L_ACF_load_4_reg_1581[0]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_44),
        .O(\add_ln119_reg_1729[7]_i_16_n_12 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[7]_i_2 
       (.I0(mul_ln98_reg_1643_reg_n_111),
        .I1(L_ACF_load_4_reg_1581[6]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_38),
        .O(\add_ln119_reg_1729[7]_i_2_n_12 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[7]_i_3 
       (.I0(mul_ln98_reg_1643_reg_n_112),
        .I1(L_ACF_load_4_reg_1581[5]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_39),
        .O(\add_ln119_reg_1729[7]_i_3_n_12 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[7]_i_4 
       (.I0(mul_ln98_reg_1643_reg_n_113),
        .I1(L_ACF_load_4_reg_1581[4]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_40),
        .O(\add_ln119_reg_1729[7]_i_4_n_12 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[7]_i_5 
       (.I0(mul_ln98_reg_1643_reg_n_114),
        .I1(L_ACF_load_4_reg_1581[3]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_41),
        .O(\add_ln119_reg_1729[7]_i_5_n_12 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[7]_i_6 
       (.I0(mul_ln98_reg_1643_reg_n_115),
        .I1(L_ACF_load_4_reg_1581[2]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_42),
        .O(\add_ln119_reg_1729[7]_i_6_n_12 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[7]_i_7 
       (.I0(mul_ln98_reg_1643_reg_n_116),
        .I1(L_ACF_load_4_reg_1581[1]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_43),
        .O(\add_ln119_reg_1729[7]_i_7_n_12 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln119_reg_1729[7]_i_8 
       (.I0(mul_ln98_reg_1643_reg_n_117),
        .I1(L_ACF_load_4_reg_1581[0]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_44),
        .O(\add_ln119_reg_1729[7]_i_8_n_12 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln119_reg_1729[7]_i_9 
       (.I0(mul_ln98_reg_1643_reg_n_110),
        .I1(L_ACF_load_4_reg_1581[7]),
        .I2(mac_muladd_16s_16s_33s_33_4_1_U63_n_37),
        .I3(\add_ln119_reg_1729[7]_i_2_n_12 ),
        .O(\add_ln119_reg_1729[7]_i_9_n_12 ));
  FDRE \add_ln119_reg_1729_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[0]),
        .Q(add_ln119_reg_1729[0]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[10]),
        .Q(add_ln119_reg_1729[10]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[11]),
        .Q(add_ln119_reg_1729[11]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[12]),
        .Q(add_ln119_reg_1729[12]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[13]),
        .Q(add_ln119_reg_1729[13]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[14]),
        .Q(add_ln119_reg_1729[14]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[15]),
        .Q(add_ln119_reg_1729[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln119_reg_1729_reg[15]_i_1 
       (.CI(\add_ln119_reg_1729_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_reg_1729_reg[15]_i_1_n_12 ,\add_ln119_reg_1729_reg[15]_i_1_n_13 ,\add_ln119_reg_1729_reg[15]_i_1_n_14 ,\add_ln119_reg_1729_reg[15]_i_1_n_15 ,\add_ln119_reg_1729_reg[15]_i_1_n_16 ,\add_ln119_reg_1729_reg[15]_i_1_n_17 ,\add_ln119_reg_1729_reg[15]_i_1_n_18 ,\add_ln119_reg_1729_reg[15]_i_1_n_19 }),
        .DI({\add_ln119_reg_1729[15]_i_2_n_12 ,\add_ln119_reg_1729[15]_i_3_n_12 ,\add_ln119_reg_1729[15]_i_4_n_12 ,\add_ln119_reg_1729[15]_i_5_n_12 ,\add_ln119_reg_1729[15]_i_6_n_12 ,\add_ln119_reg_1729[15]_i_7_n_12 ,\add_ln119_reg_1729[15]_i_8_n_12 ,\add_ln119_reg_1729[15]_i_9_n_12 }),
        .O(add_ln119_fu_1065_p2[15:8]),
        .S({\add_ln119_reg_1729[15]_i_10_n_12 ,\add_ln119_reg_1729[15]_i_11_n_12 ,\add_ln119_reg_1729[15]_i_12_n_12 ,\add_ln119_reg_1729[15]_i_13_n_12 ,\add_ln119_reg_1729[15]_i_14_n_12 ,\add_ln119_reg_1729[15]_i_15_n_12 ,\add_ln119_reg_1729[15]_i_16_n_12 ,\add_ln119_reg_1729[15]_i_17_n_12 }));
  FDRE \add_ln119_reg_1729_reg[16] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[16]),
        .Q(add_ln119_reg_1729[16]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[17] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[17]),
        .Q(add_ln119_reg_1729[17]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[18] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[18]),
        .Q(add_ln119_reg_1729[18]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[19] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[19]),
        .Q(add_ln119_reg_1729[19]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[1]),
        .Q(add_ln119_reg_1729[1]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[20] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[20]),
        .Q(add_ln119_reg_1729[20]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[21] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[21]),
        .Q(add_ln119_reg_1729[21]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[22] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[22]),
        .Q(add_ln119_reg_1729[22]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[23] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[23]),
        .Q(add_ln119_reg_1729[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln119_reg_1729_reg[23]_i_1 
       (.CI(\add_ln119_reg_1729_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_reg_1729_reg[23]_i_1_n_12 ,\add_ln119_reg_1729_reg[23]_i_1_n_13 ,\add_ln119_reg_1729_reg[23]_i_1_n_14 ,\add_ln119_reg_1729_reg[23]_i_1_n_15 ,\add_ln119_reg_1729_reg[23]_i_1_n_16 ,\add_ln119_reg_1729_reg[23]_i_1_n_17 ,\add_ln119_reg_1729_reg[23]_i_1_n_18 ,\add_ln119_reg_1729_reg[23]_i_1_n_19 }),
        .DI({\add_ln119_reg_1729[23]_i_2_n_12 ,\add_ln119_reg_1729[23]_i_3_n_12 ,\add_ln119_reg_1729[23]_i_4_n_12 ,\add_ln119_reg_1729[23]_i_5_n_12 ,\add_ln119_reg_1729[23]_i_6_n_12 ,\add_ln119_reg_1729[23]_i_7_n_12 ,\add_ln119_reg_1729[23]_i_8_n_12 ,\add_ln119_reg_1729[23]_i_9_n_12 }),
        .O(add_ln119_fu_1065_p2[23:16]),
        .S({\add_ln119_reg_1729[23]_i_10_n_12 ,\add_ln119_reg_1729[23]_i_11_n_12 ,\add_ln119_reg_1729[23]_i_12_n_12 ,\add_ln119_reg_1729[23]_i_13_n_12 ,\add_ln119_reg_1729[23]_i_14_n_12 ,\add_ln119_reg_1729[23]_i_15_n_12 ,\add_ln119_reg_1729[23]_i_16_n_12 ,\add_ln119_reg_1729[23]_i_17_n_12 }));
  FDRE \add_ln119_reg_1729_reg[24] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[24]),
        .Q(add_ln119_reg_1729[24]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[25] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[25]),
        .Q(add_ln119_reg_1729[25]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[26] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[26]),
        .Q(add_ln119_reg_1729[26]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[27] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[27]),
        .Q(add_ln119_reg_1729[27]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[28] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[28]),
        .Q(add_ln119_reg_1729[28]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[29] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[29]),
        .Q(add_ln119_reg_1729[29]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[2]),
        .Q(add_ln119_reg_1729[2]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[30] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[30]),
        .Q(add_ln119_reg_1729[30]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[31] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[31]),
        .Q(add_ln119_reg_1729[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln119_reg_1729_reg[31]_i_1 
       (.CI(\add_ln119_reg_1729_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_reg_1729_reg[31]_i_1_n_12 ,\add_ln119_reg_1729_reg[31]_i_1_n_13 ,\add_ln119_reg_1729_reg[31]_i_1_n_14 ,\add_ln119_reg_1729_reg[31]_i_1_n_15 ,\add_ln119_reg_1729_reg[31]_i_1_n_16 ,\add_ln119_reg_1729_reg[31]_i_1_n_17 ,\add_ln119_reg_1729_reg[31]_i_1_n_18 ,\add_ln119_reg_1729_reg[31]_i_1_n_19 }),
        .DI({\add_ln119_reg_1729[31]_i_2_n_12 ,\add_ln119_reg_1729[31]_i_3_n_12 ,\add_ln119_reg_1729[31]_i_4_n_12 ,\add_ln119_reg_1729[31]_i_5_n_12 ,\add_ln119_reg_1729[31]_i_6_n_12 ,\add_ln119_reg_1729[31]_i_7_n_12 ,\add_ln119_reg_1729[31]_i_8_n_12 ,\add_ln119_reg_1729[31]_i_9_n_12 }),
        .O(add_ln119_fu_1065_p2[31:24]),
        .S({\add_ln119_reg_1729[31]_i_10_n_12 ,\add_ln119_reg_1729[31]_i_11_n_12 ,\add_ln119_reg_1729[31]_i_12_n_12 ,\add_ln119_reg_1729[31]_i_13_n_12 ,\add_ln119_reg_1729[31]_i_14_n_12 ,\add_ln119_reg_1729[31]_i_15_n_12 ,\add_ln119_reg_1729[31]_i_16_n_12 ,\add_ln119_reg_1729[31]_i_17_n_12 }));
  FDRE \add_ln119_reg_1729_reg[32] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[32]),
        .Q(add_ln119_reg_1729[32]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[33] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[33]),
        .Q(add_ln119_reg_1729[33]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[34] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[34]),
        .Q(add_ln119_reg_1729[34]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[35] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[35]),
        .Q(add_ln119_reg_1729[35]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[36] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[36]),
        .Q(add_ln119_reg_1729[36]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[37] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[37]),
        .Q(add_ln119_reg_1729[37]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[38] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[38]),
        .Q(add_ln119_reg_1729[38]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[39] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[39]),
        .Q(add_ln119_reg_1729[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln119_reg_1729_reg[39]_i_1 
       (.CI(\add_ln119_reg_1729_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_reg_1729_reg[39]_i_1_n_12 ,\add_ln119_reg_1729_reg[39]_i_1_n_13 ,\add_ln119_reg_1729_reg[39]_i_1_n_14 ,\add_ln119_reg_1729_reg[39]_i_1_n_15 ,\add_ln119_reg_1729_reg[39]_i_1_n_16 ,\add_ln119_reg_1729_reg[39]_i_1_n_17 ,\add_ln119_reg_1729_reg[39]_i_1_n_18 ,\add_ln119_reg_1729_reg[39]_i_1_n_19 }),
        .DI({L_ACF_load_4_reg_1581[38:33],\add_ln119_reg_1729[39]_i_2_n_12 ,\add_ln119_reg_1729[39]_i_3_n_12 }),
        .O(add_ln119_fu_1065_p2[39:32]),
        .S({\add_ln119_reg_1729[39]_i_4_n_12 ,\add_ln119_reg_1729[39]_i_5_n_12 ,\add_ln119_reg_1729[39]_i_6_n_12 ,\add_ln119_reg_1729[39]_i_7_n_12 ,\add_ln119_reg_1729[39]_i_8_n_12 ,\add_ln119_reg_1729[39]_i_9_n_12 ,mac_muladd_16s_16s_33s_33_4_1_U63_n_45,mac_muladd_16s_16s_33s_33_4_1_U63_n_46}));
  FDRE \add_ln119_reg_1729_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[3]),
        .Q(add_ln119_reg_1729[3]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[40] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[40]),
        .Q(add_ln119_reg_1729[40]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[41] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[41]),
        .Q(add_ln119_reg_1729[41]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[42] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[42]),
        .Q(add_ln119_reg_1729[42]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[43] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[43]),
        .Q(add_ln119_reg_1729[43]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[44] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[44]),
        .Q(add_ln119_reg_1729[44]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[45] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[45]),
        .Q(add_ln119_reg_1729[45]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[46] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[46]),
        .Q(add_ln119_reg_1729[46]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[47] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[47]),
        .Q(add_ln119_reg_1729[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln119_reg_1729_reg[47]_i_1 
       (.CI(\add_ln119_reg_1729_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_reg_1729_reg[47]_i_1_n_12 ,\add_ln119_reg_1729_reg[47]_i_1_n_13 ,\add_ln119_reg_1729_reg[47]_i_1_n_14 ,\add_ln119_reg_1729_reg[47]_i_1_n_15 ,\add_ln119_reg_1729_reg[47]_i_1_n_16 ,\add_ln119_reg_1729_reg[47]_i_1_n_17 ,\add_ln119_reg_1729_reg[47]_i_1_n_18 ,\add_ln119_reg_1729_reg[47]_i_1_n_19 }),
        .DI(L_ACF_load_4_reg_1581[46:39]),
        .O(add_ln119_fu_1065_p2[47:40]),
        .S({\add_ln119_reg_1729[47]_i_2_n_12 ,\add_ln119_reg_1729[47]_i_3_n_12 ,\add_ln119_reg_1729[47]_i_4_n_12 ,\add_ln119_reg_1729[47]_i_5_n_12 ,\add_ln119_reg_1729[47]_i_6_n_12 ,\add_ln119_reg_1729[47]_i_7_n_12 ,\add_ln119_reg_1729[47]_i_8_n_12 ,\add_ln119_reg_1729[47]_i_9_n_12 }));
  FDRE \add_ln119_reg_1729_reg[48] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[48]),
        .Q(add_ln119_reg_1729[48]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[49] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[49]),
        .Q(add_ln119_reg_1729[49]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[4]),
        .Q(add_ln119_reg_1729[4]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[50] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[50]),
        .Q(add_ln119_reg_1729[50]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[51] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[51]),
        .Q(add_ln119_reg_1729[51]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[52] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[52]),
        .Q(add_ln119_reg_1729[52]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[53] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[53]),
        .Q(add_ln119_reg_1729[53]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[54] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[54]),
        .Q(add_ln119_reg_1729[54]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[55] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[55]),
        .Q(add_ln119_reg_1729[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln119_reg_1729_reg[55]_i_1 
       (.CI(\add_ln119_reg_1729_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_reg_1729_reg[55]_i_1_n_12 ,\add_ln119_reg_1729_reg[55]_i_1_n_13 ,\add_ln119_reg_1729_reg[55]_i_1_n_14 ,\add_ln119_reg_1729_reg[55]_i_1_n_15 ,\add_ln119_reg_1729_reg[55]_i_1_n_16 ,\add_ln119_reg_1729_reg[55]_i_1_n_17 ,\add_ln119_reg_1729_reg[55]_i_1_n_18 ,\add_ln119_reg_1729_reg[55]_i_1_n_19 }),
        .DI(L_ACF_load_4_reg_1581[54:47]),
        .O(add_ln119_fu_1065_p2[55:48]),
        .S({\add_ln119_reg_1729[55]_i_2_n_12 ,\add_ln119_reg_1729[55]_i_3_n_12 ,\add_ln119_reg_1729[55]_i_4_n_12 ,\add_ln119_reg_1729[55]_i_5_n_12 ,\add_ln119_reg_1729[55]_i_6_n_12 ,\add_ln119_reg_1729[55]_i_7_n_12 ,\add_ln119_reg_1729[55]_i_8_n_12 ,\add_ln119_reg_1729[55]_i_9_n_12 }));
  FDRE \add_ln119_reg_1729_reg[56] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[56]),
        .Q(add_ln119_reg_1729[56]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[57] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[57]),
        .Q(add_ln119_reg_1729[57]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[58] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[58]),
        .Q(add_ln119_reg_1729[58]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[59] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[59]),
        .Q(add_ln119_reg_1729[59]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[5]),
        .Q(add_ln119_reg_1729[5]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[60] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[60]),
        .Q(add_ln119_reg_1729[60]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[61] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[61]),
        .Q(add_ln119_reg_1729[61]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[62] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[62]),
        .Q(add_ln119_reg_1729[62]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[63] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[63]),
        .Q(add_ln119_reg_1729[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln119_reg_1729_reg[63]_i_1 
       (.CI(\add_ln119_reg_1729_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln119_reg_1729_reg[63]_i_1_CO_UNCONNECTED [7],\add_ln119_reg_1729_reg[63]_i_1_n_13 ,\add_ln119_reg_1729_reg[63]_i_1_n_14 ,\add_ln119_reg_1729_reg[63]_i_1_n_15 ,\add_ln119_reg_1729_reg[63]_i_1_n_16 ,\add_ln119_reg_1729_reg[63]_i_1_n_17 ,\add_ln119_reg_1729_reg[63]_i_1_n_18 ,\add_ln119_reg_1729_reg[63]_i_1_n_19 }),
        .DI({1'b0,L_ACF_load_4_reg_1581[61:55]}),
        .O(add_ln119_fu_1065_p2[63:56]),
        .S({\add_ln119_reg_1729[63]_i_2_n_12 ,\add_ln119_reg_1729[63]_i_3_n_12 ,\add_ln119_reg_1729[63]_i_4_n_12 ,\add_ln119_reg_1729[63]_i_5_n_12 ,\add_ln119_reg_1729[63]_i_6_n_12 ,\add_ln119_reg_1729[63]_i_7_n_12 ,\add_ln119_reg_1729[63]_i_8_n_12 ,\add_ln119_reg_1729[63]_i_9_n_12 }));
  FDRE \add_ln119_reg_1729_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[6]),
        .Q(add_ln119_reg_1729[6]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[7]),
        .Q(add_ln119_reg_1729[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln119_reg_1729_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln119_reg_1729_reg[7]_i_1_n_12 ,\add_ln119_reg_1729_reg[7]_i_1_n_13 ,\add_ln119_reg_1729_reg[7]_i_1_n_14 ,\add_ln119_reg_1729_reg[7]_i_1_n_15 ,\add_ln119_reg_1729_reg[7]_i_1_n_16 ,\add_ln119_reg_1729_reg[7]_i_1_n_17 ,\add_ln119_reg_1729_reg[7]_i_1_n_18 ,\add_ln119_reg_1729_reg[7]_i_1_n_19 }),
        .DI({\add_ln119_reg_1729[7]_i_2_n_12 ,\add_ln119_reg_1729[7]_i_3_n_12 ,\add_ln119_reg_1729[7]_i_4_n_12 ,\add_ln119_reg_1729[7]_i_5_n_12 ,\add_ln119_reg_1729[7]_i_6_n_12 ,\add_ln119_reg_1729[7]_i_7_n_12 ,\add_ln119_reg_1729[7]_i_8_n_12 ,1'b0}),
        .O(add_ln119_fu_1065_p2[7:0]),
        .S({\add_ln119_reg_1729[7]_i_9_n_12 ,\add_ln119_reg_1729[7]_i_10_n_12 ,\add_ln119_reg_1729[7]_i_11_n_12 ,\add_ln119_reg_1729[7]_i_12_n_12 ,\add_ln119_reg_1729[7]_i_13_n_12 ,\add_ln119_reg_1729[7]_i_14_n_12 ,\add_ln119_reg_1729[7]_i_15_n_12 ,\add_ln119_reg_1729[7]_i_16_n_12 }));
  FDRE \add_ln119_reg_1729_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[8]),
        .Q(add_ln119_reg_1729[8]),
        .R(1'b0));
  FDRE \add_ln119_reg_1729_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_fu_1065_p2[9]),
        .Q(add_ln119_reg_1729[9]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[0]),
        .Q(add_ln120_reg_1688[0]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[10]),
        .Q(add_ln120_reg_1688[10]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[11]),
        .Q(add_ln120_reg_1688[11]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[12]),
        .Q(add_ln120_reg_1688[12]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[13]),
        .Q(add_ln120_reg_1688[13]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[14]),
        .Q(add_ln120_reg_1688[14]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[15]),
        .Q(add_ln120_reg_1688[15]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[16]),
        .Q(add_ln120_reg_1688[16]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[17]),
        .Q(add_ln120_reg_1688[17]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[18]),
        .Q(add_ln120_reg_1688[18]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[19]),
        .Q(add_ln120_reg_1688[19]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[1]),
        .Q(add_ln120_reg_1688[1]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[20]),
        .Q(add_ln120_reg_1688[20]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[21]),
        .Q(add_ln120_reg_1688[21]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[22]),
        .Q(add_ln120_reg_1688[22]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[23]),
        .Q(add_ln120_reg_1688[23]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[24]),
        .Q(add_ln120_reg_1688[24]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[25]),
        .Q(add_ln120_reg_1688[25]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[26]),
        .Q(add_ln120_reg_1688[26]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[27]),
        .Q(add_ln120_reg_1688[27]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[28]),
        .Q(add_ln120_reg_1688[28]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[29]),
        .Q(add_ln120_reg_1688[29]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[2]),
        .Q(add_ln120_reg_1688[2]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[30]),
        .Q(add_ln120_reg_1688[30]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[31]),
        .Q(add_ln120_reg_1688[31]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[32] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [0]),
        .Q(add_ln120_reg_1688[32]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[33] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [1]),
        .Q(add_ln120_reg_1688[33]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[34] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [2]),
        .Q(add_ln120_reg_1688[34]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[35] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [3]),
        .Q(add_ln120_reg_1688[35]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[36] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [4]),
        .Q(add_ln120_reg_1688[36]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[37] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [5]),
        .Q(add_ln120_reg_1688[37]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[38] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [6]),
        .Q(add_ln120_reg_1688[38]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[39] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [7]),
        .Q(add_ln120_reg_1688[39]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[3]),
        .Q(add_ln120_reg_1688[3]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[40] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [8]),
        .Q(add_ln120_reg_1688[40]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[41] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [9]),
        .Q(add_ln120_reg_1688[41]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[42] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [10]),
        .Q(add_ln120_reg_1688[42]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[43] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [11]),
        .Q(add_ln120_reg_1688[43]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[44] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [12]),
        .Q(add_ln120_reg_1688[44]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[45] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [13]),
        .Q(add_ln120_reg_1688[45]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[46] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [14]),
        .Q(add_ln120_reg_1688[46]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[47] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [15]),
        .Q(add_ln120_reg_1688[47]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[48] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [16]),
        .Q(add_ln120_reg_1688[48]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[49] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [17]),
        .Q(add_ln120_reg_1688[49]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[4]),
        .Q(add_ln120_reg_1688[4]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[50] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [18]),
        .Q(add_ln120_reg_1688[50]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[51] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [19]),
        .Q(add_ln120_reg_1688[51]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[52] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [20]),
        .Q(add_ln120_reg_1688[52]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[53] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [21]),
        .Q(add_ln120_reg_1688[53]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[54] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [22]),
        .Q(add_ln120_reg_1688[54]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[55] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [23]),
        .Q(add_ln120_reg_1688[55]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[56] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [24]),
        .Q(add_ln120_reg_1688[56]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[57] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [25]),
        .Q(add_ln120_reg_1688[57]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[58] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [26]),
        .Q(add_ln120_reg_1688[58]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[59] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [27]),
        .Q(add_ln120_reg_1688[59]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[5]),
        .Q(add_ln120_reg_1688[5]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[60] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [28]),
        .Q(add_ln120_reg_1688[60]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[61] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [29]),
        .Q(add_ln120_reg_1688[61]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[62] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [30]),
        .Q(add_ln120_reg_1688[62]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[63] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\add_ln120_reg_1688_reg[63]_0 [31]),
        .Q(add_ln120_reg_1688[63]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[6]),
        .Q(add_ln120_reg_1688[6]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[7]),
        .Q(add_ln120_reg_1688[7]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[8]),
        .Q(add_ln120_reg_1688[8]),
        .R(1'b0));
  FDRE \add_ln120_reg_1688_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(add_ln120_fu_958_p2[9]),
        .Q(add_ln120_reg_1688[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln121_reg_1734[39]_i_2 
       (.I0(reg_427[32]),
        .O(\add_ln121_reg_1734[39]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[39]_i_3 
       (.I0(reg_427[38]),
        .I1(reg_427[39]),
        .O(\add_ln121_reg_1734[39]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[39]_i_4 
       (.I0(reg_427[37]),
        .I1(reg_427[38]),
        .O(\add_ln121_reg_1734[39]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[39]_i_5 
       (.I0(reg_427[36]),
        .I1(reg_427[37]),
        .O(\add_ln121_reg_1734[39]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[39]_i_6 
       (.I0(reg_427[35]),
        .I1(reg_427[36]),
        .O(\add_ln121_reg_1734[39]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[39]_i_7 
       (.I0(reg_427[34]),
        .I1(reg_427[35]),
        .O(\add_ln121_reg_1734[39]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[39]_i_8 
       (.I0(reg_427[33]),
        .I1(reg_427[34]),
        .O(\add_ln121_reg_1734[39]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[39]_i_9 
       (.I0(reg_427[32]),
        .I1(reg_427[33]),
        .O(\add_ln121_reg_1734[39]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[47]_i_2 
       (.I0(reg_427[46]),
        .I1(reg_427[47]),
        .O(\add_ln121_reg_1734[47]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[47]_i_3 
       (.I0(reg_427[45]),
        .I1(reg_427[46]),
        .O(\add_ln121_reg_1734[47]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[47]_i_4 
       (.I0(reg_427[44]),
        .I1(reg_427[45]),
        .O(\add_ln121_reg_1734[47]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[47]_i_5 
       (.I0(reg_427[43]),
        .I1(reg_427[44]),
        .O(\add_ln121_reg_1734[47]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[47]_i_6 
       (.I0(reg_427[42]),
        .I1(reg_427[43]),
        .O(\add_ln121_reg_1734[47]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[47]_i_7 
       (.I0(reg_427[41]),
        .I1(reg_427[42]),
        .O(\add_ln121_reg_1734[47]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[47]_i_8 
       (.I0(reg_427[40]),
        .I1(reg_427[41]),
        .O(\add_ln121_reg_1734[47]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[47]_i_9 
       (.I0(reg_427[39]),
        .I1(reg_427[40]),
        .O(\add_ln121_reg_1734[47]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[55]_i_2 
       (.I0(reg_427[54]),
        .I1(reg_427[55]),
        .O(\add_ln121_reg_1734[55]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[55]_i_3 
       (.I0(reg_427[53]),
        .I1(reg_427[54]),
        .O(\add_ln121_reg_1734[55]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[55]_i_4 
       (.I0(reg_427[52]),
        .I1(reg_427[53]),
        .O(\add_ln121_reg_1734[55]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[55]_i_5 
       (.I0(reg_427[51]),
        .I1(reg_427[52]),
        .O(\add_ln121_reg_1734[55]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[55]_i_6 
       (.I0(reg_427[50]),
        .I1(reg_427[51]),
        .O(\add_ln121_reg_1734[55]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[55]_i_7 
       (.I0(reg_427[49]),
        .I1(reg_427[50]),
        .O(\add_ln121_reg_1734[55]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[55]_i_8 
       (.I0(reg_427[48]),
        .I1(reg_427[49]),
        .O(\add_ln121_reg_1734[55]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[55]_i_9 
       (.I0(reg_427[47]),
        .I1(reg_427[48]),
        .O(\add_ln121_reg_1734[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[63]_i_2 
       (.I0(reg_427[62]),
        .I1(reg_427[63]),
        .O(\add_ln121_reg_1734[63]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[63]_i_3 
       (.I0(reg_427[61]),
        .I1(reg_427[62]),
        .O(\add_ln121_reg_1734[63]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[63]_i_4 
       (.I0(reg_427[60]),
        .I1(reg_427[61]),
        .O(\add_ln121_reg_1734[63]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[63]_i_5 
       (.I0(reg_427[59]),
        .I1(reg_427[60]),
        .O(\add_ln121_reg_1734[63]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[63]_i_6 
       (.I0(reg_427[58]),
        .I1(reg_427[59]),
        .O(\add_ln121_reg_1734[63]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[63]_i_7 
       (.I0(reg_427[57]),
        .I1(reg_427[58]),
        .O(\add_ln121_reg_1734[63]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[63]_i_8 
       (.I0(reg_427[56]),
        .I1(reg_427[57]),
        .O(\add_ln121_reg_1734[63]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln121_reg_1734[63]_i_9 
       (.I0(reg_427[55]),
        .I1(reg_427[56]),
        .O(\add_ln121_reg_1734[63]_i_9_n_12 ));
  FDRE \add_ln121_reg_1734_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[0]),
        .Q(add_ln121_reg_1734[0]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[10]),
        .Q(add_ln121_reg_1734[10]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[11]),
        .Q(add_ln121_reg_1734[11]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[12]),
        .Q(add_ln121_reg_1734[12]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[13]),
        .Q(add_ln121_reg_1734[13]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[14]),
        .Q(add_ln121_reg_1734[14]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[15]),
        .Q(add_ln121_reg_1734[15]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[16] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[16]),
        .Q(add_ln121_reg_1734[16]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[17] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[17]),
        .Q(add_ln121_reg_1734[17]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[18] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[18]),
        .Q(add_ln121_reg_1734[18]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[19] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[19]),
        .Q(add_ln121_reg_1734[19]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[1]),
        .Q(add_ln121_reg_1734[1]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[20] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[20]),
        .Q(add_ln121_reg_1734[20]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[21] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[21]),
        .Q(add_ln121_reg_1734[21]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[22] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[22]),
        .Q(add_ln121_reg_1734[22]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[23] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[23]),
        .Q(add_ln121_reg_1734[23]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[24] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[24]),
        .Q(add_ln121_reg_1734[24]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[25] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[25]),
        .Q(add_ln121_reg_1734[25]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[26] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[26]),
        .Q(add_ln121_reg_1734[26]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[27] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[27]),
        .Q(add_ln121_reg_1734[27]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[28] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[28]),
        .Q(add_ln121_reg_1734[28]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[29] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[29]),
        .Q(add_ln121_reg_1734[29]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[2]),
        .Q(add_ln121_reg_1734[2]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[30] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[30]),
        .Q(add_ln121_reg_1734[30]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[31] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[31]),
        .Q(add_ln121_reg_1734[31]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[32] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[32]),
        .Q(add_ln121_reg_1734[32]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[33] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[33]),
        .Q(add_ln121_reg_1734[33]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[34] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[34]),
        .Q(add_ln121_reg_1734[34]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[35] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[35]),
        .Q(add_ln121_reg_1734[35]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[36] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[36]),
        .Q(add_ln121_reg_1734[36]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[37] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[37]),
        .Q(add_ln121_reg_1734[37]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[38] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[38]),
        .Q(add_ln121_reg_1734[38]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[39] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[39]),
        .Q(add_ln121_reg_1734[39]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[3]),
        .Q(add_ln121_reg_1734[3]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[40] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[40]),
        .Q(add_ln121_reg_1734[40]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[41] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[41]),
        .Q(add_ln121_reg_1734[41]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[42] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[42]),
        .Q(add_ln121_reg_1734[42]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[43] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[43]),
        .Q(add_ln121_reg_1734[43]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[44] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[44]),
        .Q(add_ln121_reg_1734[44]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[45] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[45]),
        .Q(add_ln121_reg_1734[45]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[46] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[46]),
        .Q(add_ln121_reg_1734[46]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[47] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[47]),
        .Q(add_ln121_reg_1734[47]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[48] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[48]),
        .Q(add_ln121_reg_1734[48]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[49] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[49]),
        .Q(add_ln121_reg_1734[49]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[4]),
        .Q(add_ln121_reg_1734[4]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[50] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[50]),
        .Q(add_ln121_reg_1734[50]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[51] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[51]),
        .Q(add_ln121_reg_1734[51]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[52] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[52]),
        .Q(add_ln121_reg_1734[52]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[53] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[53]),
        .Q(add_ln121_reg_1734[53]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[54] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[54]),
        .Q(add_ln121_reg_1734[54]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[55] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[55]),
        .Q(add_ln121_reg_1734[55]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[56] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[56]),
        .Q(add_ln121_reg_1734[56]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[57] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[57]),
        .Q(add_ln121_reg_1734[57]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[58] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[58]),
        .Q(add_ln121_reg_1734[58]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[59] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[59]),
        .Q(add_ln121_reg_1734[59]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[5]),
        .Q(add_ln121_reg_1734[5]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[60] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[60]),
        .Q(add_ln121_reg_1734[60]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[61] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[61]),
        .Q(add_ln121_reg_1734[61]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[62] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[62]),
        .Q(add_ln121_reg_1734[62]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[63] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[63]),
        .Q(add_ln121_reg_1734[63]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[6]),
        .Q(add_ln121_reg_1734[6]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[7]),
        .Q(add_ln121_reg_1734[7]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[8]),
        .Q(add_ln121_reg_1734[8]),
        .R(1'b0));
  FDRE \add_ln121_reg_1734_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln121_fu_1075_p2[9]),
        .Q(add_ln121_reg_1734[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[31]_i_2 
       (.I0(P[31]),
        .I1(q0[31]),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[39]_i_10 
       (.I0(P[31]),
        .I1(q0[32]),
        .O(ram_reg_bram_0_1));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln122_reg_1739[39]_i_2 
       (.I0(P[31]),
        .O(DI));
  FDRE \add_ln122_reg_1739_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [0]),
        .Q(add_ln122_reg_1739[0]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [10]),
        .Q(add_ln122_reg_1739[10]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [11]),
        .Q(add_ln122_reg_1739[11]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [12]),
        .Q(add_ln122_reg_1739[12]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [13]),
        .Q(add_ln122_reg_1739[13]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [14]),
        .Q(add_ln122_reg_1739[14]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [15]),
        .Q(add_ln122_reg_1739[15]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[16] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [16]),
        .Q(add_ln122_reg_1739[16]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[17] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [17]),
        .Q(add_ln122_reg_1739[17]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[18] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [18]),
        .Q(add_ln122_reg_1739[18]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[19] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [19]),
        .Q(add_ln122_reg_1739[19]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [1]),
        .Q(add_ln122_reg_1739[1]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[20] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [20]),
        .Q(add_ln122_reg_1739[20]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[21] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [21]),
        .Q(add_ln122_reg_1739[21]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[22] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [22]),
        .Q(add_ln122_reg_1739[22]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[23] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [23]),
        .Q(add_ln122_reg_1739[23]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[24] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [24]),
        .Q(add_ln122_reg_1739[24]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[25] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [25]),
        .Q(add_ln122_reg_1739[25]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[26] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [26]),
        .Q(add_ln122_reg_1739[26]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[27] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [27]),
        .Q(add_ln122_reg_1739[27]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[28] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [28]),
        .Q(add_ln122_reg_1739[28]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[29] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [29]),
        .Q(add_ln122_reg_1739[29]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [2]),
        .Q(add_ln122_reg_1739[2]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[30] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [30]),
        .Q(add_ln122_reg_1739[30]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[31] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [31]),
        .Q(add_ln122_reg_1739[31]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[32] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [32]),
        .Q(add_ln122_reg_1739[32]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[33] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [33]),
        .Q(add_ln122_reg_1739[33]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[34] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [34]),
        .Q(add_ln122_reg_1739[34]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[35] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [35]),
        .Q(add_ln122_reg_1739[35]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[36] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [36]),
        .Q(add_ln122_reg_1739[36]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[37] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [37]),
        .Q(add_ln122_reg_1739[37]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[38] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [38]),
        .Q(add_ln122_reg_1739[38]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[39] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [39]),
        .Q(add_ln122_reg_1739[39]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [3]),
        .Q(add_ln122_reg_1739[3]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[40] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [40]),
        .Q(add_ln122_reg_1739[40]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[41] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [41]),
        .Q(add_ln122_reg_1739[41]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[42] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [42]),
        .Q(add_ln122_reg_1739[42]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[43] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [43]),
        .Q(add_ln122_reg_1739[43]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[44] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [44]),
        .Q(add_ln122_reg_1739[44]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[45] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [45]),
        .Q(add_ln122_reg_1739[45]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[46] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [46]),
        .Q(add_ln122_reg_1739[46]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[47] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [47]),
        .Q(add_ln122_reg_1739[47]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[48] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [48]),
        .Q(add_ln122_reg_1739[48]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[49] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [49]),
        .Q(add_ln122_reg_1739[49]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [4]),
        .Q(add_ln122_reg_1739[4]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[50] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [50]),
        .Q(add_ln122_reg_1739[50]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[51] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [51]),
        .Q(add_ln122_reg_1739[51]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[52] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [52]),
        .Q(add_ln122_reg_1739[52]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[53] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [53]),
        .Q(add_ln122_reg_1739[53]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[54] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [54]),
        .Q(add_ln122_reg_1739[54]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[55] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [55]),
        .Q(add_ln122_reg_1739[55]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[56] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [56]),
        .Q(add_ln122_reg_1739[56]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[57] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [57]),
        .Q(add_ln122_reg_1739[57]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[58] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [58]),
        .Q(add_ln122_reg_1739[58]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[59] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [59]),
        .Q(add_ln122_reg_1739[59]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [5]),
        .Q(add_ln122_reg_1739[5]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[60] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [60]),
        .Q(add_ln122_reg_1739[60]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[61] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [61]),
        .Q(add_ln122_reg_1739[61]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[62] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [62]),
        .Q(add_ln122_reg_1739[62]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[63] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [63]),
        .Q(add_ln122_reg_1739[63]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [6]),
        .Q(add_ln122_reg_1739[6]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [7]),
        .Q(add_ln122_reg_1739[7]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [8]),
        .Q(add_ln122_reg_1739[8]),
        .R(1'b0));
  FDRE \add_ln122_reg_1739_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\add_ln122_reg_1739_reg[63]_0 [9]),
        .Q(add_ln122_reg_1739[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 am_addmul_16s_16s_16s_33_4_1_U56
       (.A({mac_muladd_16s_16s_32s_33_4_1_U61_n_45,mac_muladd_16s_16s_32s_33_4_1_U61_n_46,mac_muladd_16s_16s_32s_33_4_1_U61_n_47,mac_muladd_16s_16s_32s_33_4_1_U61_n_48,mac_muladd_16s_16s_32s_33_4_1_U61_n_49,mac_muladd_16s_16s_32s_33_4_1_U61_n_50,mac_muladd_16s_16s_32s_33_4_1_U61_n_51,mac_muladd_16s_16s_32s_33_4_1_U61_n_52,mac_muladd_16s_16s_32s_33_4_1_U61_n_53,mac_muladd_16s_16s_32s_33_4_1_U61_n_54,mac_muladd_16s_16s_32s_33_4_1_U61_n_55,mac_muladd_16s_16s_32s_33_4_1_U61_n_56,mac_muladd_16s_16s_32s_33_4_1_U61_n_57,mac_muladd_16s_16s_32s_33_4_1_U61_n_58,mac_muladd_16s_16s_32s_33_4_1_U61_n_59,mac_muladd_16s_16s_32s_33_4_1_U61_n_60}),
        .CEA2(reg_422),
        .P({am_addmul_16s_16s_16s_33_4_1_U56_n_12,am_addmul_16s_16s_16s_33_4_1_U56_n_13,am_addmul_16s_16s_16s_33_4_1_U56_n_14,am_addmul_16s_16s_16s_33_4_1_U56_n_15,am_addmul_16s_16s_16s_33_4_1_U56_n_16,am_addmul_16s_16s_16s_33_4_1_U56_n_17,am_addmul_16s_16s_16s_33_4_1_U56_n_18,am_addmul_16s_16s_16s_33_4_1_U56_n_19,am_addmul_16s_16s_16s_33_4_1_U56_n_20,am_addmul_16s_16s_16s_33_4_1_U56_n_21,am_addmul_16s_16s_16s_33_4_1_U56_n_22,am_addmul_16s_16s_16s_33_4_1_U56_n_23,am_addmul_16s_16s_16s_33_4_1_U56_n_24,am_addmul_16s_16s_16s_33_4_1_U56_n_25,am_addmul_16s_16s_16s_33_4_1_U56_n_26,am_addmul_16s_16s_16s_33_4_1_U56_n_27,am_addmul_16s_16s_16s_33_4_1_U56_n_28,am_addmul_16s_16s_16s_33_4_1_U56_n_29,am_addmul_16s_16s_16s_33_4_1_U56_n_30,am_addmul_16s_16s_16s_33_4_1_U56_n_31,am_addmul_16s_16s_16s_33_4_1_U56_n_32,am_addmul_16s_16s_16s_33_4_1_U56_n_33,am_addmul_16s_16s_16s_33_4_1_U56_n_34,am_addmul_16s_16s_16s_33_4_1_U56_n_35,am_addmul_16s_16s_16s_33_4_1_U56_n_36,am_addmul_16s_16s_16s_33_4_1_U56_n_37,am_addmul_16s_16s_16s_33_4_1_U56_n_38,am_addmul_16s_16s_16s_33_4_1_U56_n_39,am_addmul_16s_16s_16s_33_4_1_U56_n_40,am_addmul_16s_16s_16s_33_4_1_U56_n_41,am_addmul_16s_16s_16s_33_4_1_U56_n_42,am_addmul_16s_16s_16s_33_4_1_U56_n_43,am_addmul_16s_16s_16s_33_4_1_U56_n_44}),
        .Q(ap_CS_fsm_state7),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_8 am_addmul_16s_16s_16s_33_4_1_U65
       (.A({mac_muladd_16s_16s_32s_33_4_1_U57_n_60,mac_muladd_16s_16s_32s_33_4_1_U57_n_61,mac_muladd_16s_16s_32s_33_4_1_U57_n_62,mac_muladd_16s_16s_32s_33_4_1_U57_n_63,mac_muladd_16s_16s_32s_33_4_1_U57_n_64,mac_muladd_16s_16s_32s_33_4_1_U57_n_65,mac_muladd_16s_16s_32s_33_4_1_U57_n_66,mac_muladd_16s_16s_32s_33_4_1_U57_n_67,mac_muladd_16s_16s_32s_33_4_1_U57_n_68,mac_muladd_16s_16s_32s_33_4_1_U57_n_69,mac_muladd_16s_16s_32s_33_4_1_U57_n_70,mac_muladd_16s_16s_32s_33_4_1_U57_n_71,mac_muladd_16s_16s_32s_33_4_1_U57_n_72,mac_muladd_16s_16s_32s_33_4_1_U57_n_73,mac_muladd_16s_16s_32s_33_4_1_U57_n_74,mac_muladd_16s_16s_32s_33_4_1_U57_n_75}),
        .CEA2(reg_422),
        .DSP_PREADD_INST(sl_reg_1395),
        .P({am_addmul_16s_16s_16s_33_4_1_U65_n_12,am_addmul_16s_16s_16s_33_4_1_U65_n_13,am_addmul_16s_16s_16s_33_4_1_U65_n_14,am_addmul_16s_16s_16s_33_4_1_U65_n_15,am_addmul_16s_16s_16s_33_4_1_U65_n_16,am_addmul_16s_16s_16s_33_4_1_U65_n_17,am_addmul_16s_16s_16s_33_4_1_U65_n_18,am_addmul_16s_16s_16s_33_4_1_U65_n_19,am_addmul_16s_16s_16s_33_4_1_U65_n_20,am_addmul_16s_16s_16s_33_4_1_U65_n_21,am_addmul_16s_16s_16s_33_4_1_U65_n_22,am_addmul_16s_16s_16s_33_4_1_U65_n_23,am_addmul_16s_16s_16s_33_4_1_U65_n_24,am_addmul_16s_16s_16s_33_4_1_U65_n_25,am_addmul_16s_16s_16s_33_4_1_U65_n_26,am_addmul_16s_16s_16s_33_4_1_U65_n_27,am_addmul_16s_16s_16s_33_4_1_U65_n_28,am_addmul_16s_16s_16s_33_4_1_U65_n_29,am_addmul_16s_16s_16s_33_4_1_U65_n_30,am_addmul_16s_16s_16s_33_4_1_U65_n_31,am_addmul_16s_16s_16s_33_4_1_U65_n_32,am_addmul_16s_16s_16s_33_4_1_U65_n_33,am_addmul_16s_16s_16s_33_4_1_U65_n_34,am_addmul_16s_16s_16s_33_4_1_U65_n_35,am_addmul_16s_16s_16s_33_4_1_U65_n_36,am_addmul_16s_16s_16s_33_4_1_U65_n_37,am_addmul_16s_16s_16s_33_4_1_U65_n_38,am_addmul_16s_16s_16s_33_4_1_U65_n_39,am_addmul_16s_16s_16s_33_4_1_U65_n_40,am_addmul_16s_16s_16s_33_4_1_U65_n_41,am_addmul_16s_16s_16s_33_4_1_U65_n_42,am_addmul_16s_16s_16s_33_4_1_U65_n_43,am_addmul_16s_16s_16s_33_4_1_U65_n_44}),
        .Q(ap_CS_fsm_state10),
        .S(am_addmul_16s_16s_16s_33_4_1_U65_n_45),
        .\add_ln116_reg_1714_reg[39] (L_ACF_load_1_reg_1537[34:32]),
        .\add_ln116_reg_1714_reg[39]_0 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_12),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 ama_addmuladd_16s_16s_16s_32s_33_4_1_U54
       (.A({mac_muladd_16s_16s_32s_33_4_1_U57_n_60,mac_muladd_16s_16s_32s_33_4_1_U57_n_61,mac_muladd_16s_16s_32s_33_4_1_U57_n_62,mac_muladd_16s_16s_32s_33_4_1_U57_n_63,mac_muladd_16s_16s_32s_33_4_1_U57_n_64,mac_muladd_16s_16s_32s_33_4_1_U57_n_65,mac_muladd_16s_16s_32s_33_4_1_U57_n_66,mac_muladd_16s_16s_32s_33_4_1_U57_n_67,mac_muladd_16s_16s_32s_33_4_1_U57_n_68,mac_muladd_16s_16s_32s_33_4_1_U57_n_69,mac_muladd_16s_16s_32s_33_4_1_U57_n_70,mac_muladd_16s_16s_32s_33_4_1_U57_n_71,mac_muladd_16s_16s_32s_33_4_1_U57_n_72,mac_muladd_16s_16s_32s_33_4_1_U57_n_73,mac_muladd_16s_16s_32s_33_4_1_U57_n_74,mac_muladd_16s_16s_32s_33_4_1_U57_n_75}),
        .CEA2(reg_422),
        .P({ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_43,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_44}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_9 ama_addmuladd_16s_16s_16s_32s_33_4_1_U55
       (.A({mac_muladd_16s_16s_32s_33_4_1_U57_n_60,mac_muladd_16s_16s_32s_33_4_1_U57_n_61,mac_muladd_16s_16s_32s_33_4_1_U57_n_62,mac_muladd_16s_16s_32s_33_4_1_U57_n_63,mac_muladd_16s_16s_32s_33_4_1_U57_n_64,mac_muladd_16s_16s_32s_33_4_1_U57_n_65,mac_muladd_16s_16s_32s_33_4_1_U57_n_66,mac_muladd_16s_16s_32s_33_4_1_U57_n_67,mac_muladd_16s_16s_32s_33_4_1_U57_n_68,mac_muladd_16s_16s_32s_33_4_1_U57_n_69,mac_muladd_16s_16s_32s_33_4_1_U57_n_70,mac_muladd_16s_16s_32s_33_4_1_U57_n_71,mac_muladd_16s_16s_32s_33_4_1_U57_n_72,mac_muladd_16s_16s_32s_33_4_1_U57_n_73,mac_muladd_16s_16s_32s_33_4_1_U57_n_74,mac_muladd_16s_16s_32s_33_4_1_U57_n_75}),
        .CEA2(reg_422),
        .P({ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_43,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_44}),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 ama_addmuladd_16s_16s_16s_33s_34_4_1_U64
       (.DSP_ALU_INST({\reg_422_reg_n_12_[15] ,\reg_422_reg_n_12_[14] ,\reg_422_reg_n_12_[13] ,\reg_422_reg_n_12_[12] ,\reg_422_reg_n_12_[11] ,\reg_422_reg_n_12_[10] ,\reg_422_reg_n_12_[9] ,\reg_422_reg_n_12_[8] ,\reg_422_reg_n_12_[7] ,\reg_422_reg_n_12_[6] ,\reg_422_reg_n_12_[5] ,\reg_422_reg_n_12_[4] ,\reg_422_reg_n_12_[3] ,\reg_422_reg_n_12_[2] ,\reg_422_reg_n_12_[1] ,\reg_422_reg_n_12_[0] }),
        .DSP_ALU_INST_0({ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_43,ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_44}),
        .DSP_PREADD_INST(reg_417),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_44,ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_45}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .S(ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_46),
        .\add_ln116_reg_1714_reg[39] (L_ACF_load_1_reg_1537[33:32]),
        .\add_ln116_reg_1714_reg[39]_0 (am_addmul_16s_16s_16s_33_4_1_U65_n_12),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10 ama_addmuladd_16s_16s_16s_33s_34_4_1_U66
       (.DI(ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_48),
        .DSP_ALU_INST({\reg_422_reg_n_12_[15] ,\reg_422_reg_n_12_[14] ,\reg_422_reg_n_12_[13] ,\reg_422_reg_n_12_[12] ,\reg_422_reg_n_12_[11] ,\reg_422_reg_n_12_[10] ,\reg_422_reg_n_12_[9] ,\reg_422_reg_n_12_[8] ,\reg_422_reg_n_12_[7] ,\reg_422_reg_n_12_[6] ,\reg_422_reg_n_12_[5] ,\reg_422_reg_n_12_[4] ,\reg_422_reg_n_12_[3] ,\reg_422_reg_n_12_[2] ,\reg_422_reg_n_12_[1] ,\reg_422_reg_n_12_[0] }),
        .DSP_ALU_INST_0({ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_43,ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_44}),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_44,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_45}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .S({ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_46,ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_47}),
        .\add_ln117_reg_1719_reg[39] (L_ACF_load_2_reg_1542[34:31]),
        .\add_ln117_reg_1719_reg[39]_0 (mul_ln87_reg_1633_reg_n_86),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_11 ama_addmuladd_16s_16s_16s_33s_34_4_1_U67
       (.A({mac_muladd_16s_16s_32s_33_4_1_U61_n_45,mac_muladd_16s_16s_32s_33_4_1_U61_n_46,mac_muladd_16s_16s_32s_33_4_1_U61_n_47,mac_muladd_16s_16s_32s_33_4_1_U61_n_48,mac_muladd_16s_16s_32s_33_4_1_U61_n_49,mac_muladd_16s_16s_32s_33_4_1_U61_n_50,mac_muladd_16s_16s_32s_33_4_1_U61_n_51,mac_muladd_16s_16s_32s_33_4_1_U61_n_52,mac_muladd_16s_16s_32s_33_4_1_U61_n_53,mac_muladd_16s_16s_32s_33_4_1_U61_n_54,mac_muladd_16s_16s_32s_33_4_1_U61_n_55,mac_muladd_16s_16s_32s_33_4_1_U61_n_56,mac_muladd_16s_16s_32s_33_4_1_U61_n_57,mac_muladd_16s_16s_32s_33_4_1_U61_n_58,mac_muladd_16s_16s_32s_33_4_1_U61_n_59,mac_muladd_16s_16s_32s_33_4_1_U61_n_60}),
        .CEA2(reg_422),
        .DI(ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_48),
        .DSP_ALU_INST(sl_4_reg_1421),
        .DSP_ALU_INST_0({am_addmul_16s_16s_16s_33_4_1_U56_n_12,am_addmul_16s_16s_16s_33_4_1_U56_n_13,am_addmul_16s_16s_16s_33_4_1_U56_n_14,am_addmul_16s_16s_16s_33_4_1_U56_n_15,am_addmul_16s_16s_16s_33_4_1_U56_n_16,am_addmul_16s_16s_16s_33_4_1_U56_n_17,am_addmul_16s_16s_16s_33_4_1_U56_n_18,am_addmul_16s_16s_16s_33_4_1_U56_n_19,am_addmul_16s_16s_16s_33_4_1_U56_n_20,am_addmul_16s_16s_16s_33_4_1_U56_n_21,am_addmul_16s_16s_16s_33_4_1_U56_n_22,am_addmul_16s_16s_16s_33_4_1_U56_n_23,am_addmul_16s_16s_16s_33_4_1_U56_n_24,am_addmul_16s_16s_16s_33_4_1_U56_n_25,am_addmul_16s_16s_16s_33_4_1_U56_n_26,am_addmul_16s_16s_16s_33_4_1_U56_n_27,am_addmul_16s_16s_16s_33_4_1_U56_n_28,am_addmul_16s_16s_16s_33_4_1_U56_n_29,am_addmul_16s_16s_16s_33_4_1_U56_n_30,am_addmul_16s_16s_16s_33_4_1_U56_n_31,am_addmul_16s_16s_16s_33_4_1_U56_n_32,am_addmul_16s_16s_16s_33_4_1_U56_n_33,am_addmul_16s_16s_16s_33_4_1_U56_n_34,am_addmul_16s_16s_16s_33_4_1_U56_n_35,am_addmul_16s_16s_16s_33_4_1_U56_n_36,am_addmul_16s_16s_16s_33_4_1_U56_n_37,am_addmul_16s_16s_16s_33_4_1_U56_n_38,am_addmul_16s_16s_16s_33_4_1_U56_n_39,am_addmul_16s_16s_16s_33_4_1_U56_n_40,am_addmul_16s_16s_16s_33_4_1_U56_n_41,am_addmul_16s_16s_16s_33_4_1_U56_n_42,am_addmul_16s_16s_16s_33_4_1_U56_n_43,am_addmul_16s_16s_16s_33_4_1_U56_n_44}),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_44,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_45}),
        .Q(ap_CS_fsm_state10),
        .S({ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_46,ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_47}),
        .\add_ln118_reg_1724_reg[39] (L_ACF_load_3_reg_1576[34:31]),
        .\add_ln118_reg_1724_reg[39]_0 (mul_ln103_reg_1648_reg_n_86),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
  FDRE \and_ln107_8_reg_1356_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and_ln107_8_fu_617_p2),
        .Q(and_ln107_8_reg_1356),
        .R(1'b0));
  FDRE \and_ln107_reg_1350_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and_ln107_fu_587_p2),
        .Q(and_ln107_reg_1350),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state21),
        .I2(Q[0]),
        .I3(ap_CS_fsm_state15),
        .I4(\ap_CS_fsm[1]_i_5_n_12 ),
        .O(\ap_CS_fsm[1]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state19),
        .O(\ap_CS_fsm[1]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_6_n_12 ),
        .I1(\ap_CS_fsm[1]_i_7_n_12 ),
        .I2(\ap_CS_fsm_reg_n_12_[0] ),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[1]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\ap_CS_fsm[1]_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .O(\ap_CS_fsm[1]_i_7_n_12 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_fu_103_ap_done),
        .Q(\ap_CS_fsm_reg_n_12_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(Q[1]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Q[2]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[0]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \b_assign_reg_1385[11]_i_1 
       (.I0(\b_assign_reg_1385_reg[13]_0 ),
        .I1(\or_ln107_reg_1361_reg[0]_0 ),
        .I2(\icmp_ln57_reg_1325_reg[0]_0 ),
        .O(\b_assign_reg_1385[11]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \b_assign_reg_1385[12]_i_1 
       (.I0(\or_ln107_reg_1361_reg[0]_0 ),
        .I1(\icmp_ln57_reg_1325_reg[0]_0 ),
        .I2(\b_assign_reg_1385_reg[13]_0 ),
        .O(b_assign_fu_756_p2[12]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \b_assign_reg_1385[13]_i_1 
       (.I0(\b_assign_reg_1385_reg[13]_0 ),
        .I1(\icmp_ln57_reg_1325_reg[0]_0 ),
        .I2(\or_ln107_reg_1361_reg[0]_0 ),
        .O(b_assign_fu_756_p2[13]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \b_assign_reg_1385[14]_i_1 
       (.I0(\or_ln107_reg_1361_reg[0]_0 ),
        .I1(\icmp_ln57_reg_1325_reg[0]_0 ),
        .I2(\b_assign_reg_1385_reg[13]_0 ),
        .O(b_assign_fu_756_p2[14]));
  FDRE \b_assign_reg_1385_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\b_assign_reg_1385[11]_i_1_n_12 ),
        .Q(b_assign_reg_1385[11]),
        .R(1'b0));
  FDRE \b_assign_reg_1385_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(b_assign_fu_756_p2[12]),
        .Q(b_assign_reg_1385[12]),
        .R(1'b0));
  FDRE \b_assign_reg_1385_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(b_assign_fu_756_p2[13]),
        .Q(b_assign_reg_1385[13]),
        .R(1'b0));
  FDRE \b_assign_reg_1385_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(b_assign_fu_756_p2[14]),
        .Q(b_assign_reg_1385[14]),
        .R(1'b0));
  FDRE \empty_89_reg_1744_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(scalauto_2_reg_1372[0]),
        .Q(empty_89_reg_1744[0]),
        .R(1'b0));
  FDRE \empty_89_reg_1744_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(scalauto_2_reg_1372[1]),
        .Q(empty_89_reg_1744[1]),
        .R(1'b0));
  FDRE \empty_89_reg_1744_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(scalauto_2_reg_1372[2]),
        .Q(empty_89_reg_1744[2]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label0 grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359
       (.CO(icmp_ln107_fu_450_p2),
        .D(ap_NS_fsm[2:1]),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state5,Q[0],ap_CS_fsm_state2,\ap_CS_fsm_reg_n_12_[0] }),
        .and_ln107_8_fu_617_p2(and_ln107_8_fu_617_p2),
        .and_ln107_fu_587_p2(and_ln107_fu_587_p2),
        .\ap_CS_fsm_reg[14] (grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_15),
        .\ap_CS_fsm_reg[1] (\indata_address1[7]_INST_0_i_2_n_12 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_3_n_12 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_4_n_12 ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_39),
        .ap_rst(ap_rst),
        .grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg(add_ln49_fu_93_p2),
        .grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0),
        .grp_Autocorrelation_fu_103_ap_start_reg(grp_Autocorrelation_fu_103_ap_start_reg),
        .grp_Autocorrelation_fu_103_bitoff_address0(grp_Autocorrelation_fu_103_bitoff_address0),
        .\icmp_ln57_reg_1325_reg[0] (grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_16),
        .\icmp_ln57_reg_1325_reg[0]_0 (\icmp_ln57_reg_1325_reg[0]_0 ),
        .icmp_ln62_1_reg_1381(icmp_ln62_1_reg_1381),
        .\indata_addr_reg_143_pp0_iter3_reg_reg[1]__0 (grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_14),
        .indata_q0(indata_q0),
        .or_ln107_fu_623_p2(or_ln107_fu_623_p2),
        .\smax_fu_46_reg[15]_0 (smax_out));
  FDRE #(
    .INIT(1'b0)) 
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_39),
        .Q(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_124_3 grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379
       (.D(ap_NS_fsm[15:14]),
        .Q({ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,Q[2]}),
        .add_ln64_fu_89_p2(add_ln64_fu_89_p2),
        .\ap_CS_fsm_reg[14] (grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_19),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_reg_0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_21),
        .ap_rst(ap_rst),
        .d1(d1),
        .\empty_81_fu_98_reg[63]_0 (add_ln116_reg_1714),
        .\empty_82_fu_102_reg[63]_0 (add_ln117_reg_1719),
        .\empty_83_fu_106_reg[63]_0 (add_ln118_reg_1724),
        .\empty_84_fu_110_reg[63]_0 (add_ln119_reg_1729),
        .\empty_85_fu_114_reg[63]_0 (add_ln120_reg_1688),
        .\empty_86_fu_118_reg[63]_0 (add_ln121_reg_1734),
        .\empty_87_fu_122_reg[63]_0 (add_ln122_reg_1739),
        .\empty_88_fu_126_reg[63]_0 (reg_427),
        .\empty_fu_94_reg[63]_0 (\empty_fu_94_reg[63] ),
        .\empty_fu_94_reg[63]_1 (add_ln115_reg_1709),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0({grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[7:3],grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[1]}),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1({grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1[6],grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1[3:1]}),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0[2]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1),
        .\icmp_ln124_reg_875_reg[0]_0 (grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_150),
        .icmp_ln62_reg_1377(icmp_ln62_reg_1377),
        .\idx_load_reg_864_reg[0]_0 (grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_13),
        .\idx_load_reg_864_reg[4]_0 (grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_14),
        .\idx_load_reg_864_reg[5]_0 (grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_15),
        .\idx_load_reg_864_reg[7]_0 (grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_16),
        .indata_address0(indata_address0[2]),
        .\indata_address0[2] (\indata_address0[2]_INST_0_i_1_n_12 ),
        .\indata_address0[2]_0 (grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_15),
        .\indata_address0[2]_1 (\indata_address0[2]_INST_0_i_4_n_12 ),
        .\indata_address0[2]_2 (\indata_address0[7]_INST_0_i_2_n_12 ),
        .\indata_address1[5] (grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_48),
        .\indata_address1[7] (grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_49),
        .\indata_address1[7]_0 (grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_46),
        .indata_ce0_INST_0_i_2(\indata_address0[0]_INST_0_i_2_n_12 ),
        .indata_ce1(indata_ce1),
        .indata_ce1_0(\indata_address1[7]_INST_0_i_2_n_12 ),
        .indata_ce1_1(\indata_address0[7]_INST_0_i_3_n_12 ),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1),
        .ram_reg_bram_0(ram_reg_bram_0_i_94_n_12),
        .ram_reg_bram_1(D[62:0]));
  FDRE #(
    .INIT(1'b0)) 
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_150),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_137_4 grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404
       (.D(ap_NS_fsm[21]),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state16,Q[1],ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state6}),
        .address1(address1),
        .\ap_CS_fsm_reg[21] (grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_n_13),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_n_21),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .icmp_ln62_reg_1377(icmp_ln62_reg_1377),
        .ram_reg_bram_0(ram_reg_bram_0_i_89_n_12),
        .ram_reg_bram_0_0(ram_reg_bram_0_i_91_n_12),
        .ram_reg_bram_0_1(ram_reg_bram_0_i_92_n_12),
        .ram_reg_bram_0_2(ram_reg_bram_0_i_93_n_12),
        .ram_reg_bram_0_3(ram_reg_bram_0_i_94_n_12),
        .ram_reg_bram_1(ram_reg_bram_0_i_88_n_12),
        .ram_reg_bram_1_0(ram_reg_bram_0_i_85_n_12));
  FDRE #(
    .INIT(1'b0)) 
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_n_21),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_143_5 grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410
       (.D({ap_NS_fsm[22],grp_Autocorrelation_fu_103_ap_done}),
        .Q({ap_CS_fsm_state23,ap_CS_fsm_state15,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,\ap_CS_fsm_reg_n_12_[0] }),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[1] (ram_reg_bram_1_1[1:0]),
        .\ap_CS_fsm_reg[22] (grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_n_13),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[1]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg({grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1[6],grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1[3]}),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_n_48),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0),
        .grp_Autocorrelation_fu_103_ap_start_reg(grp_Autocorrelation_fu_103_ap_start_reg),
        .grp_Autocorrelation_fu_103_ap_start_reg_reg(grp_Autocorrelation_fu_103_ap_start_reg_reg),
        .icmp_ln62_1_reg_1381(icmp_ln62_1_reg_1381),
        .icmp_ln62_reg_1377(icmp_ln62_reg_1377),
        .\indata_addr_reg_118_reg[7]_0 ({grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0[7:2],grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0[0]}),
        .indata_address0(indata_address0[1]),
        .\indata_address0[1] (grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_14),
        .\indata_address0[1]_0 (\indata_address0[2]_INST_0_i_1_n_12 ),
        .indata_address1({indata_address1[7],indata_address1[5:4],indata_address1[2:0]}),
        .\indata_address1[2]_0 (grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_22),
        .\indata_address1[7] (\indata_address0[0]_INST_0_i_2_n_12 ),
        .\indata_address1[7]_0 (\indata_address1[7]_INST_0_i_2_n_12 ),
        .\indata_address1[7]_1 (grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_16),
        .indata_address1_0_sp_1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_13),
        .indata_address1_1_sp_1(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_21),
        .indata_address1_2_sp_1(\indata_address0[2]_INST_0_i_4_n_12 ),
        .indata_address1_4_sp_1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_14),
        .indata_address1_5_sp_1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_15),
        .indata_ce0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_ce0),
        .indata_d0(indata_d0),
        .\indata_d0[15] (grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_d0),
        .indata_q1(indata_q1),
        .indata_we0(indata_we0),
        .\zext_ln143_cast_reg_110_reg[2]_0 (empty_89_reg_1744));
  FDRE #(
    .INIT(1'b0)) 
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_n_48),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_64_1 grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366
       (.D(ap_NS_fsm[4]),
        .DSP_ALU_INST(b_assign_reg_1385),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[14] (grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_22),
        .\ap_CS_fsm_reg[3] (grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_29),
        .ap_NS_fsm14_out(ap_NS_fsm14_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4_reg_0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_27),
        .ap_loop_init_int_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_49),
        .ap_rst(ap_rst),
        .grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[7:3]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1({grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1[6],grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1[3:1]}),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0(add_ln64_fu_89_p2),
        .icmp_ln62_1_fu_742_p2(icmp_ln62_1_fu_742_p2),
        .icmp_ln62_1_reg_1381(icmp_ln62_1_reg_1381),
        .\indata_addr_reg_143_pp0_iter3_reg_reg[2]__0_0 (grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0),
        .indata_address0({indata_address0[7:3],indata_address0[0]}),
        .\indata_address0[0]_0 (\indata_address0[7]_INST_0_i_3_n_12 ),
        .\indata_address0[0]_1 (add_ln49_fu_93_p2),
        .\indata_address0[0]_2 (grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_19),
        .\indata_address0[0]_3 (\indata_address0[2]_INST_0_i_1_n_12 ),
        .\indata_address0[7] ({grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0[7:3],grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0[0]}),
        .indata_address0_0_sp_1(\indata_address0[2]_INST_0_i_4_n_12 ),
        .indata_address0_3_sp_1(\indata_address0[7]_INST_0_i_2_n_12 ),
        .indata_address1({indata_address1[6],indata_address1[3]}),
        .\indata_address1[6] (\indata_address0[0]_INST_0_i_2_n_12 ),
        .\indata_address1[6]_0 ({grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1[6],grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1[3]}),
        .\indata_address1[6]_1 (\indata_address1[7]_INST_0_i_2_n_12 ),
        .indata_ce0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_ce0),
        .indata_ce0_0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_21),
        .indata_d0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_d0),
        .indata_q1(indata_q1),
        .\k_2_fu_44_reg[1]_0 (grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_21),
        .\k_2_fu_44_reg[5]_0 (grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_48),
        .\k_2_fu_44_reg[7]_0 (grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_46));
  FDRE #(
    .INIT(1'b0)) 
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_29),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_76_2 grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373
       (.D(ap_NS_fsm[6:5]),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,Q[1],ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .WEBWE(WEBWE),
        .address0(address0),
        .ap_NS_fsm14_out(ap_NS_fsm14_out),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .grp_Autocorrelation_fu_103_L_ACF_address0(grp_Autocorrelation_fu_103_L_ACF_address0),
        .indata_ce0(indata_ce0),
        .indata_ce0_0(\indata_address0[2]_INST_0_i_4_n_12 ),
        .indata_ce0_1(\indata_address0[0]_INST_0_i_2_n_12 ),
        .indata_ce0_2(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_27),
        .\k_3_fu_30_reg[4]_0 (grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_n_16),
        .ram_reg_bram_1(ram_reg_bram_0_i_88_n_12),
        .ram_reg_bram_1_0(ram_reg_bram_0_i_95_n_12),
        .ram_reg_bram_1_1(ram_reg_bram_1),
        .ram_reg_bram_1_2(ram_reg_bram_1_0),
        .ram_reg_bram_1_3(ram_reg_bram_1_1[2:1]),
        .ram_reg_bram_1_4(ram_reg_bram_0_i_94_n_12),
        .ram_reg_bram_1_5(ram_reg_bram_0_i_93_n_12));
  FDRE #(
    .INIT(1'b0)) 
    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_n_16),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .R(ap_rst));
  FDRE \icmp_ln107_reg_1330_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_ln107_fu_450_p2),
        .Q(icmp_ln107_reg_1330),
        .R(1'b0));
  FDRE \icmp_ln57_reg_1325_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_16),
        .Q(\icmp_ln57_reg_1325_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln62_1_reg_1381[0]_i_1 
       (.I0(\icmp_ln62_1_reg_1381[0]_i_2_n_12 ),
        .I1(\icmp_ln62_1_reg_1381[0]_i_3_n_12 ),
        .I2(\icmp_ln57_reg_1325_reg[0]_0 ),
        .I3(\icmp_ln62_reg_1377_reg[0]_0 ),
        .I4(\icmp_ln62_1_reg_1381[0]_i_5_n_12 ),
        .O(icmp_ln62_1_fu_742_p2));
  LUT5 #(
    .INIT(32'h3A0A303A)) 
    \icmp_ln62_1_reg_1381[0]_i_2 
       (.I0(and_ln107_reg_1350),
        .I1(and_ln107_8_reg_1356),
        .I2(or_ln107_reg_1361),
        .I3(\icmp_ln62_1_reg_1381_reg[0]_1 [1]),
        .I4(\icmp_ln62_1_reg_1381_reg[0]_0 ),
        .O(\icmp_ln62_1_reg_1381[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0101010000000001)) 
    \icmp_ln62_1_reg_1381[0]_i_3 
       (.I0(and_ln107_reg_1350),
        .I1(icmp_ln107_reg_1330),
        .I2(or_ln107_reg_1361),
        .I3(\icmp_ln62_1_reg_1381_reg[0]_3 [1]),
        .I4(\icmp_ln62_1_reg_1381_reg[0]_4 ),
        .I5(\icmp_ln62_1_reg_1381_reg[0]_3 [2]),
        .O(\icmp_ln62_1_reg_1381[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFF00FF82FFFFFF82)) 
    \icmp_ln62_1_reg_1381[0]_i_5 
       (.I0(and_ln107_reg_1350),
        .I1(\icmp_ln62_1_reg_1381_reg[0]_0 ),
        .I2(\icmp_ln62_1_reg_1381_reg[0]_1 [1]),
        .I3(\icmp_ln62_1_reg_1381[0]_i_3_n_12 ),
        .I4(or_ln107_reg_1361),
        .I5(\icmp_ln62_1_reg_1381_reg[0]_2 ),
        .O(\icmp_ln62_1_reg_1381[0]_i_5_n_12 ));
  FDRE \icmp_ln62_1_reg_1381_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(icmp_ln62_1_fu_742_p2),
        .Q(icmp_ln62_1_reg_1381),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h55550001)) 
    \icmp_ln62_reg_1377[0]_i_1 
       (.I0(\icmp_ln57_reg_1325_reg[0]_0 ),
        .I1(\icmp_ln62_1_reg_1381[0]_i_2_n_12 ),
        .I2(\icmp_ln62_1_reg_1381[0]_i_5_n_12 ),
        .I3(\icmp_ln62_reg_1377_reg[0]_0 ),
        .I4(\icmp_ln62_1_reg_1381[0]_i_3_n_12 ),
        .O(icmp_ln62_fu_720_p2));
  FDRE \icmp_ln62_reg_1377_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(icmp_ln62_fu_720_p2),
        .Q(icmp_ln62_reg_1377),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \indata_address0[0]_INST_0_i_2 
       (.I0(icmp_ln62_reg_1377),
        .I1(ap_CS_fsm_state23),
        .O(\indata_address0[0]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \indata_address0[2]_INST_0_i_1 
       (.I0(ap_CS_fsm_state23),
        .I1(icmp_ln62_reg_1377),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state6),
        .O(\indata_address0[2]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \indata_address0[2]_INST_0_i_4 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .O(\indata_address0[2]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \indata_address0[7]_INST_0_i_2 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state23),
        .I3(icmp_ln62_reg_1377),
        .O(\indata_address0[7]_INST_0_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \indata_address0[7]_INST_0_i_3 
       (.I0(icmp_ln62_1_reg_1381),
        .I1(ap_CS_fsm_state5),
        .O(\indata_address0[7]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indata_address1[7]_INST_0_i_2 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state10),
        .O(\indata_address1[7]_INST_0_i_2_n_12 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 mac_muladd_16s_16s_32s_33_4_1_U57
       (.A({mac_muladd_16s_16s_32s_33_4_1_U57_n_60,mac_muladd_16s_16s_32s_33_4_1_U57_n_61,mac_muladd_16s_16s_32s_33_4_1_U57_n_62,mac_muladd_16s_16s_32s_33_4_1_U57_n_63,mac_muladd_16s_16s_32s_33_4_1_U57_n_64,mac_muladd_16s_16s_32s_33_4_1_U57_n_65,mac_muladd_16s_16s_32s_33_4_1_U57_n_66,mac_muladd_16s_16s_32s_33_4_1_U57_n_67,mac_muladd_16s_16s_32s_33_4_1_U57_n_68,mac_muladd_16s_16s_32s_33_4_1_U57_n_69,mac_muladd_16s_16s_32s_33_4_1_U57_n_70,mac_muladd_16s_16s_32s_33_4_1_U57_n_71,mac_muladd_16s_16s_32s_33_4_1_U57_n_72,mac_muladd_16s_16s_32s_33_4_1_U57_n_73,mac_muladd_16s_16s_32s_33_4_1_U57_n_74,mac_muladd_16s_16s_32s_33_4_1_U57_n_75}),
        .CEA2(reg_422),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U57_n_12,mac_muladd_16s_16s_32s_33_4_1_U57_n_13,mac_muladd_16s_16s_32s_33_4_1_U57_n_14,mac_muladd_16s_16s_32s_33_4_1_U57_n_15,mac_muladd_16s_16s_32s_33_4_1_U57_n_16,mac_muladd_16s_16s_32s_33_4_1_U57_n_17,mac_muladd_16s_16s_32s_33_4_1_U57_n_18,mac_muladd_16s_16s_32s_33_4_1_U57_n_19,mac_muladd_16s_16s_32s_33_4_1_U57_n_20,mac_muladd_16s_16s_32s_33_4_1_U57_n_21,mac_muladd_16s_16s_32s_33_4_1_U57_n_22,mac_muladd_16s_16s_32s_33_4_1_U57_n_23,mac_muladd_16s_16s_32s_33_4_1_U57_n_24,mac_muladd_16s_16s_32s_33_4_1_U57_n_25,mac_muladd_16s_16s_32s_33_4_1_U57_n_26,mac_muladd_16s_16s_32s_33_4_1_U57_n_27,mac_muladd_16s_16s_32s_33_4_1_U57_n_28,mac_muladd_16s_16s_32s_33_4_1_U57_n_29,mac_muladd_16s_16s_32s_33_4_1_U57_n_30,mac_muladd_16s_16s_32s_33_4_1_U57_n_31,mac_muladd_16s_16s_32s_33_4_1_U57_n_32,mac_muladd_16s_16s_32s_33_4_1_U57_n_33,mac_muladd_16s_16s_32s_33_4_1_U57_n_34,mac_muladd_16s_16s_32s_33_4_1_U57_n_35,mac_muladd_16s_16s_32s_33_4_1_U57_n_36,mac_muladd_16s_16s_32s_33_4_1_U57_n_37,mac_muladd_16s_16s_32s_33_4_1_U57_n_38,mac_muladd_16s_16s_32s_33_4_1_U57_n_39,mac_muladd_16s_16s_32s_33_4_1_U57_n_40,mac_muladd_16s_16s_32s_33_4_1_U57_n_41,mac_muladd_16s_16s_32s_33_4_1_U57_n_42,mac_muladd_16s_16s_32s_33_4_1_U57_n_43,mac_muladd_16s_16s_32s_33_4_1_U57_n_44,mac_muladd_16s_16s_32s_33_4_1_U57_n_45,mac_muladd_16s_16s_32s_33_4_1_U57_n_46,mac_muladd_16s_16s_32s_33_4_1_U57_n_47,mac_muladd_16s_16s_32s_33_4_1_U57_n_48,mac_muladd_16s_16s_32s_33_4_1_U57_n_49,mac_muladd_16s_16s_32s_33_4_1_U57_n_50,mac_muladd_16s_16s_32s_33_4_1_U57_n_51,mac_muladd_16s_16s_32s_33_4_1_U57_n_52,mac_muladd_16s_16s_32s_33_4_1_U57_n_53,mac_muladd_16s_16s_32s_33_4_1_U57_n_54,mac_muladd_16s_16s_32s_33_4_1_U57_n_55,mac_muladd_16s_16s_32s_33_4_1_U57_n_56,mac_muladd_16s_16s_32s_33_4_1_U57_n_57,mac_muladd_16s_16s_32s_33_4_1_U57_n_58,mac_muladd_16s_16s_32s_33_4_1_U57_n_59}),
        .Q(ap_CS_fsm_state10),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12 mac_muladd_16s_16s_32s_33_4_1_U58
       (.A({mac_muladd_16s_16s_32s_33_4_1_U61_n_45,mac_muladd_16s_16s_32s_33_4_1_U61_n_46,mac_muladd_16s_16s_32s_33_4_1_U61_n_47,mac_muladd_16s_16s_32s_33_4_1_U61_n_48,mac_muladd_16s_16s_32s_33_4_1_U61_n_49,mac_muladd_16s_16s_32s_33_4_1_U61_n_50,mac_muladd_16s_16s_32s_33_4_1_U61_n_51,mac_muladd_16s_16s_32s_33_4_1_U61_n_52,mac_muladd_16s_16s_32s_33_4_1_U61_n_53,mac_muladd_16s_16s_32s_33_4_1_U61_n_54,mac_muladd_16s_16s_32s_33_4_1_U61_n_55,mac_muladd_16s_16s_32s_33_4_1_U61_n_56,mac_muladd_16s_16s_32s_33_4_1_U61_n_57,mac_muladd_16s_16s_32s_33_4_1_U61_n_58,mac_muladd_16s_16s_32s_33_4_1_U61_n_59,mac_muladd_16s_16s_32s_33_4_1_U61_n_60}),
        .CEA2(reg_422),
        .DSP_ALU_INST({mac_muladd_16s_16s_32s_33_4_1_U57_n_60,mac_muladd_16s_16s_32s_33_4_1_U57_n_61,mac_muladd_16s_16s_32s_33_4_1_U57_n_62,mac_muladd_16s_16s_32s_33_4_1_U57_n_63,mac_muladd_16s_16s_32s_33_4_1_U57_n_64,mac_muladd_16s_16s_32s_33_4_1_U57_n_65,mac_muladd_16s_16s_32s_33_4_1_U57_n_66,mac_muladd_16s_16s_32s_33_4_1_U57_n_67,mac_muladd_16s_16s_32s_33_4_1_U57_n_68,mac_muladd_16s_16s_32s_33_4_1_U57_n_69,mac_muladd_16s_16s_32s_33_4_1_U57_n_70,mac_muladd_16s_16s_32s_33_4_1_U57_n_71,mac_muladd_16s_16s_32s_33_4_1_U57_n_72,mac_muladd_16s_16s_32s_33_4_1_U57_n_73,mac_muladd_16s_16s_32s_33_4_1_U57_n_74,mac_muladd_16s_16s_32s_33_4_1_U57_n_75}),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U58_n_13,mac_muladd_16s_16s_32s_33_4_1_U58_n_14,mac_muladd_16s_16s_32s_33_4_1_U58_n_15,mac_muladd_16s_16s_32s_33_4_1_U58_n_16,mac_muladd_16s_16s_32s_33_4_1_U58_n_17,mac_muladd_16s_16s_32s_33_4_1_U58_n_18,mac_muladd_16s_16s_32s_33_4_1_U58_n_19,mac_muladd_16s_16s_32s_33_4_1_U58_n_20,mac_muladd_16s_16s_32s_33_4_1_U58_n_21,mac_muladd_16s_16s_32s_33_4_1_U58_n_22,mac_muladd_16s_16s_32s_33_4_1_U58_n_23,mac_muladd_16s_16s_32s_33_4_1_U58_n_24,mac_muladd_16s_16s_32s_33_4_1_U58_n_25,mac_muladd_16s_16s_32s_33_4_1_U58_n_26,mac_muladd_16s_16s_32s_33_4_1_U58_n_27,mac_muladd_16s_16s_32s_33_4_1_U58_n_28,mac_muladd_16s_16s_32s_33_4_1_U58_n_29,mac_muladd_16s_16s_32s_33_4_1_U58_n_30,mac_muladd_16s_16s_32s_33_4_1_U58_n_31,mac_muladd_16s_16s_32s_33_4_1_U58_n_32,mac_muladd_16s_16s_32s_33_4_1_U58_n_33,mac_muladd_16s_16s_32s_33_4_1_U58_n_34,mac_muladd_16s_16s_32s_33_4_1_U58_n_35,mac_muladd_16s_16s_32s_33_4_1_U58_n_36,mac_muladd_16s_16s_32s_33_4_1_U58_n_37,mac_muladd_16s_16s_32s_33_4_1_U58_n_38,mac_muladd_16s_16s_32s_33_4_1_U58_n_39,mac_muladd_16s_16s_32s_33_4_1_U58_n_40,mac_muladd_16s_16s_32s_33_4_1_U58_n_41,mac_muladd_16s_16s_32s_33_4_1_U58_n_42,mac_muladd_16s_16s_32s_33_4_1_U58_n_43,mac_muladd_16s_16s_32s_33_4_1_U58_n_44,mac_muladd_16s_16s_32s_33_4_1_U58_n_45,mac_muladd_16s_16s_32s_33_4_1_U58_n_46,mac_muladd_16s_16s_32s_33_4_1_U58_n_47,mac_muladd_16s_16s_32s_33_4_1_U58_n_48,mac_muladd_16s_16s_32s_33_4_1_U58_n_49,mac_muladd_16s_16s_32s_33_4_1_U58_n_50,mac_muladd_16s_16s_32s_33_4_1_U58_n_51,mac_muladd_16s_16s_32s_33_4_1_U58_n_52,mac_muladd_16s_16s_32s_33_4_1_U58_n_53,mac_muladd_16s_16s_32s_33_4_1_U58_n_54,mac_muladd_16s_16s_32s_33_4_1_U58_n_55,mac_muladd_16s_16s_32s_33_4_1_U58_n_56,mac_muladd_16s_16s_32s_33_4_1_U58_n_57,mac_muladd_16s_16s_32s_33_4_1_U58_n_58,mac_muladd_16s_16s_32s_33_4_1_U58_n_59,mac_muladd_16s_16s_32s_33_4_1_U58_n_60}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state8}),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13 mac_muladd_16s_16s_32s_33_4_1_U59
       (.A({mac_muladd_16s_16s_32s_33_4_1_U57_n_60,mac_muladd_16s_16s_32s_33_4_1_U57_n_61,mac_muladd_16s_16s_32s_33_4_1_U57_n_62,mac_muladd_16s_16s_32s_33_4_1_U57_n_63,mac_muladd_16s_16s_32s_33_4_1_U57_n_64,mac_muladd_16s_16s_32s_33_4_1_U57_n_65,mac_muladd_16s_16s_32s_33_4_1_U57_n_66,mac_muladd_16s_16s_32s_33_4_1_U57_n_67,mac_muladd_16s_16s_32s_33_4_1_U57_n_68,mac_muladd_16s_16s_32s_33_4_1_U57_n_69,mac_muladd_16s_16s_32s_33_4_1_U57_n_70,mac_muladd_16s_16s_32s_33_4_1_U57_n_71,mac_muladd_16s_16s_32s_33_4_1_U57_n_72,mac_muladd_16s_16s_32s_33_4_1_U57_n_73,mac_muladd_16s_16s_32s_33_4_1_U57_n_74,mac_muladd_16s_16s_32s_33_4_1_U57_n_75}),
        .CEA2(reg_422),
        .DI(mac_muladd_16s_16s_32s_33_4_1_U59_n_47),
        .P({ap_clk_1,mac_muladd_16s_16s_32s_33_4_1_U59_n_13,mac_muladd_16s_16s_32s_33_4_1_U59_n_14,mac_muladd_16s_16s_32s_33_4_1_U59_n_15,mac_muladd_16s_16s_32s_33_4_1_U59_n_16,mac_muladd_16s_16s_32s_33_4_1_U59_n_17,mac_muladd_16s_16s_32s_33_4_1_U59_n_18,mac_muladd_16s_16s_32s_33_4_1_U59_n_19,mac_muladd_16s_16s_32s_33_4_1_U59_n_20,mac_muladd_16s_16s_32s_33_4_1_U59_n_21,mac_muladd_16s_16s_32s_33_4_1_U59_n_22,mac_muladd_16s_16s_32s_33_4_1_U59_n_23,mac_muladd_16s_16s_32s_33_4_1_U59_n_24,mac_muladd_16s_16s_32s_33_4_1_U59_n_25,mac_muladd_16s_16s_32s_33_4_1_U59_n_26,mac_muladd_16s_16s_32s_33_4_1_U59_n_27,mac_muladd_16s_16s_32s_33_4_1_U59_n_28,mac_muladd_16s_16s_32s_33_4_1_U59_n_29,mac_muladd_16s_16s_32s_33_4_1_U59_n_30,mac_muladd_16s_16s_32s_33_4_1_U59_n_31,mac_muladd_16s_16s_32s_33_4_1_U59_n_32,mac_muladd_16s_16s_32s_33_4_1_U59_n_33,mac_muladd_16s_16s_32s_33_4_1_U59_n_34,mac_muladd_16s_16s_32s_33_4_1_U59_n_35,mac_muladd_16s_16s_32s_33_4_1_U59_n_36,mac_muladd_16s_16s_32s_33_4_1_U59_n_37,mac_muladd_16s_16s_32s_33_4_1_U59_n_38,mac_muladd_16s_16s_32s_33_4_1_U59_n_39,mac_muladd_16s_16s_32s_33_4_1_U59_n_40,mac_muladd_16s_16s_32s_33_4_1_U59_n_41,mac_muladd_16s_16s_32s_33_4_1_U59_n_42,mac_muladd_16s_16s_32s_33_4_1_U59_n_43}),
        .Q(ap_CS_fsm_state11),
        .S(mac_muladd_16s_16s_32s_33_4_1_U59_n_45),
        .\add_ln120_reg_1688_reg[31] ({ap_clk_0,mul_16s_16s_32_1_1_U51_n_13,mul_16s_16s_32_1_1_U51_n_14,mul_16s_16s_32_1_1_U51_n_15}),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1),
        .q0({q0[32:30],q0[1:0]}),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1({mac_muladd_16s_16s_32s_33_4_1_U59_n_48,mac_muladd_16s_16s_32s_33_4_1_U59_n_49}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14 mac_muladd_16s_16s_32s_33_4_1_U60
       (.CO(\add_ln115_reg_1709_reg[39]_i_13_n_18 ),
        .DSP_ALU_INST(reg_417),
        .P({mac_muladd_16s_16s_32s_33_4_1_U60_n_12,mac_muladd_16s_16s_32s_33_4_1_U60_n_13,mac_muladd_16s_16s_32s_33_4_1_U60_n_14,mac_muladd_16s_16s_32s_33_4_1_U60_n_15,mac_muladd_16s_16s_32s_33_4_1_U60_n_16,mac_muladd_16s_16s_32s_33_4_1_U60_n_17,mac_muladd_16s_16s_32s_33_4_1_U60_n_18,mac_muladd_16s_16s_32s_33_4_1_U60_n_19,mac_muladd_16s_16s_32s_33_4_1_U60_n_20,mac_muladd_16s_16s_32s_33_4_1_U60_n_21,mac_muladd_16s_16s_32s_33_4_1_U60_n_22,mac_muladd_16s_16s_32s_33_4_1_U60_n_23,mac_muladd_16s_16s_32s_33_4_1_U60_n_24,mac_muladd_16s_16s_32s_33_4_1_U60_n_25,mac_muladd_16s_16s_32s_33_4_1_U60_n_26,mac_muladd_16s_16s_32s_33_4_1_U60_n_27,mac_muladd_16s_16s_32s_33_4_1_U60_n_28,mac_muladd_16s_16s_32s_33_4_1_U60_n_29,mac_muladd_16s_16s_32s_33_4_1_U60_n_30,mac_muladd_16s_16s_32s_33_4_1_U60_n_31,mac_muladd_16s_16s_32s_33_4_1_U60_n_32,mac_muladd_16s_16s_32s_33_4_1_U60_n_33,mac_muladd_16s_16s_32s_33_4_1_U60_n_34,mac_muladd_16s_16s_32s_33_4_1_U60_n_35,mac_muladd_16s_16s_32s_33_4_1_U60_n_36,mac_muladd_16s_16s_32s_33_4_1_U60_n_37,mac_muladd_16s_16s_32s_33_4_1_U60_n_38,mac_muladd_16s_16s_32s_33_4_1_U60_n_39,mac_muladd_16s_16s_32s_33_4_1_U60_n_40,mac_muladd_16s_16s_32s_33_4_1_U60_n_41,mac_muladd_16s_16s_32s_33_4_1_U60_n_42,mac_muladd_16s_16s_32s_33_4_1_U60_n_43,mac_muladd_16s_16s_32s_33_4_1_U60_n_44}),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .S(mac_muladd_16s_16s_32s_33_4_1_U60_n_45),
        .\add_ln115_reg_1709_reg[39] (add_ln115_1_reg_1663[34:32]),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15 mac_muladd_16s_16s_32s_33_4_1_U61
       (.A({mac_muladd_16s_16s_32s_33_4_1_U61_n_45,mac_muladd_16s_16s_32s_33_4_1_U61_n_46,mac_muladd_16s_16s_32s_33_4_1_U61_n_47,mac_muladd_16s_16s_32s_33_4_1_U61_n_48,mac_muladd_16s_16s_32s_33_4_1_U61_n_49,mac_muladd_16s_16s_32s_33_4_1_U61_n_50,mac_muladd_16s_16s_32s_33_4_1_U61_n_51,mac_muladd_16s_16s_32s_33_4_1_U61_n_52,mac_muladd_16s_16s_32s_33_4_1_U61_n_53,mac_muladd_16s_16s_32s_33_4_1_U61_n_54,mac_muladd_16s_16s_32s_33_4_1_U61_n_55,mac_muladd_16s_16s_32s_33_4_1_U61_n_56,mac_muladd_16s_16s_32s_33_4_1_U61_n_57,mac_muladd_16s_16s_32s_33_4_1_U61_n_58,mac_muladd_16s_16s_32s_33_4_1_U61_n_59,mac_muladd_16s_16s_32s_33_4_1_U61_n_60}),
        .CEA2(reg_422),
        .P({mac_muladd_16s_16s_32s_33_4_1_U61_n_12,mac_muladd_16s_16s_32s_33_4_1_U61_n_13,mac_muladd_16s_16s_32s_33_4_1_U61_n_14,mac_muladd_16s_16s_32s_33_4_1_U61_n_15,mac_muladd_16s_16s_32s_33_4_1_U61_n_16,mac_muladd_16s_16s_32s_33_4_1_U61_n_17,mac_muladd_16s_16s_32s_33_4_1_U61_n_18,mac_muladd_16s_16s_32s_33_4_1_U61_n_19,mac_muladd_16s_16s_32s_33_4_1_U61_n_20,mac_muladd_16s_16s_32s_33_4_1_U61_n_21,mac_muladd_16s_16s_32s_33_4_1_U61_n_22,mac_muladd_16s_16s_32s_33_4_1_U61_n_23,mac_muladd_16s_16s_32s_33_4_1_U61_n_24,mac_muladd_16s_16s_32s_33_4_1_U61_n_25,mac_muladd_16s_16s_32s_33_4_1_U61_n_26,mac_muladd_16s_16s_32s_33_4_1_U61_n_27,mac_muladd_16s_16s_32s_33_4_1_U61_n_28,mac_muladd_16s_16s_32s_33_4_1_U61_n_29,mac_muladd_16s_16s_32s_33_4_1_U61_n_30,mac_muladd_16s_16s_32s_33_4_1_U61_n_31,mac_muladd_16s_16s_32s_33_4_1_U61_n_32,mac_muladd_16s_16s_32s_33_4_1_U61_n_33,mac_muladd_16s_16s_32s_33_4_1_U61_n_34,mac_muladd_16s_16s_32s_33_4_1_U61_n_35,mac_muladd_16s_16s_32s_33_4_1_U61_n_36,mac_muladd_16s_16s_32s_33_4_1_U61_n_37,mac_muladd_16s_16s_32s_33_4_1_U61_n_38,mac_muladd_16s_16s_32s_33_4_1_U61_n_39,mac_muladd_16s_16s_32s_33_4_1_U61_n_40,mac_muladd_16s_16s_32s_33_4_1_U61_n_41,mac_muladd_16s_16s_32s_33_4_1_U61_n_42,mac_muladd_16s_16s_32s_33_4_1_U61_n_43,mac_muladd_16s_16s_32s_33_4_1_U61_n_44}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_16 mac_muladd_16s_16s_32s_33_4_1_U68
       (.A({mac_muladd_16s_16s_32s_33_4_1_U57_n_60,mac_muladd_16s_16s_32s_33_4_1_U57_n_61,mac_muladd_16s_16s_32s_33_4_1_U57_n_62,mac_muladd_16s_16s_32s_33_4_1_U57_n_63,mac_muladd_16s_16s_32s_33_4_1_U57_n_64,mac_muladd_16s_16s_32s_33_4_1_U57_n_65,mac_muladd_16s_16s_32s_33_4_1_U57_n_66,mac_muladd_16s_16s_32s_33_4_1_U57_n_67,mac_muladd_16s_16s_32s_33_4_1_U57_n_68,mac_muladd_16s_16s_32s_33_4_1_U57_n_69,mac_muladd_16s_16s_32s_33_4_1_U57_n_70,mac_muladd_16s_16s_32s_33_4_1_U57_n_71,mac_muladd_16s_16s_32s_33_4_1_U57_n_72,mac_muladd_16s_16s_32s_33_4_1_U57_n_73,mac_muladd_16s_16s_32s_33_4_1_U57_n_74,mac_muladd_16s_16s_32s_33_4_1_U57_n_75}),
        .CEA2(reg_422),
        .D(add_ln121_fu_1075_p2),
        .DI(\add_ln121_reg_1734[39]_i_2_n_12 ),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state7}),
        .S({\add_ln121_reg_1734[39]_i_3_n_12 ,\add_ln121_reg_1734[39]_i_4_n_12 ,\add_ln121_reg_1734[39]_i_5_n_12 ,\add_ln121_reg_1734[39]_i_6_n_12 ,\add_ln121_reg_1734[39]_i_7_n_12 ,\add_ln121_reg_1734[39]_i_8_n_12 ,\add_ln121_reg_1734[39]_i_9_n_12 }),
        .\add_ln121_reg_1734_reg[47] ({\add_ln121_reg_1734[47]_i_2_n_12 ,\add_ln121_reg_1734[47]_i_3_n_12 ,\add_ln121_reg_1734[47]_i_4_n_12 ,\add_ln121_reg_1734[47]_i_5_n_12 ,\add_ln121_reg_1734[47]_i_6_n_12 ,\add_ln121_reg_1734[47]_i_7_n_12 ,\add_ln121_reg_1734[47]_i_8_n_12 ,\add_ln121_reg_1734[47]_i_9_n_12 }),
        .\add_ln121_reg_1734_reg[55] ({\add_ln121_reg_1734[55]_i_2_n_12 ,\add_ln121_reg_1734[55]_i_3_n_12 ,\add_ln121_reg_1734[55]_i_4_n_12 ,\add_ln121_reg_1734[55]_i_5_n_12 ,\add_ln121_reg_1734[55]_i_6_n_12 ,\add_ln121_reg_1734[55]_i_7_n_12 ,\add_ln121_reg_1734[55]_i_8_n_12 ,\add_ln121_reg_1734[55]_i_9_n_12 }),
        .\add_ln121_reg_1734_reg[63] (reg_427[61:0]),
        .\add_ln121_reg_1734_reg[63]_0 ({\add_ln121_reg_1734[63]_i_2_n_12 ,\add_ln121_reg_1734[63]_i_3_n_12 ,\add_ln121_reg_1734[63]_i_4_n_12 ,\add_ln121_reg_1734[63]_i_5_n_12 ,\add_ln121_reg_1734[63]_i_6_n_12 ,\add_ln121_reg_1734[63]_i_7_n_12 ,\add_ln121_reg_1734[63]_i_8_n_12 ,\add_ln121_reg_1734[63]_i_9_n_12 }),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 mac_muladd_16s_16s_33s_33_4_1_U62
       (.CO(\add_ln115_reg_1709_reg[39]_i_13_n_18 ),
        .O(sext_ln115_6_fu_1001_p1[32]),
        .P({mac_muladd_16s_16s_33s_33_4_1_U62_n_12,mac_muladd_16s_16s_33s_33_4_1_U62_n_13,mac_muladd_16s_16s_33s_33_4_1_U62_n_14,mac_muladd_16s_16s_33s_33_4_1_U62_n_15,mac_muladd_16s_16s_33s_33_4_1_U62_n_16,mac_muladd_16s_16s_33s_33_4_1_U62_n_17,mac_muladd_16s_16s_33s_33_4_1_U62_n_18,mac_muladd_16s_16s_33s_33_4_1_U62_n_19,mac_muladd_16s_16s_33s_33_4_1_U62_n_20,mac_muladd_16s_16s_33s_33_4_1_U62_n_21,mac_muladd_16s_16s_33s_33_4_1_U62_n_22,mac_muladd_16s_16s_33s_33_4_1_U62_n_23,mac_muladd_16s_16s_33s_33_4_1_U62_n_24,mac_muladd_16s_16s_33s_33_4_1_U62_n_25,mac_muladd_16s_16s_33s_33_4_1_U62_n_26,mac_muladd_16s_16s_33s_33_4_1_U62_n_27,mac_muladd_16s_16s_33s_33_4_1_U62_n_28,mac_muladd_16s_16s_33s_33_4_1_U62_n_29,mac_muladd_16s_16s_33s_33_4_1_U62_n_30,mac_muladd_16s_16s_33s_33_4_1_U62_n_31,mac_muladd_16s_16s_33s_33_4_1_U62_n_32,mac_muladd_16s_16s_33s_33_4_1_U62_n_33,mac_muladd_16s_16s_33s_33_4_1_U62_n_34,mac_muladd_16s_16s_33s_33_4_1_U62_n_35,mac_muladd_16s_16s_33s_33_4_1_U62_n_36,mac_muladd_16s_16s_33s_33_4_1_U62_n_37,mac_muladd_16s_16s_33s_33_4_1_U62_n_38,mac_muladd_16s_16s_33s_33_4_1_U62_n_39,mac_muladd_16s_16s_33s_33_4_1_U62_n_40,mac_muladd_16s_16s_33s_33_4_1_U62_n_41,mac_muladd_16s_16s_33s_33_4_1_U62_n_42,mac_muladd_16s_16s_33s_33_4_1_U62_n_43,mac_muladd_16s_16s_33s_33_4_1_U62_n_44}),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U57_n_12,mac_muladd_16s_16s_32s_33_4_1_U57_n_13,mac_muladd_16s_16s_32s_33_4_1_U57_n_14,mac_muladd_16s_16s_32s_33_4_1_U57_n_15,mac_muladd_16s_16s_32s_33_4_1_U57_n_16,mac_muladd_16s_16s_32s_33_4_1_U57_n_17,mac_muladd_16s_16s_32s_33_4_1_U57_n_18,mac_muladd_16s_16s_32s_33_4_1_U57_n_19,mac_muladd_16s_16s_32s_33_4_1_U57_n_20,mac_muladd_16s_16s_32s_33_4_1_U57_n_21,mac_muladd_16s_16s_32s_33_4_1_U57_n_22,mac_muladd_16s_16s_32s_33_4_1_U57_n_23,mac_muladd_16s_16s_32s_33_4_1_U57_n_24,mac_muladd_16s_16s_32s_33_4_1_U57_n_25,mac_muladd_16s_16s_32s_33_4_1_U57_n_26,mac_muladd_16s_16s_32s_33_4_1_U57_n_27,mac_muladd_16s_16s_32s_33_4_1_U57_n_28,mac_muladd_16s_16s_32s_33_4_1_U57_n_29,mac_muladd_16s_16s_32s_33_4_1_U57_n_30,mac_muladd_16s_16s_32s_33_4_1_U57_n_31,mac_muladd_16s_16s_32s_33_4_1_U57_n_32,mac_muladd_16s_16s_32s_33_4_1_U57_n_33,mac_muladd_16s_16s_32s_33_4_1_U57_n_34,mac_muladd_16s_16s_32s_33_4_1_U57_n_35,mac_muladd_16s_16s_32s_33_4_1_U57_n_36,mac_muladd_16s_16s_32s_33_4_1_U57_n_37,mac_muladd_16s_16s_32s_33_4_1_U57_n_38,mac_muladd_16s_16s_32s_33_4_1_U57_n_39,mac_muladd_16s_16s_32s_33_4_1_U57_n_40,mac_muladd_16s_16s_32s_33_4_1_U57_n_41,mac_muladd_16s_16s_32s_33_4_1_U57_n_42,mac_muladd_16s_16s_32s_33_4_1_U57_n_43,mac_muladd_16s_16s_32s_33_4_1_U57_n_44,mac_muladd_16s_16s_32s_33_4_1_U57_n_45,mac_muladd_16s_16s_32s_33_4_1_U57_n_46,mac_muladd_16s_16s_32s_33_4_1_U57_n_47,mac_muladd_16s_16s_32s_33_4_1_U57_n_48,mac_muladd_16s_16s_32s_33_4_1_U57_n_49,mac_muladd_16s_16s_32s_33_4_1_U57_n_50,mac_muladd_16s_16s_32s_33_4_1_U57_n_51,mac_muladd_16s_16s_32s_33_4_1_U57_n_52,mac_muladd_16s_16s_32s_33_4_1_U57_n_53,mac_muladd_16s_16s_32s_33_4_1_U57_n_54,mac_muladd_16s_16s_32s_33_4_1_U57_n_55,mac_muladd_16s_16s_32s_33_4_1_U57_n_56,mac_muladd_16s_16s_32s_33_4_1_U57_n_57,mac_muladd_16s_16s_32s_33_4_1_U57_n_58,mac_muladd_16s_16s_32s_33_4_1_U57_n_59}),
        .Q(ap_CS_fsm_state9),
        .S(mac_muladd_16s_16s_33s_33_4_1_U62_n_45),
        .\add_ln115_reg_1709_reg[39] (add_ln115_1_reg_1663[33:32]),
        .\add_ln115_reg_1709_reg[39]_0 (mac_muladd_16s_16s_32s_33_4_1_U60_n_12),
        .\add_ln115_reg_1709_reg[39]_i_13 (mac_muladd_16s_16s_32s_33_4_1_U61_n_12),
        .ap_clk(ap_clk),
        .ap_clk_0(mac_muladd_16s_16s_33s_33_4_1_U62_n_46),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_17 mac_muladd_16s_16s_33s_33_4_1_U63
       (.P({mac_muladd_16s_16s_33s_33_4_1_U63_n_12,mac_muladd_16s_16s_33s_33_4_1_U63_n_13,mac_muladd_16s_16s_33s_33_4_1_U63_n_14,mac_muladd_16s_16s_33s_33_4_1_U63_n_15,mac_muladd_16s_16s_33s_33_4_1_U63_n_16,mac_muladd_16s_16s_33s_33_4_1_U63_n_17,mac_muladd_16s_16s_33s_33_4_1_U63_n_18,mac_muladd_16s_16s_33s_33_4_1_U63_n_19,mac_muladd_16s_16s_33s_33_4_1_U63_n_20,mac_muladd_16s_16s_33s_33_4_1_U63_n_21,mac_muladd_16s_16s_33s_33_4_1_U63_n_22,mac_muladd_16s_16s_33s_33_4_1_U63_n_23,mac_muladd_16s_16s_33s_33_4_1_U63_n_24,mac_muladd_16s_16s_33s_33_4_1_U63_n_25,mac_muladd_16s_16s_33s_33_4_1_U63_n_26,mac_muladd_16s_16s_33s_33_4_1_U63_n_27,mac_muladd_16s_16s_33s_33_4_1_U63_n_28,mac_muladd_16s_16s_33s_33_4_1_U63_n_29,mac_muladd_16s_16s_33s_33_4_1_U63_n_30,mac_muladd_16s_16s_33s_33_4_1_U63_n_31,mac_muladd_16s_16s_33s_33_4_1_U63_n_32,mac_muladd_16s_16s_33s_33_4_1_U63_n_33,mac_muladd_16s_16s_33s_33_4_1_U63_n_34,mac_muladd_16s_16s_33s_33_4_1_U63_n_35,mac_muladd_16s_16s_33s_33_4_1_U63_n_36,mac_muladd_16s_16s_33s_33_4_1_U63_n_37,mac_muladd_16s_16s_33s_33_4_1_U63_n_38,mac_muladd_16s_16s_33s_33_4_1_U63_n_39,mac_muladd_16s_16s_33s_33_4_1_U63_n_40,mac_muladd_16s_16s_33s_33_4_1_U63_n_41,mac_muladd_16s_16s_33s_33_4_1_U63_n_42,mac_muladd_16s_16s_33s_33_4_1_U63_n_43,mac_muladd_16s_16s_33s_33_4_1_U63_n_44}),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U58_n_13,mac_muladd_16s_16s_32s_33_4_1_U58_n_14,mac_muladd_16s_16s_32s_33_4_1_U58_n_15,mac_muladd_16s_16s_32s_33_4_1_U58_n_16,mac_muladd_16s_16s_32s_33_4_1_U58_n_17,mac_muladd_16s_16s_32s_33_4_1_U58_n_18,mac_muladd_16s_16s_32s_33_4_1_U58_n_19,mac_muladd_16s_16s_32s_33_4_1_U58_n_20,mac_muladd_16s_16s_32s_33_4_1_U58_n_21,mac_muladd_16s_16s_32s_33_4_1_U58_n_22,mac_muladd_16s_16s_32s_33_4_1_U58_n_23,mac_muladd_16s_16s_32s_33_4_1_U58_n_24,mac_muladd_16s_16s_32s_33_4_1_U58_n_25,mac_muladd_16s_16s_32s_33_4_1_U58_n_26,mac_muladd_16s_16s_32s_33_4_1_U58_n_27,mac_muladd_16s_16s_32s_33_4_1_U58_n_28,mac_muladd_16s_16s_32s_33_4_1_U58_n_29,mac_muladd_16s_16s_32s_33_4_1_U58_n_30,mac_muladd_16s_16s_32s_33_4_1_U58_n_31,mac_muladd_16s_16s_32s_33_4_1_U58_n_32,mac_muladd_16s_16s_32s_33_4_1_U58_n_33,mac_muladd_16s_16s_32s_33_4_1_U58_n_34,mac_muladd_16s_16s_32s_33_4_1_U58_n_35,mac_muladd_16s_16s_32s_33_4_1_U58_n_36,mac_muladd_16s_16s_32s_33_4_1_U58_n_37,mac_muladd_16s_16s_32s_33_4_1_U58_n_38,mac_muladd_16s_16s_32s_33_4_1_U58_n_39,mac_muladd_16s_16s_32s_33_4_1_U58_n_40,mac_muladd_16s_16s_32s_33_4_1_U58_n_41,mac_muladd_16s_16s_32s_33_4_1_U58_n_42,mac_muladd_16s_16s_32s_33_4_1_U58_n_43,mac_muladd_16s_16s_32s_33_4_1_U58_n_44,mac_muladd_16s_16s_32s_33_4_1_U58_n_45,mac_muladd_16s_16s_32s_33_4_1_U58_n_46,mac_muladd_16s_16s_32s_33_4_1_U58_n_47,mac_muladd_16s_16s_32s_33_4_1_U58_n_48,mac_muladd_16s_16s_32s_33_4_1_U58_n_49,mac_muladd_16s_16s_32s_33_4_1_U58_n_50,mac_muladd_16s_16s_32s_33_4_1_U58_n_51,mac_muladd_16s_16s_32s_33_4_1_U58_n_52,mac_muladd_16s_16s_32s_33_4_1_U58_n_53,mac_muladd_16s_16s_32s_33_4_1_U58_n_54,mac_muladd_16s_16s_32s_33_4_1_U58_n_55,mac_muladd_16s_16s_32s_33_4_1_U58_n_56,mac_muladd_16s_16s_32s_33_4_1_U58_n_57,mac_muladd_16s_16s_32s_33_4_1_U58_n_58,mac_muladd_16s_16s_32s_33_4_1_U58_n_59,mac_muladd_16s_16s_32s_33_4_1_U58_n_60}),
        .Q(ap_CS_fsm_state9),
        .S({mac_muladd_16s_16s_33s_33_4_1_U63_n_45,mac_muladd_16s_16s_33s_33_4_1_U63_n_46}),
        .\add_ln119_reg_1729_reg[39] (L_ACF_load_4_reg_1581[33:31]),
        .\add_ln119_reg_1729_reg[39]_0 (mul_ln98_reg_1643_reg_n_86),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1 mul_16s_16s_32_1_1_U45
       (.D(add_ln115_1_fu_937_p2),
        .Q(ap_CS_fsm_state7),
        .S({\add_ln115_1_reg_1663[39]_i_3_n_12 ,\add_ln115_1_reg_1663[39]_i_4_n_12 ,\add_ln115_1_reg_1663[39]_i_5_n_12 ,\add_ln115_1_reg_1663[39]_i_6_n_12 ,\add_ln115_1_reg_1663[39]_i_7_n_12 ,\add_ln115_1_reg_1663[39]_i_8_n_12 ,\add_ln115_1_reg_1663[39]_i_9_n_12 }),
        .\add_ln115_1_reg_1663_reg[47] ({\add_ln115_1_reg_1663[47]_i_2_n_12 ,\add_ln115_1_reg_1663[47]_i_3_n_12 ,\add_ln115_1_reg_1663[47]_i_4_n_12 ,\add_ln115_1_reg_1663[47]_i_5_n_12 ,\add_ln115_1_reg_1663[47]_i_6_n_12 ,\add_ln115_1_reg_1663[47]_i_7_n_12 ,\add_ln115_1_reg_1663[47]_i_8_n_12 ,\add_ln115_1_reg_1663[47]_i_9_n_12 }),
        .\add_ln115_1_reg_1663_reg[55] ({\add_ln115_1_reg_1663[55]_i_2_n_12 ,\add_ln115_1_reg_1663[55]_i_3_n_12 ,\add_ln115_1_reg_1663[55]_i_4_n_12 ,\add_ln115_1_reg_1663[55]_i_5_n_12 ,\add_ln115_1_reg_1663[55]_i_6_n_12 ,\add_ln115_1_reg_1663[55]_i_7_n_12 ,\add_ln115_1_reg_1663[55]_i_8_n_12 ,\add_ln115_1_reg_1663[55]_i_9_n_12 }),
        .\add_ln115_1_reg_1663_reg[63] (reg_427[61:0]),
        .\add_ln115_1_reg_1663_reg[63]_0 ({\add_ln115_1_reg_1663[63]_i_2_n_12 ,\add_ln115_1_reg_1663[63]_i_3_n_12 ,\add_ln115_1_reg_1663[63]_i_4_n_12 ,\add_ln115_1_reg_1663[63]_i_5_n_12 ,\add_ln115_1_reg_1663[63]_i_6_n_12 ,\add_ln115_1_reg_1663[63]_i_7_n_12 ,\add_ln115_1_reg_1663[63]_i_8_n_12 ,\add_ln115_1_reg_1663[63]_i_9_n_12 }),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18 mul_16s_16s_32_1_1_U51
       (.CO(CO),
        .D(add_ln120_fu_958_p2),
        .DI(mac_muladd_16s_16s_32s_33_4_1_U59_n_47),
        .P({ap_clk_0,mul_16s_16s_32_1_1_U51_n_13,mul_16s_16s_32_1_1_U51_n_14,mul_16s_16s_32_1_1_U51_n_15}),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state7}),
        .S(mac_muladd_16s_16s_32s_33_4_1_U59_n_45),
        .\add_ln120_reg_1688_reg[31] ({mac_muladd_16s_16s_32s_33_4_1_U59_n_13,mac_muladd_16s_16s_32s_33_4_1_U59_n_14,mac_muladd_16s_16s_32s_33_4_1_U59_n_15,mac_muladd_16s_16s_32s_33_4_1_U59_n_16,mac_muladd_16s_16s_32s_33_4_1_U59_n_17,mac_muladd_16s_16s_32s_33_4_1_U59_n_18,mac_muladd_16s_16s_32s_33_4_1_U59_n_19,mac_muladd_16s_16s_32s_33_4_1_U59_n_20,mac_muladd_16s_16s_32s_33_4_1_U59_n_21,mac_muladd_16s_16s_32s_33_4_1_U59_n_22,mac_muladd_16s_16s_32s_33_4_1_U59_n_23,mac_muladd_16s_16s_32s_33_4_1_U59_n_24,mac_muladd_16s_16s_32s_33_4_1_U59_n_25,mac_muladd_16s_16s_32s_33_4_1_U59_n_26,mac_muladd_16s_16s_32s_33_4_1_U59_n_27,mac_muladd_16s_16s_32s_33_4_1_U59_n_28,mac_muladd_16s_16s_32s_33_4_1_U59_n_29,mac_muladd_16s_16s_32s_33_4_1_U59_n_30,mac_muladd_16s_16s_32s_33_4_1_U59_n_31,mac_muladd_16s_16s_32s_33_4_1_U59_n_32,mac_muladd_16s_16s_32s_33_4_1_U59_n_33,mac_muladd_16s_16s_32s_33_4_1_U59_n_34,mac_muladd_16s_16s_32s_33_4_1_U59_n_35,mac_muladd_16s_16s_32s_33_4_1_U59_n_36,mac_muladd_16s_16s_32s_33_4_1_U59_n_37,mac_muladd_16s_16s_32s_33_4_1_U59_n_38,mac_muladd_16s_16s_32s_33_4_1_U59_n_39,mac_muladd_16s_16s_32s_33_4_1_U59_n_40,mac_muladd_16s_16s_32s_33_4_1_U59_n_41,mac_muladd_16s_16s_32s_33_4_1_U59_n_42,mac_muladd_16s_16s_32s_33_4_1_U59_n_43}),
        .\add_ln120_reg_1688_reg[7] ({mac_muladd_16s_16s_32s_33_4_1_U59_n_48,mac_muladd_16s_16s_32s_33_4_1_U59_n_49}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1),
        .q0(q0[31:1]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln103_reg_1648_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln103_reg_1648_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mac_muladd_16s_16s_32s_33_4_1_U57_n_60,mac_muladd_16s_16s_32s_33_4_1_U57_n_60,mac_muladd_16s_16s_32s_33_4_1_U57_n_60,mac_muladd_16s_16s_32s_33_4_1_U57_n_61,mac_muladd_16s_16s_32s_33_4_1_U57_n_62,mac_muladd_16s_16s_32s_33_4_1_U57_n_63,mac_muladd_16s_16s_32s_33_4_1_U57_n_64,mac_muladd_16s_16s_32s_33_4_1_U57_n_65,mac_muladd_16s_16s_32s_33_4_1_U57_n_66,mac_muladd_16s_16s_32s_33_4_1_U57_n_67,mac_muladd_16s_16s_32s_33_4_1_U57_n_68,mac_muladd_16s_16s_32s_33_4_1_U57_n_69,mac_muladd_16s_16s_32s_33_4_1_U57_n_70,mac_muladd_16s_16s_32s_33_4_1_U57_n_71,mac_muladd_16s_16s_32s_33_4_1_U57_n_72,mac_muladd_16s_16s_32s_33_4_1_U57_n_73,mac_muladd_16s_16s_32s_33_4_1_U57_n_74,mac_muladd_16s_16s_32s_33_4_1_U57_n_75}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln103_reg_1648_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln103_reg_1648_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln103_reg_1648_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state9),
        .CEA2(ap_CS_fsm_state11),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_422),
        .CEB2(ap_CS_fsm_state10),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln103_reg_1648_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln103_reg_1648_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln103_reg_1648_reg_P_UNCONNECTED[47:32],mul_ln103_reg_1648_reg_n_86,mul_ln103_reg_1648_reg_n_87,mul_ln103_reg_1648_reg_n_88,mul_ln103_reg_1648_reg_n_89,mul_ln103_reg_1648_reg_n_90,mul_ln103_reg_1648_reg_n_91,mul_ln103_reg_1648_reg_n_92,mul_ln103_reg_1648_reg_n_93,mul_ln103_reg_1648_reg_n_94,mul_ln103_reg_1648_reg_n_95,mul_ln103_reg_1648_reg_n_96,mul_ln103_reg_1648_reg_n_97,mul_ln103_reg_1648_reg_n_98,mul_ln103_reg_1648_reg_n_99,mul_ln103_reg_1648_reg_n_100,mul_ln103_reg_1648_reg_n_101,mul_ln103_reg_1648_reg_n_102,mul_ln103_reg_1648_reg_n_103,mul_ln103_reg_1648_reg_n_104,mul_ln103_reg_1648_reg_n_105,mul_ln103_reg_1648_reg_n_106,mul_ln103_reg_1648_reg_n_107,mul_ln103_reg_1648_reg_n_108,mul_ln103_reg_1648_reg_n_109,mul_ln103_reg_1648_reg_n_110,mul_ln103_reg_1648_reg_n_111,mul_ln103_reg_1648_reg_n_112,mul_ln103_reg_1648_reg_n_113,mul_ln103_reg_1648_reg_n_114,mul_ln103_reg_1648_reg_n_115,mul_ln103_reg_1648_reg_n_116,mul_ln103_reg_1648_reg_n_117}),
        .PATTERNBDETECT(NLW_mul_ln103_reg_1648_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln103_reg_1648_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln103_reg_1648_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln103_reg_1648_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln103_reg_1648_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln122_reg_1693_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln122_reg_1693_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q0[15],indata_q0[15],indata_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln122_reg_1693_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln122_reg_1693_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln122_reg_1693_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state10),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state7),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln122_reg_1693_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln122_reg_1693_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln122_reg_1693_reg_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_mul_ln122_reg_1693_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln122_reg_1693_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln122_reg_1693_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln122_reg_1693_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln122_reg_1693_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln87_reg_1633_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln87_reg_1633_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mac_muladd_16s_16s_32s_33_4_1_U57_n_60,mac_muladd_16s_16s_32s_33_4_1_U57_n_60,mac_muladd_16s_16s_32s_33_4_1_U57_n_60,mac_muladd_16s_16s_32s_33_4_1_U57_n_61,mac_muladd_16s_16s_32s_33_4_1_U57_n_62,mac_muladd_16s_16s_32s_33_4_1_U57_n_63,mac_muladd_16s_16s_32s_33_4_1_U57_n_64,mac_muladd_16s_16s_32s_33_4_1_U57_n_65,mac_muladd_16s_16s_32s_33_4_1_U57_n_66,mac_muladd_16s_16s_32s_33_4_1_U57_n_67,mac_muladd_16s_16s_32s_33_4_1_U57_n_68,mac_muladd_16s_16s_32s_33_4_1_U57_n_69,mac_muladd_16s_16s_32s_33_4_1_U57_n_70,mac_muladd_16s_16s_32s_33_4_1_U57_n_71,mac_muladd_16s_16s_32s_33_4_1_U57_n_72,mac_muladd_16s_16s_32s_33_4_1_U57_n_73,mac_muladd_16s_16s_32s_33_4_1_U57_n_74,mac_muladd_16s_16s_32s_33_4_1_U57_n_75}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln87_reg_1633_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln87_reg_1633_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln87_reg_1633_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state7),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_422),
        .CEB2(ap_CS_fsm_state10),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln87_reg_1633_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln87_reg_1633_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln87_reg_1633_reg_P_UNCONNECTED[47:32],mul_ln87_reg_1633_reg_n_86,mul_ln87_reg_1633_reg_n_87,mul_ln87_reg_1633_reg_n_88,mul_ln87_reg_1633_reg_n_89,mul_ln87_reg_1633_reg_n_90,mul_ln87_reg_1633_reg_n_91,mul_ln87_reg_1633_reg_n_92,mul_ln87_reg_1633_reg_n_93,mul_ln87_reg_1633_reg_n_94,mul_ln87_reg_1633_reg_n_95,mul_ln87_reg_1633_reg_n_96,mul_ln87_reg_1633_reg_n_97,mul_ln87_reg_1633_reg_n_98,mul_ln87_reg_1633_reg_n_99,mul_ln87_reg_1633_reg_n_100,mul_ln87_reg_1633_reg_n_101,mul_ln87_reg_1633_reg_n_102,mul_ln87_reg_1633_reg_n_103,mul_ln87_reg_1633_reg_n_104,mul_ln87_reg_1633_reg_n_105,mul_ln87_reg_1633_reg_n_106,mul_ln87_reg_1633_reg_n_107,mul_ln87_reg_1633_reg_n_108,mul_ln87_reg_1633_reg_n_109,mul_ln87_reg_1633_reg_n_110,mul_ln87_reg_1633_reg_n_111,mul_ln87_reg_1633_reg_n_112,mul_ln87_reg_1633_reg_n_113,mul_ln87_reg_1633_reg_n_114,mul_ln87_reg_1633_reg_n_115,mul_ln87_reg_1633_reg_n_116,mul_ln87_reg_1633_reg_n_117}),
        .PATTERNBDETECT(NLW_mul_ln87_reg_1633_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln87_reg_1633_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln87_reg_1633_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln87_reg_1633_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln87_reg_1633_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln98_reg_1643_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln98_reg_1643_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q0[15],indata_q0[15],indata_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln98_reg_1643_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln98_reg_1643_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln98_reg_1643_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state9),
        .CEA2(ap_CS_fsm_state11),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state7),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln98_reg_1643_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln98_reg_1643_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln98_reg_1643_reg_P_UNCONNECTED[47:32],mul_ln98_reg_1643_reg_n_86,mul_ln98_reg_1643_reg_n_87,mul_ln98_reg_1643_reg_n_88,mul_ln98_reg_1643_reg_n_89,mul_ln98_reg_1643_reg_n_90,mul_ln98_reg_1643_reg_n_91,mul_ln98_reg_1643_reg_n_92,mul_ln98_reg_1643_reg_n_93,mul_ln98_reg_1643_reg_n_94,mul_ln98_reg_1643_reg_n_95,mul_ln98_reg_1643_reg_n_96,mul_ln98_reg_1643_reg_n_97,mul_ln98_reg_1643_reg_n_98,mul_ln98_reg_1643_reg_n_99,mul_ln98_reg_1643_reg_n_100,mul_ln98_reg_1643_reg_n_101,mul_ln98_reg_1643_reg_n_102,mul_ln98_reg_1643_reg_n_103,mul_ln98_reg_1643_reg_n_104,mul_ln98_reg_1643_reg_n_105,mul_ln98_reg_1643_reg_n_106,mul_ln98_reg_1643_reg_n_107,mul_ln98_reg_1643_reg_n_108,mul_ln98_reg_1643_reg_n_109,mul_ln98_reg_1643_reg_n_110,mul_ln98_reg_1643_reg_n_111,mul_ln98_reg_1643_reg_n_112,mul_ln98_reg_1643_reg_n_113,mul_ln98_reg_1643_reg_n_114,mul_ln98_reg_1643_reg_n_115,mul_ln98_reg_1643_reg_n_116,mul_ln98_reg_1643_reg_n_117}),
        .PATTERNBDETECT(NLW_mul_ln98_reg_1643_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln98_reg_1643_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln98_reg_1643_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln98_reg_1643_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln98_reg_1643_reg_XOROUT_UNCONNECTED[7:0]));
  FDRE \or_ln107_reg_1361_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(or_ln107_fu_623_p2),
        .Q(or_ln107_reg_1361),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    ram_reg_bram_0_i_1
       (.I0(ram_reg_bram_1_1[1]),
        .I1(ram_reg_bram_0_i_85_n_12),
        .I2(ap_CS_fsm_state22),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .I4(ap_CS_fsm_state20),
        .I5(\ap_CS_fsm_reg[18]_0 ),
        .O(ce1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_bram_0_i_83
       (.I0(ram_reg_bram_1_1[1]),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state20),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_85
       (.I0(ap_CS_fsm_state10),
        .I1(Q[1]),
        .O(ram_reg_bram_0_i_85_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_86
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state11),
        .O(\ap_CS_fsm_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_88
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state11),
        .O(ram_reg_bram_0_i_88_n_12));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_89
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state19),
        .O(ram_reg_bram_0_i_89_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF10)) 
    ram_reg_bram_0_i_91
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state19),
        .O(ram_reg_bram_0_i_91_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_bram_0_i_92
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state16),
        .I4(ram_reg_bram_0_i_94_n_12),
        .I5(Q[1]),
        .O(ram_reg_bram_0_i_92_n_12));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_93
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .I2(Q[1]),
        .O(ram_reg_bram_0_i_93_n_12));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_94
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state17),
        .O(ram_reg_bram_0_i_94_n_12));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_bram_0_i_95
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state9),
        .I4(ap_CS_fsm_state12),
        .O(ram_reg_bram_0_i_95_n_12));
  FDRE \reg_417_reg[0] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_75),
        .Q(reg_417[0]),
        .R(1'b0));
  FDRE \reg_417_reg[10] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_65),
        .Q(reg_417[10]),
        .R(1'b0));
  FDRE \reg_417_reg[11] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_64),
        .Q(reg_417[11]),
        .R(1'b0));
  FDRE \reg_417_reg[12] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_63),
        .Q(reg_417[12]),
        .R(1'b0));
  FDRE \reg_417_reg[13] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_62),
        .Q(reg_417[13]),
        .R(1'b0));
  FDRE \reg_417_reg[14] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_61),
        .Q(reg_417[14]),
        .R(1'b0));
  FDRE \reg_417_reg[15] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_60),
        .Q(reg_417[15]),
        .R(1'b0));
  FDRE \reg_417_reg[1] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_74),
        .Q(reg_417[1]),
        .R(1'b0));
  FDRE \reg_417_reg[2] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_73),
        .Q(reg_417[2]),
        .R(1'b0));
  FDRE \reg_417_reg[3] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_72),
        .Q(reg_417[3]),
        .R(1'b0));
  FDRE \reg_417_reg[4] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_71),
        .Q(reg_417[4]),
        .R(1'b0));
  FDRE \reg_417_reg[5] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_70),
        .Q(reg_417[5]),
        .R(1'b0));
  FDRE \reg_417_reg[6] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_69),
        .Q(reg_417[6]),
        .R(1'b0));
  FDRE \reg_417_reg[7] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_68),
        .Q(reg_417[7]),
        .R(1'b0));
  FDRE \reg_417_reg[8] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_67),
        .Q(reg_417[8]),
        .R(1'b0));
  FDRE \reg_417_reg[9] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U57_n_66),
        .Q(reg_417[9]),
        .R(1'b0));
  FDRE \reg_422_reg[0] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_60),
        .Q(\reg_422_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \reg_422_reg[10] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_50),
        .Q(\reg_422_reg_n_12_[10] ),
        .R(1'b0));
  FDRE \reg_422_reg[11] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_49),
        .Q(\reg_422_reg_n_12_[11] ),
        .R(1'b0));
  FDRE \reg_422_reg[12] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_48),
        .Q(\reg_422_reg_n_12_[12] ),
        .R(1'b0));
  FDRE \reg_422_reg[13] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_47),
        .Q(\reg_422_reg_n_12_[13] ),
        .R(1'b0));
  FDRE \reg_422_reg[14] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_46),
        .Q(\reg_422_reg_n_12_[14] ),
        .R(1'b0));
  FDRE \reg_422_reg[15] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_45),
        .Q(\reg_422_reg_n_12_[15] ),
        .R(1'b0));
  FDRE \reg_422_reg[1] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_59),
        .Q(\reg_422_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \reg_422_reg[2] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_58),
        .Q(\reg_422_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \reg_422_reg[3] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_57),
        .Q(\reg_422_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \reg_422_reg[4] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_56),
        .Q(\reg_422_reg_n_12_[4] ),
        .R(1'b0));
  FDRE \reg_422_reg[5] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_55),
        .Q(\reg_422_reg_n_12_[5] ),
        .R(1'b0));
  FDRE \reg_422_reg[6] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_54),
        .Q(\reg_422_reg_n_12_[6] ),
        .R(1'b0));
  FDRE \reg_422_reg[7] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_53),
        .Q(\reg_422_reg_n_12_[7] ),
        .R(1'b0));
  FDRE \reg_422_reg[8] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_52),
        .Q(\reg_422_reg_n_12_[8] ),
        .R(1'b0));
  FDRE \reg_422_reg[9] 
       (.C(ap_clk),
        .CE(reg_422),
        .D(mac_muladd_16s_16s_32s_33_4_1_U61_n_51),
        .Q(\reg_422_reg_n_12_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \reg_427[63]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state10),
        .O(\reg_427[63]_i_1_n_12 ));
  FDRE \reg_427_reg[0] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [0]),
        .Q(reg_427[0]),
        .R(1'b0));
  FDRE \reg_427_reg[10] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [10]),
        .Q(reg_427[10]),
        .R(1'b0));
  FDRE \reg_427_reg[11] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [11]),
        .Q(reg_427[11]),
        .R(1'b0));
  FDRE \reg_427_reg[12] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [12]),
        .Q(reg_427[12]),
        .R(1'b0));
  FDRE \reg_427_reg[13] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [13]),
        .Q(reg_427[13]),
        .R(1'b0));
  FDRE \reg_427_reg[14] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [14]),
        .Q(reg_427[14]),
        .R(1'b0));
  FDRE \reg_427_reg[15] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [15]),
        .Q(reg_427[15]),
        .R(1'b0));
  FDRE \reg_427_reg[16] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [16]),
        .Q(reg_427[16]),
        .R(1'b0));
  FDRE \reg_427_reg[17] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [17]),
        .Q(reg_427[17]),
        .R(1'b0));
  FDRE \reg_427_reg[18] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [18]),
        .Q(reg_427[18]),
        .R(1'b0));
  FDRE \reg_427_reg[19] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [19]),
        .Q(reg_427[19]),
        .R(1'b0));
  FDRE \reg_427_reg[1] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [1]),
        .Q(reg_427[1]),
        .R(1'b0));
  FDRE \reg_427_reg[20] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [20]),
        .Q(reg_427[20]),
        .R(1'b0));
  FDRE \reg_427_reg[21] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [21]),
        .Q(reg_427[21]),
        .R(1'b0));
  FDRE \reg_427_reg[22] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [22]),
        .Q(reg_427[22]),
        .R(1'b0));
  FDRE \reg_427_reg[23] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [23]),
        .Q(reg_427[23]),
        .R(1'b0));
  FDRE \reg_427_reg[24] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [24]),
        .Q(reg_427[24]),
        .R(1'b0));
  FDRE \reg_427_reg[25] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [25]),
        .Q(reg_427[25]),
        .R(1'b0));
  FDRE \reg_427_reg[26] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [26]),
        .Q(reg_427[26]),
        .R(1'b0));
  FDRE \reg_427_reg[27] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [27]),
        .Q(reg_427[27]),
        .R(1'b0));
  FDRE \reg_427_reg[28] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [28]),
        .Q(reg_427[28]),
        .R(1'b0));
  FDRE \reg_427_reg[29] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [29]),
        .Q(reg_427[29]),
        .R(1'b0));
  FDRE \reg_427_reg[2] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [2]),
        .Q(reg_427[2]),
        .R(1'b0));
  FDRE \reg_427_reg[30] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [30]),
        .Q(reg_427[30]),
        .R(1'b0));
  FDRE \reg_427_reg[31] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [31]),
        .Q(reg_427[31]),
        .R(1'b0));
  FDRE \reg_427_reg[32] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [32]),
        .Q(reg_427[32]),
        .R(1'b0));
  FDRE \reg_427_reg[33] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [33]),
        .Q(reg_427[33]),
        .R(1'b0));
  FDRE \reg_427_reg[34] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [34]),
        .Q(reg_427[34]),
        .R(1'b0));
  FDRE \reg_427_reg[35] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [35]),
        .Q(reg_427[35]),
        .R(1'b0));
  FDRE \reg_427_reg[36] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [36]),
        .Q(reg_427[36]),
        .R(1'b0));
  FDRE \reg_427_reg[37] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [37]),
        .Q(reg_427[37]),
        .R(1'b0));
  FDRE \reg_427_reg[38] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [38]),
        .Q(reg_427[38]),
        .R(1'b0));
  FDRE \reg_427_reg[39] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [39]),
        .Q(reg_427[39]),
        .R(1'b0));
  FDRE \reg_427_reg[3] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [3]),
        .Q(reg_427[3]),
        .R(1'b0));
  FDRE \reg_427_reg[40] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [40]),
        .Q(reg_427[40]),
        .R(1'b0));
  FDRE \reg_427_reg[41] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [41]),
        .Q(reg_427[41]),
        .R(1'b0));
  FDRE \reg_427_reg[42] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [42]),
        .Q(reg_427[42]),
        .R(1'b0));
  FDRE \reg_427_reg[43] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [43]),
        .Q(reg_427[43]),
        .R(1'b0));
  FDRE \reg_427_reg[44] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [44]),
        .Q(reg_427[44]),
        .R(1'b0));
  FDRE \reg_427_reg[45] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [45]),
        .Q(reg_427[45]),
        .R(1'b0));
  FDRE \reg_427_reg[46] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [46]),
        .Q(reg_427[46]),
        .R(1'b0));
  FDRE \reg_427_reg[47] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [47]),
        .Q(reg_427[47]),
        .R(1'b0));
  FDRE \reg_427_reg[48] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [48]),
        .Q(reg_427[48]),
        .R(1'b0));
  FDRE \reg_427_reg[49] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [49]),
        .Q(reg_427[49]),
        .R(1'b0));
  FDRE \reg_427_reg[4] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [4]),
        .Q(reg_427[4]),
        .R(1'b0));
  FDRE \reg_427_reg[50] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [50]),
        .Q(reg_427[50]),
        .R(1'b0));
  FDRE \reg_427_reg[51] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [51]),
        .Q(reg_427[51]),
        .R(1'b0));
  FDRE \reg_427_reg[52] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [52]),
        .Q(reg_427[52]),
        .R(1'b0));
  FDRE \reg_427_reg[53] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [53]),
        .Q(reg_427[53]),
        .R(1'b0));
  FDRE \reg_427_reg[54] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [54]),
        .Q(reg_427[54]),
        .R(1'b0));
  FDRE \reg_427_reg[55] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [55]),
        .Q(reg_427[55]),
        .R(1'b0));
  FDRE \reg_427_reg[56] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [56]),
        .Q(reg_427[56]),
        .R(1'b0));
  FDRE \reg_427_reg[57] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [57]),
        .Q(reg_427[57]),
        .R(1'b0));
  FDRE \reg_427_reg[58] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [58]),
        .Q(reg_427[58]),
        .R(1'b0));
  FDRE \reg_427_reg[59] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [59]),
        .Q(reg_427[59]),
        .R(1'b0));
  FDRE \reg_427_reg[5] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [5]),
        .Q(reg_427[5]),
        .R(1'b0));
  FDRE \reg_427_reg[60] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [60]),
        .Q(reg_427[60]),
        .R(1'b0));
  FDRE \reg_427_reg[61] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [61]),
        .Q(reg_427[61]),
        .R(1'b0));
  FDRE \reg_427_reg[62] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [62]),
        .Q(reg_427[62]),
        .R(1'b0));
  FDRE \reg_427_reg[63] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [63]),
        .Q(reg_427[63]),
        .R(1'b0));
  FDRE \reg_427_reg[6] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [6]),
        .Q(reg_427[6]),
        .R(1'b0));
  FDRE \reg_427_reg[7] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [7]),
        .Q(reg_427[7]),
        .R(1'b0));
  FDRE \reg_427_reg[8] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [8]),
        .Q(reg_427[8]),
        .R(1'b0));
  FDRE \reg_427_reg[9] 
       (.C(ap_clk),
        .CE(\reg_427[63]_i_1_n_12 ),
        .D(\reg_427_reg[63]_0 [9]),
        .Q(reg_427[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \scalauto_2_reg_1372[0]_i_1 
       (.I0(\or_ln107_reg_1361_reg[0]_0 ),
        .I1(\icmp_ln57_reg_1325_reg[0]_0 ),
        .O(scalauto_2_fu_713_p3));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \scalauto_2_reg_1372[1]_i_1 
       (.I0(\icmp_ln57_reg_1325_reg[0]_0 ),
        .I1(\or_ln107_reg_1361_reg[0]_0 ),
        .I2(\b_assign_reg_1385_reg[13]_0 ),
        .O(\scalauto_2_reg_1372[1]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \scalauto_2_reg_1372[2]_i_3 
       (.I0(or_ln107_reg_1361),
        .I1(icmp_ln107_reg_1330),
        .I2(and_ln107_reg_1350),
        .I3(\icmp_ln62_1_reg_1381_reg[0]_3 [0]),
        .I4(\scalauto_2_reg_1372[2]_i_5_n_12 ),
        .O(\or_ln107_reg_1361_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBF80BF8F)) 
    \scalauto_2_reg_1372[2]_i_5 
       (.I0(\scalauto_2_reg_1372[2]_i_3_0 ),
        .I1(and_ln107_8_reg_1356),
        .I2(or_ln107_reg_1361),
        .I3(\icmp_ln62_1_reg_1381_reg[0]_1 [0]),
        .I4(and_ln107_reg_1350),
        .O(\scalauto_2_reg_1372[2]_i_5_n_12 ));
  FDRE \scalauto_2_reg_1372_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(scalauto_2_fu_713_p3),
        .Q(scalauto_2_reg_1372[0]),
        .R(1'b0));
  FDRE \scalauto_2_reg_1372_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\scalauto_2_reg_1372[1]_i_1_n_12 ),
        .Q(scalauto_2_reg_1372[1]),
        .R(1'b0));
  FDRE \scalauto_2_reg_1372_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\scalauto_2_reg_1372_reg[2]_0 ),
        .Q(scalauto_2_reg_1372[2]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[0]),
        .Q(sl_4_reg_1421[0]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[10]),
        .Q(sl_4_reg_1421[10]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[11]),
        .Q(sl_4_reg_1421[11]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[12]),
        .Q(sl_4_reg_1421[12]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[13]),
        .Q(sl_4_reg_1421[13]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[14]),
        .Q(sl_4_reg_1421[14]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[15]),
        .Q(sl_4_reg_1421[15]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[1]),
        .Q(sl_4_reg_1421[1]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[2]),
        .Q(sl_4_reg_1421[2]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[3]),
        .Q(sl_4_reg_1421[3]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[4]),
        .Q(sl_4_reg_1421[4]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[5]),
        .Q(sl_4_reg_1421[5]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[6]),
        .Q(sl_4_reg_1421[6]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[7]),
        .Q(sl_4_reg_1421[7]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[8]),
        .Q(sl_4_reg_1421[8]),
        .R(1'b0));
  FDRE \sl_4_reg_1421_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(indata_q0[9]),
        .Q(sl_4_reg_1421[9]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[0]),
        .Q(sl_reg_1395[0]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[10]),
        .Q(sl_reg_1395[10]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[11]),
        .Q(sl_reg_1395[11]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[12]),
        .Q(sl_reg_1395[12]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[13]),
        .Q(sl_reg_1395[13]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[14]),
        .Q(sl_reg_1395[14]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[15]),
        .Q(sl_reg_1395[15]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[1]),
        .Q(sl_reg_1395[1]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[2]),
        .Q(sl_reg_1395[2]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[3]),
        .Q(sl_reg_1395[3]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[4]),
        .Q(sl_reg_1395[4]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[5]),
        .Q(sl_reg_1395[5]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[6]),
        .Q(sl_reg_1395[6]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[7]),
        .Q(sl_reg_1395[7]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[8]),
        .Q(sl_reg_1395[8]),
        .R(1'b0));
  FDRE \sl_reg_1395_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(indata_q0[9]),
        .Q(sl_reg_1395[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label0
   (D,
    \indata_addr_reg_143_pp0_iter3_reg_reg[1]__0 ,
    \ap_CS_fsm_reg[14] ,
    \icmp_ln57_reg_1325_reg[0] ,
    and_ln107_fu_587_p2,
    CO,
    \smax_fu_46_reg[15]_0 ,
    or_ln107_fu_623_p2,
    and_ln107_8_fu_617_p2,
    grp_Autocorrelation_fu_103_bitoff_address0,
    ap_loop_init_int_reg,
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg,
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0,
    grp_Autocorrelation_fu_103_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0,
    icmp_ln62_1_reg_1381,
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
    \icmp_ln57_reg_1325_reg[0]_0 ,
    indata_q0,
    ap_rst,
    ap_clk);
  output [1:0]D;
  output \indata_addr_reg_143_pp0_iter3_reg_reg[1]__0 ;
  output \ap_CS_fsm_reg[14] ;
  output \icmp_ln57_reg_1325_reg[0] ;
  output and_ln107_fu_587_p2;
  output [0:0]CO;
  output [15:0]\smax_fu_46_reg[15]_0 ;
  output or_ln107_fu_623_p2;
  output and_ln107_8_fu_617_p2;
  output [1:0]grp_Autocorrelation_fu_103_bitoff_address0;
  output ap_loop_init_int_reg;
  output [0:0]grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg;
  output [4:0]grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0;
  input grp_Autocorrelation_fu_103_ap_start_reg;
  input [8:0]Q;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input [1:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0;
  input icmp_ln62_1_reg_1381;
  input grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg;
  input \icmp_ln57_reg_1325_reg[0]_0 ;
  input [15:0]indata_q0;
  input ap_rst;
  input ap_clk;

  wire [0:0]CO;
  wire [1:0]D;
  wire [8:0]Q;
  wire [7:1]add_ln49_fu_93_p2;
  wire and_ln107_8_fu_617_p2;
  wire \and_ln107_8_reg_1356[0]_i_2_n_12 ;
  wire \and_ln107_8_reg_1356[0]_i_3_n_12 ;
  wire \and_ln107_8_reg_1356[0]_i_4_n_12 ;
  wire \and_ln107_8_reg_1356[0]_i_5_n_12 ;
  wire \and_ln107_8_reg_1356[0]_i_6_n_12 ;
  wire \and_ln107_8_reg_1356[0]_i_7_n_12 ;
  wire \and_ln107_8_reg_1356[0]_i_8_n_12 ;
  wire and_ln107_fu_587_p2;
  wire \and_ln107_reg_1350[0]_i_2_n_12 ;
  wire \and_ln107_reg_1350[0]_i_3_n_12 ;
  wire \and_ln107_reg_1350[0]_i_4_n_12 ;
  wire \and_ln107_reg_1350[0]_i_5_n_12 ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire ap_loop_init_int_reg;
  wire ap_rst;
  wire grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg;
  wire [0:0]grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg;
  wire [4:0]grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0;
  wire [1:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0;
  wire grp_Autocorrelation_fu_103_ap_start_reg;
  wire [1:0]grp_Autocorrelation_fu_103_bitoff_address0;
  wire \icmp_ln107_reg_1330[0]_i_10_n_12 ;
  wire \icmp_ln107_reg_1330[0]_i_2_n_12 ;
  wire \icmp_ln107_reg_1330[0]_i_3_n_12 ;
  wire \icmp_ln107_reg_1330[0]_i_4_n_12 ;
  wire \icmp_ln107_reg_1330[0]_i_5_n_12 ;
  wire \icmp_ln107_reg_1330[0]_i_6_n_12 ;
  wire \icmp_ln107_reg_1330[0]_i_7_n_12 ;
  wire \icmp_ln107_reg_1330[0]_i_8_n_12 ;
  wire \icmp_ln107_reg_1330[0]_i_9_n_12 ;
  wire \icmp_ln107_reg_1330_reg[0]_i_1_n_14 ;
  wire \icmp_ln107_reg_1330_reg[0]_i_1_n_15 ;
  wire \icmp_ln107_reg_1330_reg[0]_i_1_n_16 ;
  wire \icmp_ln107_reg_1330_reg[0]_i_1_n_17 ;
  wire \icmp_ln107_reg_1330_reg[0]_i_1_n_18 ;
  wire \icmp_ln107_reg_1330_reg[0]_i_1_n_19 ;
  wire \icmp_ln57_reg_1325_reg[0] ;
  wire \icmp_ln57_reg_1325_reg[0]_0 ;
  wire icmp_ln62_1_reg_1381;
  wire icmp_ln67_fu_120_p2;
  wire \indata_addr_reg_143_pp0_iter3_reg_reg[1]__0 ;
  wire [15:0]indata_q0;
  wire k_fu_500;
  wire \k_fu_50[5]_i_2_n_12 ;
  wire \k_fu_50[7]_i_4_n_12 ;
  wire \k_fu_50_reg_n_12_[0] ;
  wire \k_fu_50_reg_n_12_[1] ;
  wire \k_fu_50_reg_n_12_[2] ;
  wire \k_fu_50_reg_n_12_[3] ;
  wire \k_fu_50_reg_n_12_[4] ;
  wire \k_fu_50_reg_n_12_[5] ;
  wire \k_fu_50_reg_n_12_[6] ;
  wire \k_fu_50_reg_n_12_[7] ;
  wire or_ln107_fu_623_p2;
  wire p_0_in;
  wire smax_fu_46;
  wire \smax_fu_46[10]_i_2_n_12 ;
  wire \smax_fu_46[13]_i_2_n_12 ;
  wire \smax_fu_46[15]_i_10_n_12 ;
  wire \smax_fu_46[15]_i_11_n_12 ;
  wire \smax_fu_46[15]_i_12_n_12 ;
  wire \smax_fu_46[15]_i_13_n_12 ;
  wire \smax_fu_46[15]_i_14_n_12 ;
  wire \smax_fu_46[15]_i_15_n_12 ;
  wire \smax_fu_46[15]_i_16_n_12 ;
  wire \smax_fu_46[15]_i_17_n_12 ;
  wire \smax_fu_46[15]_i_18_n_12 ;
  wire \smax_fu_46[15]_i_19_n_12 ;
  wire \smax_fu_46[15]_i_20_n_12 ;
  wire \smax_fu_46[15]_i_21_n_12 ;
  wire \smax_fu_46[15]_i_22_n_12 ;
  wire \smax_fu_46[15]_i_23_n_12 ;
  wire \smax_fu_46[15]_i_24_n_12 ;
  wire \smax_fu_46[15]_i_25_n_12 ;
  wire \smax_fu_46[15]_i_26_n_12 ;
  wire \smax_fu_46[15]_i_6_n_12 ;
  wire \smax_fu_46[15]_i_7_n_12 ;
  wire \smax_fu_46[15]_i_8_n_12 ;
  wire \smax_fu_46[15]_i_9_n_12 ;
  wire \smax_fu_46[4]_i_2_n_12 ;
  wire \smax_fu_46[5]_i_2_n_12 ;
  wire \smax_fu_46[8]_i_2_n_12 ;
  wire \smax_fu_46[9]_i_2_n_12 ;
  wire [15:0]\smax_fu_46_reg[15]_0 ;
  wire \smax_fu_46_reg[15]_i_4_n_13 ;
  wire \smax_fu_46_reg[15]_i_4_n_14 ;
  wire \smax_fu_46_reg[15]_i_4_n_15 ;
  wire \smax_fu_46_reg[15]_i_4_n_16 ;
  wire \smax_fu_46_reg[15]_i_4_n_17 ;
  wire \smax_fu_46_reg[15]_i_4_n_18 ;
  wire \smax_fu_46_reg[15]_i_4_n_19 ;
  wire [15:0]temp_fu_140_p3;
  wire [7:7]\NLW_icmp_ln107_reg_1330_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln107_reg_1330_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_smax_fu_46_reg[15]_i_4_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln107_8_reg_1356[0]_i_1 
       (.I0(\and_ln107_8_reg_1356[0]_i_2_n_12 ),
        .I1(\and_ln107_8_reg_1356[0]_i_3_n_12 ),
        .O(and_ln107_8_fu_617_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFE)) 
    \and_ln107_8_reg_1356[0]_i_2 
       (.I0(\and_ln107_8_reg_1356[0]_i_4_n_12 ),
        .I1(\smax_fu_46_reg[15]_0 [13]),
        .I2(\smax_fu_46_reg[15]_0 [14]),
        .I3(\smax_fu_46_reg[15]_0 [15]),
        .I4(\smax_fu_46_reg[15]_0 [12]),
        .I5(\and_ln107_8_reg_1356[0]_i_5_n_12 ),
        .O(\and_ln107_8_reg_1356[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000004001)) 
    \and_ln107_8_reg_1356[0]_i_3 
       (.I0(\and_ln107_8_reg_1356[0]_i_6_n_12 ),
        .I1(\smax_fu_46_reg[15]_0 [11]),
        .I2(\smax_fu_46_reg[15]_0 [15]),
        .I3(\smax_fu_46_reg[15]_0 [8]),
        .I4(CO),
        .I5(\and_ln107_8_reg_1356[0]_i_7_n_12 ),
        .O(\and_ln107_8_reg_1356[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFE)) 
    \and_ln107_8_reg_1356[0]_i_4 
       (.I0(\smax_fu_46_reg[15]_0 [0]),
        .I1(\smax_fu_46_reg[15]_0 [8]),
        .I2(\smax_fu_46_reg[15]_0 [15]),
        .I3(\smax_fu_46_reg[15]_0 [1]),
        .I4(\smax_fu_46_reg[15]_0 [7]),
        .I5(\and_ln107_8_reg_1356[0]_i_8_n_12 ),
        .O(\and_ln107_8_reg_1356[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFF4)) 
    \and_ln107_8_reg_1356[0]_i_5 
       (.I0(\smax_fu_46_reg[15]_0 [7]),
        .I1(\smax_fu_46_reg[15]_0 [6]),
        .I2(\smax_fu_46_reg[15]_0 [5]),
        .I3(\smax_fu_46_reg[15]_0 [2]),
        .I4(\smax_fu_46_reg[15]_0 [15]),
        .I5(\smax_fu_46_reg[15]_0 [11]),
        .O(\and_ln107_8_reg_1356[0]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7FFE)) 
    \and_ln107_8_reg_1356[0]_i_6 
       (.I0(\smax_fu_46_reg[15]_0 [13]),
        .I1(\smax_fu_46_reg[15]_0 [14]),
        .I2(\smax_fu_46_reg[15]_0 [15]),
        .I3(\smax_fu_46_reg[15]_0 [12]),
        .O(\and_ln107_8_reg_1356[0]_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \and_ln107_8_reg_1356[0]_i_7 
       (.I0(\smax_fu_46_reg[15]_0 [9]),
        .I1(\smax_fu_46_reg[15]_0 [10]),
        .I2(\smax_fu_46_reg[15]_0 [15]),
        .O(\and_ln107_8_reg_1356[0]_i_7_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \and_ln107_8_reg_1356[0]_i_8 
       (.I0(\smax_fu_46_reg[15]_0 [4]),
        .I1(\smax_fu_46_reg[15]_0 [3]),
        .I2(\smax_fu_46_reg[15]_0 [15]),
        .I3(\smax_fu_46_reg[15]_0 [10]),
        .I4(\smax_fu_46_reg[15]_0 [9]),
        .O(\and_ln107_8_reg_1356[0]_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln107_reg_1350[0]_i_1 
       (.I0(CO),
        .I1(\and_ln107_reg_1350[0]_i_2_n_12 ),
        .O(and_ln107_fu_587_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \and_ln107_reg_1350[0]_i_2 
       (.I0(\and_ln107_reg_1350[0]_i_3_n_12 ),
        .I1(\smax_fu_46_reg[15]_0 [0]),
        .I2(\smax_fu_46_reg[15]_0 [15]),
        .I3(\smax_fu_46_reg[15]_0 [2]),
        .I4(\smax_fu_46_reg[15]_0 [1]),
        .I5(\and_ln107_reg_1350[0]_i_4_n_12 ),
        .O(\and_ln107_reg_1350[0]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \and_ln107_reg_1350[0]_i_3 
       (.I0(\smax_fu_46_reg[15]_0 [4]),
        .I1(\smax_fu_46_reg[15]_0 [3]),
        .I2(\smax_fu_46_reg[15]_0 [15]),
        .I3(\smax_fu_46_reg[15]_0 [6]),
        .I4(\smax_fu_46_reg[15]_0 [5]),
        .O(\and_ln107_reg_1350[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFE)) 
    \and_ln107_reg_1350[0]_i_4 
       (.I0(\smax_fu_46_reg[15]_0 [7]),
        .I1(\smax_fu_46_reg[15]_0 [8]),
        .I2(\smax_fu_46_reg[15]_0 [15]),
        .I3(\smax_fu_46_reg[15]_0 [9]),
        .I4(\smax_fu_46_reg[15]_0 [10]),
        .I5(\and_ln107_reg_1350[0]_i_5_n_12 ),
        .O(\and_ln107_reg_1350[0]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \and_ln107_reg_1350[0]_i_5 
       (.I0(\smax_fu_46_reg[15]_0 [11]),
        .I1(\smax_fu_46_reg[15]_0 [12]),
        .I2(\smax_fu_46_reg[15]_0 [14]),
        .I3(\smax_fu_46_reg[15]_0 [15]),
        .I4(\smax_fu_46_reg[15]_0 [13]),
        .O(\and_ln107_reg_1350[0]_i_5_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(k_fu_500),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_34 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q({Q[8:3],Q[1:0]}),
        .SR(ap_loop_init),
        .add_ln49_fu_93_p2(add_ln49_fu_93_p2),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst(ap_rst),
        .grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg),
        .grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0),
        .grp_Autocorrelation_fu_103_ap_start_reg(grp_Autocorrelation_fu_103_ap_start_reg),
        .icmp_ln62_1_reg_1381(icmp_ln62_1_reg_1381),
        .\indata_addr_reg_143_pp0_iter3_reg_reg[1]__0 (\indata_addr_reg_143_pp0_iter3_reg_reg[1]__0 ),
        .k_fu_500(k_fu_500),
        .\k_fu_50_reg[4] (\k_fu_50_reg_n_12_[1] ),
        .\k_fu_50_reg[4]_0 (\k_fu_50_reg_n_12_[2] ),
        .\k_fu_50_reg[4]_1 (\k_fu_50_reg_n_12_[3] ),
        .\k_fu_50_reg[4]_2 (\k_fu_50_reg_n_12_[0] ),
        .\k_fu_50_reg[4]_3 (\k_fu_50_reg_n_12_[4] ),
        .\k_fu_50_reg[5] (\k_fu_50_reg_n_12_[5] ),
        .\k_fu_50_reg[5]_0 (\k_fu_50[5]_i_2_n_12 ),
        .\k_fu_50_reg[7] (\k_fu_50_reg_n_12_[7] ),
        .\k_fu_50_reg[7]_0 (\k_fu_50_reg_n_12_[6] ),
        .\k_fu_50_reg[7]_1 (\k_fu_50[7]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln107_reg_1330[0]_i_10 
       (.I0(\smax_fu_46_reg[15]_0 [3]),
        .I1(\smax_fu_46_reg[15]_0 [2]),
        .O(\icmp_ln107_reg_1330[0]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln107_reg_1330[0]_i_2 
       (.I0(\smax_fu_46_reg[15]_0 [0]),
        .I1(\smax_fu_46_reg[15]_0 [1]),
        .O(\icmp_ln107_reg_1330[0]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln107_reg_1330[0]_i_3 
       (.I0(\smax_fu_46_reg[15]_0 [15]),
        .I1(\smax_fu_46_reg[15]_0 [14]),
        .O(\icmp_ln107_reg_1330[0]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln107_reg_1330[0]_i_4 
       (.I0(\smax_fu_46_reg[15]_0 [14]),
        .I1(\smax_fu_46_reg[15]_0 [15]),
        .O(\icmp_ln107_reg_1330[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln107_reg_1330[0]_i_5 
       (.I0(\smax_fu_46_reg[15]_0 [12]),
        .I1(\smax_fu_46_reg[15]_0 [13]),
        .O(\icmp_ln107_reg_1330[0]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln107_reg_1330[0]_i_6 
       (.I0(\smax_fu_46_reg[15]_0 [11]),
        .I1(\smax_fu_46_reg[15]_0 [10]),
        .O(\icmp_ln107_reg_1330[0]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln107_reg_1330[0]_i_7 
       (.I0(\smax_fu_46_reg[15]_0 [9]),
        .I1(\smax_fu_46_reg[15]_0 [8]),
        .O(\icmp_ln107_reg_1330[0]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln107_reg_1330[0]_i_8 
       (.I0(\smax_fu_46_reg[15]_0 [6]),
        .I1(\smax_fu_46_reg[15]_0 [7]),
        .O(\icmp_ln107_reg_1330[0]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln107_reg_1330[0]_i_9 
       (.I0(\smax_fu_46_reg[15]_0 [5]),
        .I1(\smax_fu_46_reg[15]_0 [4]),
        .O(\icmp_ln107_reg_1330[0]_i_9_n_12 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln107_reg_1330_reg[0]_i_1 
       (.CI(\icmp_ln107_reg_1330[0]_i_2_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln107_reg_1330_reg[0]_i_1_CO_UNCONNECTED [7],CO,\icmp_ln107_reg_1330_reg[0]_i_1_n_14 ,\icmp_ln107_reg_1330_reg[0]_i_1_n_15 ,\icmp_ln107_reg_1330_reg[0]_i_1_n_16 ,\icmp_ln107_reg_1330_reg[0]_i_1_n_17 ,\icmp_ln107_reg_1330_reg[0]_i_1_n_18 ,\icmp_ln107_reg_1330_reg[0]_i_1_n_19 }),
        .DI({1'b0,\icmp_ln107_reg_1330[0]_i_3_n_12 ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln107_reg_1330_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,\icmp_ln107_reg_1330[0]_i_4_n_12 ,\icmp_ln107_reg_1330[0]_i_5_n_12 ,\icmp_ln107_reg_1330[0]_i_6_n_12 ,\icmp_ln107_reg_1330[0]_i_7_n_12 ,\icmp_ln107_reg_1330[0]_i_8_n_12 ,\icmp_ln107_reg_1330[0]_i_9_n_12 ,\icmp_ln107_reg_1330[0]_i_10_n_12 }));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \icmp_ln57_reg_1325[0]_i_1 
       (.I0(\icmp_ln57_reg_1325_reg[0]_0 ),
        .I1(\and_ln107_reg_1350[0]_i_2_n_12 ),
        .I2(Q[2]),
        .O(\icmp_ln57_reg_1325_reg[0] ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \k_fu_50[5]_i_2 
       (.I0(\k_fu_50_reg_n_12_[3] ),
        .I1(\k_fu_50_reg_n_12_[1] ),
        .I2(\k_fu_50_reg_n_12_[0] ),
        .I3(\k_fu_50_reg_n_12_[2] ),
        .I4(\k_fu_50_reg_n_12_[4] ),
        .O(\k_fu_50[5]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \k_fu_50[7]_i_4 
       (.I0(\k_fu_50_reg_n_12_[4] ),
        .I1(\k_fu_50_reg_n_12_[2] ),
        .I2(\k_fu_50_reg_n_12_[0] ),
        .I3(\k_fu_50_reg_n_12_[1] ),
        .I4(\k_fu_50_reg_n_12_[3] ),
        .I5(\k_fu_50_reg_n_12_[5] ),
        .O(\k_fu_50[7]_i_4_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(k_fu_500),
        .D(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg),
        .Q(\k_fu_50_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(k_fu_500),
        .D(add_ln49_fu_93_p2[1]),
        .Q(\k_fu_50_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(k_fu_500),
        .D(add_ln49_fu_93_p2[2]),
        .Q(\k_fu_50_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(k_fu_500),
        .D(add_ln49_fu_93_p2[3]),
        .Q(\k_fu_50_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(k_fu_500),
        .D(add_ln49_fu_93_p2[4]),
        .Q(\k_fu_50_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(k_fu_500),
        .D(add_ln49_fu_93_p2[5]),
        .Q(\k_fu_50_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(k_fu_500),
        .D(add_ln49_fu_93_p2[6]),
        .Q(\k_fu_50_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(k_fu_500),
        .D(add_ln49_fu_93_p2[7]),
        .Q(\k_fu_50_reg_n_12_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \or_ln107_reg_1361[0]_i_1 
       (.I0(\and_ln107_8_reg_1356[0]_i_3_n_12 ),
        .I1(\and_ln107_8_reg_1356[0]_i_2_n_12 ),
        .I2(\smax_fu_46_reg[15]_0 [15]),
        .I3(CO),
        .O(or_ln107_fu_623_p2));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[0]_i_8 
       (.I0(\smax_fu_46_reg[15]_0 [15]),
        .I1(\smax_fu_46_reg[15]_0 [12]),
        .O(grp_Autocorrelation_fu_103_bitoff_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[3]_i_7 
       (.I0(\smax_fu_46_reg[15]_0 [14]),
        .I1(\smax_fu_46_reg[15]_0 [15]),
        .O(grp_Autocorrelation_fu_103_bitoff_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \smax_fu_46[0]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(indata_q0[15]),
        .I2(indata_q0[0]),
        .O(temp_fu_140_p3[0]));
  LUT4 #(
    .INIT(16'hEFB0)) 
    \smax_fu_46[10]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(\smax_fu_46[10]_i_2_n_12 ),
        .I2(indata_q0[15]),
        .I3(indata_q0[10]),
        .O(temp_fu_140_p3[10]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \smax_fu_46[10]_i_2 
       (.I0(indata_q0[8]),
        .I1(indata_q0[6]),
        .I2(\smax_fu_46[8]_i_2_n_12 ),
        .I3(indata_q0[7]),
        .I4(indata_q0[9]),
        .O(\smax_fu_46[10]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hEFB0)) 
    \smax_fu_46[11]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(\smax_fu_46[13]_i_2_n_12 ),
        .I2(indata_q0[15]),
        .I3(indata_q0[11]),
        .O(temp_fu_140_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hAEFFFB00)) 
    \smax_fu_46[12]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(\smax_fu_46[13]_i_2_n_12 ),
        .I2(indata_q0[11]),
        .I3(indata_q0[15]),
        .I4(indata_q0[12]),
        .O(temp_fu_140_p3[12]));
  LUT6 #(
    .INIT(64'hAABAFFFFFFEF0000)) 
    \smax_fu_46[13]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(indata_q0[11]),
        .I2(\smax_fu_46[13]_i_2_n_12 ),
        .I3(indata_q0[12]),
        .I4(indata_q0[15]),
        .I5(indata_q0[13]),
        .O(temp_fu_140_p3[13]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \smax_fu_46[13]_i_2 
       (.I0(indata_q0[9]),
        .I1(indata_q0[7]),
        .I2(\smax_fu_46[8]_i_2_n_12 ),
        .I3(indata_q0[6]),
        .I4(indata_q0[8]),
        .I5(indata_q0[10]),
        .O(\smax_fu_46[13]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAABAFFFFFFEF0000)) 
    \smax_fu_46[14]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(indata_q0[12]),
        .I2(\smax_fu_46[15]_i_6_n_12 ),
        .I3(indata_q0[13]),
        .I4(indata_q0[15]),
        .I5(indata_q0[14]),
        .O(temp_fu_140_p3[14]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_fu_46[15]_i_10 
       (.I0(temp_fu_140_p3[8]),
        .I1(\smax_fu_46_reg[15]_0 [8]),
        .I2(\smax_fu_46_reg[15]_0 [9]),
        .I3(temp_fu_140_p3[9]),
        .O(\smax_fu_46[15]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_fu_46[15]_i_11 
       (.I0(temp_fu_140_p3[6]),
        .I1(\smax_fu_46_reg[15]_0 [6]),
        .I2(\smax_fu_46_reg[15]_0 [7]),
        .I3(temp_fu_140_p3[7]),
        .O(\smax_fu_46[15]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_fu_46[15]_i_12 
       (.I0(temp_fu_140_p3[4]),
        .I1(\smax_fu_46_reg[15]_0 [4]),
        .I2(\smax_fu_46_reg[15]_0 [5]),
        .I3(temp_fu_140_p3[5]),
        .O(\smax_fu_46[15]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_fu_46[15]_i_13 
       (.I0(temp_fu_140_p3[2]),
        .I1(\smax_fu_46_reg[15]_0 [2]),
        .I2(\smax_fu_46_reg[15]_0 [3]),
        .I3(temp_fu_140_p3[3]),
        .O(\smax_fu_46[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h7173773377701100)) 
    \smax_fu_46[15]_i_14 
       (.I0(\smax_fu_46_reg[15]_0 [0]),
        .I1(\smax_fu_46_reg[15]_0 [1]),
        .I2(icmp_ln67_fu_120_p2),
        .I3(indata_q0[0]),
        .I4(indata_q0[15]),
        .I5(indata_q0[1]),
        .O(\smax_fu_46[15]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h2224212222112211)) 
    \smax_fu_46[15]_i_15 
       (.I0(\smax_fu_46_reg[15]_0 [14]),
        .I1(\smax_fu_46_reg[15]_0 [15]),
        .I2(icmp_ln67_fu_120_p2),
        .I3(indata_q0[14]),
        .I4(\smax_fu_46[15]_i_25_n_12 ),
        .I5(indata_q0[15]),
        .O(\smax_fu_46[15]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_fu_46[15]_i_16 
       (.I0(temp_fu_140_p3[12]),
        .I1(\smax_fu_46_reg[15]_0 [12]),
        .I2(temp_fu_140_p3[13]),
        .I3(\smax_fu_46_reg[15]_0 [13]),
        .O(\smax_fu_46[15]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_fu_46[15]_i_17 
       (.I0(temp_fu_140_p3[10]),
        .I1(\smax_fu_46_reg[15]_0 [10]),
        .I2(temp_fu_140_p3[11]),
        .I3(\smax_fu_46_reg[15]_0 [11]),
        .O(\smax_fu_46[15]_i_17_n_12 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_fu_46[15]_i_18 
       (.I0(temp_fu_140_p3[8]),
        .I1(\smax_fu_46_reg[15]_0 [8]),
        .I2(temp_fu_140_p3[9]),
        .I3(\smax_fu_46_reg[15]_0 [9]),
        .O(\smax_fu_46[15]_i_18_n_12 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_fu_46[15]_i_19 
       (.I0(temp_fu_140_p3[6]),
        .I1(\smax_fu_46_reg[15]_0 [6]),
        .I2(temp_fu_140_p3[7]),
        .I3(\smax_fu_46_reg[15]_0 [7]),
        .O(\smax_fu_46[15]_i_19_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \smax_fu_46[15]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(p_0_in),
        .O(smax_fu_46));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_fu_46[15]_i_20 
       (.I0(temp_fu_140_p3[4]),
        .I1(\smax_fu_46_reg[15]_0 [4]),
        .I2(temp_fu_140_p3[5]),
        .I3(\smax_fu_46_reg[15]_0 [5]),
        .O(\smax_fu_46[15]_i_20_n_12 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \smax_fu_46[15]_i_21 
       (.I0(temp_fu_140_p3[2]),
        .I1(\smax_fu_46_reg[15]_0 [2]),
        .I2(temp_fu_140_p3[3]),
        .I3(\smax_fu_46_reg[15]_0 [3]),
        .O(\smax_fu_46[15]_i_21_n_12 ));
  LUT6 #(
    .INIT(64'h89A5A800200001A5)) 
    \smax_fu_46[15]_i_22 
       (.I0(\smax_fu_46_reg[15]_0 [0]),
        .I1(icmp_ln67_fu_120_p2),
        .I2(indata_q0[0]),
        .I3(indata_q0[15]),
        .I4(indata_q0[1]),
        .I5(\smax_fu_46_reg[15]_0 [1]),
        .O(\smax_fu_46[15]_i_22_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \smax_fu_46[15]_i_23 
       (.I0(indata_q0[10]),
        .I1(indata_q0[11]),
        .I2(indata_q0[8]),
        .I3(indata_q0[9]),
        .O(\smax_fu_46[15]_i_23_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \smax_fu_46[15]_i_24 
       (.I0(indata_q0[5]),
        .I1(indata_q0[4]),
        .I2(indata_q0[7]),
        .I3(indata_q0[6]),
        .I4(\smax_fu_46[15]_i_26_n_12 ),
        .O(\smax_fu_46[15]_i_24_n_12 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \smax_fu_46[15]_i_25 
       (.I0(indata_q0[12]),
        .I1(\smax_fu_46[13]_i_2_n_12 ),
        .I2(indata_q0[11]),
        .I3(indata_q0[13]),
        .O(\smax_fu_46[15]_i_25_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \smax_fu_46[15]_i_26 
       (.I0(indata_q0[2]),
        .I1(indata_q0[3]),
        .I2(indata_q0[1]),
        .I3(indata_q0[0]),
        .O(\smax_fu_46[15]_i_26_n_12 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \smax_fu_46[15]_i_3 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(indata_q0[14]),
        .I2(indata_q0[12]),
        .I3(\smax_fu_46[15]_i_6_n_12 ),
        .I4(indata_q0[13]),
        .I5(indata_q0[15]),
        .O(temp_fu_140_p3[15]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \smax_fu_46[15]_i_5 
       (.I0(\smax_fu_46[15]_i_23_n_12 ),
        .I1(indata_q0[15]),
        .I2(indata_q0[14]),
        .I3(indata_q0[12]),
        .I4(indata_q0[13]),
        .I5(\smax_fu_46[15]_i_24_n_12 ),
        .O(icmp_ln67_fu_120_p2));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \smax_fu_46[15]_i_6 
       (.I0(indata_q0[10]),
        .I1(indata_q0[8]),
        .I2(\smax_fu_46[9]_i_2_n_12 ),
        .I3(indata_q0[7]),
        .I4(indata_q0[9]),
        .I5(indata_q0[11]),
        .O(\smax_fu_46[15]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFCFFFFFF54455050)) 
    \smax_fu_46[15]_i_7 
       (.I0(\smax_fu_46_reg[15]_0 [14]),
        .I1(icmp_ln67_fu_120_p2),
        .I2(indata_q0[14]),
        .I3(\smax_fu_46[15]_i_25_n_12 ),
        .I4(indata_q0[15]),
        .I5(\smax_fu_46_reg[15]_0 [15]),
        .O(\smax_fu_46[15]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_fu_46[15]_i_8 
       (.I0(temp_fu_140_p3[12]),
        .I1(\smax_fu_46_reg[15]_0 [12]),
        .I2(\smax_fu_46_reg[15]_0 [13]),
        .I3(temp_fu_140_p3[13]),
        .O(\smax_fu_46[15]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \smax_fu_46[15]_i_9 
       (.I0(temp_fu_140_p3[10]),
        .I1(\smax_fu_46_reg[15]_0 [10]),
        .I2(\smax_fu_46_reg[15]_0 [11]),
        .I3(temp_fu_140_p3[11]),
        .O(\smax_fu_46[15]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hBFE0)) 
    \smax_fu_46[1]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(indata_q0[0]),
        .I2(indata_q0[15]),
        .I3(indata_q0[1]),
        .O(temp_fu_140_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hABFFFE00)) 
    \smax_fu_46[2]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(indata_q0[1]),
        .I2(indata_q0[0]),
        .I3(indata_q0[15]),
        .I4(indata_q0[2]),
        .O(temp_fu_140_p3[2]));
  LUT6 #(
    .INIT(64'hAAABFFFFFFFE0000)) 
    \smax_fu_46[3]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(indata_q0[0]),
        .I2(indata_q0[1]),
        .I3(indata_q0[2]),
        .I4(indata_q0[15]),
        .I5(indata_q0[3]),
        .O(temp_fu_140_p3[3]));
  LUT6 #(
    .INIT(64'hAABAFFFFFFEF0000)) 
    \smax_fu_46[4]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(indata_q0[2]),
        .I2(\smax_fu_46[4]_i_2_n_12 ),
        .I3(indata_q0[3]),
        .I4(indata_q0[15]),
        .I5(indata_q0[4]),
        .O(temp_fu_140_p3[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \smax_fu_46[4]_i_2 
       (.I0(indata_q0[1]),
        .I1(indata_q0[0]),
        .O(\smax_fu_46[4]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEFB0)) 
    \smax_fu_46[5]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(\smax_fu_46[5]_i_2_n_12 ),
        .I2(indata_q0[15]),
        .I3(indata_q0[5]),
        .O(temp_fu_140_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \smax_fu_46[5]_i_2 
       (.I0(indata_q0[3]),
        .I1(indata_q0[0]),
        .I2(indata_q0[1]),
        .I3(indata_q0[2]),
        .I4(indata_q0[4]),
        .O(\smax_fu_46[5]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEFB0)) 
    \smax_fu_46[6]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(\smax_fu_46[8]_i_2_n_12 ),
        .I2(indata_q0[15]),
        .I3(indata_q0[6]),
        .O(temp_fu_140_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hAEFFFB00)) 
    \smax_fu_46[7]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(\smax_fu_46[8]_i_2_n_12 ),
        .I2(indata_q0[6]),
        .I3(indata_q0[15]),
        .I4(indata_q0[7]),
        .O(temp_fu_140_p3[7]));
  LUT6 #(
    .INIT(64'hAABAFFFFFFEF0000)) 
    \smax_fu_46[8]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(indata_q0[6]),
        .I2(\smax_fu_46[8]_i_2_n_12 ),
        .I3(indata_q0[7]),
        .I4(indata_q0[15]),
        .I5(indata_q0[8]),
        .O(temp_fu_140_p3[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \smax_fu_46[8]_i_2 
       (.I0(indata_q0[4]),
        .I1(indata_q0[2]),
        .I2(indata_q0[1]),
        .I3(indata_q0[0]),
        .I4(indata_q0[3]),
        .I5(indata_q0[5]),
        .O(\smax_fu_46[8]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAABAFFFFFFEF0000)) 
    \smax_fu_46[9]_i_1 
       (.I0(icmp_ln67_fu_120_p2),
        .I1(indata_q0[7]),
        .I2(\smax_fu_46[9]_i_2_n_12 ),
        .I3(indata_q0[8]),
        .I4(indata_q0[15]),
        .I5(indata_q0[9]),
        .O(temp_fu_140_p3[9]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \smax_fu_46[9]_i_2 
       (.I0(indata_q0[5]),
        .I1(indata_q0[3]),
        .I2(\smax_fu_46[4]_i_2_n_12 ),
        .I3(indata_q0[2]),
        .I4(indata_q0[4]),
        .I5(indata_q0[6]),
        .O(\smax_fu_46[9]_i_2_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[0]),
        .Q(\smax_fu_46_reg[15]_0 [0]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[10] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[10]),
        .Q(\smax_fu_46_reg[15]_0 [10]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[11] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[11]),
        .Q(\smax_fu_46_reg[15]_0 [11]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[12] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[12]),
        .Q(\smax_fu_46_reg[15]_0 [12]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[13] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[13]),
        .Q(\smax_fu_46_reg[15]_0 [13]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[14] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[14]),
        .Q(\smax_fu_46_reg[15]_0 [14]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[15] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[15]),
        .Q(\smax_fu_46_reg[15]_0 [15]),
        .R(ap_loop_init));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \smax_fu_46_reg[15]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_0_in,\smax_fu_46_reg[15]_i_4_n_13 ,\smax_fu_46_reg[15]_i_4_n_14 ,\smax_fu_46_reg[15]_i_4_n_15 ,\smax_fu_46_reg[15]_i_4_n_16 ,\smax_fu_46_reg[15]_i_4_n_17 ,\smax_fu_46_reg[15]_i_4_n_18 ,\smax_fu_46_reg[15]_i_4_n_19 }),
        .DI({\smax_fu_46[15]_i_7_n_12 ,\smax_fu_46[15]_i_8_n_12 ,\smax_fu_46[15]_i_9_n_12 ,\smax_fu_46[15]_i_10_n_12 ,\smax_fu_46[15]_i_11_n_12 ,\smax_fu_46[15]_i_12_n_12 ,\smax_fu_46[15]_i_13_n_12 ,\smax_fu_46[15]_i_14_n_12 }),
        .O(\NLW_smax_fu_46_reg[15]_i_4_O_UNCONNECTED [7:0]),
        .S({\smax_fu_46[15]_i_15_n_12 ,\smax_fu_46[15]_i_16_n_12 ,\smax_fu_46[15]_i_17_n_12 ,\smax_fu_46[15]_i_18_n_12 ,\smax_fu_46[15]_i_19_n_12 ,\smax_fu_46[15]_i_20_n_12 ,\smax_fu_46[15]_i_21_n_12 ,\smax_fu_46[15]_i_22_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[1]),
        .Q(\smax_fu_46_reg[15]_0 [1]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[2]),
        .Q(\smax_fu_46_reg[15]_0 [2]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[3]),
        .Q(\smax_fu_46_reg[15]_0 [3]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[4]),
        .Q(\smax_fu_46_reg[15]_0 [4]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[5]),
        .Q(\smax_fu_46_reg[15]_0 [5]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[6]),
        .Q(\smax_fu_46_reg[15]_0 [6]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[7]),
        .Q(\smax_fu_46_reg[15]_0 [7]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[8] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[8]),
        .Q(\smax_fu_46_reg[15]_0 [8]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_46_reg[9] 
       (.C(ap_clk),
        .CE(smax_fu_46),
        .D(temp_fu_140_p3[9]),
        .Q(\smax_fu_46_reg[15]_0 [9]),
        .R(ap_loop_init));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_124_3
   (indata_address0,
    \idx_load_reg_864_reg[0]_0 ,
    \idx_load_reg_864_reg[4]_0 ,
    \idx_load_reg_864_reg[5]_0 ,
    \idx_load_reg_864_reg[7]_0 ,
    D,
    \ap_CS_fsm_reg[14] ,
    indata_ce1,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    \empty_fu_94_reg[63]_0 ,
    d1,
    \icmp_ln124_reg_875_reg[0]_0 ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0,
    \indata_address0[2] ,
    \indata_address0[2]_0 ,
    \indata_address0[2]_1 ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0,
    \indata_address0[2]_2 ,
    Q,
    add_ln64_fu_89_p2,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1,
    \indata_address1[7] ,
    \indata_address1[5] ,
    \indata_address1[7]_0 ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
    icmp_ln62_reg_1377,
    indata_ce1_0,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
    indata_ce1_1,
    indata_ce0_INST_0_i_2,
    ram_reg_bram_1,
    ram_reg_bram_0,
    \empty_86_fu_118_reg[63]_0 ,
    \empty_84_fu_110_reg[63]_0 ,
    \empty_82_fu_102_reg[63]_0 ,
    \empty_87_fu_122_reg[63]_0 ,
    \empty_85_fu_114_reg[63]_0 ,
    \empty_83_fu_106_reg[63]_0 ,
    ap_rst,
    ap_clk,
    indata_q1,
    indata_q0,
    \empty_88_fu_126_reg[63]_0 ,
    \empty_fu_94_reg[63]_1 ,
    \empty_81_fu_98_reg[63]_0 );
  output [0:0]indata_address0;
  output \idx_load_reg_864_reg[0]_0 ;
  output \idx_load_reg_864_reg[4]_0 ;
  output \idx_load_reg_864_reg[5]_0 ;
  output \idx_load_reg_864_reg[7]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[14] ;
  output indata_ce1;
  output ap_enable_reg_pp0_iter0_reg_reg_0;
  output [63:0]\empty_fu_94_reg[63]_0 ;
  output [63:0]d1;
  output \icmp_ln124_reg_875_reg[0]_0 ;
  output [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1;
  output [5:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0;
  input \indata_address0[2] ;
  input \indata_address0[2]_0 ;
  input \indata_address0[2]_1 ;
  input [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0;
  input \indata_address0[2]_2 ;
  input [8:0]Q;
  input [0:0]add_ln64_fu_89_p2;
  input [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1;
  input \indata_address1[7] ;
  input \indata_address1[5] ;
  input \indata_address1[7]_0 ;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg;
  input icmp_ln62_reg_1377;
  input indata_ce1_0;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg;
  input indata_ce1_1;
  input indata_ce0_INST_0_i_2;
  input [62:0]ram_reg_bram_1;
  input ram_reg_bram_0;
  input [63:0]\empty_86_fu_118_reg[63]_0 ;
  input [63:0]\empty_84_fu_110_reg[63]_0 ;
  input [63:0]\empty_82_fu_102_reg[63]_0 ;
  input [63:0]\empty_87_fu_122_reg[63]_0 ;
  input [63:0]\empty_85_fu_114_reg[63]_0 ;
  input [63:0]\empty_83_fu_106_reg[63]_0 ;
  input ap_rst;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input [63:0]\empty_88_fu_126_reg[63]_0 ;
  input [63:0]\empty_fu_94_reg[63]_1 ;
  input [63:0]\empty_81_fu_98_reg[63]_0 ;

  wire [1:0]D;
  wire [8:0]Q;
  wire [0:0]add_ln64_fu_89_p2;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire \ap_CS_fsm_reg[14] ;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_i_1_n_12;
  wire ap_enable_reg_pp0_iter0_reg_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_12;
  wire ap_loop_init_int;
  wire ap_rst;
  wire [3:0]ap_sig_allocacmp_idx_load;
  wire [63:0]d1;
  wire [7:0]data1;
  wire empty_81_fu_981;
  wire [63:0]\empty_81_fu_98_reg[63]_0 ;
  wire [63:0]\empty_82_fu_102_reg[63]_0 ;
  wire empty_83_fu_106;
  wire [63:0]\empty_83_fu_106_reg[63]_0 ;
  wire empty_84_fu_1100;
  wire [63:0]\empty_84_fu_110_reg[63]_0 ;
  wire empty_85_fu_114;
  wire [63:0]\empty_85_fu_114_reg[63]_0 ;
  wire [63:0]\empty_86_fu_118_reg[63]_0 ;
  wire empty_87_fu_122;
  wire [63:0]\empty_87_fu_122_reg[63]_0 ;
  wire empty_88_fu_126;
  wire [63:0]\empty_88_fu_126_reg[63]_0 ;
  wire empty_fu_94;
  wire [63:0]\empty_fu_94_reg[63]_0 ;
  wire [63:0]\empty_fu_94_reg[63]_1 ;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_124;
  wire flow_control_loop_pipe_sequential_init_U_n_125;
  wire flow_control_loop_pipe_sequential_init_U_n_126;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_129;
  wire flow_control_loop_pipe_sequential_init_U_n_130;
  wire flow_control_loop_pipe_sequential_init_U_n_131;
  wire flow_control_loop_pipe_sequential_init_U_n_132;
  wire flow_control_loop_pipe_sequential_init_U_n_133;
  wire flow_control_loop_pipe_sequential_init_U_n_134;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_138;
  wire flow_control_loop_pipe_sequential_init_U_n_139;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_141;
  wire flow_control_loop_pipe_sequential_init_U_n_142;
  wire flow_control_loop_pipe_sequential_init_U_n_143;
  wire flow_control_loop_pipe_sequential_init_U_n_144;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_146;
  wire flow_control_loop_pipe_sequential_init_U_n_147;
  wire flow_control_loop_pipe_sequential_init_U_n_148;
  wire flow_control_loop_pipe_sequential_init_U_n_149;
  wire flow_control_loop_pipe_sequential_init_U_n_150;
  wire flow_control_loop_pipe_sequential_init_U_n_151;
  wire flow_control_loop_pipe_sequential_init_U_n_152;
  wire flow_control_loop_pipe_sequential_init_U_n_153;
  wire flow_control_loop_pipe_sequential_init_U_n_154;
  wire flow_control_loop_pipe_sequential_init_U_n_155;
  wire flow_control_loop_pipe_sequential_init_U_n_156;
  wire flow_control_loop_pipe_sequential_init_U_n_157;
  wire flow_control_loop_pipe_sequential_init_U_n_158;
  wire flow_control_loop_pipe_sequential_init_U_n_159;
  wire flow_control_loop_pipe_sequential_init_U_n_160;
  wire flow_control_loop_pipe_sequential_init_U_n_161;
  wire flow_control_loop_pipe_sequential_init_U_n_162;
  wire flow_control_loop_pipe_sequential_init_U_n_163;
  wire flow_control_loop_pipe_sequential_init_U_n_164;
  wire flow_control_loop_pipe_sequential_init_U_n_165;
  wire flow_control_loop_pipe_sequential_init_U_n_166;
  wire flow_control_loop_pipe_sequential_init_U_n_167;
  wire flow_control_loop_pipe_sequential_init_U_n_168;
  wire flow_control_loop_pipe_sequential_init_U_n_169;
  wire flow_control_loop_pipe_sequential_init_U_n_170;
  wire flow_control_loop_pipe_sequential_init_U_n_171;
  wire flow_control_loop_pipe_sequential_init_U_n_172;
  wire flow_control_loop_pipe_sequential_init_U_n_173;
  wire flow_control_loop_pipe_sequential_init_U_n_174;
  wire flow_control_loop_pipe_sequential_init_U_n_175;
  wire flow_control_loop_pipe_sequential_init_U_n_176;
  wire flow_control_loop_pipe_sequential_init_U_n_177;
  wire flow_control_loop_pipe_sequential_init_U_n_178;
  wire flow_control_loop_pipe_sequential_init_U_n_179;
  wire flow_control_loop_pipe_sequential_init_U_n_180;
  wire flow_control_loop_pipe_sequential_init_U_n_181;
  wire flow_control_loop_pipe_sequential_init_U_n_182;
  wire flow_control_loop_pipe_sequential_init_U_n_183;
  wire flow_control_loop_pipe_sequential_init_U_n_184;
  wire flow_control_loop_pipe_sequential_init_U_n_185;
  wire flow_control_loop_pipe_sequential_init_U_n_186;
  wire flow_control_loop_pipe_sequential_init_U_n_187;
  wire flow_control_loop_pipe_sequential_init_U_n_188;
  wire flow_control_loop_pipe_sequential_init_U_n_189;
  wire flow_control_loop_pipe_sequential_init_U_n_190;
  wire flow_control_loop_pipe_sequential_init_U_n_191;
  wire flow_control_loop_pipe_sequential_init_U_n_192;
  wire flow_control_loop_pipe_sequential_init_U_n_193;
  wire flow_control_loop_pipe_sequential_init_U_n_194;
  wire flow_control_loop_pipe_sequential_init_U_n_195;
  wire flow_control_loop_pipe_sequential_init_U_n_196;
  wire flow_control_loop_pipe_sequential_init_U_n_197;
  wire flow_control_loop_pipe_sequential_init_U_n_198;
  wire flow_control_loop_pipe_sequential_init_U_n_199;
  wire flow_control_loop_pipe_sequential_init_U_n_200;
  wire flow_control_loop_pipe_sequential_init_U_n_201;
  wire flow_control_loop_pipe_sequential_init_U_n_202;
  wire flow_control_loop_pipe_sequential_init_U_n_203;
  wire flow_control_loop_pipe_sequential_init_U_n_204;
  wire flow_control_loop_pipe_sequential_init_U_n_205;
  wire flow_control_loop_pipe_sequential_init_U_n_206;
  wire flow_control_loop_pipe_sequential_init_U_n_207;
  wire flow_control_loop_pipe_sequential_init_U_n_208;
  wire flow_control_loop_pipe_sequential_init_U_n_209;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_210;
  wire flow_control_loop_pipe_sequential_init_U_n_211;
  wire flow_control_loop_pipe_sequential_init_U_n_212;
  wire flow_control_loop_pipe_sequential_init_U_n_213;
  wire flow_control_loop_pipe_sequential_init_U_n_214;
  wire flow_control_loop_pipe_sequential_init_U_n_215;
  wire flow_control_loop_pipe_sequential_init_U_n_216;
  wire flow_control_loop_pipe_sequential_init_U_n_217;
  wire flow_control_loop_pipe_sequential_init_U_n_218;
  wire flow_control_loop_pipe_sequential_init_U_n_219;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_220;
  wire flow_control_loop_pipe_sequential_init_U_n_221;
  wire flow_control_loop_pipe_sequential_init_U_n_222;
  wire flow_control_loop_pipe_sequential_init_U_n_223;
  wire flow_control_loop_pipe_sequential_init_U_n_224;
  wire flow_control_loop_pipe_sequential_init_U_n_225;
  wire flow_control_loop_pipe_sequential_init_U_n_226;
  wire flow_control_loop_pipe_sequential_init_U_n_227;
  wire flow_control_loop_pipe_sequential_init_U_n_228;
  wire flow_control_loop_pipe_sequential_init_U_n_229;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_230;
  wire flow_control_loop_pipe_sequential_init_U_n_231;
  wire flow_control_loop_pipe_sequential_init_U_n_232;
  wire flow_control_loop_pipe_sequential_init_U_n_233;
  wire flow_control_loop_pipe_sequential_init_U_n_234;
  wire flow_control_loop_pipe_sequential_init_U_n_235;
  wire flow_control_loop_pipe_sequential_init_U_n_236;
  wire flow_control_loop_pipe_sequential_init_U_n_237;
  wire flow_control_loop_pipe_sequential_init_U_n_238;
  wire flow_control_loop_pipe_sequential_init_U_n_239;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_240;
  wire flow_control_loop_pipe_sequential_init_U_n_241;
  wire flow_control_loop_pipe_sequential_init_U_n_242;
  wire flow_control_loop_pipe_sequential_init_U_n_243;
  wire flow_control_loop_pipe_sequential_init_U_n_244;
  wire flow_control_loop_pipe_sequential_init_U_n_245;
  wire flow_control_loop_pipe_sequential_init_U_n_246;
  wire flow_control_loop_pipe_sequential_init_U_n_247;
  wire flow_control_loop_pipe_sequential_init_U_n_248;
  wire flow_control_loop_pipe_sequential_init_U_n_249;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_250;
  wire flow_control_loop_pipe_sequential_init_U_n_251;
  wire flow_control_loop_pipe_sequential_init_U_n_252;
  wire flow_control_loop_pipe_sequential_init_U_n_253;
  wire flow_control_loop_pipe_sequential_init_U_n_254;
  wire flow_control_loop_pipe_sequential_init_U_n_255;
  wire flow_control_loop_pipe_sequential_init_U_n_256;
  wire flow_control_loop_pipe_sequential_init_U_n_257;
  wire flow_control_loop_pipe_sequential_init_U_n_258;
  wire flow_control_loop_pipe_sequential_init_U_n_259;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_260;
  wire flow_control_loop_pipe_sequential_init_U_n_261;
  wire flow_control_loop_pipe_sequential_init_U_n_262;
  wire flow_control_loop_pipe_sequential_init_U_n_263;
  wire flow_control_loop_pipe_sequential_init_U_n_264;
  wire flow_control_loop_pipe_sequential_init_U_n_265;
  wire flow_control_loop_pipe_sequential_init_U_n_266;
  wire flow_control_loop_pipe_sequential_init_U_n_267;
  wire flow_control_loop_pipe_sequential_init_U_n_268;
  wire flow_control_loop_pipe_sequential_init_U_n_269;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_270;
  wire flow_control_loop_pipe_sequential_init_U_n_271;
  wire flow_control_loop_pipe_sequential_init_U_n_272;
  wire flow_control_loop_pipe_sequential_init_U_n_273;
  wire flow_control_loop_pipe_sequential_init_U_n_274;
  wire flow_control_loop_pipe_sequential_init_U_n_275;
  wire flow_control_loop_pipe_sequential_init_U_n_276;
  wire flow_control_loop_pipe_sequential_init_U_n_277;
  wire flow_control_loop_pipe_sequential_init_U_n_278;
  wire flow_control_loop_pipe_sequential_init_U_n_279;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_280;
  wire flow_control_loop_pipe_sequential_init_U_n_281;
  wire flow_control_loop_pipe_sequential_init_U_n_282;
  wire flow_control_loop_pipe_sequential_init_U_n_283;
  wire flow_control_loop_pipe_sequential_init_U_n_284;
  wire flow_control_loop_pipe_sequential_init_U_n_285;
  wire flow_control_loop_pipe_sequential_init_U_n_286;
  wire flow_control_loop_pipe_sequential_init_U_n_287;
  wire flow_control_loop_pipe_sequential_init_U_n_288;
  wire flow_control_loop_pipe_sequential_init_U_n_289;
  wire flow_control_loop_pipe_sequential_init_U_n_290;
  wire flow_control_loop_pipe_sequential_init_U_n_291;
  wire flow_control_loop_pipe_sequential_init_U_n_292;
  wire flow_control_loop_pipe_sequential_init_U_n_293;
  wire flow_control_loop_pipe_sequential_init_U_n_294;
  wire flow_control_loop_pipe_sequential_init_U_n_295;
  wire flow_control_loop_pipe_sequential_init_U_n_296;
  wire flow_control_loop_pipe_sequential_init_U_n_297;
  wire flow_control_loop_pipe_sequential_init_U_n_298;
  wire flow_control_loop_pipe_sequential_init_U_n_299;
  wire flow_control_loop_pipe_sequential_init_U_n_300;
  wire flow_control_loop_pipe_sequential_init_U_n_301;
  wire flow_control_loop_pipe_sequential_init_U_n_302;
  wire flow_control_loop_pipe_sequential_init_U_n_303;
  wire flow_control_loop_pipe_sequential_init_U_n_304;
  wire flow_control_loop_pipe_sequential_init_U_n_305;
  wire flow_control_loop_pipe_sequential_init_U_n_306;
  wire flow_control_loop_pipe_sequential_init_U_n_307;
  wire flow_control_loop_pipe_sequential_init_U_n_308;
  wire flow_control_loop_pipe_sequential_init_U_n_309;
  wire flow_control_loop_pipe_sequential_init_U_n_310;
  wire flow_control_loop_pipe_sequential_init_U_n_311;
  wire flow_control_loop_pipe_sequential_init_U_n_312;
  wire flow_control_loop_pipe_sequential_init_U_n_313;
  wire flow_control_loop_pipe_sequential_init_U_n_314;
  wire flow_control_loop_pipe_sequential_init_U_n_315;
  wire flow_control_loop_pipe_sequential_init_U_n_316;
  wire flow_control_loop_pipe_sequential_init_U_n_317;
  wire flow_control_loop_pipe_sequential_init_U_n_318;
  wire flow_control_loop_pipe_sequential_init_U_n_319;
  wire flow_control_loop_pipe_sequential_init_U_n_320;
  wire flow_control_loop_pipe_sequential_init_U_n_321;
  wire flow_control_loop_pipe_sequential_init_U_n_322;
  wire flow_control_loop_pipe_sequential_init_U_n_323;
  wire flow_control_loop_pipe_sequential_init_U_n_324;
  wire flow_control_loop_pipe_sequential_init_U_n_325;
  wire flow_control_loop_pipe_sequential_init_U_n_326;
  wire flow_control_loop_pipe_sequential_init_U_n_327;
  wire flow_control_loop_pipe_sequential_init_U_n_328;
  wire flow_control_loop_pipe_sequential_init_U_n_329;
  wire flow_control_loop_pipe_sequential_init_U_n_330;
  wire flow_control_loop_pipe_sequential_init_U_n_331;
  wire flow_control_loop_pipe_sequential_init_U_n_332;
  wire flow_control_loop_pipe_sequential_init_U_n_333;
  wire flow_control_loop_pipe_sequential_init_U_n_334;
  wire flow_control_loop_pipe_sequential_init_U_n_335;
  wire flow_control_loop_pipe_sequential_init_U_n_336;
  wire flow_control_loop_pipe_sequential_init_U_n_337;
  wire flow_control_loop_pipe_sequential_init_U_n_338;
  wire flow_control_loop_pipe_sequential_init_U_n_339;
  wire flow_control_loop_pipe_sequential_init_U_n_340;
  wire flow_control_loop_pipe_sequential_init_U_n_341;
  wire flow_control_loop_pipe_sequential_init_U_n_342;
  wire flow_control_loop_pipe_sequential_init_U_n_343;
  wire flow_control_loop_pipe_sequential_init_U_n_344;
  wire flow_control_loop_pipe_sequential_init_U_n_345;
  wire flow_control_loop_pipe_sequential_init_U_n_346;
  wire flow_control_loop_pipe_sequential_init_U_n_347;
  wire flow_control_loop_pipe_sequential_init_U_n_348;
  wire flow_control_loop_pipe_sequential_init_U_n_349;
  wire flow_control_loop_pipe_sequential_init_U_n_350;
  wire flow_control_loop_pipe_sequential_init_U_n_351;
  wire flow_control_loop_pipe_sequential_init_U_n_352;
  wire flow_control_loop_pipe_sequential_init_U_n_353;
  wire flow_control_loop_pipe_sequential_init_U_n_354;
  wire flow_control_loop_pipe_sequential_init_U_n_355;
  wire flow_control_loop_pipe_sequential_init_U_n_356;
  wire flow_control_loop_pipe_sequential_init_U_n_357;
  wire flow_control_loop_pipe_sequential_init_U_n_358;
  wire flow_control_loop_pipe_sequential_init_U_n_359;
  wire flow_control_loop_pipe_sequential_init_U_n_360;
  wire flow_control_loop_pipe_sequential_init_U_n_361;
  wire flow_control_loop_pipe_sequential_init_U_n_362;
  wire flow_control_loop_pipe_sequential_init_U_n_363;
  wire flow_control_loop_pipe_sequential_init_U_n_364;
  wire flow_control_loop_pipe_sequential_init_U_n_365;
  wire flow_control_loop_pipe_sequential_init_U_n_366;
  wire flow_control_loop_pipe_sequential_init_U_n_367;
  wire flow_control_loop_pipe_sequential_init_U_n_368;
  wire flow_control_loop_pipe_sequential_init_U_n_369;
  wire flow_control_loop_pipe_sequential_init_U_n_370;
  wire flow_control_loop_pipe_sequential_init_U_n_371;
  wire flow_control_loop_pipe_sequential_init_U_n_372;
  wire flow_control_loop_pipe_sequential_init_U_n_373;
  wire flow_control_loop_pipe_sequential_init_U_n_374;
  wire flow_control_loop_pipe_sequential_init_U_n_375;
  wire flow_control_loop_pipe_sequential_init_U_n_376;
  wire flow_control_loop_pipe_sequential_init_U_n_377;
  wire flow_control_loop_pipe_sequential_init_U_n_378;
  wire flow_control_loop_pipe_sequential_init_U_n_379;
  wire flow_control_loop_pipe_sequential_init_U_n_380;
  wire flow_control_loop_pipe_sequential_init_U_n_381;
  wire flow_control_loop_pipe_sequential_init_U_n_382;
  wire flow_control_loop_pipe_sequential_init_U_n_383;
  wire flow_control_loop_pipe_sequential_init_U_n_384;
  wire flow_control_loop_pipe_sequential_init_U_n_385;
  wire flow_control_loop_pipe_sequential_init_U_n_386;
  wire flow_control_loop_pipe_sequential_init_U_n_387;
  wire flow_control_loop_pipe_sequential_init_U_n_388;
  wire flow_control_loop_pipe_sequential_init_U_n_389;
  wire flow_control_loop_pipe_sequential_init_U_n_390;
  wire flow_control_loop_pipe_sequential_init_U_n_391;
  wire flow_control_loop_pipe_sequential_init_U_n_392;
  wire flow_control_loop_pipe_sequential_init_U_n_393;
  wire flow_control_loop_pipe_sequential_init_U_n_394;
  wire flow_control_loop_pipe_sequential_init_U_n_395;
  wire flow_control_loop_pipe_sequential_init_U_n_396;
  wire flow_control_loop_pipe_sequential_init_U_n_397;
  wire flow_control_loop_pipe_sequential_init_U_n_398;
  wire flow_control_loop_pipe_sequential_init_U_n_399;
  wire flow_control_loop_pipe_sequential_init_U_n_400;
  wire flow_control_loop_pipe_sequential_init_U_n_401;
  wire flow_control_loop_pipe_sequential_init_U_n_402;
  wire flow_control_loop_pipe_sequential_init_U_n_403;
  wire flow_control_loop_pipe_sequential_init_U_n_404;
  wire flow_control_loop_pipe_sequential_init_U_n_405;
  wire flow_control_loop_pipe_sequential_init_U_n_406;
  wire flow_control_loop_pipe_sequential_init_U_n_407;
  wire flow_control_loop_pipe_sequential_init_U_n_408;
  wire flow_control_loop_pipe_sequential_init_U_n_409;
  wire flow_control_loop_pipe_sequential_init_U_n_410;
  wire flow_control_loop_pipe_sequential_init_U_n_411;
  wire flow_control_loop_pipe_sequential_init_U_n_412;
  wire flow_control_loop_pipe_sequential_init_U_n_413;
  wire flow_control_loop_pipe_sequential_init_U_n_414;
  wire flow_control_loop_pipe_sequential_init_U_n_415;
  wire flow_control_loop_pipe_sequential_init_U_n_416;
  wire flow_control_loop_pipe_sequential_init_U_n_417;
  wire flow_control_loop_pipe_sequential_init_U_n_418;
  wire flow_control_loop_pipe_sequential_init_U_n_419;
  wire flow_control_loop_pipe_sequential_init_U_n_420;
  wire flow_control_loop_pipe_sequential_init_U_n_421;
  wire flow_control_loop_pipe_sequential_init_U_n_422;
  wire flow_control_loop_pipe_sequential_init_U_n_423;
  wire flow_control_loop_pipe_sequential_init_U_n_424;
  wire flow_control_loop_pipe_sequential_init_U_n_425;
  wire flow_control_loop_pipe_sequential_init_U_n_426;
  wire flow_control_loop_pipe_sequential_init_U_n_427;
  wire flow_control_loop_pipe_sequential_init_U_n_428;
  wire flow_control_loop_pipe_sequential_init_U_n_429;
  wire flow_control_loop_pipe_sequential_init_U_n_430;
  wire flow_control_loop_pipe_sequential_init_U_n_431;
  wire flow_control_loop_pipe_sequential_init_U_n_432;
  wire flow_control_loop_pipe_sequential_init_U_n_433;
  wire flow_control_loop_pipe_sequential_init_U_n_434;
  wire flow_control_loop_pipe_sequential_init_U_n_435;
  wire flow_control_loop_pipe_sequential_init_U_n_436;
  wire flow_control_loop_pipe_sequential_init_U_n_437;
  wire flow_control_loop_pipe_sequential_init_U_n_438;
  wire flow_control_loop_pipe_sequential_init_U_n_439;
  wire flow_control_loop_pipe_sequential_init_U_n_440;
  wire flow_control_loop_pipe_sequential_init_U_n_441;
  wire flow_control_loop_pipe_sequential_init_U_n_442;
  wire flow_control_loop_pipe_sequential_init_U_n_443;
  wire flow_control_loop_pipe_sequential_init_U_n_444;
  wire flow_control_loop_pipe_sequential_init_U_n_445;
  wire flow_control_loop_pipe_sequential_init_U_n_446;
  wire flow_control_loop_pipe_sequential_init_U_n_447;
  wire flow_control_loop_pipe_sequential_init_U_n_448;
  wire flow_control_loop_pipe_sequential_init_U_n_449;
  wire flow_control_loop_pipe_sequential_init_U_n_450;
  wire flow_control_loop_pipe_sequential_init_U_n_451;
  wire flow_control_loop_pipe_sequential_init_U_n_452;
  wire flow_control_loop_pipe_sequential_init_U_n_453;
  wire flow_control_loop_pipe_sequential_init_U_n_454;
  wire flow_control_loop_pipe_sequential_init_U_n_455;
  wire flow_control_loop_pipe_sequential_init_U_n_456;
  wire flow_control_loop_pipe_sequential_init_U_n_457;
  wire flow_control_loop_pipe_sequential_init_U_n_458;
  wire flow_control_loop_pipe_sequential_init_U_n_459;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_460;
  wire flow_control_loop_pipe_sequential_init_U_n_461;
  wire flow_control_loop_pipe_sequential_init_U_n_462;
  wire flow_control_loop_pipe_sequential_init_U_n_463;
  wire flow_control_loop_pipe_sequential_init_U_n_464;
  wire flow_control_loop_pipe_sequential_init_U_n_465;
  wire flow_control_loop_pipe_sequential_init_U_n_466;
  wire flow_control_loop_pipe_sequential_init_U_n_467;
  wire flow_control_loop_pipe_sequential_init_U_n_468;
  wire flow_control_loop_pipe_sequential_init_U_n_469;
  wire flow_control_loop_pipe_sequential_init_U_n_470;
  wire flow_control_loop_pipe_sequential_init_U_n_471;
  wire flow_control_loop_pipe_sequential_init_U_n_472;
  wire flow_control_loop_pipe_sequential_init_U_n_473;
  wire flow_control_loop_pipe_sequential_init_U_n_474;
  wire flow_control_loop_pipe_sequential_init_U_n_475;
  wire flow_control_loop_pipe_sequential_init_U_n_476;
  wire flow_control_loop_pipe_sequential_init_U_n_477;
  wire flow_control_loop_pipe_sequential_init_U_n_478;
  wire flow_control_loop_pipe_sequential_init_U_n_479;
  wire flow_control_loop_pipe_sequential_init_U_n_480;
  wire flow_control_loop_pipe_sequential_init_U_n_481;
  wire flow_control_loop_pipe_sequential_init_U_n_482;
  wire flow_control_loop_pipe_sequential_init_U_n_483;
  wire flow_control_loop_pipe_sequential_init_U_n_484;
  wire flow_control_loop_pipe_sequential_init_U_n_485;
  wire flow_control_loop_pipe_sequential_init_U_n_486;
  wire flow_control_loop_pipe_sequential_init_U_n_487;
  wire flow_control_loop_pipe_sequential_init_U_n_488;
  wire flow_control_loop_pipe_sequential_init_U_n_489;
  wire flow_control_loop_pipe_sequential_init_U_n_490;
  wire flow_control_loop_pipe_sequential_init_U_n_491;
  wire flow_control_loop_pipe_sequential_init_U_n_492;
  wire flow_control_loop_pipe_sequential_init_U_n_493;
  wire flow_control_loop_pipe_sequential_init_U_n_494;
  wire flow_control_loop_pipe_sequential_init_U_n_495;
  wire flow_control_loop_pipe_sequential_init_U_n_496;
  wire flow_control_loop_pipe_sequential_init_U_n_497;
  wire flow_control_loop_pipe_sequential_init_U_n_498;
  wire flow_control_loop_pipe_sequential_init_U_n_499;
  wire flow_control_loop_pipe_sequential_init_U_n_500;
  wire flow_control_loop_pipe_sequential_init_U_n_501;
  wire flow_control_loop_pipe_sequential_init_U_n_502;
  wire flow_control_loop_pipe_sequential_init_U_n_503;
  wire flow_control_loop_pipe_sequential_init_U_n_504;
  wire flow_control_loop_pipe_sequential_init_U_n_505;
  wire flow_control_loop_pipe_sequential_init_U_n_506;
  wire flow_control_loop_pipe_sequential_init_U_n_507;
  wire flow_control_loop_pipe_sequential_init_U_n_508;
  wire flow_control_loop_pipe_sequential_init_U_n_509;
  wire flow_control_loop_pipe_sequential_init_U_n_510;
  wire flow_control_loop_pipe_sequential_init_U_n_511;
  wire flow_control_loop_pipe_sequential_init_U_n_512;
  wire flow_control_loop_pipe_sequential_init_U_n_513;
  wire flow_control_loop_pipe_sequential_init_U_n_514;
  wire flow_control_loop_pipe_sequential_init_U_n_515;
  wire flow_control_loop_pipe_sequential_init_U_n_516;
  wire flow_control_loop_pipe_sequential_init_U_n_517;
  wire flow_control_loop_pipe_sequential_init_U_n_518;
  wire flow_control_loop_pipe_sequential_init_U_n_519;
  wire flow_control_loop_pipe_sequential_init_U_n_520;
  wire flow_control_loop_pipe_sequential_init_U_n_521;
  wire flow_control_loop_pipe_sequential_init_U_n_522;
  wire flow_control_loop_pipe_sequential_init_U_n_523;
  wire flow_control_loop_pipe_sequential_init_U_n_524;
  wire flow_control_loop_pipe_sequential_init_U_n_525;
  wire flow_control_loop_pipe_sequential_init_U_n_526;
  wire flow_control_loop_pipe_sequential_init_U_n_527;
  wire flow_control_loop_pipe_sequential_init_U_n_528;
  wire flow_control_loop_pipe_sequential_init_U_n_529;
  wire flow_control_loop_pipe_sequential_init_U_n_530;
  wire flow_control_loop_pipe_sequential_init_U_n_531;
  wire flow_control_loop_pipe_sequential_init_U_n_532;
  wire flow_control_loop_pipe_sequential_init_U_n_533;
  wire flow_control_loop_pipe_sequential_init_U_n_534;
  wire flow_control_loop_pipe_sequential_init_U_n_535;
  wire flow_control_loop_pipe_sequential_init_U_n_536;
  wire flow_control_loop_pipe_sequential_init_U_n_537;
  wire flow_control_loop_pipe_sequential_init_U_n_538;
  wire flow_control_loop_pipe_sequential_init_U_n_539;
  wire flow_control_loop_pipe_sequential_init_U_n_540;
  wire flow_control_loop_pipe_sequential_init_U_n_541;
  wire flow_control_loop_pipe_sequential_init_U_n_542;
  wire flow_control_loop_pipe_sequential_init_U_n_543;
  wire flow_control_loop_pipe_sequential_init_U_n_544;
  wire flow_control_loop_pipe_sequential_init_U_n_545;
  wire flow_control_loop_pipe_sequential_init_U_n_546;
  wire flow_control_loop_pipe_sequential_init_U_n_547;
  wire flow_control_loop_pipe_sequential_init_U_n_548;
  wire flow_control_loop_pipe_sequential_init_U_n_549;
  wire flow_control_loop_pipe_sequential_init_U_n_550;
  wire flow_control_loop_pipe_sequential_init_U_n_551;
  wire flow_control_loop_pipe_sequential_init_U_n_552;
  wire flow_control_loop_pipe_sequential_init_U_n_553;
  wire flow_control_loop_pipe_sequential_init_U_n_554;
  wire flow_control_loop_pipe_sequential_init_U_n_555;
  wire flow_control_loop_pipe_sequential_init_U_n_556;
  wire flow_control_loop_pipe_sequential_init_U_n_557;
  wire flow_control_loop_pipe_sequential_init_U_n_558;
  wire flow_control_loop_pipe_sequential_init_U_n_559;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_560;
  wire flow_control_loop_pipe_sequential_init_U_n_561;
  wire flow_control_loop_pipe_sequential_init_U_n_562;
  wire flow_control_loop_pipe_sequential_init_U_n_563;
  wire flow_control_loop_pipe_sequential_init_U_n_564;
  wire flow_control_loop_pipe_sequential_init_U_n_565;
  wire flow_control_loop_pipe_sequential_init_U_n_566;
  wire flow_control_loop_pipe_sequential_init_U_n_567;
  wire flow_control_loop_pipe_sequential_init_U_n_568;
  wire flow_control_loop_pipe_sequential_init_U_n_569;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_570;
  wire flow_control_loop_pipe_sequential_init_U_n_571;
  wire flow_control_loop_pipe_sequential_init_U_n_572;
  wire flow_control_loop_pipe_sequential_init_U_n_573;
  wire flow_control_loop_pipe_sequential_init_U_n_574;
  wire flow_control_loop_pipe_sequential_init_U_n_575;
  wire flow_control_loop_pipe_sequential_init_U_n_576;
  wire flow_control_loop_pipe_sequential_init_U_n_577;
  wire flow_control_loop_pipe_sequential_init_U_n_578;
  wire flow_control_loop_pipe_sequential_init_U_n_579;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_580;
  wire flow_control_loop_pipe_sequential_init_U_n_581;
  wire flow_control_loop_pipe_sequential_init_U_n_582;
  wire flow_control_loop_pipe_sequential_init_U_n_583;
  wire flow_control_loop_pipe_sequential_init_U_n_584;
  wire flow_control_loop_pipe_sequential_init_U_n_585;
  wire flow_control_loop_pipe_sequential_init_U_n_586;
  wire flow_control_loop_pipe_sequential_init_U_n_587;
  wire flow_control_loop_pipe_sequential_init_U_n_588;
  wire flow_control_loop_pipe_sequential_init_U_n_589;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_590;
  wire flow_control_loop_pipe_sequential_init_U_n_591;
  wire flow_control_loop_pipe_sequential_init_U_n_592;
  wire flow_control_loop_pipe_sequential_init_U_n_593;
  wire flow_control_loop_pipe_sequential_init_U_n_594;
  wire flow_control_loop_pipe_sequential_init_U_n_595;
  wire flow_control_loop_pipe_sequential_init_U_n_596;
  wire flow_control_loop_pipe_sequential_init_U_n_597;
  wire flow_control_loop_pipe_sequential_init_U_n_598;
  wire flow_control_loop_pipe_sequential_init_U_n_599;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_600;
  wire flow_control_loop_pipe_sequential_init_U_n_601;
  wire flow_control_loop_pipe_sequential_init_U_n_602;
  wire flow_control_loop_pipe_sequential_init_U_n_603;
  wire flow_control_loop_pipe_sequential_init_U_n_604;
  wire flow_control_loop_pipe_sequential_init_U_n_605;
  wire flow_control_loop_pipe_sequential_init_U_n_606;
  wire flow_control_loop_pipe_sequential_init_U_n_607;
  wire flow_control_loop_pipe_sequential_init_U_n_608;
  wire flow_control_loop_pipe_sequential_init_U_n_609;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_610;
  wire flow_control_loop_pipe_sequential_init_U_n_611;
  wire flow_control_loop_pipe_sequential_init_U_n_612;
  wire flow_control_loop_pipe_sequential_init_U_n_613;
  wire flow_control_loop_pipe_sequential_init_U_n_614;
  wire flow_control_loop_pipe_sequential_init_U_n_615;
  wire flow_control_loop_pipe_sequential_init_U_n_616;
  wire flow_control_loop_pipe_sequential_init_U_n_617;
  wire flow_control_loop_pipe_sequential_init_U_n_618;
  wire flow_control_loop_pipe_sequential_init_U_n_619;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_620;
  wire flow_control_loop_pipe_sequential_init_U_n_621;
  wire flow_control_loop_pipe_sequential_init_U_n_622;
  wire flow_control_loop_pipe_sequential_init_U_n_623;
  wire flow_control_loop_pipe_sequential_init_U_n_624;
  wire flow_control_loop_pipe_sequential_init_U_n_625;
  wire flow_control_loop_pipe_sequential_init_U_n_626;
  wire flow_control_loop_pipe_sequential_init_U_n_627;
  wire flow_control_loop_pipe_sequential_init_U_n_628;
  wire flow_control_loop_pipe_sequential_init_U_n_629;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_630;
  wire flow_control_loop_pipe_sequential_init_U_n_631;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg;
  wire [5:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0;
  wire [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1;
  wire [63:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out;
  wire [63:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1;
  wire [63:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2;
  wire [63:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3;
  wire [63:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4;
  wire [63:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5;
  wire [63:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6;
  wire [63:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7;
  wire [63:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1;
  wire [7:0]i_11_fu_417_p2;
  wire i_fu_90;
  wire \i_fu_90[5]_i_2_n_12 ;
  wire \i_fu_90[7]_i_3_n_12 ;
  wire \i_fu_90[7]_i_5_n_12 ;
  wire [7:0]i_fu_90_reg;
  wire \icmp_ln124_reg_875[0]_i_3_n_12 ;
  wire \icmp_ln124_reg_875_reg[0]_0 ;
  wire \icmp_ln124_reg_875_reg_n_12_[0] ;
  wire icmp_ln62_reg_1377;
  wire [7:0]idx_fu_86;
  wire \idx_fu_86[7]_i_4_n_12 ;
  wire [7:0]idx_load_reg_864;
  wire \idx_load_reg_864_reg[0]_0 ;
  wire \idx_load_reg_864_reg[4]_0 ;
  wire \idx_load_reg_864_reg[5]_0 ;
  wire \idx_load_reg_864_reg[7]_0 ;
  wire [0:0]indata_address0;
  wire \indata_address0[2] ;
  wire \indata_address0[2]_0 ;
  wire \indata_address0[2]_1 ;
  wire \indata_address0[2]_2 ;
  wire \indata_address0[2]_INST_0_i_10_n_12 ;
  wire \indata_address0[2]_INST_0_i_12_n_12 ;
  wire \indata_address0[2]_INST_0_i_14_n_12 ;
  wire \indata_address0[5]_INST_0_i_5_n_12 ;
  wire \indata_address0[6]_INST_0_i_5_n_12 ;
  wire \indata_address0[7]_INST_0_i_10_n_12 ;
  wire \indata_address0[7]_INST_0_i_11_n_12 ;
  wire \indata_address0[7]_INST_0_i_12_n_12 ;
  wire \indata_address0[7]_INST_0_i_14_n_12 ;
  wire \indata_address0[7]_INST_0_i_15_n_12 ;
  wire \indata_address0[7]_INST_0_i_16_n_12 ;
  wire \indata_address0[7]_INST_0_i_6_n_12 ;
  wire \indata_address0[7]_INST_0_i_8_n_12 ;
  wire \indata_address0[7]_INST_0_i_9_n_12 ;
  wire \indata_address1[4]_INST_0_i_3_n_12 ;
  wire \indata_address1[5] ;
  wire \indata_address1[6]_INST_0_i_5_n_12 ;
  wire \indata_address1[6]_INST_0_i_6_n_12 ;
  wire \indata_address1[6]_INST_0_i_7_n_12 ;
  wire \indata_address1[7] ;
  wire \indata_address1[7]_0 ;
  wire \indata_address1[7]_INST_0_i_4_n_12 ;
  wire indata_ce0_INST_0_i_2;
  wire indata_ce0_INST_0_i_4_n_12;
  wire indata_ce1;
  wire indata_ce1_0;
  wire indata_ce1_1;
  wire indata_ce1_INST_0_i_1_n_12;
  wire indata_ce1_INST_0_i_2_n_12;
  wire indata_ce1_INST_0_i_3_n_12;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire mul_16s_16s_32_1_1_U10_n_100;
  wire mul_16s_16s_32_1_1_U10_n_101;
  wire mul_16s_16s_32_1_1_U10_n_102;
  wire mul_16s_16s_32_1_1_U10_n_103;
  wire mul_16s_16s_32_1_1_U10_n_104;
  wire mul_16s_16s_32_1_1_U10_n_105;
  wire mul_16s_16s_32_1_1_U10_n_106;
  wire mul_16s_16s_32_1_1_U10_n_107;
  wire mul_16s_16s_32_1_1_U10_n_108;
  wire mul_16s_16s_32_1_1_U10_n_109;
  wire mul_16s_16s_32_1_1_U10_n_110;
  wire mul_16s_16s_32_1_1_U10_n_111;
  wire mul_16s_16s_32_1_1_U10_n_112;
  wire mul_16s_16s_32_1_1_U10_n_113;
  wire mul_16s_16s_32_1_1_U10_n_114;
  wire mul_16s_16s_32_1_1_U10_n_115;
  wire mul_16s_16s_32_1_1_U10_n_116;
  wire mul_16s_16s_32_1_1_U10_n_117;
  wire mul_16s_16s_32_1_1_U10_n_118;
  wire mul_16s_16s_32_1_1_U10_n_119;
  wire mul_16s_16s_32_1_1_U10_n_12;
  wire mul_16s_16s_32_1_1_U10_n_120;
  wire mul_16s_16s_32_1_1_U10_n_121;
  wire mul_16s_16s_32_1_1_U10_n_122;
  wire mul_16s_16s_32_1_1_U10_n_123;
  wire mul_16s_16s_32_1_1_U10_n_124;
  wire mul_16s_16s_32_1_1_U10_n_125;
  wire mul_16s_16s_32_1_1_U10_n_126;
  wire mul_16s_16s_32_1_1_U10_n_127;
  wire mul_16s_16s_32_1_1_U10_n_128;
  wire mul_16s_16s_32_1_1_U10_n_129;
  wire mul_16s_16s_32_1_1_U10_n_13;
  wire mul_16s_16s_32_1_1_U10_n_130;
  wire mul_16s_16s_32_1_1_U10_n_131;
  wire mul_16s_16s_32_1_1_U10_n_132;
  wire mul_16s_16s_32_1_1_U10_n_133;
  wire mul_16s_16s_32_1_1_U10_n_134;
  wire mul_16s_16s_32_1_1_U10_n_135;
  wire mul_16s_16s_32_1_1_U10_n_136;
  wire mul_16s_16s_32_1_1_U10_n_14;
  wire mul_16s_16s_32_1_1_U10_n_15;
  wire mul_16s_16s_32_1_1_U10_n_16;
  wire mul_16s_16s_32_1_1_U10_n_17;
  wire mul_16s_16s_32_1_1_U10_n_18;
  wire mul_16s_16s_32_1_1_U10_n_19;
  wire mul_16s_16s_32_1_1_U10_n_20;
  wire mul_16s_16s_32_1_1_U10_n_21;
  wire mul_16s_16s_32_1_1_U10_n_22;
  wire mul_16s_16s_32_1_1_U10_n_23;
  wire mul_16s_16s_32_1_1_U10_n_24;
  wire mul_16s_16s_32_1_1_U10_n_25;
  wire mul_16s_16s_32_1_1_U10_n_26;
  wire mul_16s_16s_32_1_1_U10_n_27;
  wire mul_16s_16s_32_1_1_U10_n_28;
  wire mul_16s_16s_32_1_1_U10_n_29;
  wire mul_16s_16s_32_1_1_U10_n_30;
  wire mul_16s_16s_32_1_1_U10_n_31;
  wire mul_16s_16s_32_1_1_U10_n_32;
  wire mul_16s_16s_32_1_1_U10_n_33;
  wire mul_16s_16s_32_1_1_U10_n_34;
  wire mul_16s_16s_32_1_1_U10_n_35;
  wire mul_16s_16s_32_1_1_U10_n_36;
  wire mul_16s_16s_32_1_1_U10_n_37;
  wire mul_16s_16s_32_1_1_U10_n_38;
  wire mul_16s_16s_32_1_1_U10_n_39;
  wire mul_16s_16s_32_1_1_U10_n_40;
  wire mul_16s_16s_32_1_1_U10_n_41;
  wire mul_16s_16s_32_1_1_U10_n_42;
  wire mul_16s_16s_32_1_1_U10_n_43;
  wire mul_16s_16s_32_1_1_U10_n_44;
  wire mul_16s_16s_32_1_1_U10_n_45;
  wire mul_16s_16s_32_1_1_U10_n_46;
  wire mul_16s_16s_32_1_1_U10_n_47;
  wire mul_16s_16s_32_1_1_U10_n_48;
  wire mul_16s_16s_32_1_1_U10_n_49;
  wire mul_16s_16s_32_1_1_U10_n_50;
  wire mul_16s_16s_32_1_1_U10_n_51;
  wire mul_16s_16s_32_1_1_U10_n_52;
  wire mul_16s_16s_32_1_1_U10_n_53;
  wire mul_16s_16s_32_1_1_U10_n_54;
  wire mul_16s_16s_32_1_1_U10_n_55;
  wire mul_16s_16s_32_1_1_U10_n_56;
  wire mul_16s_16s_32_1_1_U10_n_57;
  wire mul_16s_16s_32_1_1_U10_n_58;
  wire mul_16s_16s_32_1_1_U10_n_59;
  wire mul_16s_16s_32_1_1_U10_n_60;
  wire mul_16s_16s_32_1_1_U10_n_61;
  wire mul_16s_16s_32_1_1_U10_n_62;
  wire mul_16s_16s_32_1_1_U10_n_63;
  wire mul_16s_16s_32_1_1_U10_n_64;
  wire mul_16s_16s_32_1_1_U10_n_65;
  wire mul_16s_16s_32_1_1_U10_n_66;
  wire mul_16s_16s_32_1_1_U10_n_67;
  wire mul_16s_16s_32_1_1_U10_n_68;
  wire mul_16s_16s_32_1_1_U10_n_69;
  wire mul_16s_16s_32_1_1_U10_n_70;
  wire mul_16s_16s_32_1_1_U10_n_71;
  wire mul_16s_16s_32_1_1_U10_n_72;
  wire mul_16s_16s_32_1_1_U10_n_73;
  wire mul_16s_16s_32_1_1_U10_n_74;
  wire mul_16s_16s_32_1_1_U10_n_75;
  wire mul_16s_16s_32_1_1_U10_n_76;
  wire mul_16s_16s_32_1_1_U10_n_77;
  wire mul_16s_16s_32_1_1_U10_n_78;
  wire mul_16s_16s_32_1_1_U10_n_79;
  wire mul_16s_16s_32_1_1_U10_n_80;
  wire mul_16s_16s_32_1_1_U10_n_81;
  wire mul_16s_16s_32_1_1_U10_n_82;
  wire mul_16s_16s_32_1_1_U10_n_83;
  wire mul_16s_16s_32_1_1_U10_n_84;
  wire mul_16s_16s_32_1_1_U10_n_85;
  wire mul_16s_16s_32_1_1_U10_n_86;
  wire mul_16s_16s_32_1_1_U10_n_87;
  wire mul_16s_16s_32_1_1_U10_n_88;
  wire mul_16s_16s_32_1_1_U10_n_89;
  wire mul_16s_16s_32_1_1_U10_n_90;
  wire mul_16s_16s_32_1_1_U10_n_91;
  wire mul_16s_16s_32_1_1_U10_n_92;
  wire mul_16s_16s_32_1_1_U10_n_93;
  wire mul_16s_16s_32_1_1_U10_n_94;
  wire mul_16s_16s_32_1_1_U10_n_95;
  wire mul_16s_16s_32_1_1_U10_n_96;
  wire mul_16s_16s_32_1_1_U10_n_97;
  wire mul_16s_16s_32_1_1_U10_n_98;
  wire mul_16s_16s_32_1_1_U10_n_99;
  wire mul_16s_16s_32_1_1_U11_n_100;
  wire mul_16s_16s_32_1_1_U11_n_101;
  wire mul_16s_16s_32_1_1_U11_n_102;
  wire mul_16s_16s_32_1_1_U11_n_103;
  wire mul_16s_16s_32_1_1_U11_n_104;
  wire mul_16s_16s_32_1_1_U11_n_105;
  wire mul_16s_16s_32_1_1_U11_n_106;
  wire mul_16s_16s_32_1_1_U11_n_107;
  wire mul_16s_16s_32_1_1_U11_n_108;
  wire mul_16s_16s_32_1_1_U11_n_109;
  wire mul_16s_16s_32_1_1_U11_n_110;
  wire mul_16s_16s_32_1_1_U11_n_111;
  wire mul_16s_16s_32_1_1_U11_n_112;
  wire mul_16s_16s_32_1_1_U11_n_113;
  wire mul_16s_16s_32_1_1_U11_n_114;
  wire mul_16s_16s_32_1_1_U11_n_115;
  wire mul_16s_16s_32_1_1_U11_n_116;
  wire mul_16s_16s_32_1_1_U11_n_117;
  wire mul_16s_16s_32_1_1_U11_n_118;
  wire mul_16s_16s_32_1_1_U11_n_119;
  wire mul_16s_16s_32_1_1_U11_n_12;
  wire mul_16s_16s_32_1_1_U11_n_120;
  wire mul_16s_16s_32_1_1_U11_n_121;
  wire mul_16s_16s_32_1_1_U11_n_122;
  wire mul_16s_16s_32_1_1_U11_n_123;
  wire mul_16s_16s_32_1_1_U11_n_124;
  wire mul_16s_16s_32_1_1_U11_n_125;
  wire mul_16s_16s_32_1_1_U11_n_126;
  wire mul_16s_16s_32_1_1_U11_n_127;
  wire mul_16s_16s_32_1_1_U11_n_128;
  wire mul_16s_16s_32_1_1_U11_n_129;
  wire mul_16s_16s_32_1_1_U11_n_13;
  wire mul_16s_16s_32_1_1_U11_n_130;
  wire mul_16s_16s_32_1_1_U11_n_131;
  wire mul_16s_16s_32_1_1_U11_n_132;
  wire mul_16s_16s_32_1_1_U11_n_133;
  wire mul_16s_16s_32_1_1_U11_n_134;
  wire mul_16s_16s_32_1_1_U11_n_135;
  wire mul_16s_16s_32_1_1_U11_n_136;
  wire mul_16s_16s_32_1_1_U11_n_137;
  wire mul_16s_16s_32_1_1_U11_n_138;
  wire mul_16s_16s_32_1_1_U11_n_139;
  wire mul_16s_16s_32_1_1_U11_n_14;
  wire mul_16s_16s_32_1_1_U11_n_140;
  wire mul_16s_16s_32_1_1_U11_n_141;
  wire mul_16s_16s_32_1_1_U11_n_142;
  wire mul_16s_16s_32_1_1_U11_n_143;
  wire mul_16s_16s_32_1_1_U11_n_144;
  wire mul_16s_16s_32_1_1_U11_n_145;
  wire mul_16s_16s_32_1_1_U11_n_146;
  wire mul_16s_16s_32_1_1_U11_n_147;
  wire mul_16s_16s_32_1_1_U11_n_148;
  wire mul_16s_16s_32_1_1_U11_n_149;
  wire mul_16s_16s_32_1_1_U11_n_15;
  wire mul_16s_16s_32_1_1_U11_n_150;
  wire mul_16s_16s_32_1_1_U11_n_151;
  wire mul_16s_16s_32_1_1_U11_n_152;
  wire mul_16s_16s_32_1_1_U11_n_153;
  wire mul_16s_16s_32_1_1_U11_n_154;
  wire mul_16s_16s_32_1_1_U11_n_155;
  wire mul_16s_16s_32_1_1_U11_n_156;
  wire mul_16s_16s_32_1_1_U11_n_157;
  wire mul_16s_16s_32_1_1_U11_n_158;
  wire mul_16s_16s_32_1_1_U11_n_159;
  wire mul_16s_16s_32_1_1_U11_n_16;
  wire mul_16s_16s_32_1_1_U11_n_160;
  wire mul_16s_16s_32_1_1_U11_n_161;
  wire mul_16s_16s_32_1_1_U11_n_162;
  wire mul_16s_16s_32_1_1_U11_n_163;
  wire mul_16s_16s_32_1_1_U11_n_164;
  wire mul_16s_16s_32_1_1_U11_n_165;
  wire mul_16s_16s_32_1_1_U11_n_166;
  wire mul_16s_16s_32_1_1_U11_n_167;
  wire mul_16s_16s_32_1_1_U11_n_168;
  wire mul_16s_16s_32_1_1_U11_n_169;
  wire mul_16s_16s_32_1_1_U11_n_17;
  wire mul_16s_16s_32_1_1_U11_n_170;
  wire mul_16s_16s_32_1_1_U11_n_171;
  wire mul_16s_16s_32_1_1_U11_n_172;
  wire mul_16s_16s_32_1_1_U11_n_173;
  wire mul_16s_16s_32_1_1_U11_n_174;
  wire mul_16s_16s_32_1_1_U11_n_175;
  wire mul_16s_16s_32_1_1_U11_n_176;
  wire mul_16s_16s_32_1_1_U11_n_177;
  wire mul_16s_16s_32_1_1_U11_n_178;
  wire mul_16s_16s_32_1_1_U11_n_179;
  wire mul_16s_16s_32_1_1_U11_n_18;
  wire mul_16s_16s_32_1_1_U11_n_180;
  wire mul_16s_16s_32_1_1_U11_n_181;
  wire mul_16s_16s_32_1_1_U11_n_182;
  wire mul_16s_16s_32_1_1_U11_n_183;
  wire mul_16s_16s_32_1_1_U11_n_184;
  wire mul_16s_16s_32_1_1_U11_n_185;
  wire mul_16s_16s_32_1_1_U11_n_186;
  wire mul_16s_16s_32_1_1_U11_n_187;
  wire mul_16s_16s_32_1_1_U11_n_188;
  wire mul_16s_16s_32_1_1_U11_n_189;
  wire mul_16s_16s_32_1_1_U11_n_19;
  wire mul_16s_16s_32_1_1_U11_n_190;
  wire mul_16s_16s_32_1_1_U11_n_191;
  wire mul_16s_16s_32_1_1_U11_n_192;
  wire mul_16s_16s_32_1_1_U11_n_193;
  wire mul_16s_16s_32_1_1_U11_n_194;
  wire mul_16s_16s_32_1_1_U11_n_195;
  wire mul_16s_16s_32_1_1_U11_n_196;
  wire mul_16s_16s_32_1_1_U11_n_197;
  wire mul_16s_16s_32_1_1_U11_n_198;
  wire mul_16s_16s_32_1_1_U11_n_199;
  wire mul_16s_16s_32_1_1_U11_n_20;
  wire mul_16s_16s_32_1_1_U11_n_200;
  wire mul_16s_16s_32_1_1_U11_n_21;
  wire mul_16s_16s_32_1_1_U11_n_22;
  wire mul_16s_16s_32_1_1_U11_n_23;
  wire mul_16s_16s_32_1_1_U11_n_24;
  wire mul_16s_16s_32_1_1_U11_n_25;
  wire mul_16s_16s_32_1_1_U11_n_26;
  wire mul_16s_16s_32_1_1_U11_n_27;
  wire mul_16s_16s_32_1_1_U11_n_28;
  wire mul_16s_16s_32_1_1_U11_n_29;
  wire mul_16s_16s_32_1_1_U11_n_30;
  wire mul_16s_16s_32_1_1_U11_n_31;
  wire mul_16s_16s_32_1_1_U11_n_32;
  wire mul_16s_16s_32_1_1_U11_n_33;
  wire mul_16s_16s_32_1_1_U11_n_34;
  wire mul_16s_16s_32_1_1_U11_n_35;
  wire mul_16s_16s_32_1_1_U11_n_36;
  wire mul_16s_16s_32_1_1_U11_n_37;
  wire mul_16s_16s_32_1_1_U11_n_38;
  wire mul_16s_16s_32_1_1_U11_n_39;
  wire mul_16s_16s_32_1_1_U11_n_40;
  wire mul_16s_16s_32_1_1_U11_n_41;
  wire mul_16s_16s_32_1_1_U11_n_42;
  wire mul_16s_16s_32_1_1_U11_n_43;
  wire mul_16s_16s_32_1_1_U11_n_44;
  wire mul_16s_16s_32_1_1_U11_n_45;
  wire mul_16s_16s_32_1_1_U11_n_46;
  wire mul_16s_16s_32_1_1_U11_n_47;
  wire mul_16s_16s_32_1_1_U11_n_48;
  wire mul_16s_16s_32_1_1_U11_n_49;
  wire mul_16s_16s_32_1_1_U11_n_50;
  wire mul_16s_16s_32_1_1_U11_n_51;
  wire mul_16s_16s_32_1_1_U11_n_52;
  wire mul_16s_16s_32_1_1_U11_n_53;
  wire mul_16s_16s_32_1_1_U11_n_54;
  wire mul_16s_16s_32_1_1_U11_n_55;
  wire mul_16s_16s_32_1_1_U11_n_56;
  wire mul_16s_16s_32_1_1_U11_n_57;
  wire mul_16s_16s_32_1_1_U11_n_58;
  wire mul_16s_16s_32_1_1_U11_n_59;
  wire mul_16s_16s_32_1_1_U11_n_60;
  wire mul_16s_16s_32_1_1_U11_n_61;
  wire mul_16s_16s_32_1_1_U11_n_62;
  wire mul_16s_16s_32_1_1_U11_n_63;
  wire mul_16s_16s_32_1_1_U11_n_64;
  wire mul_16s_16s_32_1_1_U11_n_65;
  wire mul_16s_16s_32_1_1_U11_n_66;
  wire mul_16s_16s_32_1_1_U11_n_67;
  wire mul_16s_16s_32_1_1_U11_n_68;
  wire mul_16s_16s_32_1_1_U11_n_69;
  wire mul_16s_16s_32_1_1_U11_n_70;
  wire mul_16s_16s_32_1_1_U11_n_71;
  wire mul_16s_16s_32_1_1_U11_n_72;
  wire mul_16s_16s_32_1_1_U11_n_73;
  wire mul_16s_16s_32_1_1_U11_n_74;
  wire mul_16s_16s_32_1_1_U11_n_75;
  wire mul_16s_16s_32_1_1_U11_n_76;
  wire mul_16s_16s_32_1_1_U11_n_77;
  wire mul_16s_16s_32_1_1_U11_n_78;
  wire mul_16s_16s_32_1_1_U11_n_79;
  wire mul_16s_16s_32_1_1_U11_n_80;
  wire mul_16s_16s_32_1_1_U11_n_81;
  wire mul_16s_16s_32_1_1_U11_n_82;
  wire mul_16s_16s_32_1_1_U11_n_83;
  wire mul_16s_16s_32_1_1_U11_n_84;
  wire mul_16s_16s_32_1_1_U11_n_85;
  wire mul_16s_16s_32_1_1_U11_n_86;
  wire mul_16s_16s_32_1_1_U11_n_87;
  wire mul_16s_16s_32_1_1_U11_n_88;
  wire mul_16s_16s_32_1_1_U11_n_89;
  wire mul_16s_16s_32_1_1_U11_n_90;
  wire mul_16s_16s_32_1_1_U11_n_91;
  wire mul_16s_16s_32_1_1_U11_n_92;
  wire mul_16s_16s_32_1_1_U11_n_93;
  wire mul_16s_16s_32_1_1_U11_n_94;
  wire mul_16s_16s_32_1_1_U11_n_95;
  wire mul_16s_16s_32_1_1_U11_n_96;
  wire mul_16s_16s_32_1_1_U11_n_97;
  wire mul_16s_16s_32_1_1_U11_n_98;
  wire mul_16s_16s_32_1_1_U11_n_99;
  wire mul_16s_16s_32_1_1_U8_n_100;
  wire mul_16s_16s_32_1_1_U8_n_101;
  wire mul_16s_16s_32_1_1_U8_n_102;
  wire mul_16s_16s_32_1_1_U8_n_103;
  wire mul_16s_16s_32_1_1_U8_n_104;
  wire mul_16s_16s_32_1_1_U8_n_105;
  wire mul_16s_16s_32_1_1_U8_n_106;
  wire mul_16s_16s_32_1_1_U8_n_44;
  wire mul_16s_16s_32_1_1_U8_n_45;
  wire mul_16s_16s_32_1_1_U8_n_46;
  wire mul_16s_16s_32_1_1_U8_n_47;
  wire mul_16s_16s_32_1_1_U8_n_48;
  wire mul_16s_16s_32_1_1_U8_n_49;
  wire mul_16s_16s_32_1_1_U8_n_50;
  wire mul_16s_16s_32_1_1_U8_n_51;
  wire mul_16s_16s_32_1_1_U8_n_52;
  wire mul_16s_16s_32_1_1_U8_n_53;
  wire mul_16s_16s_32_1_1_U8_n_54;
  wire mul_16s_16s_32_1_1_U8_n_55;
  wire mul_16s_16s_32_1_1_U8_n_56;
  wire mul_16s_16s_32_1_1_U8_n_57;
  wire mul_16s_16s_32_1_1_U8_n_58;
  wire mul_16s_16s_32_1_1_U8_n_59;
  wire mul_16s_16s_32_1_1_U8_n_60;
  wire mul_16s_16s_32_1_1_U8_n_61;
  wire mul_16s_16s_32_1_1_U8_n_62;
  wire mul_16s_16s_32_1_1_U8_n_63;
  wire mul_16s_16s_32_1_1_U8_n_64;
  wire mul_16s_16s_32_1_1_U8_n_65;
  wire mul_16s_16s_32_1_1_U8_n_66;
  wire mul_16s_16s_32_1_1_U8_n_67;
  wire mul_16s_16s_32_1_1_U8_n_68;
  wire mul_16s_16s_32_1_1_U8_n_69;
  wire mul_16s_16s_32_1_1_U8_n_70;
  wire mul_16s_16s_32_1_1_U8_n_71;
  wire mul_16s_16s_32_1_1_U8_n_72;
  wire mul_16s_16s_32_1_1_U8_n_73;
  wire mul_16s_16s_32_1_1_U8_n_74;
  wire mul_16s_16s_32_1_1_U8_n_75;
  wire mul_16s_16s_32_1_1_U8_n_76;
  wire mul_16s_16s_32_1_1_U8_n_77;
  wire mul_16s_16s_32_1_1_U8_n_78;
  wire mul_16s_16s_32_1_1_U8_n_79;
  wire mul_16s_16s_32_1_1_U8_n_80;
  wire mul_16s_16s_32_1_1_U8_n_81;
  wire mul_16s_16s_32_1_1_U8_n_82;
  wire mul_16s_16s_32_1_1_U8_n_83;
  wire mul_16s_16s_32_1_1_U8_n_84;
  wire mul_16s_16s_32_1_1_U8_n_85;
  wire mul_16s_16s_32_1_1_U8_n_86;
  wire mul_16s_16s_32_1_1_U8_n_87;
  wire mul_16s_16s_32_1_1_U8_n_88;
  wire mul_16s_16s_32_1_1_U8_n_89;
  wire mul_16s_16s_32_1_1_U8_n_90;
  wire mul_16s_16s_32_1_1_U8_n_91;
  wire mul_16s_16s_32_1_1_U8_n_92;
  wire mul_16s_16s_32_1_1_U8_n_93;
  wire mul_16s_16s_32_1_1_U8_n_94;
  wire mul_16s_16s_32_1_1_U8_n_95;
  wire mul_16s_16s_32_1_1_U8_n_96;
  wire mul_16s_16s_32_1_1_U8_n_97;
  wire mul_16s_16s_32_1_1_U8_n_98;
  wire mul_16s_16s_32_1_1_U8_n_99;
  wire mul_16s_16s_32_1_1_U9_n_100;
  wire mul_16s_16s_32_1_1_U9_n_101;
  wire mul_16s_16s_32_1_1_U9_n_102;
  wire mul_16s_16s_32_1_1_U9_n_103;
  wire mul_16s_16s_32_1_1_U9_n_104;
  wire mul_16s_16s_32_1_1_U9_n_105;
  wire mul_16s_16s_32_1_1_U9_n_106;
  wire mul_16s_16s_32_1_1_U9_n_44;
  wire mul_16s_16s_32_1_1_U9_n_45;
  wire mul_16s_16s_32_1_1_U9_n_46;
  wire mul_16s_16s_32_1_1_U9_n_47;
  wire mul_16s_16s_32_1_1_U9_n_48;
  wire mul_16s_16s_32_1_1_U9_n_49;
  wire mul_16s_16s_32_1_1_U9_n_50;
  wire mul_16s_16s_32_1_1_U9_n_51;
  wire mul_16s_16s_32_1_1_U9_n_52;
  wire mul_16s_16s_32_1_1_U9_n_53;
  wire mul_16s_16s_32_1_1_U9_n_54;
  wire mul_16s_16s_32_1_1_U9_n_55;
  wire mul_16s_16s_32_1_1_U9_n_56;
  wire mul_16s_16s_32_1_1_U9_n_57;
  wire mul_16s_16s_32_1_1_U9_n_58;
  wire mul_16s_16s_32_1_1_U9_n_59;
  wire mul_16s_16s_32_1_1_U9_n_60;
  wire mul_16s_16s_32_1_1_U9_n_61;
  wire mul_16s_16s_32_1_1_U9_n_62;
  wire mul_16s_16s_32_1_1_U9_n_63;
  wire mul_16s_16s_32_1_1_U9_n_64;
  wire mul_16s_16s_32_1_1_U9_n_65;
  wire mul_16s_16s_32_1_1_U9_n_66;
  wire mul_16s_16s_32_1_1_U9_n_67;
  wire mul_16s_16s_32_1_1_U9_n_68;
  wire mul_16s_16s_32_1_1_U9_n_69;
  wire mul_16s_16s_32_1_1_U9_n_70;
  wire mul_16s_16s_32_1_1_U9_n_71;
  wire mul_16s_16s_32_1_1_U9_n_72;
  wire mul_16s_16s_32_1_1_U9_n_73;
  wire mul_16s_16s_32_1_1_U9_n_74;
  wire mul_16s_16s_32_1_1_U9_n_75;
  wire mul_16s_16s_32_1_1_U9_n_76;
  wire mul_16s_16s_32_1_1_U9_n_77;
  wire mul_16s_16s_32_1_1_U9_n_78;
  wire mul_16s_16s_32_1_1_U9_n_79;
  wire mul_16s_16s_32_1_1_U9_n_80;
  wire mul_16s_16s_32_1_1_U9_n_81;
  wire mul_16s_16s_32_1_1_U9_n_82;
  wire mul_16s_16s_32_1_1_U9_n_83;
  wire mul_16s_16s_32_1_1_U9_n_84;
  wire mul_16s_16s_32_1_1_U9_n_85;
  wire mul_16s_16s_32_1_1_U9_n_86;
  wire mul_16s_16s_32_1_1_U9_n_87;
  wire mul_16s_16s_32_1_1_U9_n_88;
  wire mul_16s_16s_32_1_1_U9_n_89;
  wire mul_16s_16s_32_1_1_U9_n_90;
  wire mul_16s_16s_32_1_1_U9_n_91;
  wire mul_16s_16s_32_1_1_U9_n_92;
  wire mul_16s_16s_32_1_1_U9_n_93;
  wire mul_16s_16s_32_1_1_U9_n_94;
  wire mul_16s_16s_32_1_1_U9_n_95;
  wire mul_16s_16s_32_1_1_U9_n_96;
  wire mul_16s_16s_32_1_1_U9_n_97;
  wire mul_16s_16s_32_1_1_U9_n_98;
  wire mul_16s_16s_32_1_1_U9_n_99;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_i_100_n_12;
  wire ram_reg_bram_0_i_101_n_12;
  wire ram_reg_bram_0_i_102_n_12;
  wire ram_reg_bram_0_i_103_n_12;
  wire ram_reg_bram_0_i_104_n_12;
  wire ram_reg_bram_0_i_105_n_12;
  wire ram_reg_bram_0_i_106_n_12;
  wire ram_reg_bram_0_i_107_n_12;
  wire ram_reg_bram_0_i_108_n_12;
  wire ram_reg_bram_0_i_109_n_12;
  wire ram_reg_bram_0_i_110_n_12;
  wire ram_reg_bram_0_i_111_n_12;
  wire ram_reg_bram_0_i_112_n_12;
  wire ram_reg_bram_0_i_113_n_12;
  wire ram_reg_bram_0_i_114_n_12;
  wire ram_reg_bram_0_i_115_n_12;
  wire ram_reg_bram_0_i_116_n_12;
  wire ram_reg_bram_0_i_117_n_12;
  wire ram_reg_bram_0_i_118_n_12;
  wire ram_reg_bram_0_i_119_n_12;
  wire ram_reg_bram_0_i_120_n_12;
  wire ram_reg_bram_0_i_121_n_12;
  wire ram_reg_bram_0_i_122_n_12;
  wire ram_reg_bram_0_i_123_n_12;
  wire ram_reg_bram_0_i_124_n_12;
  wire ram_reg_bram_0_i_125_n_12;
  wire ram_reg_bram_0_i_126_n_12;
  wire ram_reg_bram_0_i_127_n_12;
  wire ram_reg_bram_0_i_128_n_12;
  wire ram_reg_bram_0_i_129_n_12;
  wire ram_reg_bram_0_i_130_n_12;
  wire ram_reg_bram_0_i_131_n_12;
  wire ram_reg_bram_0_i_132_n_12;
  wire ram_reg_bram_0_i_133_n_12;
  wire ram_reg_bram_0_i_134_n_12;
  wire ram_reg_bram_0_i_135_n_12;
  wire ram_reg_bram_0_i_136_n_12;
  wire ram_reg_bram_0_i_137_n_12;
  wire ram_reg_bram_0_i_138_n_12;
  wire ram_reg_bram_0_i_139_n_12;
  wire ram_reg_bram_0_i_140_n_12;
  wire ram_reg_bram_0_i_141_n_12;
  wire ram_reg_bram_0_i_142_n_12;
  wire ram_reg_bram_0_i_143_n_12;
  wire ram_reg_bram_0_i_144_n_12;
  wire ram_reg_bram_0_i_145_n_12;
  wire ram_reg_bram_0_i_146_n_12;
  wire ram_reg_bram_0_i_147_n_12;
  wire ram_reg_bram_0_i_148_n_12;
  wire ram_reg_bram_0_i_149_n_12;
  wire ram_reg_bram_0_i_150_n_12;
  wire ram_reg_bram_0_i_151_n_12;
  wire ram_reg_bram_0_i_152_n_12;
  wire ram_reg_bram_0_i_153_n_12;
  wire ram_reg_bram_0_i_154_n_12;
  wire ram_reg_bram_0_i_155_n_12;
  wire ram_reg_bram_0_i_156_n_12;
  wire ram_reg_bram_0_i_157_n_12;
  wire ram_reg_bram_0_i_158_n_12;
  wire ram_reg_bram_0_i_159_n_12;
  wire ram_reg_bram_0_i_160_n_12;
  wire ram_reg_bram_0_i_161_n_12;
  wire ram_reg_bram_0_i_162_n_12;
  wire ram_reg_bram_0_i_163_n_12;
  wire ram_reg_bram_0_i_164_n_12;
  wire ram_reg_bram_0_i_165_n_12;
  wire ram_reg_bram_0_i_166_n_12;
  wire ram_reg_bram_0_i_167_n_12;
  wire ram_reg_bram_0_i_168_n_12;
  wire ram_reg_bram_0_i_169_n_12;
  wire ram_reg_bram_0_i_170_n_12;
  wire ram_reg_bram_0_i_171_n_12;
  wire [62:0]ram_reg_bram_1;
  wire ram_reg_bram_1_i_100_n_12;
  wire ram_reg_bram_1_i_101_n_12;
  wire ram_reg_bram_1_i_102_n_12;
  wire ram_reg_bram_1_i_103_n_12;
  wire ram_reg_bram_1_i_104_n_12;
  wire ram_reg_bram_1_i_105_n_12;
  wire ram_reg_bram_1_i_106_n_12;
  wire ram_reg_bram_1_i_107_n_12;
  wire ram_reg_bram_1_i_108_n_12;
  wire ram_reg_bram_1_i_109_n_12;
  wire ram_reg_bram_1_i_110_n_12;
  wire ram_reg_bram_1_i_111_n_12;
  wire ram_reg_bram_1_i_112_n_12;
  wire ram_reg_bram_1_i_57_n_12;
  wire ram_reg_bram_1_i_58_n_12;
  wire ram_reg_bram_1_i_59_n_12;
  wire ram_reg_bram_1_i_60_n_12;
  wire ram_reg_bram_1_i_61_n_12;
  wire ram_reg_bram_1_i_62_n_12;
  wire ram_reg_bram_1_i_63_n_12;
  wire ram_reg_bram_1_i_64_n_12;
  wire ram_reg_bram_1_i_65_n_12;
  wire ram_reg_bram_1_i_66_n_12;
  wire ram_reg_bram_1_i_67_n_12;
  wire ram_reg_bram_1_i_68_n_12;
  wire ram_reg_bram_1_i_69_n_12;
  wire ram_reg_bram_1_i_70_n_12;
  wire ram_reg_bram_1_i_71_n_12;
  wire ram_reg_bram_1_i_72_n_12;
  wire ram_reg_bram_1_i_73_n_12;
  wire ram_reg_bram_1_i_74_n_12;
  wire ram_reg_bram_1_i_75_n_12;
  wire ram_reg_bram_1_i_76_n_12;
  wire ram_reg_bram_1_i_77_n_12;
  wire ram_reg_bram_1_i_78_n_12;
  wire ram_reg_bram_1_i_79_n_12;
  wire ram_reg_bram_1_i_80_n_12;
  wire ram_reg_bram_1_i_81_n_12;
  wire ram_reg_bram_1_i_82_n_12;
  wire ram_reg_bram_1_i_83_n_12;
  wire ram_reg_bram_1_i_84_n_12;
  wire ram_reg_bram_1_i_85_n_12;
  wire ram_reg_bram_1_i_86_n_12;
  wire ram_reg_bram_1_i_87_n_12;
  wire ram_reg_bram_1_i_88_n_12;
  wire ram_reg_bram_1_i_89_n_12;
  wire ram_reg_bram_1_i_90_n_12;
  wire ram_reg_bram_1_i_91_n_12;
  wire ram_reg_bram_1_i_92_n_12;
  wire ram_reg_bram_1_i_93_n_12;
  wire ram_reg_bram_1_i_94_n_12;
  wire ram_reg_bram_1_i_95_n_12;
  wire ram_reg_bram_1_i_96_n_12;
  wire ram_reg_bram_1_i_97_n_12;
  wire ram_reg_bram_1_i_98_n_12;
  wire ram_reg_bram_1_i_99_n_12;
  wire [31:0]tmp_product__0;
  wire [31:0]tmp_product__0_0;

  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hE2000000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\icmp_ln124_reg_875_reg_n_12_[0] ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h757F0000)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\icmp_ln124_reg_875_reg_n_12_[0] ),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h1515150000001500)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(ap_rst),
        .I1(\icmp_ln124_reg_875_reg_n_12_[0] ),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .O(ap_enable_reg_pp0_iter0_reg_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_reg_i_1_n_12),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000440050555000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_12),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_511),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_517),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_516),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_515),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_514),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_513),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_512),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_527),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_526),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_525),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_524),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_510),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_523),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_522),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_521),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_520),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[24] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_535),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[25] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_534),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[26] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_533),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[27] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_532),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[28] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_531),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[29] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_530),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_509),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[30] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_529),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[31] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_528),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[32] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_543),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[33] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_542),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[34] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_541),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[35] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_540),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[36] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_539),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[37] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_538),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[38] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_537),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[39] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_536),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_508),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[40] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_551),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[41] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_550),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[42] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_549),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[43] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_548),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[44] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_547),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[45] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_546),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[46] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_545),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[47] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_544),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[48] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_559),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[49] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_558),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_507),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[50] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_557),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[51] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_556),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[52] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_555),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[53] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_554),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[54] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_553),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[55] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_552),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[56] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_567),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[57] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_566),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[58] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_565),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[59] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_564),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_506),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[60] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_563),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[61] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_562),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[62] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_561),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[63] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_560),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_505),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_504),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_519),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_518),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_447),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_453),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_452),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[12] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_451),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[13] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_450),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[14] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_449),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[15] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_448),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[16] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_463),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[17] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_462),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[18] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_461),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[19] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_460),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_446),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[20] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_459),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[21] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_458),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[22] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_457),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[23] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_456),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[24] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_471),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[25] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_470),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[26] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_469),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[27] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_468),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[28] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_467),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[29] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_466),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_445),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[30] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_465),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[31] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_464),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[32] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_479),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[33] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_478),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[34] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_477),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[35] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_476),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[36] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_475),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[37] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_474),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[38] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_473),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[39] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_472),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_444),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[40] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_487),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[41] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_486),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[42] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_485),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[43] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_484),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[44] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_483),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[45] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_482),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[46] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_481),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[47] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_480),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[48] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_495),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[49] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_494),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_443),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[50] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_493),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[51] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_492),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[52] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_491),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[53] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_490),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[54] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_489),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[55] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_488),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[56] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_503),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[57] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_502),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[58] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_501),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[59] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_500),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_442),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[60] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_499),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[61] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_498),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[62] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_497),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[63] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_496),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_441),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_440),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_455),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_454),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_383),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[10] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_389),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[11] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_388),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[12] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_387),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[13] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_386),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[14] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_385),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[15] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_384),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[16] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_399),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[17] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_398),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[18] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_397),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[19] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_396),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_382),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[20] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_395),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[21] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_394),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[22] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_393),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[23] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_392),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[24] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_407),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[25] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_406),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[26] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_405),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[27] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_404),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[28] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_403),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[29] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_402),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_381),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[30] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_401),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[31] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_400),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[32] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_415),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[33] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_414),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[34] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_413),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[35] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_412),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[36] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_411),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[37] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_410),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[38] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_409),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[39] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_408),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_380),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[40] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_423),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[41] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_422),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[42] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_421),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[43] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_420),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[44] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_419),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[45] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_418),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[46] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_417),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[47] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_416),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[48] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_431),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[49] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_430),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_379),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[50] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_429),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[51] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_428),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[52] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_427),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[53] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_426),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[54] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_425),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[55] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_424),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[56] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_439),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[57] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_438),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[58] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_437),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[59] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_436),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_378),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[60] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_435),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[61] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_434),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[62] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_433),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[63] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_432),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_377),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_376),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_391),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(empty_83_fu_106),
        .D(flow_control_loop_pipe_sequential_init_U_n_390),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_319),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_325),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_324),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_323),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_322),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_321),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_320),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[16] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_335),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[17] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_334),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[18] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_333),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[19] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_332),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_318),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[20] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_331),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[21] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_330),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[22] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_329),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[23] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_328),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[24] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_343),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[25] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_342),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[26] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_341),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[27] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_340),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[28] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_339),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[29] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_338),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_317),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[30] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_337),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[31] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_336),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[32] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_351),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[33] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_350),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[34] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_349),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[35] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_348),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[36] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_347),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[37] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_346),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[38] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_345),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[39] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_344),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_316),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[40] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_359),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[41] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_358),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[42] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_357),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[43] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_356),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[44] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_355),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[45] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_354),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[46] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_353),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[47] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_352),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[48] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_367),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[49] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_366),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_315),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[50] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_365),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[51] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_364),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[52] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_363),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[53] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_362),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[54] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_361),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[55] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_360),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[56] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_375),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[57] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_374),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[58] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_373),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[59] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_372),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_314),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[60] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_371),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[61] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_370),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[62] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_369),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[63] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_368),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_313),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_312),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_327),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_326),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_255),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[10] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_261),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[11] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_260),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[12] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_259),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[13] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_258),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[14] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_257),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[15] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_256),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[16] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_271),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[17] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_270),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[18] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_269),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[19] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_268),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_254),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[20] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_267),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[21] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_266),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[22] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_265),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[23] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_264),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[24] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_279),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[25] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_278),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[26] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_277),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[27] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_276),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[28] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_275),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[29] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_274),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_253),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[30] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_273),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[31] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_272),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[32] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_287),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[33] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_286),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[34] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_285),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[35] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_284),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[36] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_283),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[37] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_282),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[38] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_281),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[39] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_280),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_252),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[40] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_295),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[41] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_294),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[42] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_293),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[43] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_292),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[44] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_291),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[45] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_290),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[46] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_289),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[47] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_288),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[48] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_303),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[49] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_302),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_251),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[50] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_301),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[51] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_300),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[52] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_299),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[53] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_298),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[54] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_297),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[55] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_296),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[56] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_311),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[57] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_310),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[58] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_309),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[59] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_308),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_250),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[60] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_307),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[61] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_306),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[62] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_305),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[63] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_304),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_249),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_248),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_263),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(empty_85_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_262),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_191),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_197),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_196),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[12] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_195),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[13] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_194),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[14] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_193),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[15] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_192),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[16] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_207),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[17] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_206),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[18] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_205),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[19] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_204),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_190),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[20] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_203),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[21] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_202),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[22] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_201),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[23] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_200),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[24] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_215),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[25] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_214),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[26] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_213),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[27] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_212),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[28] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_211),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[29] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_210),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_189),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[30] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_209),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[31] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_208),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[32] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_223),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[33] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_222),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[34] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_221),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[35] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_220),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[36] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_219),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[37] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_218),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[38] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_217),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[39] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_216),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_188),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[40] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_231),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[41] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_230),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[42] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_229),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[43] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_228),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[44] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_227),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[45] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_226),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[46] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_225),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[47] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_224),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[48] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_239),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[49] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_238),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_187),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[50] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_237),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[51] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_236),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[52] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_235),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[53] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_234),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[54] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_233),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[55] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_232),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[56] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_247),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[57] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_246),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[58] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_245),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[59] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_244),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_186),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[60] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_243),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[61] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_242),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[62] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_241),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[63] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_240),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_185),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_184),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_199),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_198),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_127),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[10] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_133),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[11] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_132),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[12] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_131),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[13] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_130),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[14] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_129),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[15] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_128),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[16] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_143),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[17] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_142),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[18] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_141),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[19] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_140),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_126),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[20] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_139),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[21] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_138),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[22] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_137),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[23] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_136),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[24] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_151),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[25] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_150),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[26] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_149),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[27] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_148),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[28] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_147),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[29] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_146),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_125),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[30] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_145),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[31] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_144),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[32] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_159),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[33] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_158),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[34] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_157),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[35] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_156),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[36] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_155),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[37] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_154),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[38] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_153),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[39] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_152),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_124),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[40] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_167),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[41] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_166),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[42] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_165),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[43] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_164),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[44] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_163),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[45] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_162),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[46] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_161),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[47] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_160),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[48] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_175),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[49] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_174),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_123),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[50] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_173),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[51] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_172),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[52] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_171),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[53] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_170),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[54] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_169),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[55] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_168),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[56] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_183),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[57] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_182),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[58] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_181),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[59] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_180),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_122),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[60] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_179),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[61] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_178),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[62] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_177),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[63] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_176),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_121),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_120),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_135),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(empty_87_fu_122),
        .D(flow_control_loop_pipe_sequential_init_U_n_134),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[10] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[11] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[12] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[13] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[14] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[15] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[16] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[17] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[18] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[19] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[20] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[21] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[22] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[23] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[24] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[25] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[26] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[27] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[28] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[29] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[30] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[31] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[32] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[33] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[34] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[35] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[36] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[37] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[38] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[39] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[40] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_103),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[41] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_102),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[42] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_101),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[43] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_100),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[44] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_99),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[45] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_98),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[46] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_97),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[47] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_96),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[48] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_111),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[49] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_110),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[50] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[51] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[52] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_107),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[53] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_106),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[54] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_105),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[55] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_104),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[56] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_119),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[57] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_118),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[58] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_117),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[59] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_116),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[60] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_115),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[61] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_114),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[62] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_113),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[63] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_112),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(empty_88_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_575),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_581),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[11] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_580),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[12] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_579),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[13] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_578),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[14] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_577),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[15] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_576),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[16] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_591),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[17] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_590),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[18] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_589),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[19] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_588),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_574),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[20] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_587),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[21] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_586),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[22] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_585),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[23] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_584),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[24] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_599),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[25] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_598),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[26] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_597),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[27] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_596),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[28] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_595),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[29] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_594),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_573),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[30] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_593),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[31] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_592),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[32] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_607),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[33] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_606),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[34] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_605),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[35] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_604),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[36] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_603),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[37] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_602),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[38] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_601),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[39] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_600),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_572),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[40] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_615),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[41] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_614),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[42] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_613),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[43] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_612),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[44] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_611),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[45] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_610),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[46] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_609),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[47] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_608),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[48] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_623),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[49] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_622),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_571),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[50] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_621),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[51] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_620),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[52] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_619),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[53] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_618),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[54] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_617),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[55] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_616),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[56] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_631),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[57] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_630),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[58] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_629),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[59] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_628),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_570),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[60] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_627),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[61] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_626),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[62] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_625),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[63] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_624),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_569),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_568),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_583),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(empty_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_582),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_29 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .O({flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63}),
        .P({mul_16s_16s_32_1_1_U10_n_12,mul_16s_16s_32_1_1_U10_n_13,mul_16s_16s_32_1_1_U10_n_14,mul_16s_16s_32_1_1_U10_n_15,mul_16s_16s_32_1_1_U10_n_16,mul_16s_16s_32_1_1_U10_n_17,mul_16s_16s_32_1_1_U10_n_18,mul_16s_16s_32_1_1_U10_n_19,mul_16s_16s_32_1_1_U10_n_20,mul_16s_16s_32_1_1_U10_n_21,mul_16s_16s_32_1_1_U10_n_22,mul_16s_16s_32_1_1_U10_n_23,mul_16s_16s_32_1_1_U10_n_24,mul_16s_16s_32_1_1_U10_n_25,mul_16s_16s_32_1_1_U10_n_26,mul_16s_16s_32_1_1_U10_n_27,mul_16s_16s_32_1_1_U10_n_28,mul_16s_16s_32_1_1_U10_n_29,mul_16s_16s_32_1_1_U10_n_30,mul_16s_16s_32_1_1_U10_n_31,mul_16s_16s_32_1_1_U10_n_32,mul_16s_16s_32_1_1_U10_n_33,mul_16s_16s_32_1_1_U10_n_34,mul_16s_16s_32_1_1_U10_n_35,mul_16s_16s_32_1_1_U10_n_36,mul_16s_16s_32_1_1_U10_n_37,mul_16s_16s_32_1_1_U10_n_38,mul_16s_16s_32_1_1_U10_n_39,mul_16s_16s_32_1_1_U10_n_40,mul_16s_16s_32_1_1_U10_n_41,mul_16s_16s_32_1_1_U10_n_42,mul_16s_16s_32_1_1_U10_n_43}),
        .Q(idx_fu_86),
        .S({mul_16s_16s_32_1_1_U11_n_52,mul_16s_16s_32_1_1_U11_n_53,mul_16s_16s_32_1_1_U11_n_54,mul_16s_16s_32_1_1_U11_n_55,mul_16s_16s_32_1_1_U11_n_56,mul_16s_16s_32_1_1_U11_n_57,mul_16s_16s_32_1_1_U11_n_58,mul_16s_16s_32_1_1_U11_n_59}),
        .SR(empty_81_fu_981),
        .\add_ln115_reg_1709_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_576,flow_control_loop_pipe_sequential_init_U_n_577,flow_control_loop_pipe_sequential_init_U_n_578,flow_control_loop_pipe_sequential_init_U_n_579,flow_control_loop_pipe_sequential_init_U_n_580,flow_control_loop_pipe_sequential_init_U_n_581,flow_control_loop_pipe_sequential_init_U_n_582,flow_control_loop_pipe_sequential_init_U_n_583}),
        .\add_ln115_reg_1709_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_584,flow_control_loop_pipe_sequential_init_U_n_585,flow_control_loop_pipe_sequential_init_U_n_586,flow_control_loop_pipe_sequential_init_U_n_587,flow_control_loop_pipe_sequential_init_U_n_588,flow_control_loop_pipe_sequential_init_U_n_589,flow_control_loop_pipe_sequential_init_U_n_590,flow_control_loop_pipe_sequential_init_U_n_591}),
        .\add_ln115_reg_1709_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_592,flow_control_loop_pipe_sequential_init_U_n_593,flow_control_loop_pipe_sequential_init_U_n_594,flow_control_loop_pipe_sequential_init_U_n_595,flow_control_loop_pipe_sequential_init_U_n_596,flow_control_loop_pipe_sequential_init_U_n_597,flow_control_loop_pipe_sequential_init_U_n_598,flow_control_loop_pipe_sequential_init_U_n_599}),
        .\add_ln115_reg_1709_reg[39] ({flow_control_loop_pipe_sequential_init_U_n_600,flow_control_loop_pipe_sequential_init_U_n_601,flow_control_loop_pipe_sequential_init_U_n_602,flow_control_loop_pipe_sequential_init_U_n_603,flow_control_loop_pipe_sequential_init_U_n_604,flow_control_loop_pipe_sequential_init_U_n_605,flow_control_loop_pipe_sequential_init_U_n_606,flow_control_loop_pipe_sequential_init_U_n_607}),
        .\add_ln115_reg_1709_reg[47] ({flow_control_loop_pipe_sequential_init_U_n_608,flow_control_loop_pipe_sequential_init_U_n_609,flow_control_loop_pipe_sequential_init_U_n_610,flow_control_loop_pipe_sequential_init_U_n_611,flow_control_loop_pipe_sequential_init_U_n_612,flow_control_loop_pipe_sequential_init_U_n_613,flow_control_loop_pipe_sequential_init_U_n_614,flow_control_loop_pipe_sequential_init_U_n_615}),
        .\add_ln115_reg_1709_reg[55] ({flow_control_loop_pipe_sequential_init_U_n_616,flow_control_loop_pipe_sequential_init_U_n_617,flow_control_loop_pipe_sequential_init_U_n_618,flow_control_loop_pipe_sequential_init_U_n_619,flow_control_loop_pipe_sequential_init_U_n_620,flow_control_loop_pipe_sequential_init_U_n_621,flow_control_loop_pipe_sequential_init_U_n_622,flow_control_loop_pipe_sequential_init_U_n_623}),
        .\add_ln115_reg_1709_reg[63] ({flow_control_loop_pipe_sequential_init_U_n_624,flow_control_loop_pipe_sequential_init_U_n_625,flow_control_loop_pipe_sequential_init_U_n_626,flow_control_loop_pipe_sequential_init_U_n_627,flow_control_loop_pipe_sequential_init_U_n_628,flow_control_loop_pipe_sequential_init_U_n_629,flow_control_loop_pipe_sequential_init_U_n_630,flow_control_loop_pipe_sequential_init_U_n_631}),
        .\add_ln115_reg_1709_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_568,flow_control_loop_pipe_sequential_init_U_n_569,flow_control_loop_pipe_sequential_init_U_n_570,flow_control_loop_pipe_sequential_init_U_n_571,flow_control_loop_pipe_sequential_init_U_n_572,flow_control_loop_pipe_sequential_init_U_n_573,flow_control_loop_pipe_sequential_init_U_n_574,flow_control_loop_pipe_sequential_init_U_n_575}),
        .\add_ln116_reg_1714_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_512,flow_control_loop_pipe_sequential_init_U_n_513,flow_control_loop_pipe_sequential_init_U_n_514,flow_control_loop_pipe_sequential_init_U_n_515,flow_control_loop_pipe_sequential_init_U_n_516,flow_control_loop_pipe_sequential_init_U_n_517,flow_control_loop_pipe_sequential_init_U_n_518,flow_control_loop_pipe_sequential_init_U_n_519}),
        .\add_ln116_reg_1714_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_520,flow_control_loop_pipe_sequential_init_U_n_521,flow_control_loop_pipe_sequential_init_U_n_522,flow_control_loop_pipe_sequential_init_U_n_523,flow_control_loop_pipe_sequential_init_U_n_524,flow_control_loop_pipe_sequential_init_U_n_525,flow_control_loop_pipe_sequential_init_U_n_526,flow_control_loop_pipe_sequential_init_U_n_527}),
        .\add_ln116_reg_1714_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_528,flow_control_loop_pipe_sequential_init_U_n_529,flow_control_loop_pipe_sequential_init_U_n_530,flow_control_loop_pipe_sequential_init_U_n_531,flow_control_loop_pipe_sequential_init_U_n_532,flow_control_loop_pipe_sequential_init_U_n_533,flow_control_loop_pipe_sequential_init_U_n_534,flow_control_loop_pipe_sequential_init_U_n_535}),
        .\add_ln116_reg_1714_reg[39] ({flow_control_loop_pipe_sequential_init_U_n_536,flow_control_loop_pipe_sequential_init_U_n_537,flow_control_loop_pipe_sequential_init_U_n_538,flow_control_loop_pipe_sequential_init_U_n_539,flow_control_loop_pipe_sequential_init_U_n_540,flow_control_loop_pipe_sequential_init_U_n_541,flow_control_loop_pipe_sequential_init_U_n_542,flow_control_loop_pipe_sequential_init_U_n_543}),
        .\add_ln116_reg_1714_reg[47] ({flow_control_loop_pipe_sequential_init_U_n_544,flow_control_loop_pipe_sequential_init_U_n_545,flow_control_loop_pipe_sequential_init_U_n_546,flow_control_loop_pipe_sequential_init_U_n_547,flow_control_loop_pipe_sequential_init_U_n_548,flow_control_loop_pipe_sequential_init_U_n_549,flow_control_loop_pipe_sequential_init_U_n_550,flow_control_loop_pipe_sequential_init_U_n_551}),
        .\add_ln116_reg_1714_reg[55] ({flow_control_loop_pipe_sequential_init_U_n_552,flow_control_loop_pipe_sequential_init_U_n_553,flow_control_loop_pipe_sequential_init_U_n_554,flow_control_loop_pipe_sequential_init_U_n_555,flow_control_loop_pipe_sequential_init_U_n_556,flow_control_loop_pipe_sequential_init_U_n_557,flow_control_loop_pipe_sequential_init_U_n_558,flow_control_loop_pipe_sequential_init_U_n_559}),
        .\add_ln116_reg_1714_reg[63] ({flow_control_loop_pipe_sequential_init_U_n_560,flow_control_loop_pipe_sequential_init_U_n_561,flow_control_loop_pipe_sequential_init_U_n_562,flow_control_loop_pipe_sequential_init_U_n_563,flow_control_loop_pipe_sequential_init_U_n_564,flow_control_loop_pipe_sequential_init_U_n_565,flow_control_loop_pipe_sequential_init_U_n_566,flow_control_loop_pipe_sequential_init_U_n_567}),
        .\add_ln116_reg_1714_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_504,flow_control_loop_pipe_sequential_init_U_n_505,flow_control_loop_pipe_sequential_init_U_n_506,flow_control_loop_pipe_sequential_init_U_n_507,flow_control_loop_pipe_sequential_init_U_n_508,flow_control_loop_pipe_sequential_init_U_n_509,flow_control_loop_pipe_sequential_init_U_n_510,flow_control_loop_pipe_sequential_init_U_n_511}),
        .\add_ln117_reg_1719_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_448,flow_control_loop_pipe_sequential_init_U_n_449,flow_control_loop_pipe_sequential_init_U_n_450,flow_control_loop_pipe_sequential_init_U_n_451,flow_control_loop_pipe_sequential_init_U_n_452,flow_control_loop_pipe_sequential_init_U_n_453,flow_control_loop_pipe_sequential_init_U_n_454,flow_control_loop_pipe_sequential_init_U_n_455}),
        .\add_ln117_reg_1719_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_456,flow_control_loop_pipe_sequential_init_U_n_457,flow_control_loop_pipe_sequential_init_U_n_458,flow_control_loop_pipe_sequential_init_U_n_459,flow_control_loop_pipe_sequential_init_U_n_460,flow_control_loop_pipe_sequential_init_U_n_461,flow_control_loop_pipe_sequential_init_U_n_462,flow_control_loop_pipe_sequential_init_U_n_463}),
        .\add_ln117_reg_1719_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_464,flow_control_loop_pipe_sequential_init_U_n_465,flow_control_loop_pipe_sequential_init_U_n_466,flow_control_loop_pipe_sequential_init_U_n_467,flow_control_loop_pipe_sequential_init_U_n_468,flow_control_loop_pipe_sequential_init_U_n_469,flow_control_loop_pipe_sequential_init_U_n_470,flow_control_loop_pipe_sequential_init_U_n_471}),
        .\add_ln117_reg_1719_reg[39] ({flow_control_loop_pipe_sequential_init_U_n_472,flow_control_loop_pipe_sequential_init_U_n_473,flow_control_loop_pipe_sequential_init_U_n_474,flow_control_loop_pipe_sequential_init_U_n_475,flow_control_loop_pipe_sequential_init_U_n_476,flow_control_loop_pipe_sequential_init_U_n_477,flow_control_loop_pipe_sequential_init_U_n_478,flow_control_loop_pipe_sequential_init_U_n_479}),
        .\add_ln117_reg_1719_reg[47] ({flow_control_loop_pipe_sequential_init_U_n_480,flow_control_loop_pipe_sequential_init_U_n_481,flow_control_loop_pipe_sequential_init_U_n_482,flow_control_loop_pipe_sequential_init_U_n_483,flow_control_loop_pipe_sequential_init_U_n_484,flow_control_loop_pipe_sequential_init_U_n_485,flow_control_loop_pipe_sequential_init_U_n_486,flow_control_loop_pipe_sequential_init_U_n_487}),
        .\add_ln117_reg_1719_reg[55] ({flow_control_loop_pipe_sequential_init_U_n_488,flow_control_loop_pipe_sequential_init_U_n_489,flow_control_loop_pipe_sequential_init_U_n_490,flow_control_loop_pipe_sequential_init_U_n_491,flow_control_loop_pipe_sequential_init_U_n_492,flow_control_loop_pipe_sequential_init_U_n_493,flow_control_loop_pipe_sequential_init_U_n_494,flow_control_loop_pipe_sequential_init_U_n_495}),
        .\add_ln117_reg_1719_reg[63] ({flow_control_loop_pipe_sequential_init_U_n_496,flow_control_loop_pipe_sequential_init_U_n_497,flow_control_loop_pipe_sequential_init_U_n_498,flow_control_loop_pipe_sequential_init_U_n_499,flow_control_loop_pipe_sequential_init_U_n_500,flow_control_loop_pipe_sequential_init_U_n_501,flow_control_loop_pipe_sequential_init_U_n_502,flow_control_loop_pipe_sequential_init_U_n_503}),
        .\add_ln117_reg_1719_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_440,flow_control_loop_pipe_sequential_init_U_n_441,flow_control_loop_pipe_sequential_init_U_n_442,flow_control_loop_pipe_sequential_init_U_n_443,flow_control_loop_pipe_sequential_init_U_n_444,flow_control_loop_pipe_sequential_init_U_n_445,flow_control_loop_pipe_sequential_init_U_n_446,flow_control_loop_pipe_sequential_init_U_n_447}),
        .\add_ln118_reg_1724_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_384,flow_control_loop_pipe_sequential_init_U_n_385,flow_control_loop_pipe_sequential_init_U_n_386,flow_control_loop_pipe_sequential_init_U_n_387,flow_control_loop_pipe_sequential_init_U_n_388,flow_control_loop_pipe_sequential_init_U_n_389,flow_control_loop_pipe_sequential_init_U_n_390,flow_control_loop_pipe_sequential_init_U_n_391}),
        .\add_ln118_reg_1724_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_392,flow_control_loop_pipe_sequential_init_U_n_393,flow_control_loop_pipe_sequential_init_U_n_394,flow_control_loop_pipe_sequential_init_U_n_395,flow_control_loop_pipe_sequential_init_U_n_396,flow_control_loop_pipe_sequential_init_U_n_397,flow_control_loop_pipe_sequential_init_U_n_398,flow_control_loop_pipe_sequential_init_U_n_399}),
        .\add_ln118_reg_1724_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_400,flow_control_loop_pipe_sequential_init_U_n_401,flow_control_loop_pipe_sequential_init_U_n_402,flow_control_loop_pipe_sequential_init_U_n_403,flow_control_loop_pipe_sequential_init_U_n_404,flow_control_loop_pipe_sequential_init_U_n_405,flow_control_loop_pipe_sequential_init_U_n_406,flow_control_loop_pipe_sequential_init_U_n_407}),
        .\add_ln118_reg_1724_reg[39] ({flow_control_loop_pipe_sequential_init_U_n_408,flow_control_loop_pipe_sequential_init_U_n_409,flow_control_loop_pipe_sequential_init_U_n_410,flow_control_loop_pipe_sequential_init_U_n_411,flow_control_loop_pipe_sequential_init_U_n_412,flow_control_loop_pipe_sequential_init_U_n_413,flow_control_loop_pipe_sequential_init_U_n_414,flow_control_loop_pipe_sequential_init_U_n_415}),
        .\add_ln118_reg_1724_reg[47] ({flow_control_loop_pipe_sequential_init_U_n_416,flow_control_loop_pipe_sequential_init_U_n_417,flow_control_loop_pipe_sequential_init_U_n_418,flow_control_loop_pipe_sequential_init_U_n_419,flow_control_loop_pipe_sequential_init_U_n_420,flow_control_loop_pipe_sequential_init_U_n_421,flow_control_loop_pipe_sequential_init_U_n_422,flow_control_loop_pipe_sequential_init_U_n_423}),
        .\add_ln118_reg_1724_reg[55] ({flow_control_loop_pipe_sequential_init_U_n_424,flow_control_loop_pipe_sequential_init_U_n_425,flow_control_loop_pipe_sequential_init_U_n_426,flow_control_loop_pipe_sequential_init_U_n_427,flow_control_loop_pipe_sequential_init_U_n_428,flow_control_loop_pipe_sequential_init_U_n_429,flow_control_loop_pipe_sequential_init_U_n_430,flow_control_loop_pipe_sequential_init_U_n_431}),
        .\add_ln118_reg_1724_reg[63] ({flow_control_loop_pipe_sequential_init_U_n_432,flow_control_loop_pipe_sequential_init_U_n_433,flow_control_loop_pipe_sequential_init_U_n_434,flow_control_loop_pipe_sequential_init_U_n_435,flow_control_loop_pipe_sequential_init_U_n_436,flow_control_loop_pipe_sequential_init_U_n_437,flow_control_loop_pipe_sequential_init_U_n_438,flow_control_loop_pipe_sequential_init_U_n_439}),
        .\add_ln118_reg_1724_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_376,flow_control_loop_pipe_sequential_init_U_n_377,flow_control_loop_pipe_sequential_init_U_n_378,flow_control_loop_pipe_sequential_init_U_n_379,flow_control_loop_pipe_sequential_init_U_n_380,flow_control_loop_pipe_sequential_init_U_n_381,flow_control_loop_pipe_sequential_init_U_n_382,flow_control_loop_pipe_sequential_init_U_n_383}),
        .\add_ln119_reg_1729_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_320,flow_control_loop_pipe_sequential_init_U_n_321,flow_control_loop_pipe_sequential_init_U_n_322,flow_control_loop_pipe_sequential_init_U_n_323,flow_control_loop_pipe_sequential_init_U_n_324,flow_control_loop_pipe_sequential_init_U_n_325,flow_control_loop_pipe_sequential_init_U_n_326,flow_control_loop_pipe_sequential_init_U_n_327}),
        .\add_ln119_reg_1729_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_328,flow_control_loop_pipe_sequential_init_U_n_329,flow_control_loop_pipe_sequential_init_U_n_330,flow_control_loop_pipe_sequential_init_U_n_331,flow_control_loop_pipe_sequential_init_U_n_332,flow_control_loop_pipe_sequential_init_U_n_333,flow_control_loop_pipe_sequential_init_U_n_334,flow_control_loop_pipe_sequential_init_U_n_335}),
        .\add_ln119_reg_1729_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_336,flow_control_loop_pipe_sequential_init_U_n_337,flow_control_loop_pipe_sequential_init_U_n_338,flow_control_loop_pipe_sequential_init_U_n_339,flow_control_loop_pipe_sequential_init_U_n_340,flow_control_loop_pipe_sequential_init_U_n_341,flow_control_loop_pipe_sequential_init_U_n_342,flow_control_loop_pipe_sequential_init_U_n_343}),
        .\add_ln119_reg_1729_reg[39] ({flow_control_loop_pipe_sequential_init_U_n_344,flow_control_loop_pipe_sequential_init_U_n_345,flow_control_loop_pipe_sequential_init_U_n_346,flow_control_loop_pipe_sequential_init_U_n_347,flow_control_loop_pipe_sequential_init_U_n_348,flow_control_loop_pipe_sequential_init_U_n_349,flow_control_loop_pipe_sequential_init_U_n_350,flow_control_loop_pipe_sequential_init_U_n_351}),
        .\add_ln119_reg_1729_reg[47] ({flow_control_loop_pipe_sequential_init_U_n_352,flow_control_loop_pipe_sequential_init_U_n_353,flow_control_loop_pipe_sequential_init_U_n_354,flow_control_loop_pipe_sequential_init_U_n_355,flow_control_loop_pipe_sequential_init_U_n_356,flow_control_loop_pipe_sequential_init_U_n_357,flow_control_loop_pipe_sequential_init_U_n_358,flow_control_loop_pipe_sequential_init_U_n_359}),
        .\add_ln119_reg_1729_reg[55] ({flow_control_loop_pipe_sequential_init_U_n_360,flow_control_loop_pipe_sequential_init_U_n_361,flow_control_loop_pipe_sequential_init_U_n_362,flow_control_loop_pipe_sequential_init_U_n_363,flow_control_loop_pipe_sequential_init_U_n_364,flow_control_loop_pipe_sequential_init_U_n_365,flow_control_loop_pipe_sequential_init_U_n_366,flow_control_loop_pipe_sequential_init_U_n_367}),
        .\add_ln119_reg_1729_reg[63] ({flow_control_loop_pipe_sequential_init_U_n_368,flow_control_loop_pipe_sequential_init_U_n_369,flow_control_loop_pipe_sequential_init_U_n_370,flow_control_loop_pipe_sequential_init_U_n_371,flow_control_loop_pipe_sequential_init_U_n_372,flow_control_loop_pipe_sequential_init_U_n_373,flow_control_loop_pipe_sequential_init_U_n_374,flow_control_loop_pipe_sequential_init_U_n_375}),
        .\add_ln119_reg_1729_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_312,flow_control_loop_pipe_sequential_init_U_n_313,flow_control_loop_pipe_sequential_init_U_n_314,flow_control_loop_pipe_sequential_init_U_n_315,flow_control_loop_pipe_sequential_init_U_n_316,flow_control_loop_pipe_sequential_init_U_n_317,flow_control_loop_pipe_sequential_init_U_n_318,flow_control_loop_pipe_sequential_init_U_n_319}),
        .\add_ln120_reg_1688_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_256,flow_control_loop_pipe_sequential_init_U_n_257,flow_control_loop_pipe_sequential_init_U_n_258,flow_control_loop_pipe_sequential_init_U_n_259,flow_control_loop_pipe_sequential_init_U_n_260,flow_control_loop_pipe_sequential_init_U_n_261,flow_control_loop_pipe_sequential_init_U_n_262,flow_control_loop_pipe_sequential_init_U_n_263}),
        .\add_ln120_reg_1688_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_264,flow_control_loop_pipe_sequential_init_U_n_265,flow_control_loop_pipe_sequential_init_U_n_266,flow_control_loop_pipe_sequential_init_U_n_267,flow_control_loop_pipe_sequential_init_U_n_268,flow_control_loop_pipe_sequential_init_U_n_269,flow_control_loop_pipe_sequential_init_U_n_270,flow_control_loop_pipe_sequential_init_U_n_271}),
        .\add_ln120_reg_1688_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_272,flow_control_loop_pipe_sequential_init_U_n_273,flow_control_loop_pipe_sequential_init_U_n_274,flow_control_loop_pipe_sequential_init_U_n_275,flow_control_loop_pipe_sequential_init_U_n_276,flow_control_loop_pipe_sequential_init_U_n_277,flow_control_loop_pipe_sequential_init_U_n_278,flow_control_loop_pipe_sequential_init_U_n_279}),
        .\add_ln120_reg_1688_reg[39] ({flow_control_loop_pipe_sequential_init_U_n_280,flow_control_loop_pipe_sequential_init_U_n_281,flow_control_loop_pipe_sequential_init_U_n_282,flow_control_loop_pipe_sequential_init_U_n_283,flow_control_loop_pipe_sequential_init_U_n_284,flow_control_loop_pipe_sequential_init_U_n_285,flow_control_loop_pipe_sequential_init_U_n_286,flow_control_loop_pipe_sequential_init_U_n_287}),
        .\add_ln120_reg_1688_reg[47] ({flow_control_loop_pipe_sequential_init_U_n_288,flow_control_loop_pipe_sequential_init_U_n_289,flow_control_loop_pipe_sequential_init_U_n_290,flow_control_loop_pipe_sequential_init_U_n_291,flow_control_loop_pipe_sequential_init_U_n_292,flow_control_loop_pipe_sequential_init_U_n_293,flow_control_loop_pipe_sequential_init_U_n_294,flow_control_loop_pipe_sequential_init_U_n_295}),
        .\add_ln120_reg_1688_reg[55] ({flow_control_loop_pipe_sequential_init_U_n_296,flow_control_loop_pipe_sequential_init_U_n_297,flow_control_loop_pipe_sequential_init_U_n_298,flow_control_loop_pipe_sequential_init_U_n_299,flow_control_loop_pipe_sequential_init_U_n_300,flow_control_loop_pipe_sequential_init_U_n_301,flow_control_loop_pipe_sequential_init_U_n_302,flow_control_loop_pipe_sequential_init_U_n_303}),
        .\add_ln120_reg_1688_reg[63] ({flow_control_loop_pipe_sequential_init_U_n_304,flow_control_loop_pipe_sequential_init_U_n_305,flow_control_loop_pipe_sequential_init_U_n_306,flow_control_loop_pipe_sequential_init_U_n_307,flow_control_loop_pipe_sequential_init_U_n_308,flow_control_loop_pipe_sequential_init_U_n_309,flow_control_loop_pipe_sequential_init_U_n_310,flow_control_loop_pipe_sequential_init_U_n_311}),
        .\add_ln120_reg_1688_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_248,flow_control_loop_pipe_sequential_init_U_n_249,flow_control_loop_pipe_sequential_init_U_n_250,flow_control_loop_pipe_sequential_init_U_n_251,flow_control_loop_pipe_sequential_init_U_n_252,flow_control_loop_pipe_sequential_init_U_n_253,flow_control_loop_pipe_sequential_init_U_n_254,flow_control_loop_pipe_sequential_init_U_n_255}),
        .\add_ln121_reg_1734_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_192,flow_control_loop_pipe_sequential_init_U_n_193,flow_control_loop_pipe_sequential_init_U_n_194,flow_control_loop_pipe_sequential_init_U_n_195,flow_control_loop_pipe_sequential_init_U_n_196,flow_control_loop_pipe_sequential_init_U_n_197,flow_control_loop_pipe_sequential_init_U_n_198,flow_control_loop_pipe_sequential_init_U_n_199}),
        .\add_ln121_reg_1734_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_200,flow_control_loop_pipe_sequential_init_U_n_201,flow_control_loop_pipe_sequential_init_U_n_202,flow_control_loop_pipe_sequential_init_U_n_203,flow_control_loop_pipe_sequential_init_U_n_204,flow_control_loop_pipe_sequential_init_U_n_205,flow_control_loop_pipe_sequential_init_U_n_206,flow_control_loop_pipe_sequential_init_U_n_207}),
        .\add_ln121_reg_1734_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_208,flow_control_loop_pipe_sequential_init_U_n_209,flow_control_loop_pipe_sequential_init_U_n_210,flow_control_loop_pipe_sequential_init_U_n_211,flow_control_loop_pipe_sequential_init_U_n_212,flow_control_loop_pipe_sequential_init_U_n_213,flow_control_loop_pipe_sequential_init_U_n_214,flow_control_loop_pipe_sequential_init_U_n_215}),
        .\add_ln121_reg_1734_reg[39] ({flow_control_loop_pipe_sequential_init_U_n_216,flow_control_loop_pipe_sequential_init_U_n_217,flow_control_loop_pipe_sequential_init_U_n_218,flow_control_loop_pipe_sequential_init_U_n_219,flow_control_loop_pipe_sequential_init_U_n_220,flow_control_loop_pipe_sequential_init_U_n_221,flow_control_loop_pipe_sequential_init_U_n_222,flow_control_loop_pipe_sequential_init_U_n_223}),
        .\add_ln121_reg_1734_reg[47] ({flow_control_loop_pipe_sequential_init_U_n_224,flow_control_loop_pipe_sequential_init_U_n_225,flow_control_loop_pipe_sequential_init_U_n_226,flow_control_loop_pipe_sequential_init_U_n_227,flow_control_loop_pipe_sequential_init_U_n_228,flow_control_loop_pipe_sequential_init_U_n_229,flow_control_loop_pipe_sequential_init_U_n_230,flow_control_loop_pipe_sequential_init_U_n_231}),
        .\add_ln121_reg_1734_reg[55] ({flow_control_loop_pipe_sequential_init_U_n_232,flow_control_loop_pipe_sequential_init_U_n_233,flow_control_loop_pipe_sequential_init_U_n_234,flow_control_loop_pipe_sequential_init_U_n_235,flow_control_loop_pipe_sequential_init_U_n_236,flow_control_loop_pipe_sequential_init_U_n_237,flow_control_loop_pipe_sequential_init_U_n_238,flow_control_loop_pipe_sequential_init_U_n_239}),
        .\add_ln121_reg_1734_reg[63] ({flow_control_loop_pipe_sequential_init_U_n_240,flow_control_loop_pipe_sequential_init_U_n_241,flow_control_loop_pipe_sequential_init_U_n_242,flow_control_loop_pipe_sequential_init_U_n_243,flow_control_loop_pipe_sequential_init_U_n_244,flow_control_loop_pipe_sequential_init_U_n_245,flow_control_loop_pipe_sequential_init_U_n_246,flow_control_loop_pipe_sequential_init_U_n_247}),
        .\add_ln121_reg_1734_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_184,flow_control_loop_pipe_sequential_init_U_n_185,flow_control_loop_pipe_sequential_init_U_n_186,flow_control_loop_pipe_sequential_init_U_n_187,flow_control_loop_pipe_sequential_init_U_n_188,flow_control_loop_pipe_sequential_init_U_n_189,flow_control_loop_pipe_sequential_init_U_n_190,flow_control_loop_pipe_sequential_init_U_n_191}),
        .\add_ln122_reg_1739_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129,flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131,flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133,flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135}),
        .\add_ln122_reg_1739_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137,flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143}),
        .\add_ln122_reg_1739_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146,flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149,flow_control_loop_pipe_sequential_init_U_n_150,flow_control_loop_pipe_sequential_init_U_n_151}),
        .\add_ln122_reg_1739_reg[39] ({flow_control_loop_pipe_sequential_init_U_n_152,flow_control_loop_pipe_sequential_init_U_n_153,flow_control_loop_pipe_sequential_init_U_n_154,flow_control_loop_pipe_sequential_init_U_n_155,flow_control_loop_pipe_sequential_init_U_n_156,flow_control_loop_pipe_sequential_init_U_n_157,flow_control_loop_pipe_sequential_init_U_n_158,flow_control_loop_pipe_sequential_init_U_n_159}),
        .\add_ln122_reg_1739_reg[47] ({flow_control_loop_pipe_sequential_init_U_n_160,flow_control_loop_pipe_sequential_init_U_n_161,flow_control_loop_pipe_sequential_init_U_n_162,flow_control_loop_pipe_sequential_init_U_n_163,flow_control_loop_pipe_sequential_init_U_n_164,flow_control_loop_pipe_sequential_init_U_n_165,flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167}),
        .\add_ln122_reg_1739_reg[55] ({flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,flow_control_loop_pipe_sequential_init_U_n_170,flow_control_loop_pipe_sequential_init_U_n_171,flow_control_loop_pipe_sequential_init_U_n_172,flow_control_loop_pipe_sequential_init_U_n_173,flow_control_loop_pipe_sequential_init_U_n_174,flow_control_loop_pipe_sequential_init_U_n_175}),
        .\add_ln122_reg_1739_reg[63] ({flow_control_loop_pipe_sequential_init_U_n_176,flow_control_loop_pipe_sequential_init_U_n_177,flow_control_loop_pipe_sequential_init_U_n_178,flow_control_loop_pipe_sequential_init_U_n_179,flow_control_loop_pipe_sequential_init_U_n_180,flow_control_loop_pipe_sequential_init_U_n_181,flow_control_loop_pipe_sequential_init_U_n_182,flow_control_loop_pipe_sequential_init_U_n_183}),
        .\add_ln122_reg_1739_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123,flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125,flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127}),
        .add_ln64_fu_89_p2(add_ln64_fu_89_p2),
        .\ap_CS_fsm_reg[0] (flow_control_loop_pipe_sequential_init_U_n_21),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[14]_0 (Q[1:0]),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln124_reg_875_reg_n_12_[0] ),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int(ap_loop_init_int),
        .ap_loop_init_int_reg_0({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_rst(ap_rst),
        .\empty_81_fu_98_reg[15] ({mul_16s_16s_32_1_1_U9_n_52,mul_16s_16s_32_1_1_U9_n_53,mul_16s_16s_32_1_1_U9_n_54,mul_16s_16s_32_1_1_U9_n_55,mul_16s_16s_32_1_1_U9_n_56,mul_16s_16s_32_1_1_U9_n_57,mul_16s_16s_32_1_1_U9_n_58,mul_16s_16s_32_1_1_U9_n_59}),
        .\empty_81_fu_98_reg[23] ({mul_16s_16s_32_1_1_U9_n_60,mul_16s_16s_32_1_1_U9_n_61,mul_16s_16s_32_1_1_U9_n_62,mul_16s_16s_32_1_1_U9_n_63,mul_16s_16s_32_1_1_U9_n_64,mul_16s_16s_32_1_1_U9_n_65,mul_16s_16s_32_1_1_U9_n_66,mul_16s_16s_32_1_1_U9_n_67}),
        .\empty_81_fu_98_reg[31] ({mul_16s_16s_32_1_1_U9_n_68,mul_16s_16s_32_1_1_U9_n_69,mul_16s_16s_32_1_1_U9_n_70,mul_16s_16s_32_1_1_U9_n_71,mul_16s_16s_32_1_1_U9_n_72,mul_16s_16s_32_1_1_U9_n_73,mul_16s_16s_32_1_1_U9_n_74,mul_16s_16s_32_1_1_U9_n_75}),
        .\empty_81_fu_98_reg[39] ({mul_16s_16s_32_1_1_U9_n_76,mul_16s_16s_32_1_1_U9_n_77,mul_16s_16s_32_1_1_U9_n_78,mul_16s_16s_32_1_1_U9_n_79,mul_16s_16s_32_1_1_U9_n_80,mul_16s_16s_32_1_1_U9_n_81,mul_16s_16s_32_1_1_U9_n_82,mul_16s_16s_32_1_1_U9_n_83}),
        .\empty_81_fu_98_reg[47] ({mul_16s_16s_32_1_1_U9_n_84,mul_16s_16s_32_1_1_U9_n_85,mul_16s_16s_32_1_1_U9_n_86,mul_16s_16s_32_1_1_U9_n_87,mul_16s_16s_32_1_1_U9_n_88,mul_16s_16s_32_1_1_U9_n_89,mul_16s_16s_32_1_1_U9_n_90,mul_16s_16s_32_1_1_U9_n_91}),
        .\empty_81_fu_98_reg[55] ({mul_16s_16s_32_1_1_U9_n_92,mul_16s_16s_32_1_1_U9_n_93,mul_16s_16s_32_1_1_U9_n_94,mul_16s_16s_32_1_1_U9_n_95,mul_16s_16s_32_1_1_U9_n_96,mul_16s_16s_32_1_1_U9_n_97,mul_16s_16s_32_1_1_U9_n_98,mul_16s_16s_32_1_1_U9_n_99}),
        .\empty_81_fu_98_reg[63] (\empty_81_fu_98_reg[63]_0 [63]),
        .\empty_81_fu_98_reg[63]_0 (tmp_product__0_0),
        .\empty_81_fu_98_reg[63]_1 ({mul_16s_16s_32_1_1_U9_n_100,mul_16s_16s_32_1_1_U9_n_101,mul_16s_16s_32_1_1_U9_n_102,mul_16s_16s_32_1_1_U9_n_103,mul_16s_16s_32_1_1_U9_n_104,mul_16s_16s_32_1_1_U9_n_105,mul_16s_16s_32_1_1_U9_n_106}),
        .\empty_81_fu_98_reg[7] ({mul_16s_16s_32_1_1_U9_n_44,mul_16s_16s_32_1_1_U9_n_45,mul_16s_16s_32_1_1_U9_n_46,mul_16s_16s_32_1_1_U9_n_47,mul_16s_16s_32_1_1_U9_n_48,mul_16s_16s_32_1_1_U9_n_49,mul_16s_16s_32_1_1_U9_n_50,mul_16s_16s_32_1_1_U9_n_51}),
        .\empty_82_fu_102_reg[15] ({mul_16s_16s_32_1_1_U10_n_114,mul_16s_16s_32_1_1_U10_n_115,mul_16s_16s_32_1_1_U10_n_116,mul_16s_16s_32_1_1_U10_n_117,mul_16s_16s_32_1_1_U10_n_118,mul_16s_16s_32_1_1_U10_n_119,mul_16s_16s_32_1_1_U10_n_120,mul_16s_16s_32_1_1_U10_n_121}),
        .\empty_82_fu_102_reg[23] ({mul_16s_16s_32_1_1_U10_n_122,mul_16s_16s_32_1_1_U10_n_123,mul_16s_16s_32_1_1_U10_n_124,mul_16s_16s_32_1_1_U10_n_125,mul_16s_16s_32_1_1_U10_n_126,mul_16s_16s_32_1_1_U10_n_127,mul_16s_16s_32_1_1_U10_n_128,mul_16s_16s_32_1_1_U10_n_129}),
        .\empty_82_fu_102_reg[31] ({mul_16s_16s_32_1_1_U10_n_130,mul_16s_16s_32_1_1_U10_n_131,mul_16s_16s_32_1_1_U10_n_132,mul_16s_16s_32_1_1_U10_n_133,mul_16s_16s_32_1_1_U10_n_134,mul_16s_16s_32_1_1_U10_n_135,mul_16s_16s_32_1_1_U10_n_136}),
        .\empty_82_fu_102_reg[63] (\empty_82_fu_102_reg[63]_0 [63:31]),
        .\empty_82_fu_102_reg[7] ({mul_16s_16s_32_1_1_U10_n_106,mul_16s_16s_32_1_1_U10_n_107,mul_16s_16s_32_1_1_U10_n_108,mul_16s_16s_32_1_1_U10_n_109,mul_16s_16s_32_1_1_U10_n_110,mul_16s_16s_32_1_1_U10_n_111,mul_16s_16s_32_1_1_U10_n_112,mul_16s_16s_32_1_1_U10_n_113}),
        .empty_83_fu_106(empty_83_fu_106),
        .\empty_83_fu_106_reg[15] ({mul_16s_16s_32_1_1_U11_n_178,mul_16s_16s_32_1_1_U11_n_179,mul_16s_16s_32_1_1_U11_n_180,mul_16s_16s_32_1_1_U11_n_181,mul_16s_16s_32_1_1_U11_n_182,mul_16s_16s_32_1_1_U11_n_183,mul_16s_16s_32_1_1_U11_n_184,mul_16s_16s_32_1_1_U11_n_185}),
        .\empty_83_fu_106_reg[23] ({mul_16s_16s_32_1_1_U11_n_186,mul_16s_16s_32_1_1_U11_n_187,mul_16s_16s_32_1_1_U11_n_188,mul_16s_16s_32_1_1_U11_n_189,mul_16s_16s_32_1_1_U11_n_190,mul_16s_16s_32_1_1_U11_n_191,mul_16s_16s_32_1_1_U11_n_192,mul_16s_16s_32_1_1_U11_n_193}),
        .\empty_83_fu_106_reg[31] ({mul_16s_16s_32_1_1_U11_n_194,mul_16s_16s_32_1_1_U11_n_195,mul_16s_16s_32_1_1_U11_n_196,mul_16s_16s_32_1_1_U11_n_197,mul_16s_16s_32_1_1_U11_n_198,mul_16s_16s_32_1_1_U11_n_199,mul_16s_16s_32_1_1_U11_n_200}),
        .\empty_83_fu_106_reg[63] (\empty_83_fu_106_reg[63]_0 [63:31]),
        .\empty_83_fu_106_reg[7] ({mul_16s_16s_32_1_1_U11_n_170,mul_16s_16s_32_1_1_U11_n_171,mul_16s_16s_32_1_1_U11_n_172,mul_16s_16s_32_1_1_U11_n_173,mul_16s_16s_32_1_1_U11_n_174,mul_16s_16s_32_1_1_U11_n_175,mul_16s_16s_32_1_1_U11_n_176,mul_16s_16s_32_1_1_U11_n_177}),
        .\empty_84_fu_110_reg[15] ({mul_16s_16s_32_1_1_U10_n_83,mul_16s_16s_32_1_1_U10_n_84,mul_16s_16s_32_1_1_U10_n_85,mul_16s_16s_32_1_1_U10_n_86,mul_16s_16s_32_1_1_U10_n_87,mul_16s_16s_32_1_1_U10_n_88,mul_16s_16s_32_1_1_U10_n_89,mul_16s_16s_32_1_1_U10_n_90}),
        .\empty_84_fu_110_reg[23] ({mul_16s_16s_32_1_1_U10_n_91,mul_16s_16s_32_1_1_U10_n_92,mul_16s_16s_32_1_1_U10_n_93,mul_16s_16s_32_1_1_U10_n_94,mul_16s_16s_32_1_1_U10_n_95,mul_16s_16s_32_1_1_U10_n_96,mul_16s_16s_32_1_1_U10_n_97,mul_16s_16s_32_1_1_U10_n_98}),
        .\empty_84_fu_110_reg[31] ({mul_16s_16s_32_1_1_U10_n_99,mul_16s_16s_32_1_1_U10_n_100,mul_16s_16s_32_1_1_U10_n_101,mul_16s_16s_32_1_1_U10_n_102,mul_16s_16s_32_1_1_U10_n_103,mul_16s_16s_32_1_1_U10_n_104,mul_16s_16s_32_1_1_U10_n_105}),
        .\empty_84_fu_110_reg[63] (\empty_84_fu_110_reg[63]_0 [63:31]),
        .\empty_84_fu_110_reg[7] ({mul_16s_16s_32_1_1_U10_n_75,mul_16s_16s_32_1_1_U10_n_76,mul_16s_16s_32_1_1_U10_n_77,mul_16s_16s_32_1_1_U10_n_78,mul_16s_16s_32_1_1_U10_n_79,mul_16s_16s_32_1_1_U10_n_80,mul_16s_16s_32_1_1_U10_n_81,mul_16s_16s_32_1_1_U10_n_82}),
        .empty_85_fu_114(empty_85_fu_114),
        .\empty_85_fu_114_reg[15] ({mul_16s_16s_32_1_1_U11_n_147,mul_16s_16s_32_1_1_U11_n_148,mul_16s_16s_32_1_1_U11_n_149,mul_16s_16s_32_1_1_U11_n_150,mul_16s_16s_32_1_1_U11_n_151,mul_16s_16s_32_1_1_U11_n_152,mul_16s_16s_32_1_1_U11_n_153,mul_16s_16s_32_1_1_U11_n_154}),
        .\empty_85_fu_114_reg[23] ({mul_16s_16s_32_1_1_U11_n_155,mul_16s_16s_32_1_1_U11_n_156,mul_16s_16s_32_1_1_U11_n_157,mul_16s_16s_32_1_1_U11_n_158,mul_16s_16s_32_1_1_U11_n_159,mul_16s_16s_32_1_1_U11_n_160,mul_16s_16s_32_1_1_U11_n_161,mul_16s_16s_32_1_1_U11_n_162}),
        .\empty_85_fu_114_reg[31] ({mul_16s_16s_32_1_1_U11_n_163,mul_16s_16s_32_1_1_U11_n_164,mul_16s_16s_32_1_1_U11_n_165,mul_16s_16s_32_1_1_U11_n_166,mul_16s_16s_32_1_1_U11_n_167,mul_16s_16s_32_1_1_U11_n_168,mul_16s_16s_32_1_1_U11_n_169}),
        .\empty_85_fu_114_reg[63] (\empty_85_fu_114_reg[63]_0 [63:31]),
        .\empty_85_fu_114_reg[7] ({mul_16s_16s_32_1_1_U11_n_139,mul_16s_16s_32_1_1_U11_n_140,mul_16s_16s_32_1_1_U11_n_141,mul_16s_16s_32_1_1_U11_n_142,mul_16s_16s_32_1_1_U11_n_143,mul_16s_16s_32_1_1_U11_n_144,mul_16s_16s_32_1_1_U11_n_145,mul_16s_16s_32_1_1_U11_n_146}),
        .\empty_86_fu_118_reg[15] ({mul_16s_16s_32_1_1_U10_n_52,mul_16s_16s_32_1_1_U10_n_53,mul_16s_16s_32_1_1_U10_n_54,mul_16s_16s_32_1_1_U10_n_55,mul_16s_16s_32_1_1_U10_n_56,mul_16s_16s_32_1_1_U10_n_57,mul_16s_16s_32_1_1_U10_n_58,mul_16s_16s_32_1_1_U10_n_59}),
        .\empty_86_fu_118_reg[23] ({mul_16s_16s_32_1_1_U10_n_60,mul_16s_16s_32_1_1_U10_n_61,mul_16s_16s_32_1_1_U10_n_62,mul_16s_16s_32_1_1_U10_n_63,mul_16s_16s_32_1_1_U10_n_64,mul_16s_16s_32_1_1_U10_n_65,mul_16s_16s_32_1_1_U10_n_66,mul_16s_16s_32_1_1_U10_n_67}),
        .\empty_86_fu_118_reg[31] ({mul_16s_16s_32_1_1_U10_n_68,mul_16s_16s_32_1_1_U10_n_69,mul_16s_16s_32_1_1_U10_n_70,mul_16s_16s_32_1_1_U10_n_71,mul_16s_16s_32_1_1_U10_n_72,mul_16s_16s_32_1_1_U10_n_73,mul_16s_16s_32_1_1_U10_n_74}),
        .\empty_86_fu_118_reg[63] (\empty_86_fu_118_reg[63]_0 [63:31]),
        .\empty_86_fu_118_reg[7] ({mul_16s_16s_32_1_1_U10_n_44,mul_16s_16s_32_1_1_U10_n_45,mul_16s_16s_32_1_1_U10_n_46,mul_16s_16s_32_1_1_U10_n_47,mul_16s_16s_32_1_1_U10_n_48,mul_16s_16s_32_1_1_U10_n_49,mul_16s_16s_32_1_1_U10_n_50,mul_16s_16s_32_1_1_U10_n_51}),
        .empty_87_fu_122(empty_87_fu_122),
        .\empty_87_fu_122_reg[15] ({mul_16s_16s_32_1_1_U11_n_116,mul_16s_16s_32_1_1_U11_n_117,mul_16s_16s_32_1_1_U11_n_118,mul_16s_16s_32_1_1_U11_n_119,mul_16s_16s_32_1_1_U11_n_120,mul_16s_16s_32_1_1_U11_n_121,mul_16s_16s_32_1_1_U11_n_122,mul_16s_16s_32_1_1_U11_n_123}),
        .\empty_87_fu_122_reg[23] ({mul_16s_16s_32_1_1_U11_n_124,mul_16s_16s_32_1_1_U11_n_125,mul_16s_16s_32_1_1_U11_n_126,mul_16s_16s_32_1_1_U11_n_127,mul_16s_16s_32_1_1_U11_n_128,mul_16s_16s_32_1_1_U11_n_129,mul_16s_16s_32_1_1_U11_n_130,mul_16s_16s_32_1_1_U11_n_131}),
        .\empty_87_fu_122_reg[31] ({mul_16s_16s_32_1_1_U11_n_132,mul_16s_16s_32_1_1_U11_n_133,mul_16s_16s_32_1_1_U11_n_134,mul_16s_16s_32_1_1_U11_n_135,mul_16s_16s_32_1_1_U11_n_136,mul_16s_16s_32_1_1_U11_n_137,mul_16s_16s_32_1_1_U11_n_138}),
        .\empty_87_fu_122_reg[63] (\empty_87_fu_122_reg[63]_0 [63:31]),
        .\empty_87_fu_122_reg[7] ({mul_16s_16s_32_1_1_U11_n_108,mul_16s_16s_32_1_1_U11_n_109,mul_16s_16s_32_1_1_U11_n_110,mul_16s_16s_32_1_1_U11_n_111,mul_16s_16s_32_1_1_U11_n_112,mul_16s_16s_32_1_1_U11_n_113,mul_16s_16s_32_1_1_U11_n_114,mul_16s_16s_32_1_1_U11_n_115}),
        .empty_88_fu_126(empty_88_fu_126),
        .\empty_88_fu_126_reg[15] ({mul_16s_16s_32_1_1_U11_n_60,mul_16s_16s_32_1_1_U11_n_61,mul_16s_16s_32_1_1_U11_n_62,mul_16s_16s_32_1_1_U11_n_63,mul_16s_16s_32_1_1_U11_n_64,mul_16s_16s_32_1_1_U11_n_65,mul_16s_16s_32_1_1_U11_n_66,mul_16s_16s_32_1_1_U11_n_67}),
        .\empty_88_fu_126_reg[23] ({mul_16s_16s_32_1_1_U11_n_68,mul_16s_16s_32_1_1_U11_n_69,mul_16s_16s_32_1_1_U11_n_70,mul_16s_16s_32_1_1_U11_n_71,mul_16s_16s_32_1_1_U11_n_72,mul_16s_16s_32_1_1_U11_n_73,mul_16s_16s_32_1_1_U11_n_74,mul_16s_16s_32_1_1_U11_n_75}),
        .\empty_88_fu_126_reg[31] ({mul_16s_16s_32_1_1_U11_n_76,mul_16s_16s_32_1_1_U11_n_77,mul_16s_16s_32_1_1_U11_n_78,mul_16s_16s_32_1_1_U11_n_79,mul_16s_16s_32_1_1_U11_n_80,mul_16s_16s_32_1_1_U11_n_81,mul_16s_16s_32_1_1_U11_n_82,mul_16s_16s_32_1_1_U11_n_83}),
        .\empty_88_fu_126_reg[39] ({mul_16s_16s_32_1_1_U11_n_84,mul_16s_16s_32_1_1_U11_n_85,mul_16s_16s_32_1_1_U11_n_86,mul_16s_16s_32_1_1_U11_n_87,mul_16s_16s_32_1_1_U11_n_88,mul_16s_16s_32_1_1_U11_n_89,mul_16s_16s_32_1_1_U11_n_90,mul_16s_16s_32_1_1_U11_n_91}),
        .\empty_88_fu_126_reg[47] ({mul_16s_16s_32_1_1_U11_n_92,mul_16s_16s_32_1_1_U11_n_93,mul_16s_16s_32_1_1_U11_n_94,mul_16s_16s_32_1_1_U11_n_95,mul_16s_16s_32_1_1_U11_n_96,mul_16s_16s_32_1_1_U11_n_97,mul_16s_16s_32_1_1_U11_n_98,mul_16s_16s_32_1_1_U11_n_99}),
        .\empty_88_fu_126_reg[55] ({mul_16s_16s_32_1_1_U11_n_100,mul_16s_16s_32_1_1_U11_n_101,mul_16s_16s_32_1_1_U11_n_102,mul_16s_16s_32_1_1_U11_n_103,mul_16s_16s_32_1_1_U11_n_104,mul_16s_16s_32_1_1_U11_n_105,mul_16s_16s_32_1_1_U11_n_106,mul_16s_16s_32_1_1_U11_n_107}),
        .\empty_88_fu_126_reg[63] ({mul_16s_16s_32_1_1_U11_n_12,mul_16s_16s_32_1_1_U11_n_13,mul_16s_16s_32_1_1_U11_n_14,mul_16s_16s_32_1_1_U11_n_15,mul_16s_16s_32_1_1_U11_n_16,mul_16s_16s_32_1_1_U11_n_17,mul_16s_16s_32_1_1_U11_n_18,mul_16s_16s_32_1_1_U11_n_19,mul_16s_16s_32_1_1_U11_n_20,mul_16s_16s_32_1_1_U11_n_21,mul_16s_16s_32_1_1_U11_n_22,mul_16s_16s_32_1_1_U11_n_23,mul_16s_16s_32_1_1_U11_n_24,mul_16s_16s_32_1_1_U11_n_25,mul_16s_16s_32_1_1_U11_n_26,mul_16s_16s_32_1_1_U11_n_27,mul_16s_16s_32_1_1_U11_n_28,mul_16s_16s_32_1_1_U11_n_29,mul_16s_16s_32_1_1_U11_n_30,mul_16s_16s_32_1_1_U11_n_31,mul_16s_16s_32_1_1_U11_n_32,mul_16s_16s_32_1_1_U11_n_33,mul_16s_16s_32_1_1_U11_n_34,mul_16s_16s_32_1_1_U11_n_35,mul_16s_16s_32_1_1_U11_n_36,mul_16s_16s_32_1_1_U11_n_37,mul_16s_16s_32_1_1_U11_n_38,mul_16s_16s_32_1_1_U11_n_39,mul_16s_16s_32_1_1_U11_n_40,mul_16s_16s_32_1_1_U11_n_41,mul_16s_16s_32_1_1_U11_n_42,mul_16s_16s_32_1_1_U11_n_43}),
        .\empty_88_fu_126_reg[63]_0 ({mul_16s_16s_32_1_1_U11_n_44,mul_16s_16s_32_1_1_U11_n_45,mul_16s_16s_32_1_1_U11_n_46,mul_16s_16s_32_1_1_U11_n_47,mul_16s_16s_32_1_1_U11_n_48,mul_16s_16s_32_1_1_U11_n_49,mul_16s_16s_32_1_1_U11_n_50,mul_16s_16s_32_1_1_U11_n_51}),
        .empty_fu_94(empty_fu_94),
        .\empty_fu_94_reg[15] ({mul_16s_16s_32_1_1_U8_n_52,mul_16s_16s_32_1_1_U8_n_53,mul_16s_16s_32_1_1_U8_n_54,mul_16s_16s_32_1_1_U8_n_55,mul_16s_16s_32_1_1_U8_n_56,mul_16s_16s_32_1_1_U8_n_57,mul_16s_16s_32_1_1_U8_n_58,mul_16s_16s_32_1_1_U8_n_59}),
        .\empty_fu_94_reg[23] ({mul_16s_16s_32_1_1_U8_n_60,mul_16s_16s_32_1_1_U8_n_61,mul_16s_16s_32_1_1_U8_n_62,mul_16s_16s_32_1_1_U8_n_63,mul_16s_16s_32_1_1_U8_n_64,mul_16s_16s_32_1_1_U8_n_65,mul_16s_16s_32_1_1_U8_n_66,mul_16s_16s_32_1_1_U8_n_67}),
        .\empty_fu_94_reg[31] ({mul_16s_16s_32_1_1_U8_n_68,mul_16s_16s_32_1_1_U8_n_69,mul_16s_16s_32_1_1_U8_n_70,mul_16s_16s_32_1_1_U8_n_71,mul_16s_16s_32_1_1_U8_n_72,mul_16s_16s_32_1_1_U8_n_73,mul_16s_16s_32_1_1_U8_n_74,mul_16s_16s_32_1_1_U8_n_75}),
        .\empty_fu_94_reg[39] ({mul_16s_16s_32_1_1_U8_n_76,mul_16s_16s_32_1_1_U8_n_77,mul_16s_16s_32_1_1_U8_n_78,mul_16s_16s_32_1_1_U8_n_79,mul_16s_16s_32_1_1_U8_n_80,mul_16s_16s_32_1_1_U8_n_81,mul_16s_16s_32_1_1_U8_n_82,mul_16s_16s_32_1_1_U8_n_83}),
        .\empty_fu_94_reg[47] ({mul_16s_16s_32_1_1_U8_n_84,mul_16s_16s_32_1_1_U8_n_85,mul_16s_16s_32_1_1_U8_n_86,mul_16s_16s_32_1_1_U8_n_87,mul_16s_16s_32_1_1_U8_n_88,mul_16s_16s_32_1_1_U8_n_89,mul_16s_16s_32_1_1_U8_n_90,mul_16s_16s_32_1_1_U8_n_91}),
        .\empty_fu_94_reg[55] ({mul_16s_16s_32_1_1_U8_n_92,mul_16s_16s_32_1_1_U8_n_93,mul_16s_16s_32_1_1_U8_n_94,mul_16s_16s_32_1_1_U8_n_95,mul_16s_16s_32_1_1_U8_n_96,mul_16s_16s_32_1_1_U8_n_97,mul_16s_16s_32_1_1_U8_n_98,mul_16s_16s_32_1_1_U8_n_99}),
        .\empty_fu_94_reg[63] (\empty_fu_94_reg[63]_1 [63]),
        .\empty_fu_94_reg[63]_0 (tmp_product__0),
        .\empty_fu_94_reg[63]_1 ({mul_16s_16s_32_1_1_U8_n_100,mul_16s_16s_32_1_1_U8_n_101,mul_16s_16s_32_1_1_U8_n_102,mul_16s_16s_32_1_1_U8_n_103,mul_16s_16s_32_1_1_U8_n_104,mul_16s_16s_32_1_1_U8_n_105,mul_16s_16s_32_1_1_U8_n_106}),
        .\empty_fu_94_reg[7] ({mul_16s_16s_32_1_1_U8_n_44,mul_16s_16s_32_1_1_U8_n_45,mul_16s_16s_32_1_1_U8_n_46,mul_16s_16s_32_1_1_U8_n_47,mul_16s_16s_32_1_1_U8_n_48,mul_16s_16s_32_1_1_U8_n_49,mul_16s_16s_32_1_1_U8_n_50,mul_16s_16s_32_1_1_U8_n_51}),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_22),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_23),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_24),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10({flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111}),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11({flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119}),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2(flow_control_loop_pipe_sequential_init_U_n_25),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3(flow_control_loop_pipe_sequential_init_U_n_26),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4(flow_control_loop_pipe_sequential_init_U_n_46),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5({flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71}),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6({flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79}),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7({flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87}),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8({flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95}),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9({flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103}),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[63:31]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[63:31]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[63:31]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[63:31]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[63:31]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[63:31]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[63]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[63]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1),
        .i_11_fu_417_p2({i_11_fu_417_p2[7:4],i_11_fu_417_p2[2:0]}),
        .i_fu_90(i_fu_90),
        .i_fu_90_reg(i_fu_90_reg),
        .i_fu_90_reg_0_sp_1(\i_fu_90[7]_i_3_n_12 ),
        .i_fu_90_reg_1_sp_1(flow_control_loop_pipe_sequential_init_U_n_27),
        .i_fu_90_reg_3_sp_1(flow_control_loop_pipe_sequential_init_U_n_28),
        .i_fu_90_reg_5_sp_1(\i_fu_90[5]_i_2_n_12 ),
        .i_fu_90_reg_6_sp_1(\i_fu_90[7]_i_5_n_12 ),
        .\icmp_ln124_reg_875_reg[0] (\icmp_ln124_reg_875[0]_i_3_n_12 ),
        .\idx_fu_86_reg[3] ({ap_sig_allocacmp_idx_load[3],ap_sig_allocacmp_idx_load[0]}),
        .idx_load_reg_864(idx_load_reg_864),
        .\idx_load_reg_864_reg[0] (\idx_load_reg_864_reg[0]_0 ),
        .\idx_load_reg_864_reg[4] (\idx_load_reg_864_reg[4]_0 ),
        .\idx_load_reg_864_reg[5] (\idx_load_reg_864_reg[5]_0 ),
        .\idx_load_reg_864_reg[7] (\idx_load_reg_864_reg[7]_0 ),
        .indata_address0(indata_address0),
        .\indata_address0[2] (\indata_address0[2] ),
        .\indata_address0[2]_0 (\indata_address0[2]_0 ),
        .\indata_address0[2]_1 (\indata_address0[2]_1 ),
        .\indata_address0[2]_2 (\indata_address0[2]_2 ),
        .\indata_address0[2]_INST_0_i_2_0 (\indata_address0[2]_INST_0_i_10_n_12 ),
        .\indata_address0[2]_INST_0_i_2_1 (\indata_address0[2]_INST_0_i_12_n_12 ),
        .\indata_address0[2]_INST_0_i_2_2 (\indata_address0[2]_INST_0_i_14_n_12 ),
        .\indata_address0[3]_INST_0_i_1 (\indata_address0[7]_INST_0_i_6_n_12 ),
        .\indata_address0[3]_INST_0_i_1_0 (\indata_address0[7]_INST_0_i_9_n_12 ),
        .\indata_address0[5]_INST_0_i_1 (\indata_address0[5]_INST_0_i_5_n_12 ),
        .\indata_address0[6]_INST_0_i_3_0 (\indata_address0[6]_INST_0_i_5_n_12 ),
        .\indata_address0[7]_INST_0_i_1 (\indata_address0[7]_INST_0_i_8_n_12 ),
        .\indata_address0[7]_INST_0_i_5_0 (\indata_address0[7]_INST_0_i_12_n_12 ),
        .\indata_address1[0] (\indata_address1[6]_INST_0_i_7_n_12 ),
        .\indata_address1[4] (\indata_address1[4]_INST_0_i_3_n_12 ),
        .\indata_address1[4]_0 (\indata_address1[7]_INST_0_i_4_n_12 ),
        .\indata_address1[5] (\indata_address1[5] ),
        .\indata_address1[6] (\indata_address1[6]_INST_0_i_5_n_12 ),
        .\indata_address1[6]_0 (\indata_address1[6]_INST_0_i_6_n_12 ),
        .\indata_address1[7] (\indata_address1[7] ),
        .\indata_address1[7]_0 (\indata_address1[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF707070F0)) 
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_i_1
       (.I0(\icmp_ln124_reg_875_reg_n_12_[0] ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(Q[0]),
        .O(\icmp_ln124_reg_875_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_fu_90[5]_i_2 
       (.I0(i_fu_90_reg[3]),
        .I1(i_fu_90_reg[1]),
        .I2(i_fu_90_reg[0]),
        .I3(i_fu_90_reg[2]),
        .I4(i_fu_90_reg[4]),
        .O(\i_fu_90[5]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_fu_90[7]_i_3 
       (.I0(i_fu_90_reg[2]),
        .I1(i_fu_90_reg[3]),
        .I2(i_fu_90_reg[0]),
        .I3(i_fu_90_reg[1]),
        .I4(\icmp_ln124_reg_875[0]_i_3_n_12 ),
        .O(\i_fu_90[7]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_fu_90[7]_i_5 
       (.I0(i_fu_90_reg[4]),
        .I1(i_fu_90_reg[2]),
        .I2(i_fu_90_reg[0]),
        .I3(i_fu_90_reg[1]),
        .I4(i_fu_90_reg[3]),
        .I5(i_fu_90_reg[5]),
        .O(\i_fu_90[7]_i_5_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_90),
        .D(i_11_fu_417_p2[0]),
        .Q(i_fu_90_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_90),
        .D(i_11_fu_417_p2[1]),
        .Q(i_fu_90_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_90),
        .D(i_11_fu_417_p2[2]),
        .Q(i_fu_90_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(i_fu_90_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_90),
        .D(i_11_fu_417_p2[4]),
        .Q(i_fu_90_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_90),
        .D(i_11_fu_417_p2[5]),
        .Q(i_fu_90_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_90),
        .D(i_11_fu_417_p2[6]),
        .Q(i_fu_90_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_90),
        .D(i_11_fu_417_p2[7]),
        .Q(i_fu_90_reg[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \icmp_ln124_reg_875[0]_i_3 
       (.I0(i_fu_90_reg[5]),
        .I1(i_fu_90_reg[4]),
        .I2(i_fu_90_reg[7]),
        .I3(i_fu_90_reg[6]),
        .O(\icmp_ln124_reg_875[0]_i_3_n_12 ));
  FDRE \icmp_ln124_reg_875_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\icmp_ln124_reg_875_reg_n_12_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_86[0]_i_1 
       (.I0(idx_load_reg_864[0]),
        .O(data1[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_86[1]_i_1 
       (.I0(idx_load_reg_864[0]),
        .I1(idx_load_reg_864[1]),
        .O(data1[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_86[2]_i_1 
       (.I0(idx_load_reg_864[1]),
        .I1(idx_load_reg_864[0]),
        .I2(idx_load_reg_864[2]),
        .O(data1[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_86[3]_i_1 
       (.I0(idx_load_reg_864[2]),
        .I1(idx_load_reg_864[0]),
        .I2(idx_load_reg_864[1]),
        .I3(idx_load_reg_864[3]),
        .O(data1[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \idx_fu_86[4]_i_1 
       (.I0(idx_load_reg_864[3]),
        .I1(idx_load_reg_864[1]),
        .I2(idx_load_reg_864[0]),
        .I3(idx_load_reg_864[2]),
        .I4(idx_load_reg_864[4]),
        .O(data1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \idx_fu_86[5]_i_1 
       (.I0(idx_load_reg_864[3]),
        .I1(idx_load_reg_864[4]),
        .I2(idx_load_reg_864[1]),
        .I3(idx_load_reg_864[0]),
        .I4(idx_load_reg_864[2]),
        .I5(idx_load_reg_864[5]),
        .O(data1[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \idx_fu_86[6]_i_1 
       (.I0(idx_load_reg_864[4]),
        .I1(idx_load_reg_864[3]),
        .I2(idx_load_reg_864[5]),
        .I3(\idx_fu_86[7]_i_4_n_12 ),
        .I4(idx_load_reg_864[6]),
        .O(data1[6]));
  LUT5 #(
    .INIT(32'h45400000)) 
    \idx_fu_86[7]_i_2 
       (.I0(\icmp_ln124_reg_875_reg_n_12_[0] ),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(empty_84_fu_1100));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \idx_fu_86[7]_i_3 
       (.I0(\idx_fu_86[7]_i_4_n_12 ),
        .I1(idx_load_reg_864[5]),
        .I2(idx_load_reg_864[3]),
        .I3(idx_load_reg_864[4]),
        .I4(idx_load_reg_864[6]),
        .I5(idx_load_reg_864[7]),
        .O(data1[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \idx_fu_86[7]_i_4 
       (.I0(idx_load_reg_864[1]),
        .I1(idx_load_reg_864[0]),
        .I2(idx_load_reg_864[2]),
        .O(\idx_fu_86[7]_i_4_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(empty_84_fu_1100),
        .D(data1[0]),
        .Q(idx_fu_86[0]),
        .R(empty_81_fu_981));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(empty_84_fu_1100),
        .D(data1[1]),
        .Q(idx_fu_86[1]),
        .R(empty_81_fu_981));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(empty_84_fu_1100),
        .D(data1[2]),
        .Q(idx_fu_86[2]),
        .R(empty_81_fu_981));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(empty_84_fu_1100),
        .D(data1[3]),
        .Q(idx_fu_86[3]),
        .R(empty_81_fu_981));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(empty_84_fu_1100),
        .D(data1[4]),
        .Q(idx_fu_86[4]),
        .R(empty_81_fu_981));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(empty_84_fu_1100),
        .D(data1[5]),
        .Q(idx_fu_86[5]),
        .R(empty_81_fu_981));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(empty_84_fu_1100),
        .D(data1[6]),
        .Q(idx_fu_86[6]),
        .R(empty_81_fu_981));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(empty_84_fu_1100),
        .D(data1[7]),
        .Q(idx_fu_86[7]),
        .R(empty_81_fu_981));
  FDRE \idx_load_reg_864_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_idx_load[0]),
        .Q(idx_load_reg_864[0]),
        .R(1'b0));
  FDRE \idx_load_reg_864_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_86[1]),
        .Q(idx_load_reg_864[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \idx_load_reg_864_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_86[2]),
        .Q(idx_load_reg_864[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \idx_load_reg_864_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_idx_load[3]),
        .Q(idx_load_reg_864[3]),
        .R(1'b0));
  FDRE \idx_load_reg_864_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_86[4]),
        .Q(idx_load_reg_864[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \idx_load_reg_864_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_86[5]),
        .Q(idx_load_reg_864[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \idx_load_reg_864_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_86[6]),
        .Q(idx_load_reg_864[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \idx_load_reg_864_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_86[7]),
        .Q(idx_load_reg_864[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  LUT6 #(
    .INIT(64'h0000000000008083)) 
    \indata_address0[2]_INST_0_i_10 
       (.I0(idx_load_reg_864[1]),
        .I1(idx_load_reg_864[0]),
        .I2(idx_load_reg_864[2]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(\indata_address0[2]_INST_0_i_10_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \indata_address0[2]_INST_0_i_12 
       (.I0(idx_load_reg_864[1]),
        .I1(idx_load_reg_864[0]),
        .I2(ap_CS_fsm_pp0_stage4),
        .O(\indata_address0[2]_INST_0_i_12_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \indata_address0[2]_INST_0_i_14 
       (.I0(idx_load_reg_864[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(\indata_address0[2]_INST_0_i_14_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \indata_address0[5]_INST_0_i_5 
       (.I0(idx_load_reg_864[3]),
        .I1(idx_load_reg_864[4]),
        .O(\indata_address0[5]_INST_0_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \indata_address0[6]_INST_0_i_5 
       (.I0(idx_fu_86[1]),
        .I1(idx_fu_86[0]),
        .I2(idx_fu_86[2]),
        .O(\indata_address0[6]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \indata_address0[7]_INST_0_i_10 
       (.I0(idx_load_reg_864[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(\indata_address0[7]_INST_0_i_10_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \indata_address0[7]_INST_0_i_11 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(idx_load_reg_864[2]),
        .O(\indata_address0[7]_INST_0_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \indata_address0[7]_INST_0_i_12 
       (.I0(idx_fu_86[5]),
        .I1(idx_fu_86[3]),
        .I2(idx_fu_86[4]),
        .I3(idx_fu_86[6]),
        .O(\indata_address0[7]_INST_0_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h00000000F8888800)) 
    \indata_address0[7]_INST_0_i_14 
       (.I0(\indata_address0[7]_INST_0_i_15_n_12 ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\indata_address0[7]_INST_0_i_16_n_12 ),
        .I3(idx_load_reg_864[1]),
        .I4(idx_load_reg_864[0]),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(\indata_address0[7]_INST_0_i_14_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \indata_address0[7]_INST_0_i_15 
       (.I0(idx_load_reg_864[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(\indata_address0[7]_INST_0_i_15_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hF404)) 
    \indata_address0[7]_INST_0_i_16 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(idx_load_reg_864[2]),
        .O(\indata_address0[7]_INST_0_i_16_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEEEEFE)) 
    \indata_address0[7]_INST_0_i_6 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\indata_address0[7]_INST_0_i_10_n_12 ),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(idx_load_reg_864[1]),
        .I4(idx_load_reg_864[0]),
        .I5(\indata_address0[7]_INST_0_i_11_n_12 ),
        .O(\indata_address0[7]_INST_0_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \indata_address0[7]_INST_0_i_8 
       (.I0(idx_load_reg_864[5]),
        .I1(idx_load_reg_864[3]),
        .I2(idx_load_reg_864[4]),
        .I3(idx_load_reg_864[6]),
        .O(\indata_address0[7]_INST_0_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    \indata_address0[7]_INST_0_i_9 
       (.I0(idx_load_reg_864[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(\indata_address0[7]_INST_0_i_14_n_12 ),
        .O(\indata_address0[7]_INST_0_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    \indata_address1[4]_INST_0_i_3 
       (.I0(idx_load_reg_864[3]),
        .I1(idx_load_reg_864[4]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(\indata_address1[4]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hAAFC0020)) 
    \indata_address1[6]_INST_0_i_5 
       (.I0(idx_load_reg_864[1]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(idx_load_reg_864[2]),
        .O(\indata_address1[6]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \indata_address1[6]_INST_0_i_6 
       (.I0(idx_load_reg_864[4]),
        .I1(idx_load_reg_864[3]),
        .I2(idx_load_reg_864[5]),
        .O(\indata_address1[6]_INST_0_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \indata_address1[6]_INST_0_i_7 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(\indata_address1[6]_INST_0_i_7_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h5F5F0F04)) 
    \indata_address1[7]_INST_0_i_4 
       (.I0(idx_load_reg_864[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(idx_load_reg_864[2]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(\indata_address1[7]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hAAFFBFBFAAAAAAAA)) 
    indata_ce0_INST_0_i_3
       (.I0(indata_ce0_INST_0_i_2),
        .I1(indata_ce0_INST_0_i_4_n_12),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    indata_ce0_INST_0_i_4
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage4),
        .O(indata_ce0_INST_0_i_4_n_12));
  LUT5 #(
    .INIT(32'hFFFFCAAA)) 
    indata_ce1_INST_0
       (.I0(indata_ce1_INST_0_i_1_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I2(Q[8]),
        .I3(icmp_ln62_reg_1377),
        .I4(indata_ce1_0),
        .O(indata_ce1));
  LUT6 #(
    .INIT(64'hF8FFF800F800F800)) 
    indata_ce1_INST_0_i_1
       (.I0(\indata_address1[6]_INST_0_i_7_n_12 ),
        .I1(indata_ce1_INST_0_i_2_n_12),
        .I2(indata_ce1_INST_0_i_3_n_12),
        .I3(Q[1]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I5(indata_ce1_1),
        .O(indata_ce1_INST_0_i_1_n_12));
  LUT2 #(
    .INIT(4'h2)) 
    indata_ce1_INST_0_i_2
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(indata_ce1_INST_0_i_2_n_12));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    indata_ce1_INST_0_i_3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .O(indata_ce1_INST_0_i_3_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_30 mul_16s_16s_32_1_1_U10
       (.P({mul_16s_16s_32_1_1_U10_n_12,mul_16s_16s_32_1_1_U10_n_13,mul_16s_16s_32_1_1_U10_n_14,mul_16s_16s_32_1_1_U10_n_15,mul_16s_16s_32_1_1_U10_n_16,mul_16s_16s_32_1_1_U10_n_17,mul_16s_16s_32_1_1_U10_n_18,mul_16s_16s_32_1_1_U10_n_19,mul_16s_16s_32_1_1_U10_n_20,mul_16s_16s_32_1_1_U10_n_21,mul_16s_16s_32_1_1_U10_n_22,mul_16s_16s_32_1_1_U10_n_23,mul_16s_16s_32_1_1_U10_n_24,mul_16s_16s_32_1_1_U10_n_25,mul_16s_16s_32_1_1_U10_n_26,mul_16s_16s_32_1_1_U10_n_27,mul_16s_16s_32_1_1_U10_n_28,mul_16s_16s_32_1_1_U10_n_29,mul_16s_16s_32_1_1_U10_n_30,mul_16s_16s_32_1_1_U10_n_31,mul_16s_16s_32_1_1_U10_n_32,mul_16s_16s_32_1_1_U10_n_33,mul_16s_16s_32_1_1_U10_n_34,mul_16s_16s_32_1_1_U10_n_35,mul_16s_16s_32_1_1_U10_n_36,mul_16s_16s_32_1_1_U10_n_37,mul_16s_16s_32_1_1_U10_n_38,mul_16s_16s_32_1_1_U10_n_39,mul_16s_16s_32_1_1_U10_n_40,mul_16s_16s_32_1_1_U10_n_41,mul_16s_16s_32_1_1_U10_n_42,mul_16s_16s_32_1_1_U10_n_43}),
        .Q(ap_CS_fsm_pp0_stage1),
        .\add_ln117_reg_1719_reg[15] ({mul_16s_16s_32_1_1_U10_n_114,mul_16s_16s_32_1_1_U10_n_115,mul_16s_16s_32_1_1_U10_n_116,mul_16s_16s_32_1_1_U10_n_117,mul_16s_16s_32_1_1_U10_n_118,mul_16s_16s_32_1_1_U10_n_119,mul_16s_16s_32_1_1_U10_n_120,mul_16s_16s_32_1_1_U10_n_121}),
        .\add_ln117_reg_1719_reg[23] ({mul_16s_16s_32_1_1_U10_n_122,mul_16s_16s_32_1_1_U10_n_123,mul_16s_16s_32_1_1_U10_n_124,mul_16s_16s_32_1_1_U10_n_125,mul_16s_16s_32_1_1_U10_n_126,mul_16s_16s_32_1_1_U10_n_127,mul_16s_16s_32_1_1_U10_n_128,mul_16s_16s_32_1_1_U10_n_129}),
        .\add_ln117_reg_1719_reg[30] ({mul_16s_16s_32_1_1_U10_n_130,mul_16s_16s_32_1_1_U10_n_131,mul_16s_16s_32_1_1_U10_n_132,mul_16s_16s_32_1_1_U10_n_133,mul_16s_16s_32_1_1_U10_n_134,mul_16s_16s_32_1_1_U10_n_135,mul_16s_16s_32_1_1_U10_n_136}),
        .\add_ln117_reg_1719_reg[7] ({mul_16s_16s_32_1_1_U10_n_106,mul_16s_16s_32_1_1_U10_n_107,mul_16s_16s_32_1_1_U10_n_108,mul_16s_16s_32_1_1_U10_n_109,mul_16s_16s_32_1_1_U10_n_110,mul_16s_16s_32_1_1_U10_n_111,mul_16s_16s_32_1_1_U10_n_112,mul_16s_16s_32_1_1_U10_n_113}),
        .\add_ln119_reg_1729_reg[15] ({mul_16s_16s_32_1_1_U10_n_83,mul_16s_16s_32_1_1_U10_n_84,mul_16s_16s_32_1_1_U10_n_85,mul_16s_16s_32_1_1_U10_n_86,mul_16s_16s_32_1_1_U10_n_87,mul_16s_16s_32_1_1_U10_n_88,mul_16s_16s_32_1_1_U10_n_89,mul_16s_16s_32_1_1_U10_n_90}),
        .\add_ln119_reg_1729_reg[23] ({mul_16s_16s_32_1_1_U10_n_91,mul_16s_16s_32_1_1_U10_n_92,mul_16s_16s_32_1_1_U10_n_93,mul_16s_16s_32_1_1_U10_n_94,mul_16s_16s_32_1_1_U10_n_95,mul_16s_16s_32_1_1_U10_n_96,mul_16s_16s_32_1_1_U10_n_97,mul_16s_16s_32_1_1_U10_n_98}),
        .\add_ln119_reg_1729_reg[30] ({mul_16s_16s_32_1_1_U10_n_99,mul_16s_16s_32_1_1_U10_n_100,mul_16s_16s_32_1_1_U10_n_101,mul_16s_16s_32_1_1_U10_n_102,mul_16s_16s_32_1_1_U10_n_103,mul_16s_16s_32_1_1_U10_n_104,mul_16s_16s_32_1_1_U10_n_105}),
        .\add_ln119_reg_1729_reg[7] ({mul_16s_16s_32_1_1_U10_n_75,mul_16s_16s_32_1_1_U10_n_76,mul_16s_16s_32_1_1_U10_n_77,mul_16s_16s_32_1_1_U10_n_78,mul_16s_16s_32_1_1_U10_n_79,mul_16s_16s_32_1_1_U10_n_80,mul_16s_16s_32_1_1_U10_n_81,mul_16s_16s_32_1_1_U10_n_82}),
        .\add_ln121_reg_1734_reg[15] ({mul_16s_16s_32_1_1_U10_n_52,mul_16s_16s_32_1_1_U10_n_53,mul_16s_16s_32_1_1_U10_n_54,mul_16s_16s_32_1_1_U10_n_55,mul_16s_16s_32_1_1_U10_n_56,mul_16s_16s_32_1_1_U10_n_57,mul_16s_16s_32_1_1_U10_n_58,mul_16s_16s_32_1_1_U10_n_59}),
        .\add_ln121_reg_1734_reg[23] ({mul_16s_16s_32_1_1_U10_n_60,mul_16s_16s_32_1_1_U10_n_61,mul_16s_16s_32_1_1_U10_n_62,mul_16s_16s_32_1_1_U10_n_63,mul_16s_16s_32_1_1_U10_n_64,mul_16s_16s_32_1_1_U10_n_65,mul_16s_16s_32_1_1_U10_n_66,mul_16s_16s_32_1_1_U10_n_67}),
        .\add_ln121_reg_1734_reg[30] ({mul_16s_16s_32_1_1_U10_n_68,mul_16s_16s_32_1_1_U10_n_69,mul_16s_16s_32_1_1_U10_n_70,mul_16s_16s_32_1_1_U10_n_71,mul_16s_16s_32_1_1_U10_n_72,mul_16s_16s_32_1_1_U10_n_73,mul_16s_16s_32_1_1_U10_n_74}),
        .\add_ln121_reg_1734_reg[7] ({mul_16s_16s_32_1_1_U10_n_44,mul_16s_16s_32_1_1_U10_n_45,mul_16s_16s_32_1_1_U10_n_46,mul_16s_16s_32_1_1_U10_n_47,mul_16s_16s_32_1_1_U10_n_48,mul_16s_16s_32_1_1_U10_n_49,mul_16s_16s_32_1_1_U10_n_50,mul_16s_16s_32_1_1_U10_n_51}),
        .ap_clk(ap_clk),
        .\empty_82_fu_102_reg[15] (flow_control_loop_pipe_sequential_init_U_n_22),
        .\empty_82_fu_102_reg[31] (\empty_82_fu_102_reg[63]_0 [30:0]),
        .\empty_84_fu_110_reg[23] (flow_control_loop_pipe_sequential_init_U_n_23),
        .\empty_84_fu_110_reg[31] (\empty_84_fu_110_reg[63]_0 [30:0]),
        .\empty_86_fu_118_reg[31] (\empty_86_fu_118_reg[63]_0 [30:0]),
        .\empty_86_fu_118_reg[31]_0 (flow_control_loop_pipe_sequential_init_U_n_24),
        .\empty_86_fu_118_reg[7] (flow_control_loop_pipe_sequential_init_U_n_26),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[30:0]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[30:0]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[30:0]),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_31 mul_16s_16s_32_1_1_U11
       (.P({mul_16s_16s_32_1_1_U11_n_12,mul_16s_16s_32_1_1_U11_n_13,mul_16s_16s_32_1_1_U11_n_14,mul_16s_16s_32_1_1_U11_n_15,mul_16s_16s_32_1_1_U11_n_16,mul_16s_16s_32_1_1_U11_n_17,mul_16s_16s_32_1_1_U11_n_18,mul_16s_16s_32_1_1_U11_n_19,mul_16s_16s_32_1_1_U11_n_20,mul_16s_16s_32_1_1_U11_n_21,mul_16s_16s_32_1_1_U11_n_22,mul_16s_16s_32_1_1_U11_n_23,mul_16s_16s_32_1_1_U11_n_24,mul_16s_16s_32_1_1_U11_n_25,mul_16s_16s_32_1_1_U11_n_26,mul_16s_16s_32_1_1_U11_n_27,mul_16s_16s_32_1_1_U11_n_28,mul_16s_16s_32_1_1_U11_n_29,mul_16s_16s_32_1_1_U11_n_30,mul_16s_16s_32_1_1_U11_n_31,mul_16s_16s_32_1_1_U11_n_32,mul_16s_16s_32_1_1_U11_n_33,mul_16s_16s_32_1_1_U11_n_34,mul_16s_16s_32_1_1_U11_n_35,mul_16s_16s_32_1_1_U11_n_36,mul_16s_16s_32_1_1_U11_n_37,mul_16s_16s_32_1_1_U11_n_38,mul_16s_16s_32_1_1_U11_n_39,mul_16s_16s_32_1_1_U11_n_40,mul_16s_16s_32_1_1_U11_n_41,mul_16s_16s_32_1_1_U11_n_42,mul_16s_16s_32_1_1_U11_n_43}),
        .Q(ap_CS_fsm_pp0_stage1),
        .S({mul_16s_16s_32_1_1_U11_n_52,mul_16s_16s_32_1_1_U11_n_53,mul_16s_16s_32_1_1_U11_n_54,mul_16s_16s_32_1_1_U11_n_55,mul_16s_16s_32_1_1_U11_n_56,mul_16s_16s_32_1_1_U11_n_57,mul_16s_16s_32_1_1_U11_n_58,mul_16s_16s_32_1_1_U11_n_59}),
        .\add_ln118_reg_1724_reg[15] ({mul_16s_16s_32_1_1_U11_n_178,mul_16s_16s_32_1_1_U11_n_179,mul_16s_16s_32_1_1_U11_n_180,mul_16s_16s_32_1_1_U11_n_181,mul_16s_16s_32_1_1_U11_n_182,mul_16s_16s_32_1_1_U11_n_183,mul_16s_16s_32_1_1_U11_n_184,mul_16s_16s_32_1_1_U11_n_185}),
        .\add_ln118_reg_1724_reg[23] ({mul_16s_16s_32_1_1_U11_n_186,mul_16s_16s_32_1_1_U11_n_187,mul_16s_16s_32_1_1_U11_n_188,mul_16s_16s_32_1_1_U11_n_189,mul_16s_16s_32_1_1_U11_n_190,mul_16s_16s_32_1_1_U11_n_191,mul_16s_16s_32_1_1_U11_n_192,mul_16s_16s_32_1_1_U11_n_193}),
        .\add_ln118_reg_1724_reg[30] ({mul_16s_16s_32_1_1_U11_n_194,mul_16s_16s_32_1_1_U11_n_195,mul_16s_16s_32_1_1_U11_n_196,mul_16s_16s_32_1_1_U11_n_197,mul_16s_16s_32_1_1_U11_n_198,mul_16s_16s_32_1_1_U11_n_199,mul_16s_16s_32_1_1_U11_n_200}),
        .\add_ln118_reg_1724_reg[7] ({mul_16s_16s_32_1_1_U11_n_170,mul_16s_16s_32_1_1_U11_n_171,mul_16s_16s_32_1_1_U11_n_172,mul_16s_16s_32_1_1_U11_n_173,mul_16s_16s_32_1_1_U11_n_174,mul_16s_16s_32_1_1_U11_n_175,mul_16s_16s_32_1_1_U11_n_176,mul_16s_16s_32_1_1_U11_n_177}),
        .\add_ln120_reg_1688_reg[15] ({mul_16s_16s_32_1_1_U11_n_147,mul_16s_16s_32_1_1_U11_n_148,mul_16s_16s_32_1_1_U11_n_149,mul_16s_16s_32_1_1_U11_n_150,mul_16s_16s_32_1_1_U11_n_151,mul_16s_16s_32_1_1_U11_n_152,mul_16s_16s_32_1_1_U11_n_153,mul_16s_16s_32_1_1_U11_n_154}),
        .\add_ln120_reg_1688_reg[23] ({mul_16s_16s_32_1_1_U11_n_155,mul_16s_16s_32_1_1_U11_n_156,mul_16s_16s_32_1_1_U11_n_157,mul_16s_16s_32_1_1_U11_n_158,mul_16s_16s_32_1_1_U11_n_159,mul_16s_16s_32_1_1_U11_n_160,mul_16s_16s_32_1_1_U11_n_161,mul_16s_16s_32_1_1_U11_n_162}),
        .\add_ln120_reg_1688_reg[30] ({mul_16s_16s_32_1_1_U11_n_163,mul_16s_16s_32_1_1_U11_n_164,mul_16s_16s_32_1_1_U11_n_165,mul_16s_16s_32_1_1_U11_n_166,mul_16s_16s_32_1_1_U11_n_167,mul_16s_16s_32_1_1_U11_n_168,mul_16s_16s_32_1_1_U11_n_169}),
        .\add_ln120_reg_1688_reg[7] ({mul_16s_16s_32_1_1_U11_n_139,mul_16s_16s_32_1_1_U11_n_140,mul_16s_16s_32_1_1_U11_n_141,mul_16s_16s_32_1_1_U11_n_142,mul_16s_16s_32_1_1_U11_n_143,mul_16s_16s_32_1_1_U11_n_144,mul_16s_16s_32_1_1_U11_n_145,mul_16s_16s_32_1_1_U11_n_146}),
        .\add_ln122_reg_1739_reg[15] ({mul_16s_16s_32_1_1_U11_n_116,mul_16s_16s_32_1_1_U11_n_117,mul_16s_16s_32_1_1_U11_n_118,mul_16s_16s_32_1_1_U11_n_119,mul_16s_16s_32_1_1_U11_n_120,mul_16s_16s_32_1_1_U11_n_121,mul_16s_16s_32_1_1_U11_n_122,mul_16s_16s_32_1_1_U11_n_123}),
        .\add_ln122_reg_1739_reg[23] ({mul_16s_16s_32_1_1_U11_n_124,mul_16s_16s_32_1_1_U11_n_125,mul_16s_16s_32_1_1_U11_n_126,mul_16s_16s_32_1_1_U11_n_127,mul_16s_16s_32_1_1_U11_n_128,mul_16s_16s_32_1_1_U11_n_129,mul_16s_16s_32_1_1_U11_n_130,mul_16s_16s_32_1_1_U11_n_131}),
        .\add_ln122_reg_1739_reg[30] ({mul_16s_16s_32_1_1_U11_n_132,mul_16s_16s_32_1_1_U11_n_133,mul_16s_16s_32_1_1_U11_n_134,mul_16s_16s_32_1_1_U11_n_135,mul_16s_16s_32_1_1_U11_n_136,mul_16s_16s_32_1_1_U11_n_137,mul_16s_16s_32_1_1_U11_n_138}),
        .\add_ln122_reg_1739_reg[7] ({mul_16s_16s_32_1_1_U11_n_108,mul_16s_16s_32_1_1_U11_n_109,mul_16s_16s_32_1_1_U11_n_110,mul_16s_16s_32_1_1_U11_n_111,mul_16s_16s_32_1_1_U11_n_112,mul_16s_16s_32_1_1_U11_n_113,mul_16s_16s_32_1_1_U11_n_114,mul_16s_16s_32_1_1_U11_n_115}),
        .ap_clk(ap_clk),
        .ap_loop_init_int(ap_loop_init_int),
        .\empty_83_fu_106_reg[31] (\empty_83_fu_106_reg[63]_0 [30:0]),
        .\empty_83_fu_106_reg[7] (flow_control_loop_pipe_sequential_init_U_n_23),
        .\empty_85_fu_114_reg[31] (\empty_85_fu_114_reg[63]_0 [30:0]),
        .\empty_85_fu_114_reg[7] (flow_control_loop_pipe_sequential_init_U_n_24),
        .\empty_87_fu_122_reg[31] (\empty_87_fu_122_reg[63]_0 [30:0]),
        .\empty_87_fu_122_reg[7] (flow_control_loop_pipe_sequential_init_U_n_26),
        .\empty_88_fu_126_reg[63] ({mul_16s_16s_32_1_1_U11_n_44,mul_16s_16s_32_1_1_U11_n_45,mul_16s_16s_32_1_1_U11_n_46,mul_16s_16s_32_1_1_U11_n_47,mul_16s_16s_32_1_1_U11_n_48,mul_16s_16s_32_1_1_U11_n_49,mul_16s_16s_32_1_1_U11_n_50,mul_16s_16s_32_1_1_U11_n_51}),
        .\empty_88_fu_126_reg[63]_0 (\empty_88_fu_126_reg[63]_0 ),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[30:0]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[30:0]),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[30:0]),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1),
        .\reg_427_reg[15] ({mul_16s_16s_32_1_1_U11_n_60,mul_16s_16s_32_1_1_U11_n_61,mul_16s_16s_32_1_1_U11_n_62,mul_16s_16s_32_1_1_U11_n_63,mul_16s_16s_32_1_1_U11_n_64,mul_16s_16s_32_1_1_U11_n_65,mul_16s_16s_32_1_1_U11_n_66,mul_16s_16s_32_1_1_U11_n_67}),
        .\reg_427_reg[23] ({mul_16s_16s_32_1_1_U11_n_68,mul_16s_16s_32_1_1_U11_n_69,mul_16s_16s_32_1_1_U11_n_70,mul_16s_16s_32_1_1_U11_n_71,mul_16s_16s_32_1_1_U11_n_72,mul_16s_16s_32_1_1_U11_n_73,mul_16s_16s_32_1_1_U11_n_74,mul_16s_16s_32_1_1_U11_n_75}),
        .\reg_427_reg[31] ({mul_16s_16s_32_1_1_U11_n_76,mul_16s_16s_32_1_1_U11_n_77,mul_16s_16s_32_1_1_U11_n_78,mul_16s_16s_32_1_1_U11_n_79,mul_16s_16s_32_1_1_U11_n_80,mul_16s_16s_32_1_1_U11_n_81,mul_16s_16s_32_1_1_U11_n_82,mul_16s_16s_32_1_1_U11_n_83}),
        .\reg_427_reg[39] ({mul_16s_16s_32_1_1_U11_n_84,mul_16s_16s_32_1_1_U11_n_85,mul_16s_16s_32_1_1_U11_n_86,mul_16s_16s_32_1_1_U11_n_87,mul_16s_16s_32_1_1_U11_n_88,mul_16s_16s_32_1_1_U11_n_89,mul_16s_16s_32_1_1_U11_n_90,mul_16s_16s_32_1_1_U11_n_91}),
        .\reg_427_reg[47] ({mul_16s_16s_32_1_1_U11_n_92,mul_16s_16s_32_1_1_U11_n_93,mul_16s_16s_32_1_1_U11_n_94,mul_16s_16s_32_1_1_U11_n_95,mul_16s_16s_32_1_1_U11_n_96,mul_16s_16s_32_1_1_U11_n_97,mul_16s_16s_32_1_1_U11_n_98,mul_16s_16s_32_1_1_U11_n_99}),
        .\reg_427_reg[55] ({mul_16s_16s_32_1_1_U11_n_100,mul_16s_16s_32_1_1_U11_n_101,mul_16s_16s_32_1_1_U11_n_102,mul_16s_16s_32_1_1_U11_n_103,mul_16s_16s_32_1_1_U11_n_104,mul_16s_16s_32_1_1_U11_n_105,mul_16s_16s_32_1_1_U11_n_106,mul_16s_16s_32_1_1_U11_n_107}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_32 mul_16s_16s_32_1_1_U8
       (.P(tmp_product__0),
        .\add_ln115_reg_1709_reg[15] ({mul_16s_16s_32_1_1_U8_n_52,mul_16s_16s_32_1_1_U8_n_53,mul_16s_16s_32_1_1_U8_n_54,mul_16s_16s_32_1_1_U8_n_55,mul_16s_16s_32_1_1_U8_n_56,mul_16s_16s_32_1_1_U8_n_57,mul_16s_16s_32_1_1_U8_n_58,mul_16s_16s_32_1_1_U8_n_59}),
        .\add_ln115_reg_1709_reg[23] ({mul_16s_16s_32_1_1_U8_n_60,mul_16s_16s_32_1_1_U8_n_61,mul_16s_16s_32_1_1_U8_n_62,mul_16s_16s_32_1_1_U8_n_63,mul_16s_16s_32_1_1_U8_n_64,mul_16s_16s_32_1_1_U8_n_65,mul_16s_16s_32_1_1_U8_n_66,mul_16s_16s_32_1_1_U8_n_67}),
        .\add_ln115_reg_1709_reg[31] ({mul_16s_16s_32_1_1_U8_n_68,mul_16s_16s_32_1_1_U8_n_69,mul_16s_16s_32_1_1_U8_n_70,mul_16s_16s_32_1_1_U8_n_71,mul_16s_16s_32_1_1_U8_n_72,mul_16s_16s_32_1_1_U8_n_73,mul_16s_16s_32_1_1_U8_n_74,mul_16s_16s_32_1_1_U8_n_75}),
        .\add_ln115_reg_1709_reg[39] ({mul_16s_16s_32_1_1_U8_n_76,mul_16s_16s_32_1_1_U8_n_77,mul_16s_16s_32_1_1_U8_n_78,mul_16s_16s_32_1_1_U8_n_79,mul_16s_16s_32_1_1_U8_n_80,mul_16s_16s_32_1_1_U8_n_81,mul_16s_16s_32_1_1_U8_n_82,mul_16s_16s_32_1_1_U8_n_83}),
        .\add_ln115_reg_1709_reg[47] ({mul_16s_16s_32_1_1_U8_n_84,mul_16s_16s_32_1_1_U8_n_85,mul_16s_16s_32_1_1_U8_n_86,mul_16s_16s_32_1_1_U8_n_87,mul_16s_16s_32_1_1_U8_n_88,mul_16s_16s_32_1_1_U8_n_89,mul_16s_16s_32_1_1_U8_n_90,mul_16s_16s_32_1_1_U8_n_91}),
        .\add_ln115_reg_1709_reg[55] ({mul_16s_16s_32_1_1_U8_n_92,mul_16s_16s_32_1_1_U8_n_93,mul_16s_16s_32_1_1_U8_n_94,mul_16s_16s_32_1_1_U8_n_95,mul_16s_16s_32_1_1_U8_n_96,mul_16s_16s_32_1_1_U8_n_97,mul_16s_16s_32_1_1_U8_n_98,mul_16s_16s_32_1_1_U8_n_99}),
        .\add_ln115_reg_1709_reg[62] ({mul_16s_16s_32_1_1_U8_n_100,mul_16s_16s_32_1_1_U8_n_101,mul_16s_16s_32_1_1_U8_n_102,mul_16s_16s_32_1_1_U8_n_103,mul_16s_16s_32_1_1_U8_n_104,mul_16s_16s_32_1_1_U8_n_105,mul_16s_16s_32_1_1_U8_n_106}),
        .\add_ln115_reg_1709_reg[7] ({mul_16s_16s_32_1_1_U8_n_44,mul_16s_16s_32_1_1_U8_n_45,mul_16s_16s_32_1_1_U8_n_46,mul_16s_16s_32_1_1_U8_n_47,mul_16s_16s_32_1_1_U8_n_48,mul_16s_16s_32_1_1_U8_n_49,mul_16s_16s_32_1_1_U8_n_50,mul_16s_16s_32_1_1_U8_n_51}),
        .\empty_fu_94_reg[39] (flow_control_loop_pipe_sequential_init_U_n_25),
        .\empty_fu_94_reg[63] (\empty_fu_94_reg[63]_1 [62:0]),
        .\empty_fu_94_reg[7] (flow_control_loop_pipe_sequential_init_U_n_46),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[62:0]),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_33 mul_16s_16s_32_1_1_U9
       (.P(tmp_product__0_0),
        .\add_ln116_reg_1714_reg[15] ({mul_16s_16s_32_1_1_U9_n_52,mul_16s_16s_32_1_1_U9_n_53,mul_16s_16s_32_1_1_U9_n_54,mul_16s_16s_32_1_1_U9_n_55,mul_16s_16s_32_1_1_U9_n_56,mul_16s_16s_32_1_1_U9_n_57,mul_16s_16s_32_1_1_U9_n_58,mul_16s_16s_32_1_1_U9_n_59}),
        .\add_ln116_reg_1714_reg[23] ({mul_16s_16s_32_1_1_U9_n_60,mul_16s_16s_32_1_1_U9_n_61,mul_16s_16s_32_1_1_U9_n_62,mul_16s_16s_32_1_1_U9_n_63,mul_16s_16s_32_1_1_U9_n_64,mul_16s_16s_32_1_1_U9_n_65,mul_16s_16s_32_1_1_U9_n_66,mul_16s_16s_32_1_1_U9_n_67}),
        .\add_ln116_reg_1714_reg[31] ({mul_16s_16s_32_1_1_U9_n_68,mul_16s_16s_32_1_1_U9_n_69,mul_16s_16s_32_1_1_U9_n_70,mul_16s_16s_32_1_1_U9_n_71,mul_16s_16s_32_1_1_U9_n_72,mul_16s_16s_32_1_1_U9_n_73,mul_16s_16s_32_1_1_U9_n_74,mul_16s_16s_32_1_1_U9_n_75}),
        .\add_ln116_reg_1714_reg[39] ({mul_16s_16s_32_1_1_U9_n_76,mul_16s_16s_32_1_1_U9_n_77,mul_16s_16s_32_1_1_U9_n_78,mul_16s_16s_32_1_1_U9_n_79,mul_16s_16s_32_1_1_U9_n_80,mul_16s_16s_32_1_1_U9_n_81,mul_16s_16s_32_1_1_U9_n_82,mul_16s_16s_32_1_1_U9_n_83}),
        .\add_ln116_reg_1714_reg[47] ({mul_16s_16s_32_1_1_U9_n_84,mul_16s_16s_32_1_1_U9_n_85,mul_16s_16s_32_1_1_U9_n_86,mul_16s_16s_32_1_1_U9_n_87,mul_16s_16s_32_1_1_U9_n_88,mul_16s_16s_32_1_1_U9_n_89,mul_16s_16s_32_1_1_U9_n_90,mul_16s_16s_32_1_1_U9_n_91}),
        .\add_ln116_reg_1714_reg[55] ({mul_16s_16s_32_1_1_U9_n_92,mul_16s_16s_32_1_1_U9_n_93,mul_16s_16s_32_1_1_U9_n_94,mul_16s_16s_32_1_1_U9_n_95,mul_16s_16s_32_1_1_U9_n_96,mul_16s_16s_32_1_1_U9_n_97,mul_16s_16s_32_1_1_U9_n_98,mul_16s_16s_32_1_1_U9_n_99}),
        .\add_ln116_reg_1714_reg[62] ({mul_16s_16s_32_1_1_U9_n_100,mul_16s_16s_32_1_1_U9_n_101,mul_16s_16s_32_1_1_U9_n_102,mul_16s_16s_32_1_1_U9_n_103,mul_16s_16s_32_1_1_U9_n_104,mul_16s_16s_32_1_1_U9_n_105,mul_16s_16s_32_1_1_U9_n_106}),
        .\add_ln116_reg_1714_reg[7] ({mul_16s_16s_32_1_1_U9_n_44,mul_16s_16s_32_1_1_U9_n_45,mul_16s_16s_32_1_1_U9_n_46,mul_16s_16s_32_1_1_U9_n_47,mul_16s_16s_32_1_1_U9_n_48,mul_16s_16s_32_1_1_U9_n_49,mul_16s_16s_32_1_1_U9_n_50,mul_16s_16s_32_1_1_U9_n_51}),
        .\empty_81_fu_98_reg[47] (flow_control_loop_pipe_sequential_init_U_n_46),
        .\empty_81_fu_98_reg[63] (\empty_81_fu_98_reg[63]_0 [62:0]),
        .\empty_81_fu_98_reg[7] (flow_control_loop_pipe_sequential_init_U_n_22),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[62:0]),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_100
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[31]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[31]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[31]),
        .O(ram_reg_bram_0_i_100_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_101
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[30]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[30]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[30]),
        .O(ram_reg_bram_0_i_101_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_102
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[29]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[29]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[29]),
        .O(ram_reg_bram_0_i_102_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_103
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[28]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[28]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[28]),
        .O(ram_reg_bram_0_i_103_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_104
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[27]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[27]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[27]),
        .O(ram_reg_bram_0_i_104_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_105
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[26]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[26]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[26]),
        .O(ram_reg_bram_0_i_105_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_106
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[25]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[25]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[25]),
        .O(ram_reg_bram_0_i_106_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_107
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[24]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[24]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[24]),
        .O(ram_reg_bram_0_i_107_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_108
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[23]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[23]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[23]),
        .O(ram_reg_bram_0_i_108_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_109
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[22]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[22]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[22]),
        .O(ram_reg_bram_0_i_109_n_12));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_11
       (.I0(ram_reg_bram_0_i_100_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[31]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[31]),
        .O(d1[31]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_110
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[21]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[21]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[21]),
        .O(ram_reg_bram_0_i_110_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_111
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[20]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[20]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[20]),
        .O(ram_reg_bram_0_i_111_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_112
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[19]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[19]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[19]),
        .O(ram_reg_bram_0_i_112_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_113
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[18]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[18]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[18]),
        .O(ram_reg_bram_0_i_113_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_114
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[17]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[17]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[17]),
        .O(ram_reg_bram_0_i_114_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_115
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[16]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[16]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[16]),
        .O(ram_reg_bram_0_i_115_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_116
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[15]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[15]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[15]),
        .O(ram_reg_bram_0_i_116_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_117
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[14]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[14]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[14]),
        .O(ram_reg_bram_0_i_117_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_118
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[13]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[13]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[13]),
        .O(ram_reg_bram_0_i_118_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_119
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[12]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[12]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[12]),
        .O(ram_reg_bram_0_i_119_n_12));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_12
       (.I0(ram_reg_bram_0_i_101_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[30]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[30]),
        .O(d1[30]));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_120
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[11]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[11]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[11]),
        .O(ram_reg_bram_0_i_120_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_121
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[10]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[10]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[10]),
        .O(ram_reg_bram_0_i_121_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_122
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[9]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[9]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[9]),
        .O(ram_reg_bram_0_i_122_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_123
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[8]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[8]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[8]),
        .O(ram_reg_bram_0_i_123_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_124
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[7]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[7]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[7]),
        .O(ram_reg_bram_0_i_124_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_125
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[6]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[6]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[6]),
        .O(ram_reg_bram_0_i_125_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_126
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[5]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[5]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[5]),
        .O(ram_reg_bram_0_i_126_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_127
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[4]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[4]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[4]),
        .O(ram_reg_bram_0_i_127_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_128
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[3]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[3]),
        .O(ram_reg_bram_0_i_128_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_129
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[2]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[2]),
        .O(ram_reg_bram_0_i_129_n_12));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_13
       (.I0(ram_reg_bram_0_i_102_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[29]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[29]),
        .O(d1[29]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_130
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[1]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[1]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[1]),
        .O(ram_reg_bram_0_i_130_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_131
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[0]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[0]),
        .O(ram_reg_bram_0_i_131_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_132
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[31]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[31]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[31]),
        .O(ram_reg_bram_0_i_132_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_133
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[30]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[30]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[30]),
        .O(ram_reg_bram_0_i_133_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_134
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[29]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[29]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[29]),
        .O(ram_reg_bram_0_i_134_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_135
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[28]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[28]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[28]),
        .O(ram_reg_bram_0_i_135_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_136
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[27]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[27]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[27]),
        .O(ram_reg_bram_0_i_136_n_12));
  LUT6 #(
    .INIT(64'hAFA3ACA0ACA0ACA0)) 
    ram_reg_bram_0_i_137
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[26]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[26]),
        .I4(Q[3]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[26]),
        .O(ram_reg_bram_0_i_137_n_12));
  LUT6 #(
    .INIT(64'hAFACACACA3A0A0A0)) 
    ram_reg_bram_0_i_138
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[25]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[25]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[25]),
        .O(ram_reg_bram_0_i_138_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_139
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[24]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[24]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[24]),
        .O(ram_reg_bram_0_i_139_n_12));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_14
       (.I0(ram_reg_bram_0_i_103_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[28]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[28]),
        .O(d1[28]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_140
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[23]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[23]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[23]),
        .O(ram_reg_bram_0_i_140_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_141
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[22]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[22]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[22]),
        .O(ram_reg_bram_0_i_141_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_142
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[21]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[21]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[21]),
        .O(ram_reg_bram_0_i_142_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_143
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[20]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[20]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[20]),
        .O(ram_reg_bram_0_i_143_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_144
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[19]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[19]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[19]),
        .O(ram_reg_bram_0_i_144_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_145
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[18]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[18]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[18]),
        .O(ram_reg_bram_0_i_145_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_146
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[17]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[17]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[17]),
        .O(ram_reg_bram_0_i_146_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_147
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[16]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[16]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[16]),
        .O(ram_reg_bram_0_i_147_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_148
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[15]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[15]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[15]),
        .O(ram_reg_bram_0_i_148_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_149
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[14]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[14]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[14]),
        .O(ram_reg_bram_0_i_149_n_12));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_15
       (.I0(ram_reg_bram_0_i_104_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[27]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[27]),
        .O(d1[27]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_150
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[13]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[13]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[13]),
        .O(ram_reg_bram_0_i_150_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_151
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[12]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[12]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[12]),
        .O(ram_reg_bram_0_i_151_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_152
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[11]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[11]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[11]),
        .O(ram_reg_bram_0_i_152_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_153
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[10]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[10]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[10]),
        .O(ram_reg_bram_0_i_153_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_154
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[9]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[9]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[9]),
        .O(ram_reg_bram_0_i_154_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_155
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[8]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[8]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[8]),
        .O(ram_reg_bram_0_i_155_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_156
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[7]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[7]),
        .O(ram_reg_bram_0_i_156_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_157
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[6]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[6]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[6]),
        .O(ram_reg_bram_0_i_157_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_158
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[5]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[5]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[5]),
        .O(ram_reg_bram_0_i_158_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_159
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[4]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[4]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[4]),
        .O(ram_reg_bram_0_i_159_n_12));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_16
       (.I0(ram_reg_bram_0_i_105_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[26]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[26]),
        .O(d1[26]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_160
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[3]),
        .O(ram_reg_bram_0_i_160_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_161
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[2]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[2]),
        .O(ram_reg_bram_0_i_161_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_162
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[1]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[1]),
        .O(ram_reg_bram_0_i_162_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_163
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[0]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[0]),
        .O(ram_reg_bram_0_i_163_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_164
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[35]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[35]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[35]),
        .O(ram_reg_bram_0_i_164_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_165
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[34]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[34]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[34]),
        .O(ram_reg_bram_0_i_165_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_0_i_166
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[33]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[33]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[33]),
        .O(ram_reg_bram_0_i_166_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_0_i_167
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[32]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[32]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[32]),
        .O(ram_reg_bram_0_i_167_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_168
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[35]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[35]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[35]),
        .O(ram_reg_bram_0_i_168_n_12));
  LUT6 #(
    .INIT(64'hAFA3ACA0ACA0ACA0)) 
    ram_reg_bram_0_i_169
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[34]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[34]),
        .I4(Q[3]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[34]),
        .O(ram_reg_bram_0_i_169_n_12));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_17
       (.I0(ram_reg_bram_0_i_106_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[25]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[25]),
        .O(d1[25]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_170
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[33]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[33]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[33]),
        .O(ram_reg_bram_0_i_170_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_0_i_171
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[32]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[32]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[32]),
        .O(ram_reg_bram_0_i_171_n_12));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_18
       (.I0(ram_reg_bram_0_i_107_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[24]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[24]),
        .O(d1[24]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_19
       (.I0(ram_reg_bram_0_i_108_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[23]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[23]),
        .O(d1[23]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_20
       (.I0(ram_reg_bram_0_i_109_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[22]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[22]),
        .O(d1[22]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_21
       (.I0(ram_reg_bram_0_i_110_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[21]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[21]),
        .O(d1[21]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_22
       (.I0(ram_reg_bram_0_i_111_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[20]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[20]),
        .O(d1[20]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_23
       (.I0(ram_reg_bram_0_i_112_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[19]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[19]),
        .O(d1[19]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_24
       (.I0(ram_reg_bram_0_i_113_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[18]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[18]),
        .O(d1[18]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_25
       (.I0(ram_reg_bram_0_i_114_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[17]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[17]),
        .O(d1[17]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_26
       (.I0(ram_reg_bram_0_i_115_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[16]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[16]),
        .O(d1[16]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_27
       (.I0(ram_reg_bram_0_i_116_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[15]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[15]),
        .O(d1[15]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_28
       (.I0(ram_reg_bram_0_i_117_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[14]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[14]),
        .O(d1[14]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_29
       (.I0(ram_reg_bram_0_i_118_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[13]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[13]),
        .O(d1[13]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_30
       (.I0(ram_reg_bram_0_i_119_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[12]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[12]),
        .O(d1[12]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_31
       (.I0(ram_reg_bram_0_i_120_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[11]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[11]),
        .O(d1[11]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_32
       (.I0(ram_reg_bram_0_i_121_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[10]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[10]),
        .O(d1[10]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_33
       (.I0(ram_reg_bram_0_i_122_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[9]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[9]),
        .O(d1[9]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_34
       (.I0(ram_reg_bram_0_i_123_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[8]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[8]),
        .O(d1[8]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_35
       (.I0(ram_reg_bram_0_i_124_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[7]),
        .O(d1[7]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_36
       (.I0(ram_reg_bram_0_i_125_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[6]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[6]),
        .O(d1[6]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_37
       (.I0(ram_reg_bram_0_i_126_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[5]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[5]),
        .O(d1[5]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_38
       (.I0(ram_reg_bram_0_i_127_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[4]),
        .O(d1[4]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_39
       (.I0(ram_reg_bram_0_i_128_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[3]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[3]),
        .O(d1[3]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_40
       (.I0(ram_reg_bram_0_i_129_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[2]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[2]),
        .O(d1[2]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_41
       (.I0(ram_reg_bram_0_i_130_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[1]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[1]),
        .O(d1[1]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_42
       (.I0(ram_reg_bram_0_i_131_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[0]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[0]),
        .O(d1[0]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_43
       (.I0(ram_reg_bram_0_i_132_n_12),
        .I1(ram_reg_bram_1[30]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[31]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [31]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_44
       (.I0(ram_reg_bram_0_i_133_n_12),
        .I1(ram_reg_bram_1[29]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[30]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [30]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_45
       (.I0(ram_reg_bram_0_i_134_n_12),
        .I1(ram_reg_bram_1[28]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[29]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [29]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_46
       (.I0(ram_reg_bram_0_i_135_n_12),
        .I1(ram_reg_bram_1[27]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[28]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [28]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_0_i_47
       (.I0(ram_reg_bram_0_i_136_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[27]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[26]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [27]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_0_i_48
       (.I0(ram_reg_bram_0_i_137_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[26]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[25]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [26]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_0_i_49
       (.I0(ram_reg_bram_0_i_138_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[25]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[24]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    ram_reg_bram_0_i_50
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[24]),
        .I1(Q[2]),
        .I2(Q[7]),
        .I3(ram_reg_bram_1[23]),
        .I4(ram_reg_bram_0),
        .I5(ram_reg_bram_0_i_139_n_12),
        .O(\empty_fu_94_reg[63]_0 [24]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_51
       (.I0(ram_reg_bram_0_i_140_n_12),
        .I1(ram_reg_bram_1[22]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[23]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [23]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_52
       (.I0(ram_reg_bram_0_i_141_n_12),
        .I1(ram_reg_bram_1[21]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[22]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [22]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_53
       (.I0(ram_reg_bram_0_i_142_n_12),
        .I1(ram_reg_bram_1[20]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[21]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [21]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_0_i_54
       (.I0(ram_reg_bram_0_i_143_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[20]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[19]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [20]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_55
       (.I0(ram_reg_bram_0_i_144_n_12),
        .I1(ram_reg_bram_1[18]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[19]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [19]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_56
       (.I0(ram_reg_bram_0_i_145_n_12),
        .I1(ram_reg_bram_1[17]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[18]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [18]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_57
       (.I0(ram_reg_bram_0_i_146_n_12),
        .I1(ram_reg_bram_1[16]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[17]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [17]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_0_i_58
       (.I0(ram_reg_bram_0_i_147_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[16]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[15]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    ram_reg_bram_0_i_59
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[15]),
        .I1(Q[2]),
        .I2(Q[7]),
        .I3(ram_reg_bram_1[14]),
        .I4(ram_reg_bram_0),
        .I5(ram_reg_bram_0_i_148_n_12),
        .O(\empty_fu_94_reg[63]_0 [15]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_60
       (.I0(ram_reg_bram_0_i_149_n_12),
        .I1(ram_reg_bram_1[13]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[14]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [14]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_61
       (.I0(ram_reg_bram_0_i_150_n_12),
        .I1(ram_reg_bram_1[12]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[13]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [13]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_62
       (.I0(ram_reg_bram_0_i_151_n_12),
        .I1(ram_reg_bram_1[11]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[12]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [12]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_0_i_63
       (.I0(ram_reg_bram_0_i_152_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[11]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[10]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [11]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_64
       (.I0(ram_reg_bram_0_i_153_n_12),
        .I1(ram_reg_bram_1[9]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[10]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [10]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_65
       (.I0(ram_reg_bram_0_i_154_n_12),
        .I1(ram_reg_bram_1[8]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[9]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [9]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_0_i_66
       (.I0(ram_reg_bram_0_i_155_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[8]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[7]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [8]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_67
       (.I0(ram_reg_bram_0_i_156_n_12),
        .I1(ram_reg_bram_1[6]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[7]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [7]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_68
       (.I0(ram_reg_bram_0_i_157_n_12),
        .I1(ram_reg_bram_1[5]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[6]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8880000)) 
    ram_reg_bram_0_i_69
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[5]),
        .I1(Q[2]),
        .I2(Q[7]),
        .I3(ram_reg_bram_1[4]),
        .I4(ram_reg_bram_0),
        .I5(ram_reg_bram_0_i_158_n_12),
        .O(\empty_fu_94_reg[63]_0 [5]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_70
       (.I0(ram_reg_bram_0_i_159_n_12),
        .I1(ram_reg_bram_1[3]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[4]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [4]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_71
       (.I0(ram_reg_bram_0_i_160_n_12),
        .I1(ram_reg_bram_1[2]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[3]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [3]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_72
       (.I0(ram_reg_bram_0_i_161_n_12),
        .I1(ram_reg_bram_1[1]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [2]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_73
       (.I0(ram_reg_bram_0_i_162_n_12),
        .I1(ram_reg_bram_1[0]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[1]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEA)) 
    ram_reg_bram_0_i_74
       (.I0(ram_reg_bram_0_i_163_n_12),
        .I1(Q[2]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[0]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\empty_fu_94_reg[63]_0 [0]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_75
       (.I0(ram_reg_bram_0_i_164_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[35]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[35]),
        .O(d1[35]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_76
       (.I0(ram_reg_bram_0_i_165_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[34]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[34]),
        .O(d1[34]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_77
       (.I0(ram_reg_bram_0_i_166_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[33]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[33]),
        .O(d1[33]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_0_i_78
       (.I0(ram_reg_bram_0_i_167_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[32]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[32]),
        .O(d1[32]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_79
       (.I0(ram_reg_bram_0_i_168_n_12),
        .I1(ram_reg_bram_1[34]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[35]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [35]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_0_i_80
       (.I0(ram_reg_bram_0_i_169_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[34]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[33]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [34]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_0_i_81
       (.I0(ram_reg_bram_0_i_170_n_12),
        .I1(ram_reg_bram_1[32]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[33]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [33]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_0_i_82
       (.I0(ram_reg_bram_0_i_171_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[32]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[31]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [32]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_1
       (.I0(ram_reg_bram_1_i_57_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[63]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[63]),
        .O(d1[63]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_10
       (.I0(ram_reg_bram_1_i_66_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[54]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[54]),
        .O(d1[54]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_100
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[48]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[48]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[48]),
        .O(ram_reg_bram_1_i_100_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_101
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[47]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[47]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[47]),
        .O(ram_reg_bram_1_i_101_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_102
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[46]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[46]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[46]),
        .O(ram_reg_bram_1_i_102_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_103
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[45]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[45]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[45]),
        .O(ram_reg_bram_1_i_103_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_104
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[44]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[44]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[44]),
        .O(ram_reg_bram_1_i_104_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_105
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[43]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[43]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[43]),
        .O(ram_reg_bram_1_i_105_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_106
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[42]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[42]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[42]),
        .O(ram_reg_bram_1_i_106_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_107
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[41]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[41]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[41]),
        .O(ram_reg_bram_1_i_107_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_108
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[40]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[40]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[40]),
        .O(ram_reg_bram_1_i_108_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_109
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[39]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[39]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[39]),
        .O(ram_reg_bram_1_i_109_n_12));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_11
       (.I0(ram_reg_bram_1_i_67_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[53]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[53]),
        .O(d1[53]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_110
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[38]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[38]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[38]),
        .O(ram_reg_bram_1_i_110_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_111
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[37]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[37]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[37]),
        .O(ram_reg_bram_1_i_111_n_12));
  LUT6 #(
    .INIT(64'hAFA3ACA0ACA0ACA0)) 
    ram_reg_bram_1_i_112
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[36]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[36]),
        .I4(Q[3]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[36]),
        .O(ram_reg_bram_1_i_112_n_12));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_12
       (.I0(ram_reg_bram_1_i_68_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[52]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[52]),
        .O(d1[52]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_13
       (.I0(ram_reg_bram_1_i_69_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[51]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[51]),
        .O(d1[51]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_14
       (.I0(ram_reg_bram_1_i_70_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[50]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[50]),
        .O(d1[50]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_15
       (.I0(ram_reg_bram_1_i_71_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[49]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[49]),
        .O(d1[49]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_16
       (.I0(ram_reg_bram_1_i_72_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[48]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[48]),
        .O(d1[48]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_17
       (.I0(ram_reg_bram_1_i_73_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[47]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[47]),
        .O(d1[47]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_18
       (.I0(ram_reg_bram_1_i_74_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[46]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[46]),
        .O(d1[46]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_19
       (.I0(ram_reg_bram_1_i_75_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[45]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[45]),
        .O(d1[45]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_2
       (.I0(ram_reg_bram_1_i_58_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[62]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[62]),
        .O(d1[62]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_20
       (.I0(ram_reg_bram_1_i_76_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[44]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[44]),
        .O(d1[44]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_21
       (.I0(ram_reg_bram_1_i_77_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[43]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[43]),
        .O(d1[43]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_22
       (.I0(ram_reg_bram_1_i_78_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[42]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[42]),
        .O(d1[42]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_23
       (.I0(ram_reg_bram_1_i_79_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[41]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[41]),
        .O(d1[41]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_24
       (.I0(ram_reg_bram_1_i_80_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[40]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[40]),
        .O(d1[40]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_25
       (.I0(ram_reg_bram_1_i_81_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[39]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[39]),
        .O(d1[39]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_26
       (.I0(ram_reg_bram_1_i_82_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[38]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[38]),
        .O(d1[38]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_27
       (.I0(ram_reg_bram_1_i_83_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[37]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[37]),
        .O(d1[37]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_28
       (.I0(ram_reg_bram_1_i_84_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[36]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[36]),
        .O(d1[36]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_29
       (.I0(ram_reg_bram_1_i_85_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[63]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[62]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [63]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_3
       (.I0(ram_reg_bram_1_i_59_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[61]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[61]),
        .O(d1[61]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_30
       (.I0(ram_reg_bram_1_i_86_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[61]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[62]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [62]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_31
       (.I0(ram_reg_bram_1_i_87_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[60]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[61]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [61]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_32
       (.I0(ram_reg_bram_1_i_88_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[60]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[59]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [60]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_33
       (.I0(ram_reg_bram_1_i_89_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[58]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[59]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [59]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_34
       (.I0(ram_reg_bram_1_i_90_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[58]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[57]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [58]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_35
       (.I0(ram_reg_bram_1_i_91_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[57]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[56]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [57]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_36
       (.I0(ram_reg_bram_1_i_92_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[55]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[56]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [56]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_37
       (.I0(ram_reg_bram_1_i_93_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[54]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[55]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [55]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_38
       (.I0(ram_reg_bram_1_i_94_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[53]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[54]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [54]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_39
       (.I0(ram_reg_bram_1_i_95_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[53]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[52]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [53]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_4
       (.I0(ram_reg_bram_1_i_60_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[60]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[60]),
        .O(d1[60]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_40
       (.I0(ram_reg_bram_1_i_96_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[51]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[52]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [52]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_41
       (.I0(ram_reg_bram_1_i_97_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[50]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[51]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [51]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_42
       (.I0(ram_reg_bram_1_i_98_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[49]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[50]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [50]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_43
       (.I0(ram_reg_bram_1_i_99_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[48]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[49]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [49]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_44
       (.I0(ram_reg_bram_1_i_100_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[47]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[48]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [48]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_45
       (.I0(ram_reg_bram_1_i_101_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[46]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[47]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [47]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_46
       (.I0(ram_reg_bram_1_i_102_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[45]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[46]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [46]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_47
       (.I0(ram_reg_bram_1_i_103_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[45]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[44]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [45]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_48
       (.I0(ram_reg_bram_1_i_104_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[43]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[44]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [44]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_49
       (.I0(ram_reg_bram_1_i_105_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[42]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[43]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [43]));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_5
       (.I0(ram_reg_bram_1_i_61_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[59]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[59]),
        .O(d1[59]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_50
       (.I0(ram_reg_bram_1_i_106_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[41]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[42]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [42]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_51
       (.I0(ram_reg_bram_1_i_107_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[40]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[41]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [41]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_52
       (.I0(ram_reg_bram_1_i_108_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[39]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[40]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [40]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_53
       (.I0(ram_reg_bram_1_i_109_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[39]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[38]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [39]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_54
       (.I0(ram_reg_bram_1_i_110_n_12),
        .I1(Q[7]),
        .I2(ram_reg_bram_1[37]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[38]),
        .I4(Q[2]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [38]));
  LUT6 #(
    .INIT(64'hFFEAAAEAAAAAAAAA)) 
    ram_reg_bram_1_i_55
       (.I0(ram_reg_bram_1_i_111_n_12),
        .I1(ram_reg_bram_1[36]),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[37]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [37]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_bram_1_i_56
       (.I0(ram_reg_bram_1_i_112_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[36]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(ram_reg_bram_1[35]),
        .I5(ram_reg_bram_0),
        .O(\empty_fu_94_reg[63]_0 [36]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_1_i_57
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[63]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[63]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[63]),
        .O(ram_reg_bram_1_i_57_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_1_i_58
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[62]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[62]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[62]),
        .O(ram_reg_bram_1_i_58_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_1_i_59
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[61]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[61]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[61]),
        .O(ram_reg_bram_1_i_59_n_12));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_6
       (.I0(ram_reg_bram_1_i_62_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[58]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[58]),
        .O(d1[58]));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_1_i_60
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[60]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[60]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[60]),
        .O(ram_reg_bram_1_i_60_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_1_i_61
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[59]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[59]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[59]),
        .O(ram_reg_bram_1_i_61_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_1_i_62
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[58]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[58]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[58]),
        .O(ram_reg_bram_1_i_62_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_1_i_63
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[57]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[57]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[57]),
        .O(ram_reg_bram_1_i_63_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_1_i_64
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[56]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[56]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[56]),
        .O(ram_reg_bram_1_i_64_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_1_i_65
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[55]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[55]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[55]),
        .O(ram_reg_bram_1_i_65_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_1_i_66
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[54]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[54]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[54]),
        .O(ram_reg_bram_1_i_66_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_1_i_67
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[53]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[53]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[53]),
        .O(ram_reg_bram_1_i_67_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_1_i_68
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[52]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[52]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[52]),
        .O(ram_reg_bram_1_i_68_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_1_i_69
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[51]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[51]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[51]),
        .O(ram_reg_bram_1_i_69_n_12));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_7
       (.I0(ram_reg_bram_1_i_63_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[57]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[57]),
        .O(d1[57]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_1_i_70
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[50]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[50]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[50]),
        .O(ram_reg_bram_1_i_70_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_1_i_71
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[49]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[49]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[49]),
        .O(ram_reg_bram_1_i_71_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_1_i_72
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[48]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[48]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[48]),
        .O(ram_reg_bram_1_i_72_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_1_i_73
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[47]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[47]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[47]),
        .O(ram_reg_bram_1_i_73_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_1_i_74
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[46]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[46]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[46]),
        .O(ram_reg_bram_1_i_74_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_1_i_75
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[45]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[45]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[45]),
        .O(ram_reg_bram_1_i_75_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_1_i_76
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[44]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[44]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[44]),
        .O(ram_reg_bram_1_i_76_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_1_i_77
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[43]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[43]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[43]),
        .O(ram_reg_bram_1_i_77_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_1_i_78
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[42]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[42]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[42]),
        .O(ram_reg_bram_1_i_78_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_1_i_79
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[41]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[41]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[41]),
        .O(ram_reg_bram_1_i_79_n_12));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_8
       (.I0(ram_reg_bram_1_i_64_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[56]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[56]),
        .O(d1[56]));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_1_i_80
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[40]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[40]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[40]),
        .O(ram_reg_bram_1_i_80_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_1_i_81
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[39]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[39]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[39]),
        .O(ram_reg_bram_1_i_81_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_1_i_82
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[38]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[38]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[38]),
        .O(ram_reg_bram_1_i_82_n_12));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    ram_reg_bram_1_i_83
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[37]),
        .I1(Q[3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[37]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[37]),
        .O(ram_reg_bram_1_i_83_n_12));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    ram_reg_bram_1_i_84
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[36]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[36]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[36]),
        .O(ram_reg_bram_1_i_84_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_85
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[63]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[63]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[63]),
        .O(ram_reg_bram_1_i_85_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_86
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[62]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[62]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[62]),
        .O(ram_reg_bram_1_i_86_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_87
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[61]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[61]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[61]),
        .O(ram_reg_bram_1_i_87_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_88
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[60]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[60]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[60]),
        .O(ram_reg_bram_1_i_88_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_89
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[59]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[59]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[59]),
        .O(ram_reg_bram_1_i_89_n_12));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_bram_1_i_9
       (.I0(ram_reg_bram_1_i_65_n_12),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[55]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[55]),
        .O(d1[55]));
  LUT6 #(
    .INIT(64'hAFA3ACA0ACA0ACA0)) 
    ram_reg_bram_1_i_90
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[58]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[58]),
        .I4(Q[3]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[58]),
        .O(ram_reg_bram_1_i_90_n_12));
  LUT6 #(
    .INIT(64'hAFACACACA3A0A0A0)) 
    ram_reg_bram_1_i_91
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[57]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[57]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[57]),
        .O(ram_reg_bram_1_i_91_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_92
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[56]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[56]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[56]),
        .O(ram_reg_bram_1_i_92_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_93
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[55]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[55]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[55]),
        .O(ram_reg_bram_1_i_93_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_94
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[54]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[54]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[54]),
        .O(ram_reg_bram_1_i_94_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_95
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[53]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[53]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[53]),
        .O(ram_reg_bram_1_i_95_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_96
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[52]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[52]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[52]),
        .O(ram_reg_bram_1_i_96_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_97
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[51]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[51]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[51]),
        .O(ram_reg_bram_1_i_97_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_98
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[50]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[50]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[50]),
        .O(ram_reg_bram_1_i_98_n_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_bram_1_i_99
       (.I0(Q[3]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[49]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[49]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[49]),
        .O(ram_reg_bram_1_i_99_n_12));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_137_4
   (grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0,
    \ap_CS_fsm_reg[21] ,
    D,
    address1,
    \ap_CS_fsm_reg[5] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0,
    icmp_ln62_reg_1377,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
    Q,
    ram_reg_bram_1,
    ram_reg_bram_0,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
    ram_reg_bram_1_0,
    ap_rst,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ap_clk);
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0;
  output \ap_CS_fsm_reg[21] ;
  output [0:0]D;
  output [3:0]address1;
  output \ap_CS_fsm_reg[5] ;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg;
  output [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0;
  input icmp_ln62_reg_1377;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg;
  input [11:0]Q;
  input ram_reg_bram_1;
  input ram_reg_bram_0;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg;
  input ram_reg_bram_1_0;
  input ap_rst;
  input ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ap_clk;

  wire [0:0]D;
  wire [11:0]Q;
  wire [4:0]add_ln137_fu_74_p2;
  wire [3:0]address1;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_rst;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0;
  wire [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg;
  wire icmp_ln62_reg_1377;
  wire k_fu_320;
  wire [4:0]k_fu_32_reg;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_1;
  wire ram_reg_bram_1_0;

  FDRE \L_ACF_addr_reg_102_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1[0]),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0[0]),
        .R(1'b0));
  FDRE \L_ACF_addr_reg_102_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1[1]),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0[1]),
        .R(1'b0));
  FDRE \L_ACF_addr_reg_102_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1[2]),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0[2]),
        .R(1'b0));
  FDRE \L_ACF_addr_reg_102_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1[3]),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_28 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[11:2]),
        .add_ln137_fu_74_p2(add_ln137_fu_74_p2),
        .address1(address1),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_0(flow_control_loop_pipe_sequential_init_U_n_29),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0),
        .icmp_ln62_reg_1377(icmp_ln62_reg_1377),
        .k_fu_320(k_fu_320),
        .k_fu_32_reg(k_fu_32_reg),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .ram_reg_bram_0_2(ram_reg_bram_0_2),
        .ram_reg_bram_0_3(ram_reg_bram_0_3),
        .ram_reg_bram_1(ram_reg_bram_1));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(k_fu_320),
        .D(add_ln137_fu_74_p2[0]),
        .Q(k_fu_32_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(k_fu_320),
        .D(add_ln137_fu_74_p2[1]),
        .Q(k_fu_32_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_32_reg[2] 
       (.C(ap_clk),
        .CE(k_fu_320),
        .D(add_ln137_fu_74_p2[2]),
        .Q(k_fu_32_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_32_reg[3] 
       (.C(ap_clk),
        .CE(k_fu_320),
        .D(add_ln137_fu_74_p2[3]),
        .Q(k_fu_32_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_32_reg[4] 
       (.C(ap_clk),
        .CE(k_fu_320),
        .D(add_ln137_fu_74_p2[4]),
        .Q(k_fu_32_reg[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF0F8F8)) 
    ram_reg_bram_0_i_87
       (.I0(Q[0]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .I2(Q[1]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0),
        .I4(Q[11]),
        .I5(ram_reg_bram_1_0),
        .O(\ap_CS_fsm_reg[5] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_143_5
   (indata_address0,
    indata_address1,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg,
    D,
    indata_d0,
    \indata_addr_reg_118_reg[7]_0 ,
    indata_we0,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[0] ,
    grp_Autocorrelation_fu_103_ap_start_reg_reg,
    Q,
    \indata_address0[1] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0,
    \indata_address0[1]_0 ,
    indata_address1_2_sp_1,
    \indata_address1[7] ,
    indata_address1_0_sp_1,
    indata_address1_1_sp_1,
    \indata_address1[2]_0 ,
    indata_address1_4_sp_1,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
    \indata_address1[7]_0 ,
    indata_address1_5_sp_1,
    \indata_address1[7]_1 ,
    \ap_CS_fsm_reg[22] ,
    icmp_ln62_reg_1377,
    \indata_d0[15] ,
    grp_Autocorrelation_fu_103_ap_start_reg,
    indata_q1,
    indata_ce0,
    icmp_ln62_1_reg_1381,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0,
    \ap_CS_fsm_reg[1] ,
    ap_start,
    ap_clk,
    \zext_ln143_cast_reg_110_reg[2]_0 ,
    ap_rst);
  output [0:0]indata_address0;
  output [5:0]indata_address1;
  output [1:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg;
  output [1:0]D;
  output [15:0]indata_d0;
  output [6:0]\indata_addr_reg_118_reg[7]_0 ;
  output indata_we0;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[0] ;
  output [1:0]grp_Autocorrelation_fu_103_ap_start_reg_reg;
  input [8:0]Q;
  input \indata_address0[1] ;
  input [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0;
  input \indata_address0[1]_0 ;
  input indata_address1_2_sp_1;
  input \indata_address1[7] ;
  input indata_address1_0_sp_1;
  input indata_address1_1_sp_1;
  input \indata_address1[2]_0 ;
  input indata_address1_4_sp_1;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg;
  input \indata_address1[7]_0 ;
  input indata_address1_5_sp_1;
  input \indata_address1[7]_1 ;
  input \ap_CS_fsm_reg[22] ;
  input icmp_ln62_reg_1377;
  input [15:0]\indata_d0[15] ;
  input grp_Autocorrelation_fu_103_ap_start_reg;
  input [15:0]indata_q1;
  input indata_ce0;
  input icmp_ln62_1_reg_1381;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input ap_start;
  input ap_clk;
  input [2:0]\zext_ln143_cast_reg_110_reg[2]_0 ;
  input ap_rst;

  wire [1:0]D;
  wire [8:0]Q;
  wire [7:0]add_ln143_fu_81_p2;
  wire \ap_CS_fsm_reg[0] ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[22] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_start;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0;
  wire [1:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0;
  wire [1:1]grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0;
  wire [2:1]grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_d0;
  wire grp_Autocorrelation_fu_103_ap_start_reg;
  wire [1:0]grp_Autocorrelation_fu_103_ap_start_reg_reg;
  wire icmp_ln62_1_reg_1381;
  wire icmp_ln62_reg_1377;
  wire idx77_fu_360;
  wire \idx77_fu_36[5]_i_2_n_12 ;
  wire \idx77_fu_36[7]_i_4_n_12 ;
  wire \idx77_fu_36_reg_n_12_[0] ;
  wire \idx77_fu_36_reg_n_12_[1] ;
  wire \idx77_fu_36_reg_n_12_[2] ;
  wire \idx77_fu_36_reg_n_12_[3] ;
  wire \idx77_fu_36_reg_n_12_[4] ;
  wire \idx77_fu_36_reg_n_12_[5] ;
  wire \idx77_fu_36_reg_n_12_[6] ;
  wire \idx77_fu_36_reg_n_12_[7] ;
  wire [6:0]\indata_addr_reg_118_reg[7]_0 ;
  wire [0:0]indata_address0;
  wire \indata_address0[1] ;
  wire \indata_address0[1]_0 ;
  wire \indata_address0[1]_INST_0_i_1_n_12 ;
  wire [5:0]indata_address1;
  wire \indata_address1[2]_0 ;
  wire \indata_address1[7] ;
  wire \indata_address1[7]_0 ;
  wire \indata_address1[7]_1 ;
  wire indata_address1_0_sn_1;
  wire indata_address1_1_sn_1;
  wire indata_address1_2_sn_1;
  wire indata_address1_4_sn_1;
  wire indata_address1_5_sn_1;
  wire indata_ce0;
  wire [15:0]indata_d0;
  wire \indata_d0[10]_INST_0_i_1_n_12 ;
  wire \indata_d0[11]_INST_0_i_1_n_12 ;
  wire \indata_d0[12]_INST_0_i_1_n_12 ;
  wire \indata_d0[13]_INST_0_i_1_n_12 ;
  wire \indata_d0[14]_INST_0_i_1_n_12 ;
  wire [15:0]\indata_d0[15] ;
  wire \indata_d0[15]_INST_0_i_1_n_12 ;
  wire \indata_d0[15]_INST_0_i_2_n_12 ;
  wire \indata_d0[3]_INST_0_i_1_n_12 ;
  wire \indata_d0[4]_INST_0_i_1_n_12 ;
  wire \indata_d0[5]_INST_0_i_1_n_12 ;
  wire \indata_d0[6]_INST_0_i_1_n_12 ;
  wire \indata_d0[7]_INST_0_i_1_n_12 ;
  wire \indata_d0[8]_INST_0_i_1_n_12 ;
  wire \indata_d0[9]_INST_0_i_1_n_12 ;
  wire [15:0]indata_q1;
  wire indata_we0;
  wire [2:0]zext_ln143_cast_reg_110;
  wire [2:0]\zext_ln143_cast_reg_110_reg[2]_0 ;

  assign indata_address1_0_sn_1 = indata_address1_0_sp_1;
  assign indata_address1_1_sn_1 = indata_address1_1_sp_1;
  assign indata_address1_2_sn_1 = indata_address1_2_sp_1;
  assign indata_address1_4_sn_1 = indata_address1_4_sp_1;
  assign indata_address1_5_sn_1 = indata_address1_5_sp_1;
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx77_fu_360),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_27 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q({Q[8],Q[6:3],Q[0]}),
        .add_ln143_fu_81_p2(add_ln143_fu_81_p2),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_33),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_1(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg),
        .grp_Autocorrelation_fu_103_ap_start_reg(grp_Autocorrelation_fu_103_ap_start_reg),
        .grp_Autocorrelation_fu_103_ap_start_reg_reg(grp_Autocorrelation_fu_103_ap_start_reg_reg),
        .icmp_ln62_reg_1377(icmp_ln62_reg_1377),
        .idx77_fu_360(idx77_fu_360),
        .\idx77_fu_36_reg[0] (grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1),
        .\idx77_fu_36_reg[4] (\idx77_fu_36_reg_n_12_[1] ),
        .\idx77_fu_36_reg[4]_0 (\idx77_fu_36_reg_n_12_[2] ),
        .\idx77_fu_36_reg[4]_1 (\idx77_fu_36_reg_n_12_[3] ),
        .\idx77_fu_36_reg[4]_2 (\idx77_fu_36_reg_n_12_[0] ),
        .\idx77_fu_36_reg[5] (\idx77_fu_36[5]_i_2_n_12 ),
        .\idx77_fu_36_reg[7] (\idx77_fu_36_reg_n_12_[6] ),
        .\idx77_fu_36_reg[7]_0 (\idx77_fu_36[7]_i_4_n_12 ),
        .indata_address1(indata_address1),
        .\indata_address1[2]_0 (\indata_address1[2]_0 ),
        .\indata_address1[4]_0 (\idx77_fu_36_reg_n_12_[4] ),
        .\indata_address1[5]_0 (\idx77_fu_36_reg_n_12_[5] ),
        .\indata_address1[7] (\indata_address1[7] ),
        .\indata_address1[7]_0 (\indata_address1[7]_0 ),
        .\indata_address1[7]_1 (\indata_address1[7]_1 ),
        .\indata_address1[7]_2 (\idx77_fu_36_reg_n_12_[7] ),
        .indata_address1_0_sp_1(indata_address1_0_sn_1),
        .indata_address1_1_sp_1(indata_address1_1_sn_1),
        .indata_address1_2_sp_1(indata_address1_2_sn_1),
        .indata_address1_4_sp_1(indata_address1_4_sn_1),
        .indata_address1_5_sp_1(indata_address1_5_sn_1));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \idx77_fu_36[5]_i_2 
       (.I0(\idx77_fu_36_reg_n_12_[3] ),
        .I1(\idx77_fu_36_reg_n_12_[1] ),
        .I2(\idx77_fu_36_reg_n_12_[0] ),
        .I3(\idx77_fu_36_reg_n_12_[2] ),
        .I4(\idx77_fu_36_reg_n_12_[4] ),
        .O(\idx77_fu_36[5]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \idx77_fu_36[7]_i_4 
       (.I0(\idx77_fu_36_reg_n_12_[4] ),
        .I1(\idx77_fu_36_reg_n_12_[2] ),
        .I2(\idx77_fu_36_reg_n_12_[0] ),
        .I3(\idx77_fu_36_reg_n_12_[1] ),
        .I4(\idx77_fu_36_reg_n_12_[3] ),
        .I5(\idx77_fu_36_reg_n_12_[5] ),
        .O(\idx77_fu_36[7]_i_4_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_36_reg[0] 
       (.C(ap_clk),
        .CE(idx77_fu_360),
        .D(add_ln143_fu_81_p2[0]),
        .Q(\idx77_fu_36_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_36_reg[1] 
       (.C(ap_clk),
        .CE(idx77_fu_360),
        .D(add_ln143_fu_81_p2[1]),
        .Q(\idx77_fu_36_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_36_reg[2] 
       (.C(ap_clk),
        .CE(idx77_fu_360),
        .D(add_ln143_fu_81_p2[2]),
        .Q(\idx77_fu_36_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_36_reg[3] 
       (.C(ap_clk),
        .CE(idx77_fu_360),
        .D(add_ln143_fu_81_p2[3]),
        .Q(\idx77_fu_36_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_36_reg[4] 
       (.C(ap_clk),
        .CE(idx77_fu_360),
        .D(add_ln143_fu_81_p2[4]),
        .Q(\idx77_fu_36_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_36_reg[5] 
       (.C(ap_clk),
        .CE(idx77_fu_360),
        .D(add_ln143_fu_81_p2[5]),
        .Q(\idx77_fu_36_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_36_reg[6] 
       (.C(ap_clk),
        .CE(idx77_fu_360),
        .D(add_ln143_fu_81_p2[6]),
        .Q(\idx77_fu_36_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_36_reg[7] 
       (.C(ap_clk),
        .CE(idx77_fu_360),
        .D(add_ln143_fu_81_p2[7]),
        .Q(\idx77_fu_36_reg_n_12_[7] ),
        .R(1'b0));
  FDRE \indata_addr_reg_118_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1),
        .Q(\indata_addr_reg_118_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \indata_addr_reg_118_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx77_fu_36_reg_n_12_[1] ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0),
        .R(flow_control_loop_pipe_sequential_init_U_n_33));
  FDRE \indata_addr_reg_118_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx77_fu_36_reg_n_12_[2] ),
        .Q(\indata_addr_reg_118_reg[7]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_33));
  FDRE \indata_addr_reg_118_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx77_fu_36_reg_n_12_[3] ),
        .Q(\indata_addr_reg_118_reg[7]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_33));
  FDRE \indata_addr_reg_118_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx77_fu_36_reg_n_12_[4] ),
        .Q(\indata_addr_reg_118_reg[7]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_33));
  FDRE \indata_addr_reg_118_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx77_fu_36_reg_n_12_[5] ),
        .Q(\indata_addr_reg_118_reg[7]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_33));
  FDRE \indata_addr_reg_118_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx77_fu_36_reg_n_12_[6] ),
        .Q(\indata_addr_reg_118_reg[7]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_33));
  FDRE \indata_addr_reg_118_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx77_fu_36_reg_n_12_[7] ),
        .Q(\indata_addr_reg_118_reg[7]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_33));
  LUT6 #(
    .INIT(64'hBBBAAABABBBBBBBB)) 
    \indata_address0[1]_INST_0 
       (.I0(Q[5]),
        .I1(\indata_address0[1]_INST_0_i_1_n_12 ),
        .I2(\indata_address0[1] ),
        .I3(Q[7]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0),
        .I5(\indata_address0[1]_0 ),
        .O(indata_address0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBAAA)) 
    \indata_address0[1]_INST_0_i_1 
       (.I0(Q[4]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0),
        .I2(icmp_ln62_reg_1377),
        .I3(Q[8]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\indata_address0[1]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \indata_d0[0]_INST_0 
       (.I0(zext_ln143_cast_reg_110[1]),
        .I1(indata_q1[0]),
        .I2(zext_ln143_cast_reg_110[2]),
        .I3(zext_ln143_cast_reg_110[0]),
        .I4(\indata_address1[7] ),
        .I5(\indata_d0[15] [0]),
        .O(indata_d0[0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \indata_d0[10]_INST_0 
       (.I0(\indata_d0[10]_INST_0_i_1_n_12 ),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(\indata_d0[11]_INST_0_i_1_n_12 ),
        .I3(icmp_ln62_reg_1377),
        .I4(Q[8]),
        .I5(\indata_d0[15] [10]),
        .O(indata_d0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d0[10]_INST_0_i_1 
       (.I0(indata_q1[3]),
        .I1(indata_q1[7]),
        .I2(zext_ln143_cast_reg_110[1]),
        .I3(indata_q1[5]),
        .I4(zext_ln143_cast_reg_110[2]),
        .I5(indata_q1[9]),
        .O(\indata_d0[10]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \indata_d0[11]_INST_0 
       (.I0(\indata_d0[11]_INST_0_i_1_n_12 ),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(\indata_d0[12]_INST_0_i_1_n_12 ),
        .I3(icmp_ln62_reg_1377),
        .I4(Q[8]),
        .I5(\indata_d0[15] [11]),
        .O(indata_d0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d0[11]_INST_0_i_1 
       (.I0(indata_q1[4]),
        .I1(indata_q1[8]),
        .I2(zext_ln143_cast_reg_110[1]),
        .I3(indata_q1[6]),
        .I4(zext_ln143_cast_reg_110[2]),
        .I5(indata_q1[10]),
        .O(\indata_d0[11]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \indata_d0[12]_INST_0 
       (.I0(\indata_d0[12]_INST_0_i_1_n_12 ),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(\indata_d0[13]_INST_0_i_1_n_12 ),
        .I3(icmp_ln62_reg_1377),
        .I4(Q[8]),
        .I5(\indata_d0[15] [12]),
        .O(indata_d0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d0[12]_INST_0_i_1 
       (.I0(indata_q1[5]),
        .I1(indata_q1[9]),
        .I2(zext_ln143_cast_reg_110[1]),
        .I3(indata_q1[7]),
        .I4(zext_ln143_cast_reg_110[2]),
        .I5(indata_q1[11]),
        .O(\indata_d0[12]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \indata_d0[13]_INST_0 
       (.I0(\indata_d0[13]_INST_0_i_1_n_12 ),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(\indata_d0[14]_INST_0_i_1_n_12 ),
        .I3(icmp_ln62_reg_1377),
        .I4(Q[8]),
        .I5(\indata_d0[15] [13]),
        .O(indata_d0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d0[13]_INST_0_i_1 
       (.I0(indata_q1[6]),
        .I1(indata_q1[10]),
        .I2(zext_ln143_cast_reg_110[1]),
        .I3(indata_q1[8]),
        .I4(zext_ln143_cast_reg_110[2]),
        .I5(indata_q1[12]),
        .O(\indata_d0[13]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \indata_d0[14]_INST_0 
       (.I0(\indata_d0[14]_INST_0_i_1_n_12 ),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(\indata_d0[15]_INST_0_i_1_n_12 ),
        .I3(icmp_ln62_reg_1377),
        .I4(Q[8]),
        .I5(\indata_d0[15] [14]),
        .O(indata_d0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d0[14]_INST_0_i_1 
       (.I0(indata_q1[7]),
        .I1(indata_q1[11]),
        .I2(zext_ln143_cast_reg_110[1]),
        .I3(indata_q1[9]),
        .I4(zext_ln143_cast_reg_110[2]),
        .I5(indata_q1[13]),
        .O(\indata_d0[14]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \indata_d0[15]_INST_0 
       (.I0(\indata_d0[15]_INST_0_i_1_n_12 ),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(\indata_d0[15]_INST_0_i_2_n_12 ),
        .I3(icmp_ln62_reg_1377),
        .I4(Q[8]),
        .I5(\indata_d0[15] [15]),
        .O(indata_d0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d0[15]_INST_0_i_1 
       (.I0(indata_q1[8]),
        .I1(indata_q1[12]),
        .I2(zext_ln143_cast_reg_110[1]),
        .I3(indata_q1[10]),
        .I4(zext_ln143_cast_reg_110[2]),
        .I5(indata_q1[14]),
        .O(\indata_d0[15]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d0[15]_INST_0_i_2 
       (.I0(indata_q1[9]),
        .I1(indata_q1[13]),
        .I2(zext_ln143_cast_reg_110[1]),
        .I3(indata_q1[11]),
        .I4(zext_ln143_cast_reg_110[2]),
        .I5(indata_q1[15]),
        .O(\indata_d0[15]_INST_0_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indata_d0[1]_INST_0 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_d0[1]),
        .I1(icmp_ln62_reg_1377),
        .I2(Q[8]),
        .I3(\indata_d0[15] [1]),
        .O(indata_d0[1]));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \indata_d0[1]_INST_0_i_1 
       (.I0(indata_q1[0]),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(zext_ln143_cast_reg_110[2]),
        .I3(indata_q1[1]),
        .I4(zext_ln143_cast_reg_110[1]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_d0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \indata_d0[2]_INST_0 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_d0[2]),
        .I1(icmp_ln62_reg_1377),
        .I2(Q[8]),
        .I3(\indata_d0[15] [2]),
        .O(indata_d0[2]));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \indata_d0[2]_INST_0_i_1 
       (.I0(indata_q1[1]),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(indata_q1[0]),
        .I3(zext_ln143_cast_reg_110[1]),
        .I4(indata_q1[2]),
        .I5(zext_ln143_cast_reg_110[2]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_d0[2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \indata_d0[3]_INST_0 
       (.I0(\indata_d0[3]_INST_0_i_1_n_12 ),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(\indata_d0[4]_INST_0_i_1_n_12 ),
        .I3(icmp_ln62_reg_1377),
        .I4(Q[8]),
        .I5(\indata_d0[15] [3]),
        .O(indata_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \indata_d0[3]_INST_0_i_1 
       (.I0(indata_q1[0]),
        .I1(zext_ln143_cast_reg_110[1]),
        .I2(indata_q1[2]),
        .I3(zext_ln143_cast_reg_110[2]),
        .O(\indata_d0[3]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \indata_d0[4]_INST_0 
       (.I0(\indata_d0[4]_INST_0_i_1_n_12 ),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(\indata_d0[5]_INST_0_i_1_n_12 ),
        .I3(icmp_ln62_reg_1377),
        .I4(Q[8]),
        .I5(\indata_d0[15] [4]),
        .O(indata_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \indata_d0[4]_INST_0_i_1 
       (.I0(indata_q1[1]),
        .I1(zext_ln143_cast_reg_110[1]),
        .I2(indata_q1[3]),
        .I3(zext_ln143_cast_reg_110[2]),
        .O(\indata_d0[4]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \indata_d0[5]_INST_0 
       (.I0(\indata_d0[5]_INST_0_i_1_n_12 ),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(\indata_d0[6]_INST_0_i_1_n_12 ),
        .I3(icmp_ln62_reg_1377),
        .I4(Q[8]),
        .I5(\indata_d0[15] [5]),
        .O(indata_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \indata_d0[5]_INST_0_i_1 
       (.I0(indata_q1[2]),
        .I1(zext_ln143_cast_reg_110[1]),
        .I2(indata_q1[0]),
        .I3(zext_ln143_cast_reg_110[2]),
        .I4(indata_q1[4]),
        .O(\indata_d0[5]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \indata_d0[6]_INST_0 
       (.I0(\indata_d0[6]_INST_0_i_1_n_12 ),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(\indata_d0[7]_INST_0_i_1_n_12 ),
        .I3(icmp_ln62_reg_1377),
        .I4(Q[8]),
        .I5(\indata_d0[15] [6]),
        .O(indata_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \indata_d0[6]_INST_0_i_1 
       (.I0(indata_q1[3]),
        .I1(zext_ln143_cast_reg_110[1]),
        .I2(indata_q1[1]),
        .I3(zext_ln143_cast_reg_110[2]),
        .I4(indata_q1[5]),
        .O(\indata_d0[6]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \indata_d0[7]_INST_0 
       (.I0(\indata_d0[7]_INST_0_i_1_n_12 ),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(\indata_d0[8]_INST_0_i_1_n_12 ),
        .I3(icmp_ln62_reg_1377),
        .I4(Q[8]),
        .I5(\indata_d0[15] [7]),
        .O(indata_d0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d0[7]_INST_0_i_1 
       (.I0(indata_q1[0]),
        .I1(indata_q1[4]),
        .I2(zext_ln143_cast_reg_110[1]),
        .I3(indata_q1[2]),
        .I4(zext_ln143_cast_reg_110[2]),
        .I5(indata_q1[6]),
        .O(\indata_d0[7]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \indata_d0[8]_INST_0 
       (.I0(\indata_d0[8]_INST_0_i_1_n_12 ),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(\indata_d0[9]_INST_0_i_1_n_12 ),
        .I3(icmp_ln62_reg_1377),
        .I4(Q[8]),
        .I5(\indata_d0[15] [8]),
        .O(indata_d0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d0[8]_INST_0_i_1 
       (.I0(indata_q1[1]),
        .I1(indata_q1[5]),
        .I2(zext_ln143_cast_reg_110[1]),
        .I3(indata_q1[3]),
        .I4(zext_ln143_cast_reg_110[2]),
        .I5(indata_q1[7]),
        .O(\indata_d0[8]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \indata_d0[9]_INST_0 
       (.I0(\indata_d0[9]_INST_0_i_1_n_12 ),
        .I1(zext_ln143_cast_reg_110[0]),
        .I2(\indata_d0[10]_INST_0_i_1_n_12 ),
        .I3(icmp_ln62_reg_1377),
        .I4(Q[8]),
        .I5(\indata_d0[15] [9]),
        .O(indata_d0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d0[9]_INST_0_i_1 
       (.I0(indata_q1[2]),
        .I1(indata_q1[6]),
        .I2(zext_ln143_cast_reg_110[1]),
        .I3(indata_q1[4]),
        .I4(zext_ln143_cast_reg_110[2]),
        .I5(indata_q1[8]),
        .O(\indata_d0[9]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hBF80808080808080)) 
    indata_we0_INST_0
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0),
        .I1(icmp_ln62_reg_1377),
        .I2(Q[8]),
        .I3(indata_ce0),
        .I4(Q[1]),
        .I5(icmp_ln62_1_reg_1381),
        .O(indata_we0));
  FDRE \zext_ln143_cast_reg_110_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln143_cast_reg_110_reg[2]_0 [0]),
        .Q(zext_ln143_cast_reg_110[0]),
        .R(1'b0));
  FDRE \zext_ln143_cast_reg_110_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln143_cast_reg_110_reg[2]_0 [1]),
        .Q(zext_ln143_cast_reg_110[1]),
        .R(1'b0));
  FDRE \zext_ln143_cast_reg_110_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln143_cast_reg_110_reg[2]_0 [2]),
        .Q(zext_ln143_cast_reg_110[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_64_1
   (\indata_addr_reg_143_pp0_iter3_reg_reg[2]__0_0 ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg,
    indata_address0,
    \k_2_fu_44_reg[1]_0 ,
    \ap_CS_fsm_reg[14] ,
    indata_address1,
    D,
    ap_NS_fsm14_out,
    ap_enable_reg_pp0_iter4_reg_0,
    indata_ce0,
    \ap_CS_fsm_reg[3] ,
    indata_d0,
    \k_2_fu_44_reg[7]_0 ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0,
    \k_2_fu_44_reg[5]_0 ,
    ap_loop_init_int_reg,
    ap_clk,
    indata_address0_0_sp_1,
    Q,
    \indata_address1[6] ,
    \indata_address0[7] ,
    \indata_address0[0]_0 ,
    \indata_address0[0]_1 ,
    \indata_address0[0]_2 ,
    \indata_address0[0]_3 ,
    indata_address0_3_sp_1,
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1,
    \indata_address1[6]_0 ,
    \indata_address1[6]_1 ,
    icmp_ln62_1_reg_1381,
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
    indata_ce0_0,
    icmp_ln62_1_fu_742_p2,
    indata_q1,
    DSP_ALU_INST,
    ap_rst);
  output [1:0]\indata_addr_reg_143_pp0_iter3_reg_reg[2]__0_0 ;
  output [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg;
  output [5:0]indata_address0;
  output \k_2_fu_44_reg[1]_0 ;
  output \ap_CS_fsm_reg[14] ;
  output [1:0]indata_address1;
  output [0:0]D;
  output ap_NS_fsm14_out;
  output ap_enable_reg_pp0_iter4_reg_0;
  output indata_ce0;
  output \ap_CS_fsm_reg[3] ;
  output [15:0]indata_d0;
  output \k_2_fu_44_reg[7]_0 ;
  output [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0;
  output \k_2_fu_44_reg[5]_0 ;
  output ap_loop_init_int_reg;
  input ap_clk;
  input indata_address0_0_sp_1;
  input [7:0]Q;
  input \indata_address1[6] ;
  input [5:0]\indata_address0[7] ;
  input \indata_address0[0]_0 ;
  input [0:0]\indata_address0[0]_1 ;
  input \indata_address0[0]_2 ;
  input \indata_address0[0]_3 ;
  input indata_address0_3_sp_1;
  input [4:0]grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0;
  input [4:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg;
  input [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1;
  input [1:0]\indata_address1[6]_0 ;
  input \indata_address1[6]_1 ;
  input icmp_ln62_1_reg_1381;
  input grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg;
  input indata_ce0_0;
  input icmp_ln62_1_fu_742_p2;
  input [15:0]indata_q1;
  input [3:0]DSP_ALU_INST;
  input ap_rst;

  wire [0:0]D;
  wire [3:0]DSP_ALU_INST;
  wire [7:0]Q;
  wire [7:1]add_ln64_fu_89_p2;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_NS_fsm14_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_12;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg;
  wire [4:0]grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0;
  wire [4:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0;
  wire [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0;
  wire [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1;
  wire icmp_ln62_1_fu_742_p2;
  wire icmp_ln62_1_reg_1381;
  wire [7:1]indata_addr_reg_143;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3_n_12 ;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2_n_12 ;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2_n_12 ;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2_n_12 ;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2_n_12 ;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2_n_12 ;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2_n_12 ;
  wire \indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2_n_12 ;
  wire [1:0]\indata_addr_reg_143_pp0_iter3_reg_reg[2]__0_0 ;
  wire [5:0]indata_address0;
  wire \indata_address0[0]_0 ;
  wire [0:0]\indata_address0[0]_1 ;
  wire \indata_address0[0]_2 ;
  wire \indata_address0[0]_3 ;
  wire \indata_address0[0]_INST_0_i_1_n_12 ;
  wire \indata_address0[3]_INST_0_i_1_n_12 ;
  wire \indata_address0[4]_INST_0_i_1_n_12 ;
  wire \indata_address0[5]_INST_0_i_1_n_12 ;
  wire \indata_address0[6]_INST_0_i_1_n_12 ;
  wire [5:0]\indata_address0[7] ;
  wire \indata_address0[7]_INST_0_i_1_n_12 ;
  wire indata_address0_0_sn_1;
  wire indata_address0_3_sn_1;
  wire [1:0]indata_address1;
  wire \indata_address1[6] ;
  wire [1:0]\indata_address1[6]_0 ;
  wire \indata_address1[6]_1 ;
  wire indata_ce0;
  wire indata_ce0_0;
  wire [15:0]indata_d0;
  wire [15:0]indata_q1;
  wire k_2_fu_440;
  wire \k_2_fu_44[5]_i_2_n_12 ;
  wire \k_2_fu_44[7]_i_3_n_12 ;
  wire \k_2_fu_44[7]_i_4_n_12 ;
  wire \k_2_fu_44[7]_i_5_n_12 ;
  wire \k_2_fu_44_reg[1]_0 ;
  wire \k_2_fu_44_reg[5]_0 ;
  wire \k_2_fu_44_reg[7]_0 ;
  wire \k_2_fu_44_reg_n_12_[0] ;
  wire \k_2_fu_44_reg_n_12_[1] ;
  wire \k_2_fu_44_reg_n_12_[2] ;
  wire \k_2_fu_44_reg_n_12_[3] ;
  wire \k_2_fu_44_reg_n_12_[4] ;
  wire \k_2_fu_44_reg_n_12_[6] ;

  assign indata_address0_0_sn_1 = indata_address0_0_sp_1;
  assign indata_address0_3_sn_1 = indata_address0_3_sp_1;
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(indata_ce0),
        .R(ap_rst));
  (* srl_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_12));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_12),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_26 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q({Q[7],Q[2:1]}),
        .add_ln64_fu_89_p2(add_ln64_fu_89_p2),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_NS_fsm14_out(ap_NS_fsm14_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(\k_2_fu_44[7]_i_3_n_12 ),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst(ap_rst),
        .ap_rst_0(flow_control_loop_pipe_sequential_init_U_n_31),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_20),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_1(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg),
        .icmp_ln62_1_fu_742_p2(icmp_ln62_1_fu_742_p2),
        .icmp_ln62_1_reg_1381(icmp_ln62_1_reg_1381),
        .indata_address1(indata_address1),
        .\indata_address1[6] (\indata_address1[6] ),
        .\indata_address1[6]_0 (\indata_address1[6]_0 ),
        .\indata_address1[6]_1 (\indata_address1[6]_1 ),
        .k_2_fu_440(k_2_fu_440),
        .\k_2_fu_44_reg[0] (grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1),
        .\k_2_fu_44_reg[1] (\k_2_fu_44_reg[1]_0 ),
        .\k_2_fu_44_reg[4] (\k_2_fu_44_reg_n_12_[1] ),
        .\k_2_fu_44_reg[4]_0 (\k_2_fu_44_reg_n_12_[2] ),
        .\k_2_fu_44_reg[4]_1 (\k_2_fu_44_reg_n_12_[0] ),
        .\k_2_fu_44_reg[4]_2 (\k_2_fu_44_reg_n_12_[3] ),
        .\k_2_fu_44_reg[4]_3 (\k_2_fu_44_reg_n_12_[4] ),
        .\k_2_fu_44_reg[5] (\k_2_fu_44[5]_i_2_n_12 ),
        .\k_2_fu_44_reg[5]_0 (\k_2_fu_44_reg[5]_0 ),
        .\k_2_fu_44_reg[7] (\k_2_fu_44_reg_n_12_[6] ),
        .\k_2_fu_44_reg[7]_0 (\k_2_fu_44[7]_i_4_n_12 ),
        .\k_2_fu_44_reg[7]_1 (\k_2_fu_44_reg[7]_0 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3_n_12 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(indata_addr_reg_143[1]),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2_n_12 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(indata_addr_reg_143[2]),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2_n_12 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(indata_addr_reg_143[3]),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2_n_12 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(indata_addr_reg_143[4]),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2_n_12 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(indata_addr_reg_143[5]),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2_n_12 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(indata_addr_reg_143[6]),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2_n_12 ));
  (* srl_bus_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2 " *) 
  SRL16E \indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(indata_addr_reg_143[7]),
        .Q(\indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2_n_12 ));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3_n_12 ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0[0]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2_n_12 ),
        .Q(\indata_addr_reg_143_pp0_iter3_reg_reg[2]__0_0 [0]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2_n_12 ),
        .Q(\indata_addr_reg_143_pp0_iter3_reg_reg[2]__0_0 [1]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2_n_12 ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0[3]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2_n_12 ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0[4]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2_n_12 ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0[5]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2_n_12 ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0[6]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_pp0_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2_n_12 ),
        .Q(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0[7]),
        .R(1'b0));
  FDRE \indata_addr_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_2_fu_44_reg_n_12_[1] ),
        .Q(indata_addr_reg_143[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \indata_addr_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_2_fu_44_reg_n_12_[2] ),
        .Q(indata_addr_reg_143[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \indata_addr_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_2_fu_44_reg_n_12_[3] ),
        .Q(indata_addr_reg_143[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \indata_addr_reg_143_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_2_fu_44_reg_n_12_[4] ),
        .Q(indata_addr_reg_143[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \indata_addr_reg_143_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_2_fu_44_reg[5]_0 ),
        .Q(indata_addr_reg_143[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \indata_addr_reg_143_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_2_fu_44_reg_n_12_[6] ),
        .Q(indata_addr_reg_143[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \indata_addr_reg_143_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_2_fu_44_reg[7]_0 ),
        .Q(indata_addr_reg_143[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  LUT6 #(
    .INIT(64'h8088808880808088)) 
    \indata_address0[0]_INST_0 
       (.I0(\indata_address0[0]_INST_0_i_1_n_12 ),
        .I1(indata_address0_0_sn_1),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\indata_address1[6] ),
        .I5(\indata_address0[7] [0]),
        .O(indata_address0[0]));
  LUT6 #(
    .INIT(64'h4045FFFFFFFFFFFF)) 
    \indata_address0[0]_INST_0_i_1 
       (.I0(Q[7]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0[0]),
        .I2(\indata_address0[0]_0 ),
        .I3(\indata_address0[0]_1 ),
        .I4(\indata_address0[0]_2 ),
        .I5(\indata_address0[0]_3 ),
        .O(\indata_address0[0]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h10111010)) 
    \indata_address0[3]_INST_0 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(\indata_address0[3]_INST_0_i_1_n_12 ),
        .I3(indata_address0_3_sn_1),
        .I4(\indata_address0[7] [1]),
        .O(indata_address0[1]));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    \indata_address0[3]_INST_0_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0[3]),
        .I1(\indata_address0[0]_0 ),
        .I2(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0[0]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[0]),
        .I4(Q[7]),
        .I5(\indata_address0[0]_3 ),
        .O(\indata_address0[3]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h10111010)) 
    \indata_address0[4]_INST_0 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(\indata_address0[4]_INST_0_i_1_n_12 ),
        .I3(indata_address0_3_sn_1),
        .I4(\indata_address0[7] [2]),
        .O(indata_address0[2]));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    \indata_address0[4]_INST_0_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0[4]),
        .I1(\indata_address0[0]_0 ),
        .I2(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0[1]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[1]),
        .I4(Q[7]),
        .I5(\indata_address0[0]_3 ),
        .O(\indata_address0[4]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h10111010)) 
    \indata_address0[5]_INST_0 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(\indata_address0[5]_INST_0_i_1_n_12 ),
        .I3(indata_address0_3_sn_1),
        .I4(\indata_address0[7] [3]),
        .O(indata_address0[3]));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    \indata_address0[5]_INST_0_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0[5]),
        .I1(\indata_address0[0]_0 ),
        .I2(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0[2]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[2]),
        .I4(Q[7]),
        .I5(\indata_address0[0]_3 ),
        .O(\indata_address0[5]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h10111010)) 
    \indata_address0[6]_INST_0 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(\indata_address0[6]_INST_0_i_1_n_12 ),
        .I3(indata_address0_3_sn_1),
        .I4(\indata_address0[7] [4]),
        .O(indata_address0[4]));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    \indata_address0[6]_INST_0_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0[6]),
        .I1(\indata_address0[0]_0 ),
        .I2(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0[3]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[3]),
        .I4(Q[7]),
        .I5(\indata_address0[0]_3 ),
        .O(\indata_address0[6]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h10111010)) 
    \indata_address0[7]_INST_0 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(\indata_address0[7]_INST_0_i_1_n_12 ),
        .I3(indata_address0_3_sn_1),
        .I4(\indata_address0[7] [5]),
        .O(indata_address0[5]));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    \indata_address0[7]_INST_0_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0[7]),
        .I1(\indata_address0[0]_0 ),
        .I2(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0[4]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[4]),
        .I4(Q[7]),
        .I5(\indata_address0[0]_3 ),
        .O(\indata_address0[7]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    indata_ce0_INST_0_i_2
       (.I0(indata_ce0),
        .I1(\indata_address0[0]_0 ),
        .I2(Q[0]),
        .I3(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .I4(Q[7]),
        .I5(indata_ce0_0),
        .O(ap_enable_reg_pp0_iter4_reg_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \k_2_fu_44[5]_i_2 
       (.I0(\k_2_fu_44_reg_n_12_[3] ),
        .I1(\k_2_fu_44_reg_n_12_[1] ),
        .I2(\k_2_fu_44_reg_n_12_[0] ),
        .I3(\k_2_fu_44_reg_n_12_[2] ),
        .I4(\k_2_fu_44_reg_n_12_[4] ),
        .O(\k_2_fu_44[5]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \k_2_fu_44[7]_i_3 
       (.I0(\k_2_fu_44_reg_n_12_[2] ),
        .I1(\k_2_fu_44_reg_n_12_[3] ),
        .I2(\k_2_fu_44_reg_n_12_[0] ),
        .I3(\k_2_fu_44_reg_n_12_[1] ),
        .I4(\k_2_fu_44[7]_i_5_n_12 ),
        .O(\k_2_fu_44[7]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \k_2_fu_44[7]_i_4 
       (.I0(\k_2_fu_44_reg_n_12_[4] ),
        .I1(\k_2_fu_44_reg_n_12_[2] ),
        .I2(\k_2_fu_44_reg_n_12_[0] ),
        .I3(\k_2_fu_44_reg_n_12_[1] ),
        .I4(\k_2_fu_44_reg_n_12_[3] ),
        .I5(\k_2_fu_44_reg[5]_0 ),
        .O(\k_2_fu_44[7]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \k_2_fu_44[7]_i_5 
       (.I0(\k_2_fu_44_reg[5]_0 ),
        .I1(\k_2_fu_44_reg_n_12_[4] ),
        .I2(\k_2_fu_44_reg[7]_0 ),
        .I3(\k_2_fu_44_reg_n_12_[6] ),
        .O(\k_2_fu_44[7]_i_5_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(k_2_fu_440),
        .D(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0),
        .Q(\k_2_fu_44_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(k_2_fu_440),
        .D(add_ln64_fu_89_p2[1]),
        .Q(\k_2_fu_44_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(k_2_fu_440),
        .D(add_ln64_fu_89_p2[2]),
        .Q(\k_2_fu_44_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(k_2_fu_440),
        .D(add_ln64_fu_89_p2[3]),
        .Q(\k_2_fu_44_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_44_reg[4] 
       (.C(ap_clk),
        .CE(k_2_fu_440),
        .D(add_ln64_fu_89_p2[4]),
        .Q(\k_2_fu_44_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_44_reg[5] 
       (.C(ap_clk),
        .CE(k_2_fu_440),
        .D(add_ln64_fu_89_p2[5]),
        .Q(\k_2_fu_44_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_44_reg[6] 
       (.C(ap_clk),
        .CE(k_2_fu_440),
        .D(add_ln64_fu_89_p2[6]),
        .Q(\k_2_fu_44_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_44_reg[7] 
       (.C(ap_clk),
        .CE(k_2_fu_440),
        .D(add_ln64_fu_89_p2[7]),
        .Q(\k_2_fu_44_reg[7]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1 mac_muladd_16s_15ns_15ns_31_4_1_U3
       (.DSP_ALU_INST(DSP_ALU_INST),
        .ap_clk(ap_clk),
        .indata_d0(indata_d0),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_76_2
   (D,
    grp_Autocorrelation_fu_103_L_ACF_address0,
    indata_ce0,
    \k_3_fu_30_reg[4]_0 ,
    address0,
    WEBWE,
    ap_NS_fsm14_out,
    Q,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0,
    ram_reg_bram_1,
    ram_reg_bram_1_0,
    indata_ce0_0,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0,
    indata_ce0_1,
    indata_ce0_2,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    ram_reg_bram_1_3,
    ram_reg_bram_1_4,
    ram_reg_bram_1_5,
    ap_clk,
    ap_rst);
  output [1:0]D;
  output [0:0]grp_Autocorrelation_fu_103_L_ACF_address0;
  output indata_ce0;
  output \k_3_fu_30_reg[4]_0 ;
  output [2:0]address0;
  output [0:0]WEBWE;
  input ap_NS_fsm14_out;
  input [11:0]Q;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg;
  input [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0;
  input ram_reg_bram_1;
  input ram_reg_bram_1_0;
  input indata_ce0_0;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0;
  input indata_ce0_1;
  input indata_ce0_2;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0;
  input [2:0]ram_reg_bram_1_1;
  input [0:0]ram_reg_bram_1_2;
  input [1:0]ram_reg_bram_1_3;
  input ram_reg_bram_1_4;
  input ram_reg_bram_1_5;
  input ap_clk;
  input ap_rst;

  wire [1:0]D;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire [0:0]add_ln76_fu_69_p2;
  wire [2:0]address0;
  wire ap_NS_fsm14_out;
  wire ap_clk;
  wire ap_rst;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg;
  wire [0:0]grp_Autocorrelation_fu_103_L_ACF_address0;
  wire indata_ce0;
  wire indata_ce0_0;
  wire indata_ce0_1;
  wire indata_ce0_2;
  wire k_3_fu_30;
  wire \k_3_fu_30_reg[4]_0 ;
  wire \k_3_fu_30_reg_n_12_[0] ;
  wire \k_3_fu_30_reg_n_12_[1] ;
  wire \k_3_fu_30_reg_n_12_[2] ;
  wire \k_3_fu_30_reg_n_12_[3] ;
  wire \k_3_fu_30_reg_n_12_[4] ;
  wire ram_reg_bram_1;
  wire ram_reg_bram_1_0;
  wire [2:0]ram_reg_bram_1_1;
  wire [0:0]ram_reg_bram_1_2;
  wire [1:0]ram_reg_bram_1_3;
  wire ram_reg_bram_1_4;
  wire ram_reg_bram_1_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_25 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .WEBWE(WEBWE),
        .add_ln76_fu_69_p2(add_ln76_fu_69_p2),
        .address0(address0),
        .ap_NS_fsm14_out(ap_NS_fsm14_out),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg(\k_3_fu_30_reg_n_12_[4] ),
        .grp_Autocorrelation_fu_103_L_ACF_address0(grp_Autocorrelation_fu_103_L_ACF_address0),
        .indata_ce0(indata_ce0),
        .indata_ce0_0(indata_ce0_0),
        .indata_ce0_1(indata_ce0_1),
        .indata_ce0_2(indata_ce0_2),
        .k_3_fu_30(k_3_fu_30),
        .\k_3_fu_30_reg[0] (flow_control_loop_pipe_sequential_init_U_n_23),
        .\k_3_fu_30_reg[1] (flow_control_loop_pipe_sequential_init_U_n_22),
        .\k_3_fu_30_reg[3] (flow_control_loop_pipe_sequential_init_U_n_21),
        .\k_3_fu_30_reg[3]_0 (\k_3_fu_30_reg_n_12_[3] ),
        .\k_3_fu_30_reg[4] (\k_3_fu_30_reg[4]_0 ),
        .\k_3_fu_30_reg[4]_0 (flow_control_loop_pipe_sequential_init_U_n_24),
        .\k_3_fu_30_reg[4]_1 (\k_3_fu_30_reg_n_12_[1] ),
        .\k_3_fu_30_reg[4]_2 (\k_3_fu_30_reg_n_12_[2] ),
        .\k_3_fu_30_reg[4]_3 (\k_3_fu_30_reg_n_12_[0] ),
        .ram_reg_bram_1(ram_reg_bram_1),
        .ram_reg_bram_1_0(ram_reg_bram_1_0),
        .ram_reg_bram_1_1(ram_reg_bram_1_1),
        .ram_reg_bram_1_2(ram_reg_bram_1_2),
        .ram_reg_bram_1_3(ram_reg_bram_1_3),
        .ram_reg_bram_1_4(ram_reg_bram_1_4),
        .ram_reg_bram_1_5(ram_reg_bram_1_5));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(k_3_fu_30),
        .D(add_ln76_fu_69_p2),
        .Q(\k_3_fu_30_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(k_3_fu_30),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\k_3_fu_30_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(k_3_fu_30),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\k_3_fu_30_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\k_3_fu_30_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_30_reg[4] 
       (.C(ap_clk),
        .CE(k_3_fu_30),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\k_3_fu_30_reg_n_12_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W
   (q0,
    D,
    q1,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    icmp_ln162_fu_429_p2,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    or_ln107_fu_653_p2,
    and_ln107_4_fu_647_p2,
    and_ln107_fu_611_p2,
    ram_reg_bram_0_3,
    ram_reg_bram_1_2,
    ram_reg_bram_1_3,
    ram_reg_bram_1_4,
    ram_reg_bram_1_5,
    d0,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    \smax_fu_46_reg[11] ,
    \smax_fu_46_reg[3] ,
    \ap_CS_fsm_reg[1] ,
    P,
    \add_ln120_reg_1688_reg[39] ,
    Q,
    \add_ln122_reg_1739_reg[31] ,
    S,
    DI,
    \add_ln122_reg_1739_reg[39] ,
    CO,
    \add_ln120_reg_1688_reg[39]_0 ,
    \add_ln120_reg_1688_reg[39]_1 ,
    \q0_reg[3] ,
    \q0_reg[1] ,
    \and_ln107_4_reg_1458_reg[0] ,
    \q0_reg[15] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[23] ,
    ap_clk,
    ce1,
    ce0,
    address1,
    address0,
    d1,
    ram_reg_bram_1_6,
    WEA,
    WEBWE,
    grp_Autocorrelation_fu_103_bitoff_address0);
  output [63:0]q0;
  output [63:0]D;
  output [63:0]q1;
  output [63:0]ram_reg_bram_1_0;
  output [31:0]ram_reg_bram_1_1;
  output icmp_ln162_fu_429_p2;
  output [7:0]ram_reg_bram_0_0;
  output [7:0]ram_reg_bram_0_1;
  output [0:0]ram_reg_bram_0_2;
  output or_ln107_fu_653_p2;
  output and_ln107_4_fu_647_p2;
  output and_ln107_fu_611_p2;
  output [0:0]ram_reg_bram_0_3;
  output [7:0]ram_reg_bram_1_2;
  output [7:0]ram_reg_bram_1_3;
  output [7:0]ram_reg_bram_1_4;
  output [7:0]ram_reg_bram_1_5;
  output [15:0]d0;
  output [3:0]ram_reg_bram_0_4;
  output [3:0]ram_reg_bram_0_5;
  output [3:0]\smax_fu_46_reg[11] ;
  output [3:0]\smax_fu_46_reg[3] ;
  output [1:0]\ap_CS_fsm_reg[1] ;
  input [0:0]P;
  input [0:0]\add_ln120_reg_1688_reg[39] ;
  input [1:0]Q;
  input [31:0]\add_ln122_reg_1739_reg[31] ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\add_ln122_reg_1739_reg[39] ;
  input [0:0]CO;
  input [0:0]\add_ln120_reg_1688_reg[39]_0 ;
  input [0:0]\add_ln120_reg_1688_reg[39]_1 ;
  input [0:0]\q0_reg[3] ;
  input [15:0]\q0_reg[1] ;
  input [0:0]\and_ln107_4_reg_1458_reg[0] ;
  input [5:0]\q0_reg[15] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[23] ;
  input ap_clk;
  input ce1;
  input ce0;
  input [3:0]address1;
  input [3:0]address0;
  input [63:0]d1;
  input [63:0]ram_reg_bram_1_6;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [1:0]grp_Autocorrelation_fu_103_bitoff_address0;

  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]DI;
  wire [0:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire \add_ln120_reg_1688[39]_i_10_n_12 ;
  wire \add_ln120_reg_1688[39]_i_2_n_12 ;
  wire \add_ln120_reg_1688[39]_i_4_n_12 ;
  wire \add_ln120_reg_1688[39]_i_5_n_12 ;
  wire \add_ln120_reg_1688[39]_i_6_n_12 ;
  wire \add_ln120_reg_1688[39]_i_7_n_12 ;
  wire \add_ln120_reg_1688[39]_i_8_n_12 ;
  wire \add_ln120_reg_1688[39]_i_9_n_12 ;
  wire \add_ln120_reg_1688[47]_i_2_n_12 ;
  wire \add_ln120_reg_1688[47]_i_3_n_12 ;
  wire \add_ln120_reg_1688[47]_i_4_n_12 ;
  wire \add_ln120_reg_1688[47]_i_5_n_12 ;
  wire \add_ln120_reg_1688[47]_i_6_n_12 ;
  wire \add_ln120_reg_1688[47]_i_7_n_12 ;
  wire \add_ln120_reg_1688[47]_i_8_n_12 ;
  wire \add_ln120_reg_1688[47]_i_9_n_12 ;
  wire \add_ln120_reg_1688[55]_i_2_n_12 ;
  wire \add_ln120_reg_1688[55]_i_3_n_12 ;
  wire \add_ln120_reg_1688[55]_i_4_n_12 ;
  wire \add_ln120_reg_1688[55]_i_5_n_12 ;
  wire \add_ln120_reg_1688[55]_i_6_n_12 ;
  wire \add_ln120_reg_1688[55]_i_7_n_12 ;
  wire \add_ln120_reg_1688[55]_i_8_n_12 ;
  wire \add_ln120_reg_1688[55]_i_9_n_12 ;
  wire \add_ln120_reg_1688[63]_i_2_n_12 ;
  wire \add_ln120_reg_1688[63]_i_3_n_12 ;
  wire \add_ln120_reg_1688[63]_i_4_n_12 ;
  wire \add_ln120_reg_1688[63]_i_5_n_12 ;
  wire \add_ln120_reg_1688[63]_i_6_n_12 ;
  wire \add_ln120_reg_1688[63]_i_7_n_12 ;
  wire \add_ln120_reg_1688[63]_i_8_n_12 ;
  wire \add_ln120_reg_1688[63]_i_9_n_12 ;
  wire [0:0]\add_ln120_reg_1688_reg[39] ;
  wire [0:0]\add_ln120_reg_1688_reg[39]_0 ;
  wire [0:0]\add_ln120_reg_1688_reg[39]_1 ;
  wire \add_ln120_reg_1688_reg[39]_i_1_n_12 ;
  wire \add_ln120_reg_1688_reg[39]_i_1_n_13 ;
  wire \add_ln120_reg_1688_reg[39]_i_1_n_14 ;
  wire \add_ln120_reg_1688_reg[39]_i_1_n_15 ;
  wire \add_ln120_reg_1688_reg[39]_i_1_n_16 ;
  wire \add_ln120_reg_1688_reg[39]_i_1_n_17 ;
  wire \add_ln120_reg_1688_reg[39]_i_1_n_18 ;
  wire \add_ln120_reg_1688_reg[39]_i_1_n_19 ;
  wire \add_ln120_reg_1688_reg[47]_i_1_n_12 ;
  wire \add_ln120_reg_1688_reg[47]_i_1_n_13 ;
  wire \add_ln120_reg_1688_reg[47]_i_1_n_14 ;
  wire \add_ln120_reg_1688_reg[47]_i_1_n_15 ;
  wire \add_ln120_reg_1688_reg[47]_i_1_n_16 ;
  wire \add_ln120_reg_1688_reg[47]_i_1_n_17 ;
  wire \add_ln120_reg_1688_reg[47]_i_1_n_18 ;
  wire \add_ln120_reg_1688_reg[47]_i_1_n_19 ;
  wire \add_ln120_reg_1688_reg[55]_i_1_n_12 ;
  wire \add_ln120_reg_1688_reg[55]_i_1_n_13 ;
  wire \add_ln120_reg_1688_reg[55]_i_1_n_14 ;
  wire \add_ln120_reg_1688_reg[55]_i_1_n_15 ;
  wire \add_ln120_reg_1688_reg[55]_i_1_n_16 ;
  wire \add_ln120_reg_1688_reg[55]_i_1_n_17 ;
  wire \add_ln120_reg_1688_reg[55]_i_1_n_18 ;
  wire \add_ln120_reg_1688_reg[55]_i_1_n_19 ;
  wire \add_ln120_reg_1688_reg[63]_i_1_n_13 ;
  wire \add_ln120_reg_1688_reg[63]_i_1_n_14 ;
  wire \add_ln120_reg_1688_reg[63]_i_1_n_15 ;
  wire \add_ln120_reg_1688_reg[63]_i_1_n_16 ;
  wire \add_ln120_reg_1688_reg[63]_i_1_n_17 ;
  wire \add_ln120_reg_1688_reg[63]_i_1_n_18 ;
  wire \add_ln120_reg_1688_reg[63]_i_1_n_19 ;
  wire \add_ln122_reg_1739[15]_i_2_n_12 ;
  wire \add_ln122_reg_1739[15]_i_3_n_12 ;
  wire \add_ln122_reg_1739[15]_i_4_n_12 ;
  wire \add_ln122_reg_1739[15]_i_5_n_12 ;
  wire \add_ln122_reg_1739[15]_i_6_n_12 ;
  wire \add_ln122_reg_1739[15]_i_7_n_12 ;
  wire \add_ln122_reg_1739[15]_i_8_n_12 ;
  wire \add_ln122_reg_1739[15]_i_9_n_12 ;
  wire \add_ln122_reg_1739[23]_i_2_n_12 ;
  wire \add_ln122_reg_1739[23]_i_3_n_12 ;
  wire \add_ln122_reg_1739[23]_i_4_n_12 ;
  wire \add_ln122_reg_1739[23]_i_5_n_12 ;
  wire \add_ln122_reg_1739[23]_i_6_n_12 ;
  wire \add_ln122_reg_1739[23]_i_7_n_12 ;
  wire \add_ln122_reg_1739[23]_i_8_n_12 ;
  wire \add_ln122_reg_1739[23]_i_9_n_12 ;
  wire \add_ln122_reg_1739[31]_i_3_n_12 ;
  wire \add_ln122_reg_1739[31]_i_4_n_12 ;
  wire \add_ln122_reg_1739[31]_i_5_n_12 ;
  wire \add_ln122_reg_1739[31]_i_6_n_12 ;
  wire \add_ln122_reg_1739[31]_i_7_n_12 ;
  wire \add_ln122_reg_1739[31]_i_8_n_12 ;
  wire \add_ln122_reg_1739[31]_i_9_n_12 ;
  wire \add_ln122_reg_1739[39]_i_3_n_12 ;
  wire \add_ln122_reg_1739[39]_i_4_n_12 ;
  wire \add_ln122_reg_1739[39]_i_5_n_12 ;
  wire \add_ln122_reg_1739[39]_i_6_n_12 ;
  wire \add_ln122_reg_1739[39]_i_7_n_12 ;
  wire \add_ln122_reg_1739[39]_i_8_n_12 ;
  wire \add_ln122_reg_1739[39]_i_9_n_12 ;
  wire \add_ln122_reg_1739[47]_i_2_n_12 ;
  wire \add_ln122_reg_1739[47]_i_3_n_12 ;
  wire \add_ln122_reg_1739[47]_i_4_n_12 ;
  wire \add_ln122_reg_1739[47]_i_5_n_12 ;
  wire \add_ln122_reg_1739[47]_i_6_n_12 ;
  wire \add_ln122_reg_1739[47]_i_7_n_12 ;
  wire \add_ln122_reg_1739[47]_i_8_n_12 ;
  wire \add_ln122_reg_1739[47]_i_9_n_12 ;
  wire \add_ln122_reg_1739[55]_i_2_n_12 ;
  wire \add_ln122_reg_1739[55]_i_3_n_12 ;
  wire \add_ln122_reg_1739[55]_i_4_n_12 ;
  wire \add_ln122_reg_1739[55]_i_5_n_12 ;
  wire \add_ln122_reg_1739[55]_i_6_n_12 ;
  wire \add_ln122_reg_1739[55]_i_7_n_12 ;
  wire \add_ln122_reg_1739[55]_i_8_n_12 ;
  wire \add_ln122_reg_1739[55]_i_9_n_12 ;
  wire \add_ln122_reg_1739[63]_i_2_n_12 ;
  wire \add_ln122_reg_1739[63]_i_3_n_12 ;
  wire \add_ln122_reg_1739[63]_i_4_n_12 ;
  wire \add_ln122_reg_1739[63]_i_5_n_12 ;
  wire \add_ln122_reg_1739[63]_i_6_n_12 ;
  wire \add_ln122_reg_1739[63]_i_7_n_12 ;
  wire \add_ln122_reg_1739[63]_i_8_n_12 ;
  wire \add_ln122_reg_1739[63]_i_9_n_12 ;
  wire \add_ln122_reg_1739[7]_i_2_n_12 ;
  wire \add_ln122_reg_1739[7]_i_3_n_12 ;
  wire \add_ln122_reg_1739[7]_i_4_n_12 ;
  wire \add_ln122_reg_1739[7]_i_5_n_12 ;
  wire \add_ln122_reg_1739[7]_i_6_n_12 ;
  wire \add_ln122_reg_1739[7]_i_7_n_12 ;
  wire \add_ln122_reg_1739[7]_i_8_n_12 ;
  wire \add_ln122_reg_1739[7]_i_9_n_12 ;
  wire \add_ln122_reg_1739_reg[15]_i_1_n_12 ;
  wire \add_ln122_reg_1739_reg[15]_i_1_n_13 ;
  wire \add_ln122_reg_1739_reg[15]_i_1_n_14 ;
  wire \add_ln122_reg_1739_reg[15]_i_1_n_15 ;
  wire \add_ln122_reg_1739_reg[15]_i_1_n_16 ;
  wire \add_ln122_reg_1739_reg[15]_i_1_n_17 ;
  wire \add_ln122_reg_1739_reg[15]_i_1_n_18 ;
  wire \add_ln122_reg_1739_reg[15]_i_1_n_19 ;
  wire \add_ln122_reg_1739_reg[23]_i_1_n_12 ;
  wire \add_ln122_reg_1739_reg[23]_i_1_n_13 ;
  wire \add_ln122_reg_1739_reg[23]_i_1_n_14 ;
  wire \add_ln122_reg_1739_reg[23]_i_1_n_15 ;
  wire \add_ln122_reg_1739_reg[23]_i_1_n_16 ;
  wire \add_ln122_reg_1739_reg[23]_i_1_n_17 ;
  wire \add_ln122_reg_1739_reg[23]_i_1_n_18 ;
  wire \add_ln122_reg_1739_reg[23]_i_1_n_19 ;
  wire [31:0]\add_ln122_reg_1739_reg[31] ;
  wire \add_ln122_reg_1739_reg[31]_i_1_n_12 ;
  wire \add_ln122_reg_1739_reg[31]_i_1_n_13 ;
  wire \add_ln122_reg_1739_reg[31]_i_1_n_14 ;
  wire \add_ln122_reg_1739_reg[31]_i_1_n_15 ;
  wire \add_ln122_reg_1739_reg[31]_i_1_n_16 ;
  wire \add_ln122_reg_1739_reg[31]_i_1_n_17 ;
  wire \add_ln122_reg_1739_reg[31]_i_1_n_18 ;
  wire \add_ln122_reg_1739_reg[31]_i_1_n_19 ;
  wire [0:0]\add_ln122_reg_1739_reg[39] ;
  wire \add_ln122_reg_1739_reg[39]_i_1_n_12 ;
  wire \add_ln122_reg_1739_reg[39]_i_1_n_13 ;
  wire \add_ln122_reg_1739_reg[39]_i_1_n_14 ;
  wire \add_ln122_reg_1739_reg[39]_i_1_n_15 ;
  wire \add_ln122_reg_1739_reg[39]_i_1_n_16 ;
  wire \add_ln122_reg_1739_reg[39]_i_1_n_17 ;
  wire \add_ln122_reg_1739_reg[39]_i_1_n_18 ;
  wire \add_ln122_reg_1739_reg[39]_i_1_n_19 ;
  wire \add_ln122_reg_1739_reg[47]_i_1_n_12 ;
  wire \add_ln122_reg_1739_reg[47]_i_1_n_13 ;
  wire \add_ln122_reg_1739_reg[47]_i_1_n_14 ;
  wire \add_ln122_reg_1739_reg[47]_i_1_n_15 ;
  wire \add_ln122_reg_1739_reg[47]_i_1_n_16 ;
  wire \add_ln122_reg_1739_reg[47]_i_1_n_17 ;
  wire \add_ln122_reg_1739_reg[47]_i_1_n_18 ;
  wire \add_ln122_reg_1739_reg[47]_i_1_n_19 ;
  wire \add_ln122_reg_1739_reg[55]_i_1_n_12 ;
  wire \add_ln122_reg_1739_reg[55]_i_1_n_13 ;
  wire \add_ln122_reg_1739_reg[55]_i_1_n_14 ;
  wire \add_ln122_reg_1739_reg[55]_i_1_n_15 ;
  wire \add_ln122_reg_1739_reg[55]_i_1_n_16 ;
  wire \add_ln122_reg_1739_reg[55]_i_1_n_17 ;
  wire \add_ln122_reg_1739_reg[55]_i_1_n_18 ;
  wire \add_ln122_reg_1739_reg[55]_i_1_n_19 ;
  wire \add_ln122_reg_1739_reg[63]_i_1_n_13 ;
  wire \add_ln122_reg_1739_reg[63]_i_1_n_14 ;
  wire \add_ln122_reg_1739_reg[63]_i_1_n_15 ;
  wire \add_ln122_reg_1739_reg[63]_i_1_n_16 ;
  wire \add_ln122_reg_1739_reg[63]_i_1_n_17 ;
  wire \add_ln122_reg_1739_reg[63]_i_1_n_18 ;
  wire \add_ln122_reg_1739_reg[63]_i_1_n_19 ;
  wire \add_ln122_reg_1739_reg[7]_i_1_n_12 ;
  wire \add_ln122_reg_1739_reg[7]_i_1_n_13 ;
  wire \add_ln122_reg_1739_reg[7]_i_1_n_14 ;
  wire \add_ln122_reg_1739_reg[7]_i_1_n_15 ;
  wire \add_ln122_reg_1739_reg[7]_i_1_n_16 ;
  wire \add_ln122_reg_1739_reg[7]_i_1_n_17 ;
  wire \add_ln122_reg_1739_reg[7]_i_1_n_18 ;
  wire \add_ln122_reg_1739_reg[7]_i_1_n_19 ;
  wire [3:0]address0;
  wire [3:0]address1;
  wire and_ln107_4_fu_647_p2;
  wire \and_ln107_4_reg_1458[0]_i_2_n_12 ;
  wire \and_ln107_4_reg_1458[0]_i_3_n_12 ;
  wire \and_ln107_4_reg_1458[0]_i_4_n_12 ;
  wire \and_ln107_4_reg_1458[0]_i_5_n_12 ;
  wire [0:0]\and_ln107_4_reg_1458_reg[0] ;
  wire and_ln107_fu_611_p2;
  wire \and_ln107_reg_1452[0]_i_2_n_12 ;
  wire \and_ln107_reg_1452[0]_i_3_n_12 ;
  wire \and_ln107_reg_1452[0]_i_4_n_12 ;
  wire \and_ln107_reg_1452[0]_i_5_n_12 ;
  wire \and_ln107_reg_1452[0]_i_6_n_12 ;
  wire \and_ln107_reg_1452[0]_i_7_n_12 ;
  wire \and_ln107_reg_1452[0]_i_8_n_12 ;
  wire \ap_CS_fsm[23]_i_10_n_12 ;
  wire \ap_CS_fsm[23]_i_11_n_12 ;
  wire \ap_CS_fsm[23]_i_12_n_12 ;
  wire \ap_CS_fsm[23]_i_13_n_12 ;
  wire \ap_CS_fsm[23]_i_14_n_12 ;
  wire \ap_CS_fsm[23]_i_15_n_12 ;
  wire \ap_CS_fsm[23]_i_16_n_12 ;
  wire \ap_CS_fsm[23]_i_17_n_12 ;
  wire \ap_CS_fsm[23]_i_2_n_12 ;
  wire \ap_CS_fsm[23]_i_3_n_12 ;
  wire \ap_CS_fsm[23]_i_4_n_12 ;
  wire \ap_CS_fsm[23]_i_5_n_12 ;
  wire \ap_CS_fsm[23]_i_6_n_12 ;
  wire \ap_CS_fsm[23]_i_7_n_12 ;
  wire \ap_CS_fsm[23]_i_8_n_12 ;
  wire \ap_CS_fsm[23]_i_9_n_12 ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[23] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [6:1]bitoff_address0;
  wire [7:1]bitoff_address1;
  wire [7:2]bitoff_address2;
  wire ce0;
  wire ce1;
  wire [15:0]d0;
  wire [63:0]d1;
  wire [1:0]grp_Autocorrelation_fu_103_bitoff_address0;
  wire icmp_ln162_fu_429_p2;
  wire or_ln107_fu_653_p2;
  wire \or_ln107_reg_1463[0]_i_2_n_12 ;
  wire \or_ln107_reg_1463[0]_i_3_n_12 ;
  wire [63:0]q0;
  wire \q0[0]_i_2_n_12 ;
  wire \q0[0]_i_5_n_12 ;
  wire \q0[0]_i_7_n_12 ;
  wire \q0[1]_i_2_n_12 ;
  wire \q0[1]_i_3_n_12 ;
  wire \q0[3]_i_3_n_12 ;
  wire \q0[3]_i_4_n_12 ;
  wire \q0[3]_i_5_n_12 ;
  wire [5:0]\q0_reg[15] ;
  wire [15:0]\q0_reg[1] ;
  wire [0:0]\q0_reg[3] ;
  wire [63:0]q1;
  wire \q1[0]_i_5_n_12 ;
  wire \q1[0]_i_7_n_12 ;
  wire \q1[0]_i_8_n_12 ;
  wire \q1[3]_i_2_n_12 ;
  wire \q1[3]_i_3_n_12 ;
  wire \q1[3]_i_4_n_12 ;
  wire \q1[3]_i_5_n_12 ;
  wire \q2[0]_i_5_n_12 ;
  wire \q2[0]_i_7_n_12 ;
  wire \q2[1]_i_2_n_12 ;
  wire \q2[1]_i_3_n_12 ;
  wire \q2[1]_i_4_n_12 ;
  wire \q2[1]_i_5_n_12 ;
  wire \q2[3]_i_2_n_12 ;
  wire \q2[3]_i_3_n_12 ;
  wire \q3[0]_i_2_n_12 ;
  wire \q3[0]_i_3_n_12 ;
  wire \q3[1]_i_2_n_12 ;
  wire \q3[1]_i_3_n_12 ;
  wire \q3[1]_i_4_n_12 ;
  wire \q3[3]_i_3_n_12 ;
  wire ram_reg_0_15_0_0_i_10__0_n_12;
  wire ram_reg_0_15_0_0_i_11__0_n_12;
  wire ram_reg_0_15_0_0_i_12_n_12;
  wire ram_reg_0_15_0_0_i_6__0_n_12;
  wire ram_reg_0_15_0_0_i_7__1_n_12;
  wire ram_reg_0_15_0_0_i_8_n_12;
  wire ram_reg_0_15_0_0_i_9__0_n_12;
  wire ram_reg_0_15_10_10_i_2__0_n_12;
  wire ram_reg_0_15_10_10_i_3_n_12;
  wire ram_reg_0_15_11_11_i_2__0_n_12;
  wire ram_reg_0_15_11_11_i_3_n_12;
  wire ram_reg_0_15_12_12_i_2__0_n_12;
  wire ram_reg_0_15_12_12_i_3_n_12;
  wire ram_reg_0_15_12_12_i_4_n_12;
  wire ram_reg_0_15_13_13_i_2__0_n_12;
  wire ram_reg_0_15_13_13_i_3_n_12;
  wire ram_reg_0_15_14_14_i_2__0_n_12;
  wire ram_reg_0_15_14_14_i_3_n_12;
  wire ram_reg_0_15_15_15_i_2__0_n_12;
  wire ram_reg_0_15_15_15_i_3_n_12;
  wire ram_reg_0_15_1_1_i_2__0_n_12;
  wire ram_reg_0_15_1_1_i_3_n_12;
  wire ram_reg_0_15_2_2_i_2__0_n_12;
  wire ram_reg_0_15_2_2_i_3_n_12;
  wire ram_reg_0_15_2_2_i_4_n_12;
  wire ram_reg_0_15_2_2_i_5_n_12;
  wire ram_reg_0_15_3_3_i_2__0_n_12;
  wire ram_reg_0_15_3_3_i_3_n_12;
  wire ram_reg_0_15_4_4_i_2__0_n_12;
  wire ram_reg_0_15_4_4_i_3_n_12;
  wire ram_reg_0_15_5_5_i_2__0_n_12;
  wire ram_reg_0_15_5_5_i_3_n_12;
  wire ram_reg_0_15_5_5_i_4_n_12;
  wire ram_reg_0_15_6_6_i_2__0_n_12;
  wire ram_reg_0_15_6_6_i_3_n_12;
  wire ram_reg_0_15_7_7_i_2__0_n_12;
  wire ram_reg_0_15_7_7_i_3_n_12;
  wire ram_reg_0_15_7_7_i_4_n_12;
  wire ram_reg_0_15_8_8_i_2__0_n_12;
  wire ram_reg_0_15_8_8_i_3_n_12;
  wire ram_reg_0_15_9_9_i_2__0_n_12;
  wire ram_reg_0_15_9_9_i_3_n_12;
  wire [7:0]ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire [0:0]ram_reg_bram_0_3;
  wire [3:0]ram_reg_bram_0_4;
  wire [3:0]ram_reg_bram_0_5;
  wire [63:0]ram_reg_bram_1_0;
  wire [31:0]ram_reg_bram_1_1;
  wire [7:0]ram_reg_bram_1_2;
  wire [7:0]ram_reg_bram_1_3;
  wire [7:0]ram_reg_bram_1_4;
  wire [7:0]ram_reg_bram_1_5;
  wire [63:0]ram_reg_bram_1_6;
  wire [3:0]\smax_fu_46_reg[11] ;
  wire [3:0]\smax_fu_46_reg[3] ;
  wire [7:7]\NLW_add_ln120_reg_1688_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln122_reg_1739_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:28]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:28]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBF0B40F4)) 
    \add_ln120_reg_1688[39]_i_10 
       (.I0(q0[31]),
        .I1(\add_ln120_reg_1688_reg[39] ),
        .I2(P),
        .I3(q0[32]),
        .I4(q0[33]),
        .O(\add_ln120_reg_1688[39]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hBB2B)) 
    \add_ln120_reg_1688[39]_i_2 
       (.I0(q0[32]),
        .I1(P),
        .I2(\add_ln120_reg_1688_reg[39] ),
        .I3(q0[31]),
        .O(\add_ln120_reg_1688[39]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[39]_i_4 
       (.I0(q0[38]),
        .I1(q0[39]),
        .O(\add_ln120_reg_1688[39]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[39]_i_5 
       (.I0(q0[37]),
        .I1(q0[38]),
        .O(\add_ln120_reg_1688[39]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[39]_i_6 
       (.I0(q0[36]),
        .I1(q0[37]),
        .O(\add_ln120_reg_1688[39]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[39]_i_7 
       (.I0(q0[35]),
        .I1(q0[36]),
        .O(\add_ln120_reg_1688[39]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[39]_i_8 
       (.I0(q0[34]),
        .I1(q0[35]),
        .O(\add_ln120_reg_1688[39]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[39]_i_9 
       (.I0(q0[33]),
        .I1(q0[34]),
        .O(\add_ln120_reg_1688[39]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[47]_i_2 
       (.I0(q0[46]),
        .I1(q0[47]),
        .O(\add_ln120_reg_1688[47]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[47]_i_3 
       (.I0(q0[45]),
        .I1(q0[46]),
        .O(\add_ln120_reg_1688[47]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[47]_i_4 
       (.I0(q0[44]),
        .I1(q0[45]),
        .O(\add_ln120_reg_1688[47]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[47]_i_5 
       (.I0(q0[43]),
        .I1(q0[44]),
        .O(\add_ln120_reg_1688[47]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[47]_i_6 
       (.I0(q0[42]),
        .I1(q0[43]),
        .O(\add_ln120_reg_1688[47]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[47]_i_7 
       (.I0(q0[41]),
        .I1(q0[42]),
        .O(\add_ln120_reg_1688[47]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[47]_i_8 
       (.I0(q0[40]),
        .I1(q0[41]),
        .O(\add_ln120_reg_1688[47]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[47]_i_9 
       (.I0(q0[39]),
        .I1(q0[40]),
        .O(\add_ln120_reg_1688[47]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[55]_i_2 
       (.I0(q0[54]),
        .I1(q0[55]),
        .O(\add_ln120_reg_1688[55]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[55]_i_3 
       (.I0(q0[53]),
        .I1(q0[54]),
        .O(\add_ln120_reg_1688[55]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[55]_i_4 
       (.I0(q0[52]),
        .I1(q0[53]),
        .O(\add_ln120_reg_1688[55]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[55]_i_5 
       (.I0(q0[51]),
        .I1(q0[52]),
        .O(\add_ln120_reg_1688[55]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[55]_i_6 
       (.I0(q0[50]),
        .I1(q0[51]),
        .O(\add_ln120_reg_1688[55]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[55]_i_7 
       (.I0(q0[49]),
        .I1(q0[50]),
        .O(\add_ln120_reg_1688[55]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[55]_i_8 
       (.I0(q0[48]),
        .I1(q0[49]),
        .O(\add_ln120_reg_1688[55]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[55]_i_9 
       (.I0(q0[47]),
        .I1(q0[48]),
        .O(\add_ln120_reg_1688[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[63]_i_2 
       (.I0(q0[62]),
        .I1(q0[63]),
        .O(\add_ln120_reg_1688[63]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[63]_i_3 
       (.I0(q0[61]),
        .I1(q0[62]),
        .O(\add_ln120_reg_1688[63]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[63]_i_4 
       (.I0(q0[60]),
        .I1(q0[61]),
        .O(\add_ln120_reg_1688[63]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[63]_i_5 
       (.I0(q0[59]),
        .I1(q0[60]),
        .O(\add_ln120_reg_1688[63]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[63]_i_6 
       (.I0(q0[58]),
        .I1(q0[59]),
        .O(\add_ln120_reg_1688[63]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[63]_i_7 
       (.I0(q0[57]),
        .I1(q0[58]),
        .O(\add_ln120_reg_1688[63]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[63]_i_8 
       (.I0(q0[56]),
        .I1(q0[57]),
        .O(\add_ln120_reg_1688[63]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln120_reg_1688[63]_i_9 
       (.I0(q0[55]),
        .I1(q0[56]),
        .O(\add_ln120_reg_1688[63]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln120_reg_1688_reg[39]_i_1 
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({\add_ln120_reg_1688_reg[39]_i_1_n_12 ,\add_ln120_reg_1688_reg[39]_i_1_n_13 ,\add_ln120_reg_1688_reg[39]_i_1_n_14 ,\add_ln120_reg_1688_reg[39]_i_1_n_15 ,\add_ln120_reg_1688_reg[39]_i_1_n_16 ,\add_ln120_reg_1688_reg[39]_i_1_n_17 ,\add_ln120_reg_1688_reg[39]_i_1_n_18 ,\add_ln120_reg_1688_reg[39]_i_1_n_19 }),
        .DI({q0[38:33],\add_ln120_reg_1688[39]_i_2_n_12 ,\add_ln120_reg_1688_reg[39]_0 }),
        .O(ram_reg_bram_1_1[7:0]),
        .S({\add_ln120_reg_1688[39]_i_4_n_12 ,\add_ln120_reg_1688[39]_i_5_n_12 ,\add_ln120_reg_1688[39]_i_6_n_12 ,\add_ln120_reg_1688[39]_i_7_n_12 ,\add_ln120_reg_1688[39]_i_8_n_12 ,\add_ln120_reg_1688[39]_i_9_n_12 ,\add_ln120_reg_1688[39]_i_10_n_12 ,\add_ln120_reg_1688_reg[39]_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln120_reg_1688_reg[47]_i_1 
       (.CI(\add_ln120_reg_1688_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln120_reg_1688_reg[47]_i_1_n_12 ,\add_ln120_reg_1688_reg[47]_i_1_n_13 ,\add_ln120_reg_1688_reg[47]_i_1_n_14 ,\add_ln120_reg_1688_reg[47]_i_1_n_15 ,\add_ln120_reg_1688_reg[47]_i_1_n_16 ,\add_ln120_reg_1688_reg[47]_i_1_n_17 ,\add_ln120_reg_1688_reg[47]_i_1_n_18 ,\add_ln120_reg_1688_reg[47]_i_1_n_19 }),
        .DI(q0[46:39]),
        .O(ram_reg_bram_1_1[15:8]),
        .S({\add_ln120_reg_1688[47]_i_2_n_12 ,\add_ln120_reg_1688[47]_i_3_n_12 ,\add_ln120_reg_1688[47]_i_4_n_12 ,\add_ln120_reg_1688[47]_i_5_n_12 ,\add_ln120_reg_1688[47]_i_6_n_12 ,\add_ln120_reg_1688[47]_i_7_n_12 ,\add_ln120_reg_1688[47]_i_8_n_12 ,\add_ln120_reg_1688[47]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln120_reg_1688_reg[55]_i_1 
       (.CI(\add_ln120_reg_1688_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln120_reg_1688_reg[55]_i_1_n_12 ,\add_ln120_reg_1688_reg[55]_i_1_n_13 ,\add_ln120_reg_1688_reg[55]_i_1_n_14 ,\add_ln120_reg_1688_reg[55]_i_1_n_15 ,\add_ln120_reg_1688_reg[55]_i_1_n_16 ,\add_ln120_reg_1688_reg[55]_i_1_n_17 ,\add_ln120_reg_1688_reg[55]_i_1_n_18 ,\add_ln120_reg_1688_reg[55]_i_1_n_19 }),
        .DI(q0[54:47]),
        .O(ram_reg_bram_1_1[23:16]),
        .S({\add_ln120_reg_1688[55]_i_2_n_12 ,\add_ln120_reg_1688[55]_i_3_n_12 ,\add_ln120_reg_1688[55]_i_4_n_12 ,\add_ln120_reg_1688[55]_i_5_n_12 ,\add_ln120_reg_1688[55]_i_6_n_12 ,\add_ln120_reg_1688[55]_i_7_n_12 ,\add_ln120_reg_1688[55]_i_8_n_12 ,\add_ln120_reg_1688[55]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln120_reg_1688_reg[63]_i_1 
       (.CI(\add_ln120_reg_1688_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln120_reg_1688_reg[63]_i_1_CO_UNCONNECTED [7],\add_ln120_reg_1688_reg[63]_i_1_n_13 ,\add_ln120_reg_1688_reg[63]_i_1_n_14 ,\add_ln120_reg_1688_reg[63]_i_1_n_15 ,\add_ln120_reg_1688_reg[63]_i_1_n_16 ,\add_ln120_reg_1688_reg[63]_i_1_n_17 ,\add_ln120_reg_1688_reg[63]_i_1_n_18 ,\add_ln120_reg_1688_reg[63]_i_1_n_19 }),
        .DI({1'b0,q0[61:55]}),
        .O(ram_reg_bram_1_1[31:24]),
        .S({\add_ln120_reg_1688[63]_i_2_n_12 ,\add_ln120_reg_1688[63]_i_3_n_12 ,\add_ln120_reg_1688[63]_i_4_n_12 ,\add_ln120_reg_1688[63]_i_5_n_12 ,\add_ln120_reg_1688[63]_i_6_n_12 ,\add_ln120_reg_1688[63]_i_7_n_12 ,\add_ln120_reg_1688[63]_i_8_n_12 ,\add_ln120_reg_1688[63]_i_9_n_12 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[15]_i_2 
       (.I0(q0[15]),
        .I1(\add_ln122_reg_1739_reg[31] [15]),
        .O(\add_ln122_reg_1739[15]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[15]_i_3 
       (.I0(q0[14]),
        .I1(\add_ln122_reg_1739_reg[31] [14]),
        .O(\add_ln122_reg_1739[15]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[15]_i_4 
       (.I0(q0[13]),
        .I1(\add_ln122_reg_1739_reg[31] [13]),
        .O(\add_ln122_reg_1739[15]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[15]_i_5 
       (.I0(q0[12]),
        .I1(\add_ln122_reg_1739_reg[31] [12]),
        .O(\add_ln122_reg_1739[15]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[15]_i_6 
       (.I0(q0[11]),
        .I1(\add_ln122_reg_1739_reg[31] [11]),
        .O(\add_ln122_reg_1739[15]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[15]_i_7 
       (.I0(q0[10]),
        .I1(\add_ln122_reg_1739_reg[31] [10]),
        .O(\add_ln122_reg_1739[15]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[15]_i_8 
       (.I0(q0[9]),
        .I1(\add_ln122_reg_1739_reg[31] [9]),
        .O(\add_ln122_reg_1739[15]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[15]_i_9 
       (.I0(q0[8]),
        .I1(\add_ln122_reg_1739_reg[31] [8]),
        .O(\add_ln122_reg_1739[15]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[23]_i_2 
       (.I0(q0[23]),
        .I1(\add_ln122_reg_1739_reg[31] [23]),
        .O(\add_ln122_reg_1739[23]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[23]_i_3 
       (.I0(q0[22]),
        .I1(\add_ln122_reg_1739_reg[31] [22]),
        .O(\add_ln122_reg_1739[23]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[23]_i_4 
       (.I0(q0[21]),
        .I1(\add_ln122_reg_1739_reg[31] [21]),
        .O(\add_ln122_reg_1739[23]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[23]_i_5 
       (.I0(q0[20]),
        .I1(\add_ln122_reg_1739_reg[31] [20]),
        .O(\add_ln122_reg_1739[23]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[23]_i_6 
       (.I0(q0[19]),
        .I1(\add_ln122_reg_1739_reg[31] [19]),
        .O(\add_ln122_reg_1739[23]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[23]_i_7 
       (.I0(q0[18]),
        .I1(\add_ln122_reg_1739_reg[31] [18]),
        .O(\add_ln122_reg_1739[23]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[23]_i_8 
       (.I0(q0[17]),
        .I1(\add_ln122_reg_1739_reg[31] [17]),
        .O(\add_ln122_reg_1739[23]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[23]_i_9 
       (.I0(q0[16]),
        .I1(\add_ln122_reg_1739_reg[31] [16]),
        .O(\add_ln122_reg_1739[23]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[31]_i_3 
       (.I0(q0[30]),
        .I1(\add_ln122_reg_1739_reg[31] [30]),
        .O(\add_ln122_reg_1739[31]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[31]_i_4 
       (.I0(q0[29]),
        .I1(\add_ln122_reg_1739_reg[31] [29]),
        .O(\add_ln122_reg_1739[31]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[31]_i_5 
       (.I0(q0[28]),
        .I1(\add_ln122_reg_1739_reg[31] [28]),
        .O(\add_ln122_reg_1739[31]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[31]_i_6 
       (.I0(q0[27]),
        .I1(\add_ln122_reg_1739_reg[31] [27]),
        .O(\add_ln122_reg_1739[31]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[31]_i_7 
       (.I0(q0[26]),
        .I1(\add_ln122_reg_1739_reg[31] [26]),
        .O(\add_ln122_reg_1739[31]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[31]_i_8 
       (.I0(q0[25]),
        .I1(\add_ln122_reg_1739_reg[31] [25]),
        .O(\add_ln122_reg_1739[31]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[31]_i_9 
       (.I0(q0[24]),
        .I1(\add_ln122_reg_1739_reg[31] [24]),
        .O(\add_ln122_reg_1739[31]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[39]_i_3 
       (.I0(q0[38]),
        .I1(q0[39]),
        .O(\add_ln122_reg_1739[39]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[39]_i_4 
       (.I0(q0[37]),
        .I1(q0[38]),
        .O(\add_ln122_reg_1739[39]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[39]_i_5 
       (.I0(q0[36]),
        .I1(q0[37]),
        .O(\add_ln122_reg_1739[39]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[39]_i_6 
       (.I0(q0[35]),
        .I1(q0[36]),
        .O(\add_ln122_reg_1739[39]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[39]_i_7 
       (.I0(q0[34]),
        .I1(q0[35]),
        .O(\add_ln122_reg_1739[39]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[39]_i_8 
       (.I0(q0[33]),
        .I1(q0[34]),
        .O(\add_ln122_reg_1739[39]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[39]_i_9 
       (.I0(q0[32]),
        .I1(q0[33]),
        .O(\add_ln122_reg_1739[39]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[47]_i_2 
       (.I0(q0[46]),
        .I1(q0[47]),
        .O(\add_ln122_reg_1739[47]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[47]_i_3 
       (.I0(q0[45]),
        .I1(q0[46]),
        .O(\add_ln122_reg_1739[47]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[47]_i_4 
       (.I0(q0[44]),
        .I1(q0[45]),
        .O(\add_ln122_reg_1739[47]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[47]_i_5 
       (.I0(q0[43]),
        .I1(q0[44]),
        .O(\add_ln122_reg_1739[47]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[47]_i_6 
       (.I0(q0[42]),
        .I1(q0[43]),
        .O(\add_ln122_reg_1739[47]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[47]_i_7 
       (.I0(q0[41]),
        .I1(q0[42]),
        .O(\add_ln122_reg_1739[47]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[47]_i_8 
       (.I0(q0[40]),
        .I1(q0[41]),
        .O(\add_ln122_reg_1739[47]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[47]_i_9 
       (.I0(q0[39]),
        .I1(q0[40]),
        .O(\add_ln122_reg_1739[47]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[55]_i_2 
       (.I0(q0[54]),
        .I1(q0[55]),
        .O(\add_ln122_reg_1739[55]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[55]_i_3 
       (.I0(q0[53]),
        .I1(q0[54]),
        .O(\add_ln122_reg_1739[55]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[55]_i_4 
       (.I0(q0[52]),
        .I1(q0[53]),
        .O(\add_ln122_reg_1739[55]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[55]_i_5 
       (.I0(q0[51]),
        .I1(q0[52]),
        .O(\add_ln122_reg_1739[55]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[55]_i_6 
       (.I0(q0[50]),
        .I1(q0[51]),
        .O(\add_ln122_reg_1739[55]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[55]_i_7 
       (.I0(q0[49]),
        .I1(q0[50]),
        .O(\add_ln122_reg_1739[55]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[55]_i_8 
       (.I0(q0[48]),
        .I1(q0[49]),
        .O(\add_ln122_reg_1739[55]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[55]_i_9 
       (.I0(q0[47]),
        .I1(q0[48]),
        .O(\add_ln122_reg_1739[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[63]_i_2 
       (.I0(q0[62]),
        .I1(q0[63]),
        .O(\add_ln122_reg_1739[63]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[63]_i_3 
       (.I0(q0[61]),
        .I1(q0[62]),
        .O(\add_ln122_reg_1739[63]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[63]_i_4 
       (.I0(q0[60]),
        .I1(q0[61]),
        .O(\add_ln122_reg_1739[63]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[63]_i_5 
       (.I0(q0[59]),
        .I1(q0[60]),
        .O(\add_ln122_reg_1739[63]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[63]_i_6 
       (.I0(q0[58]),
        .I1(q0[59]),
        .O(\add_ln122_reg_1739[63]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[63]_i_7 
       (.I0(q0[57]),
        .I1(q0[58]),
        .O(\add_ln122_reg_1739[63]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[63]_i_8 
       (.I0(q0[56]),
        .I1(q0[57]),
        .O(\add_ln122_reg_1739[63]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln122_reg_1739[63]_i_9 
       (.I0(q0[55]),
        .I1(q0[56]),
        .O(\add_ln122_reg_1739[63]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[7]_i_2 
       (.I0(q0[7]),
        .I1(\add_ln122_reg_1739_reg[31] [7]),
        .O(\add_ln122_reg_1739[7]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[7]_i_3 
       (.I0(q0[6]),
        .I1(\add_ln122_reg_1739_reg[31] [6]),
        .O(\add_ln122_reg_1739[7]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[7]_i_4 
       (.I0(q0[5]),
        .I1(\add_ln122_reg_1739_reg[31] [5]),
        .O(\add_ln122_reg_1739[7]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[7]_i_5 
       (.I0(q0[4]),
        .I1(\add_ln122_reg_1739_reg[31] [4]),
        .O(\add_ln122_reg_1739[7]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[7]_i_6 
       (.I0(q0[3]),
        .I1(\add_ln122_reg_1739_reg[31] [3]),
        .O(\add_ln122_reg_1739[7]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[7]_i_7 
       (.I0(q0[2]),
        .I1(\add_ln122_reg_1739_reg[31] [2]),
        .O(\add_ln122_reg_1739[7]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[7]_i_8 
       (.I0(q0[1]),
        .I1(\add_ln122_reg_1739_reg[31] [1]),
        .O(\add_ln122_reg_1739[7]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln122_reg_1739[7]_i_9 
       (.I0(q0[0]),
        .I1(\add_ln122_reg_1739_reg[31] [0]),
        .O(\add_ln122_reg_1739[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln122_reg_1739_reg[15]_i_1 
       (.CI(\add_ln122_reg_1739_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln122_reg_1739_reg[15]_i_1_n_12 ,\add_ln122_reg_1739_reg[15]_i_1_n_13 ,\add_ln122_reg_1739_reg[15]_i_1_n_14 ,\add_ln122_reg_1739_reg[15]_i_1_n_15 ,\add_ln122_reg_1739_reg[15]_i_1_n_16 ,\add_ln122_reg_1739_reg[15]_i_1_n_17 ,\add_ln122_reg_1739_reg[15]_i_1_n_18 ,\add_ln122_reg_1739_reg[15]_i_1_n_19 }),
        .DI(q0[15:8]),
        .O(ram_reg_bram_1_0[15:8]),
        .S({\add_ln122_reg_1739[15]_i_2_n_12 ,\add_ln122_reg_1739[15]_i_3_n_12 ,\add_ln122_reg_1739[15]_i_4_n_12 ,\add_ln122_reg_1739[15]_i_5_n_12 ,\add_ln122_reg_1739[15]_i_6_n_12 ,\add_ln122_reg_1739[15]_i_7_n_12 ,\add_ln122_reg_1739[15]_i_8_n_12 ,\add_ln122_reg_1739[15]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln122_reg_1739_reg[23]_i_1 
       (.CI(\add_ln122_reg_1739_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln122_reg_1739_reg[23]_i_1_n_12 ,\add_ln122_reg_1739_reg[23]_i_1_n_13 ,\add_ln122_reg_1739_reg[23]_i_1_n_14 ,\add_ln122_reg_1739_reg[23]_i_1_n_15 ,\add_ln122_reg_1739_reg[23]_i_1_n_16 ,\add_ln122_reg_1739_reg[23]_i_1_n_17 ,\add_ln122_reg_1739_reg[23]_i_1_n_18 ,\add_ln122_reg_1739_reg[23]_i_1_n_19 }),
        .DI(q0[23:16]),
        .O(ram_reg_bram_1_0[23:16]),
        .S({\add_ln122_reg_1739[23]_i_2_n_12 ,\add_ln122_reg_1739[23]_i_3_n_12 ,\add_ln122_reg_1739[23]_i_4_n_12 ,\add_ln122_reg_1739[23]_i_5_n_12 ,\add_ln122_reg_1739[23]_i_6_n_12 ,\add_ln122_reg_1739[23]_i_7_n_12 ,\add_ln122_reg_1739[23]_i_8_n_12 ,\add_ln122_reg_1739[23]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln122_reg_1739_reg[31]_i_1 
       (.CI(\add_ln122_reg_1739_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln122_reg_1739_reg[31]_i_1_n_12 ,\add_ln122_reg_1739_reg[31]_i_1_n_13 ,\add_ln122_reg_1739_reg[31]_i_1_n_14 ,\add_ln122_reg_1739_reg[31]_i_1_n_15 ,\add_ln122_reg_1739_reg[31]_i_1_n_16 ,\add_ln122_reg_1739_reg[31]_i_1_n_17 ,\add_ln122_reg_1739_reg[31]_i_1_n_18 ,\add_ln122_reg_1739_reg[31]_i_1_n_19 }),
        .DI({\add_ln122_reg_1739_reg[31] [31],q0[30:24]}),
        .O(ram_reg_bram_1_0[31:24]),
        .S({S,\add_ln122_reg_1739[31]_i_3_n_12 ,\add_ln122_reg_1739[31]_i_4_n_12 ,\add_ln122_reg_1739[31]_i_5_n_12 ,\add_ln122_reg_1739[31]_i_6_n_12 ,\add_ln122_reg_1739[31]_i_7_n_12 ,\add_ln122_reg_1739[31]_i_8_n_12 ,\add_ln122_reg_1739[31]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln122_reg_1739_reg[39]_i_1 
       (.CI(\add_ln122_reg_1739_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln122_reg_1739_reg[39]_i_1_n_12 ,\add_ln122_reg_1739_reg[39]_i_1_n_13 ,\add_ln122_reg_1739_reg[39]_i_1_n_14 ,\add_ln122_reg_1739_reg[39]_i_1_n_15 ,\add_ln122_reg_1739_reg[39]_i_1_n_16 ,\add_ln122_reg_1739_reg[39]_i_1_n_17 ,\add_ln122_reg_1739_reg[39]_i_1_n_18 ,\add_ln122_reg_1739_reg[39]_i_1_n_19 }),
        .DI({q0[38:32],DI}),
        .O(ram_reg_bram_1_0[39:32]),
        .S({\add_ln122_reg_1739[39]_i_3_n_12 ,\add_ln122_reg_1739[39]_i_4_n_12 ,\add_ln122_reg_1739[39]_i_5_n_12 ,\add_ln122_reg_1739[39]_i_6_n_12 ,\add_ln122_reg_1739[39]_i_7_n_12 ,\add_ln122_reg_1739[39]_i_8_n_12 ,\add_ln122_reg_1739[39]_i_9_n_12 ,\add_ln122_reg_1739_reg[39] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln122_reg_1739_reg[47]_i_1 
       (.CI(\add_ln122_reg_1739_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln122_reg_1739_reg[47]_i_1_n_12 ,\add_ln122_reg_1739_reg[47]_i_1_n_13 ,\add_ln122_reg_1739_reg[47]_i_1_n_14 ,\add_ln122_reg_1739_reg[47]_i_1_n_15 ,\add_ln122_reg_1739_reg[47]_i_1_n_16 ,\add_ln122_reg_1739_reg[47]_i_1_n_17 ,\add_ln122_reg_1739_reg[47]_i_1_n_18 ,\add_ln122_reg_1739_reg[47]_i_1_n_19 }),
        .DI(q0[46:39]),
        .O(ram_reg_bram_1_0[47:40]),
        .S({\add_ln122_reg_1739[47]_i_2_n_12 ,\add_ln122_reg_1739[47]_i_3_n_12 ,\add_ln122_reg_1739[47]_i_4_n_12 ,\add_ln122_reg_1739[47]_i_5_n_12 ,\add_ln122_reg_1739[47]_i_6_n_12 ,\add_ln122_reg_1739[47]_i_7_n_12 ,\add_ln122_reg_1739[47]_i_8_n_12 ,\add_ln122_reg_1739[47]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln122_reg_1739_reg[55]_i_1 
       (.CI(\add_ln122_reg_1739_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln122_reg_1739_reg[55]_i_1_n_12 ,\add_ln122_reg_1739_reg[55]_i_1_n_13 ,\add_ln122_reg_1739_reg[55]_i_1_n_14 ,\add_ln122_reg_1739_reg[55]_i_1_n_15 ,\add_ln122_reg_1739_reg[55]_i_1_n_16 ,\add_ln122_reg_1739_reg[55]_i_1_n_17 ,\add_ln122_reg_1739_reg[55]_i_1_n_18 ,\add_ln122_reg_1739_reg[55]_i_1_n_19 }),
        .DI(q0[54:47]),
        .O(ram_reg_bram_1_0[55:48]),
        .S({\add_ln122_reg_1739[55]_i_2_n_12 ,\add_ln122_reg_1739[55]_i_3_n_12 ,\add_ln122_reg_1739[55]_i_4_n_12 ,\add_ln122_reg_1739[55]_i_5_n_12 ,\add_ln122_reg_1739[55]_i_6_n_12 ,\add_ln122_reg_1739[55]_i_7_n_12 ,\add_ln122_reg_1739[55]_i_8_n_12 ,\add_ln122_reg_1739[55]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln122_reg_1739_reg[63]_i_1 
       (.CI(\add_ln122_reg_1739_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln122_reg_1739_reg[63]_i_1_CO_UNCONNECTED [7],\add_ln122_reg_1739_reg[63]_i_1_n_13 ,\add_ln122_reg_1739_reg[63]_i_1_n_14 ,\add_ln122_reg_1739_reg[63]_i_1_n_15 ,\add_ln122_reg_1739_reg[63]_i_1_n_16 ,\add_ln122_reg_1739_reg[63]_i_1_n_17 ,\add_ln122_reg_1739_reg[63]_i_1_n_18 ,\add_ln122_reg_1739_reg[63]_i_1_n_19 }),
        .DI({1'b0,q0[61:55]}),
        .O(ram_reg_bram_1_0[63:56]),
        .S({\add_ln122_reg_1739[63]_i_2_n_12 ,\add_ln122_reg_1739[63]_i_3_n_12 ,\add_ln122_reg_1739[63]_i_4_n_12 ,\add_ln122_reg_1739[63]_i_5_n_12 ,\add_ln122_reg_1739[63]_i_6_n_12 ,\add_ln122_reg_1739[63]_i_7_n_12 ,\add_ln122_reg_1739[63]_i_8_n_12 ,\add_ln122_reg_1739[63]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln122_reg_1739_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln122_reg_1739_reg[7]_i_1_n_12 ,\add_ln122_reg_1739_reg[7]_i_1_n_13 ,\add_ln122_reg_1739_reg[7]_i_1_n_14 ,\add_ln122_reg_1739_reg[7]_i_1_n_15 ,\add_ln122_reg_1739_reg[7]_i_1_n_16 ,\add_ln122_reg_1739_reg[7]_i_1_n_17 ,\add_ln122_reg_1739_reg[7]_i_1_n_18 ,\add_ln122_reg_1739_reg[7]_i_1_n_19 }),
        .DI(q0[7:0]),
        .O(ram_reg_bram_1_0[7:0]),
        .S({\add_ln122_reg_1739[7]_i_2_n_12 ,\add_ln122_reg_1739[7]_i_3_n_12 ,\add_ln122_reg_1739[7]_i_4_n_12 ,\add_ln122_reg_1739[7]_i_5_n_12 ,\add_ln122_reg_1739[7]_i_6_n_12 ,\add_ln122_reg_1739[7]_i_7_n_12 ,\add_ln122_reg_1739[7]_i_8_n_12 ,\add_ln122_reg_1739[7]_i_9_n_12 }));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h20000002)) 
    \and_ln107_4_reg_1458[0]_i_1 
       (.I0(\and_ln107_4_reg_1458[0]_i_2_n_12 ),
        .I1(\and_ln107_4_reg_1458[0]_i_3_n_12 ),
        .I2(q0[25]),
        .I3(q0[24]),
        .I4(q0[63]),
        .O(and_ln107_4_fu_647_p2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h40000010)) 
    \and_ln107_4_reg_1458[0]_i_2 
       (.I0(\and_ln107_4_reg_1458_reg[0] ),
        .I1(q0[28]),
        .I2(\and_ln107_reg_1452[0]_i_8_n_12 ),
        .I3(q0[63]),
        .I4(q0[29]),
        .O(\and_ln107_4_reg_1458[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0100000000000001)) 
    \and_ln107_4_reg_1458[0]_i_3 
       (.I0(\and_ln107_reg_1452[0]_i_2_n_12 ),
        .I1(\and_ln107_4_reg_1458[0]_i_4_n_12 ),
        .I2(\and_ln107_4_reg_1458[0]_i_5_n_12 ),
        .I3(q0[63]),
        .I4(q0[24]),
        .I5(q0[23]),
        .O(\and_ln107_4_reg_1458[0]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h224FF244)) 
    \and_ln107_4_reg_1458[0]_i_4 
       (.I0(q0[20]),
        .I1(q0[19]),
        .I2(q0[26]),
        .I3(q0[63]),
        .I4(q0[25]),
        .O(\and_ln107_4_reg_1458[0]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \and_ln107_4_reg_1458[0]_i_5 
       (.I0(q0[17]),
        .I1(q0[18]),
        .I2(q0[63]),
        .O(\and_ln107_4_reg_1458[0]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \and_ln107_reg_1452[0]_i_1 
       (.I0(\and_ln107_reg_1452[0]_i_2_n_12 ),
        .I1(\and_ln107_reg_1452[0]_i_3_n_12 ),
        .I2(\and_ln107_reg_1452[0]_i_4_n_12 ),
        .I3(\and_ln107_reg_1452[0]_i_5_n_12 ),
        .I4(\and_ln107_reg_1452[0]_i_6_n_12 ),
        .O(and_ln107_fu_611_p2));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \and_ln107_reg_1452[0]_i_2 
       (.I0(q0[16]),
        .I1(q0[20]),
        .I2(q0[63]),
        .I3(q0[21]),
        .I4(q0[22]),
        .O(\and_ln107_reg_1452[0]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \and_ln107_reg_1452[0]_i_3 
       (.I0(q0[9]),
        .I1(q0[63]),
        .I2(q0[10]),
        .I3(q0[8]),
        .O(\and_ln107_reg_1452[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000080000001)) 
    \and_ln107_reg_1452[0]_i_4 
       (.I0(q0[17]),
        .I1(q0[18]),
        .I2(q0[63]),
        .I3(q0[14]),
        .I4(q0[15]),
        .I5(\and_ln107_reg_1452[0]_i_7_n_12 ),
        .O(\and_ln107_reg_1452[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h4500000000000051)) 
    \and_ln107_reg_1452[0]_i_5 
       (.I0(\or_ln107_reg_1463[0]_i_2_n_12 ),
        .I1(q0[29]),
        .I2(q0[30]),
        .I3(q0[63]),
        .I4(q0[12]),
        .I5(q0[13]),
        .O(\and_ln107_reg_1452[0]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0082)) 
    \and_ln107_reg_1452[0]_i_6 
       (.I0(\and_ln107_reg_1452[0]_i_8_n_12 ),
        .I1(q0[28]),
        .I2(q0[63]),
        .I3(\and_ln107_4_reg_1458_reg[0] ),
        .O(\and_ln107_reg_1452[0]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'h2FFFFFF4)) 
    \and_ln107_reg_1452[0]_i_7 
       (.I0(q0[12]),
        .I1(q0[11]),
        .I2(q0[63]),
        .I3(q0[19]),
        .I4(q0[23]),
        .O(\and_ln107_reg_1452[0]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'h80000001)) 
    \and_ln107_reg_1452[0]_i_8 
       (.I0(q0[26]),
        .I1(q0[27]),
        .I2(q0[63]),
        .I3(q0[30]),
        .I4(q0[31]),
        .O(\and_ln107_reg_1452[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(\ap_CS_fsm[23]_i_2_n_12 ),
        .I1(\ap_CS_fsm[23]_i_3_n_12 ),
        .I2(\ap_CS_fsm[23]_i_4_n_12 ),
        .I3(\ap_CS_fsm[23]_i_5_n_12 ),
        .I4(\ap_CS_fsm_reg[2] ),
        .I5(\ap_CS_fsm_reg[23] ),
        .O(\ap_CS_fsm_reg[1] [1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[23]_i_10 
       (.I0(q0[44]),
        .I1(q0[61]),
        .I2(q0[50]),
        .I3(q0[36]),
        .O(\ap_CS_fsm[23]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[23]_i_11 
       (.I0(q0[48]),
        .I1(q0[56]),
        .I2(q0[60]),
        .I3(q0[51]),
        .I4(\ap_CS_fsm[23]_i_16_n_12 ),
        .O(\ap_CS_fsm[23]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[23]_i_12 
       (.I0(q0[53]),
        .I1(q0[46]),
        .I2(q0[37]),
        .I3(q0[55]),
        .O(\ap_CS_fsm[23]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[23]_i_13 
       (.I0(q0[57]),
        .I1(q0[45]),
        .I2(q0[49]),
        .I3(q0[34]),
        .I4(\ap_CS_fsm[23]_i_17_n_12 ),
        .O(\ap_CS_fsm[23]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[23]_i_14 
       (.I0(q0[9]),
        .I1(q0[8]),
        .I2(q0[23]),
        .I3(q0[22]),
        .O(\ap_CS_fsm[23]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[23]_i_15 
       (.I0(q0[3]),
        .I1(q0[2]),
        .I2(q0[17]),
        .I3(q0[16]),
        .O(\ap_CS_fsm[23]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[23]_i_16 
       (.I0(q0[26]),
        .I1(q0[40]),
        .I2(q0[42]),
        .I3(q0[33]),
        .O(\ap_CS_fsm[23]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[23]_i_17 
       (.I0(q0[47]),
        .I1(q0[58]),
        .I2(q0[21]),
        .I3(q0[32]),
        .O(\ap_CS_fsm[23]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[23]_i_2 
       (.I0(\ap_CS_fsm[23]_i_6_n_12 ),
        .I1(q0[29]),
        .I2(q0[28]),
        .I3(q0[15]),
        .I4(q0[14]),
        .I5(\ap_CS_fsm[23]_i_7_n_12 ),
        .O(\ap_CS_fsm[23]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[23]_i_3 
       (.I0(\ap_CS_fsm[23]_i_8_n_12 ),
        .I1(q0[13]),
        .I2(q0[12]),
        .I3(q0[30]),
        .I4(q0[63]),
        .I5(\ap_CS_fsm[23]_i_9_n_12 ),
        .O(\ap_CS_fsm[23]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[23]_i_4 
       (.I0(\ap_CS_fsm[23]_i_10_n_12 ),
        .I1(q0[52]),
        .I2(q0[31]),
        .I3(q0[35]),
        .I4(q0[59]),
        .I5(\ap_CS_fsm[23]_i_11_n_12 ),
        .O(\ap_CS_fsm[23]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[23]_i_5 
       (.I0(\ap_CS_fsm[23]_i_12_n_12 ),
        .I1(q0[54]),
        .I2(q0[27]),
        .I3(q0[20]),
        .I4(q0[39]),
        .I5(\ap_CS_fsm[23]_i_13_n_12 ),
        .O(\ap_CS_fsm[23]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[23]_i_6 
       (.I0(q0[18]),
        .I1(q0[19]),
        .I2(q0[7]),
        .I3(q0[6]),
        .O(\ap_CS_fsm[23]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[23]_i_7 
       (.I0(q0[1]),
        .I1(q0[0]),
        .I2(q0[25]),
        .I3(q0[24]),
        .I4(\ap_CS_fsm[23]_i_14_n_12 ),
        .O(\ap_CS_fsm[23]_i_7_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[23]_i_8 
       (.I0(q0[4]),
        .I1(q0[5]),
        .I2(q0[10]),
        .I3(q0[11]),
        .O(\ap_CS_fsm[23]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[23]_i_9 
       (.I0(q0[38]),
        .I1(q0[41]),
        .I2(q0[62]),
        .I3(q0[43]),
        .I4(\ap_CS_fsm[23]_i_15_n_12 ),
        .O(\ap_CS_fsm[23]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[23]_i_2_n_12 ),
        .I1(\ap_CS_fsm[23]_i_3_n_12 ),
        .I2(\ap_CS_fsm[23]_i_4_n_12 ),
        .I3(\ap_CS_fsm[23]_i_5_n_12 ),
        .I4(\ap_CS_fsm_reg[2] ),
        .O(\ap_CS_fsm_reg[1] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__0_i_1
       (.I0(q0[30]),
        .I1(q0[31]),
        .O(ram_reg_bram_0_3));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__0_i_2
       (.I0(q0[31]),
        .I1(q0[30]),
        .O(ram_reg_bram_0_0[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry__0_i_3
       (.I0(q0[28]),
        .I1(q0[29]),
        .O(ram_reg_bram_0_0[6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry__0_i_4
       (.I0(q0[27]),
        .I1(q0[26]),
        .O(ram_reg_bram_0_0[5]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry__0_i_5
       (.I0(q0[25]),
        .I1(q0[24]),
        .O(ram_reg_bram_0_0[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry__0_i_6
       (.I0(q0[22]),
        .I1(q0[23]),
        .O(ram_reg_bram_0_0[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry__0_i_7
       (.I0(q0[20]),
        .I1(q0[21]),
        .O(ram_reg_bram_0_0[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry__0_i_8
       (.I0(q0[19]),
        .I1(q0[18]),
        .O(ram_reg_bram_0_0[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry__0_i_9
       (.I0(q0[16]),
        .I1(q0[17]),
        .O(ram_reg_bram_0_0[0]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__1_i_1
       (.I0(q0[47]),
        .I1(q0[46]),
        .O(ram_reg_bram_1_2[7]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__1_i_10
       (.I0(q0[45]),
        .I1(q0[44]),
        .O(ram_reg_bram_1_3[6]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__1_i_11
       (.I0(q0[43]),
        .I1(q0[42]),
        .O(ram_reg_bram_1_3[5]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__1_i_12
       (.I0(q0[40]),
        .I1(q0[41]),
        .O(ram_reg_bram_1_3[4]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__1_i_13
       (.I0(q0[39]),
        .I1(q0[38]),
        .O(ram_reg_bram_1_3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__1_i_14
       (.I0(q0[36]),
        .I1(q0[37]),
        .O(ram_reg_bram_1_3[2]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__1_i_15
       (.I0(q0[34]),
        .I1(q0[35]),
        .O(ram_reg_bram_1_3[1]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__1_i_16
       (.I0(q0[33]),
        .I1(q0[32]),
        .O(ram_reg_bram_1_3[0]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__1_i_2
       (.I0(q0[44]),
        .I1(q0[45]),
        .O(ram_reg_bram_1_2[6]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__1_i_3
       (.I0(q0[42]),
        .I1(q0[43]),
        .O(ram_reg_bram_1_2[5]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__1_i_4
       (.I0(q0[41]),
        .I1(q0[40]),
        .O(ram_reg_bram_1_2[4]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__1_i_5
       (.I0(q0[38]),
        .I1(q0[39]),
        .O(ram_reg_bram_1_2[3]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__1_i_6
       (.I0(q0[37]),
        .I1(q0[36]),
        .O(ram_reg_bram_1_2[2]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__1_i_7
       (.I0(q0[35]),
        .I1(q0[34]),
        .O(ram_reg_bram_1_2[1]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__1_i_8
       (.I0(q0[32]),
        .I1(q0[33]),
        .O(ram_reg_bram_1_2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__1_i_9
       (.I0(q0[46]),
        .I1(q0[47]),
        .O(ram_reg_bram_1_3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln107_fu_435_p2_carry__2_i_1
       (.I0(q0[63]),
        .I1(q0[62]),
        .O(ram_reg_bram_1_4[7]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__2_i_10
       (.I0(q0[60]),
        .I1(q0[61]),
        .O(ram_reg_bram_1_5[6]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__2_i_11
       (.I0(q0[59]),
        .I1(q0[58]),
        .O(ram_reg_bram_1_5[5]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__2_i_12
       (.I0(q0[57]),
        .I1(q0[56]),
        .O(ram_reg_bram_1_5[4]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__2_i_13
       (.I0(q0[55]),
        .I1(q0[54]),
        .O(ram_reg_bram_1_5[3]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__2_i_14
       (.I0(q0[52]),
        .I1(q0[53]),
        .O(ram_reg_bram_1_5[2]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__2_i_15
       (.I0(q0[51]),
        .I1(q0[50]),
        .O(ram_reg_bram_1_5[1]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__2_i_16
       (.I0(q0[49]),
        .I1(q0[48]),
        .O(ram_reg_bram_1_5[0]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__2_i_2
       (.I0(q0[61]),
        .I1(q0[60]),
        .O(ram_reg_bram_1_4[6]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__2_i_3
       (.I0(q0[58]),
        .I1(q0[59]),
        .O(ram_reg_bram_1_4[5]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__2_i_4
       (.I0(q0[56]),
        .I1(q0[57]),
        .O(ram_reg_bram_1_4[4]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__2_i_5
       (.I0(q0[54]),
        .I1(q0[55]),
        .O(ram_reg_bram_1_4[3]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__2_i_6
       (.I0(q0[53]),
        .I1(q0[52]),
        .O(ram_reg_bram_1_4[2]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__2_i_7
       (.I0(q0[50]),
        .I1(q0[51]),
        .O(ram_reg_bram_1_4[1]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_435_p2_carry__2_i_8
       (.I0(q0[48]),
        .I1(q0[49]),
        .O(ram_reg_bram_1_4[0]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_435_p2_carry__2_i_9
       (.I0(q0[62]),
        .I1(q0[63]),
        .O(ram_reg_bram_1_5[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry_i_1
       (.I0(q0[1]),
        .I1(q0[0]),
        .O(ram_reg_bram_0_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry_i_2
       (.I0(q0[14]),
        .I1(q0[15]),
        .O(ram_reg_bram_0_1[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry_i_3
       (.I0(q0[12]),
        .I1(q0[13]),
        .O(ram_reg_bram_0_1[6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry_i_4
       (.I0(q0[11]),
        .I1(q0[10]),
        .O(ram_reg_bram_0_1[5]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry_i_5
       (.I0(q0[8]),
        .I1(q0[9]),
        .O(ram_reg_bram_0_1[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry_i_6
       (.I0(q0[6]),
        .I1(q0[7]),
        .O(ram_reg_bram_0_1[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry_i_7
       (.I0(q0[5]),
        .I1(q0[4]),
        .O(ram_reg_bram_0_1[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_435_p2_carry_i_8
       (.I0(q0[2]),
        .I1(q0[3]),
        .O(ram_reg_bram_0_1[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln107_fu_435_p2_carry_i_9
       (.I0(q0[0]),
        .I1(q0[1]),
        .O(ram_reg_bram_0_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln162_reg_1423[0]_i_1 
       (.I0(\ap_CS_fsm[23]_i_2_n_12 ),
        .I1(\ap_CS_fsm[23]_i_3_n_12 ),
        .I2(\ap_CS_fsm[23]_i_4_n_12 ),
        .I3(\ap_CS_fsm[23]_i_5_n_12 ),
        .O(icmp_ln162_fu_429_p2));
  LUT5 #(
    .INIT(32'hA202A2A2)) 
    \or_ln107_reg_1463[0]_i_1 
       (.I0(\and_ln107_4_reg_1458[0]_i_2_n_12 ),
        .I1(\or_ln107_reg_1463[0]_i_2_n_12 ),
        .I2(\and_ln107_4_reg_1458[0]_i_3_n_12 ),
        .I3(\or_ln107_reg_1463[0]_i_3_n_12 ),
        .I4(\and_ln107_reg_1452[0]_i_3_n_12 ),
        .O(or_ln107_fu_653_p2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \or_ln107_reg_1463[0]_i_2 
       (.I0(q0[25]),
        .I1(q0[24]),
        .I2(q0[63]),
        .O(\or_ln107_reg_1463[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \or_ln107_reg_1463[0]_i_3 
       (.I0(q0[13]),
        .I1(q0[12]),
        .I2(q0[14]),
        .I3(q0[63]),
        .I4(q0[15]),
        .I5(q0[11]),
        .O(\or_ln107_reg_1463[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h5555555501010100)) 
    \q0[0]_i_1 
       (.I0(\q0[0]_i_2_n_12 ),
        .I1(bitoff_address0[3]),
        .I2(bitoff_address0[5]),
        .I3(\q0[0]_i_5_n_12 ),
        .I4(bitoff_address0[2]),
        .I5(\q0[0]_i_7_n_12 ),
        .O(\smax_fu_46_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \q0[0]_i_2 
       (.I0(q0[63]),
        .I1(q0[31]),
        .I2(\q0_reg[3] ),
        .O(\q0[0]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \q0[0]_i_3 
       (.I0(q0[27]),
        .I1(q0[63]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .I4(\q0_reg[1] [11]),
        .O(bitoff_address0[3]));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \q0[0]_i_4 
       (.I0(q0[29]),
        .I1(q0[63]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .I4(\q0_reg[1] [13]),
        .O(bitoff_address0[5]));
  LUT6 #(
    .INIT(64'h0000000006F6F606)) 
    \q0[0]_i_5 
       (.I0(\q0_reg[1] [8]),
        .I1(\q0_reg[1] [15]),
        .I2(\q0_reg[3] ),
        .I3(q0[24]),
        .I4(q0[63]),
        .I5(bitoff_address0[1]),
        .O(\q0[0]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \q0[0]_i_6 
       (.I0(q0[26]),
        .I1(q0[63]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .I4(\q0_reg[1] [10]),
        .O(bitoff_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF14551400)) 
    \q0[0]_i_7 
       (.I0(bitoff_address0[5]),
        .I1(q0[28]),
        .I2(q0[63]),
        .I3(\q0_reg[3] ),
        .I4(grp_Autocorrelation_fu_103_bitoff_address0[0]),
        .I5(bitoff_address0[6]),
        .O(\q0[0]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \q0[0]_i_9 
       (.I0(q0[63]),
        .I1(q0[30]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [14]),
        .I4(\q0_reg[1] [15]),
        .O(bitoff_address0[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hC4C0)) 
    \q0[1]_i_1 
       (.I0(\q0[3]_i_3_n_12 ),
        .I1(\q0[1]_i_2_n_12 ),
        .I2(\q0[1]_i_3_n_12 ),
        .I3(\q0[3]_i_4_n_12 ),
        .O(\smax_fu_46_reg[11] [1]));
  LUT6 #(
    .INIT(64'hF099009900990F99)) 
    \q0[1]_i_2 
       (.I0(\q0_reg[1] [15]),
        .I1(\q0_reg[1] [14]),
        .I2(q0[30]),
        .I3(\q0_reg[3] ),
        .I4(q0[31]),
        .I5(q0[63]),
        .O(\q0[1]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAABEFFBEFFBEAABE)) 
    \q0[1]_i_3 
       (.I0(bitoff_address0[5]),
        .I1(\q0_reg[1] [12]),
        .I2(\q0_reg[1] [15]),
        .I3(\q0_reg[3] ),
        .I4(q0[63]),
        .I5(q0[28]),
        .O(\q0[1]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q0[2]_i_1 
       (.I0(\q0[3]_i_3_n_12 ),
        .I1(\q0[3]_i_4_n_12 ),
        .I2(\q0[3]_i_5_n_12 ),
        .O(\smax_fu_46_reg[11] [2]));
  LUT3 #(
    .INIT(8'h10)) 
    \q0[3]_i_2 
       (.I0(\q0[3]_i_3_n_12 ),
        .I1(\q0[3]_i_4_n_12 ),
        .I2(\q0[3]_i_5_n_12 ),
        .O(\smax_fu_46_reg[11] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF06F6F606)) 
    \q0[3]_i_3 
       (.I0(\q0_reg[1] [11]),
        .I1(\q0_reg[1] [15]),
        .I2(\q0_reg[3] ),
        .I3(q0[63]),
        .I4(q0[27]),
        .I5(bitoff_address0[2]),
        .O(\q0[3]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF06F6F606)) 
    \q0[3]_i_4 
       (.I0(\q0_reg[1] [8]),
        .I1(\q0_reg[1] [15]),
        .I2(\q0_reg[3] ),
        .I3(q0[24]),
        .I4(q0[63]),
        .I5(bitoff_address0[1]),
        .O(\q0[3]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h0000000080108F1F)) 
    \q0[3]_i_5 
       (.I0(q0[63]),
        .I1(q0[31]),
        .I2(\q0_reg[3] ),
        .I3(q0[30]),
        .I4(grp_Autocorrelation_fu_103_bitoff_address0[1]),
        .I5(\q0[1]_i_3_n_12 ),
        .O(\q0[3]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \q0[3]_i_6 
       (.I0(q0[63]),
        .I1(q0[25]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .I4(\q0_reg[1] [9]),
        .O(bitoff_address0[1]));
  LUT6 #(
    .INIT(64'h5555555501010100)) 
    \q1[0]_i_1 
       (.I0(bitoff_address1[7]),
        .I1(bitoff_address1[3]),
        .I2(bitoff_address1[5]),
        .I3(\q1[0]_i_5_n_12 ),
        .I4(bitoff_address1[2]),
        .I5(\q1[0]_i_7_n_12 ),
        .O(\smax_fu_46_reg[3] [0]));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \q1[0]_i_2 
       (.I0(q0[63]),
        .I1(q0[23]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .I4(\q0_reg[1] [7]),
        .O(bitoff_address1[7]));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \q1[0]_i_3 
       (.I0(q0[63]),
        .I1(q0[19]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .I4(\q0_reg[1] [3]),
        .O(bitoff_address1[3]));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \q1[0]_i_4 
       (.I0(q0[63]),
        .I1(q0[21]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .I4(\q0_reg[1] [5]),
        .O(bitoff_address1[5]));
  LUT6 #(
    .INIT(64'h0000000006F6F606)) 
    \q1[0]_i_5 
       (.I0(\q0_reg[1] [0]),
        .I1(\q0_reg[1] [15]),
        .I2(\q0_reg[3] ),
        .I3(q0[16]),
        .I4(q0[63]),
        .I5(bitoff_address1[1]),
        .O(\q1[0]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \q1[0]_i_6 
       (.I0(q0[63]),
        .I1(q0[18]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .I4(\q0_reg[1] [2]),
        .O(bitoff_address1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40454540)) 
    \q1[0]_i_7 
       (.I0(bitoff_address1[5]),
        .I1(\q1[0]_i_8_n_12 ),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .I4(\q0_reg[1] [4]),
        .I5(bitoff_address1[6]),
        .O(\q1[0]_i_7_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q1[0]_i_8 
       (.I0(q0[20]),
        .I1(q0[63]),
        .O(\q1[0]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \q1[0]_i_9 
       (.I0(q0[63]),
        .I1(q0[22]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .I4(\q0_reg[1] [6]),
        .O(bitoff_address1[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hC4C0)) 
    \q1[1]_i_1 
       (.I0(\q1[3]_i_2_n_12 ),
        .I1(\q1[3]_i_4_n_12 ),
        .I2(\q1[3]_i_5_n_12 ),
        .I3(\q1[3]_i_3_n_12 ),
        .O(\smax_fu_46_reg[3] [1]));
  LUT4 #(
    .INIT(16'h00E0)) 
    \q1[2]_i_1 
       (.I0(\q1[3]_i_2_n_12 ),
        .I1(\q1[3]_i_3_n_12 ),
        .I2(\q1[3]_i_4_n_12 ),
        .I3(\q1[3]_i_5_n_12 ),
        .O(\smax_fu_46_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \q1[3]_i_1 
       (.I0(\q1[3]_i_2_n_12 ),
        .I1(\q1[3]_i_3_n_12 ),
        .I2(\q1[3]_i_4_n_12 ),
        .I3(\q1[3]_i_5_n_12 ),
        .O(\smax_fu_46_reg[3] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF06F6F606)) 
    \q1[3]_i_2 
       (.I0(\q0_reg[1] [3]),
        .I1(\q0_reg[1] [15]),
        .I2(\q0_reg[3] ),
        .I3(q0[19]),
        .I4(q0[63]),
        .I5(bitoff_address1[2]),
        .O(\q1[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF06F6F606)) 
    \q1[3]_i_3 
       (.I0(\q0_reg[1] [0]),
        .I1(\q0_reg[1] [15]),
        .I2(\q0_reg[3] ),
        .I3(q0[16]),
        .I4(q0[63]),
        .I5(bitoff_address1[1]),
        .O(\q1[3]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h00000000F90909F9)) 
    \q1[3]_i_4 
       (.I0(\q0_reg[1] [6]),
        .I1(\q0_reg[1] [15]),
        .I2(\q0_reg[3] ),
        .I3(q0[22]),
        .I4(q0[63]),
        .I5(bitoff_address1[7]),
        .O(\q1[3]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hAABEFFBEFFBEAABE)) 
    \q1[3]_i_5 
       (.I0(bitoff_address1[5]),
        .I1(\q0_reg[1] [4]),
        .I2(\q0_reg[1] [15]),
        .I3(\q0_reg[3] ),
        .I4(q0[63]),
        .I5(q0[20]),
        .O(\q1[3]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \q1[3]_i_6 
       (.I0(q0[63]),
        .I1(q0[17]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .I4(\q0_reg[1] [1]),
        .O(bitoff_address1[1]));
  LUT6 #(
    .INIT(64'h5555555501010100)) 
    \q2[0]_i_1 
       (.I0(bitoff_address2[7]),
        .I1(bitoff_address2[3]),
        .I2(bitoff_address2[5]),
        .I3(\q2[0]_i_5_n_12 ),
        .I4(bitoff_address2[2]),
        .I5(\q2[0]_i_7_n_12 ),
        .O(ram_reg_bram_0_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \q2[0]_i_2 
       (.I0(q0[15]),
        .I1(q0[63]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .O(bitoff_address2[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \q2[0]_i_3 
       (.I0(q0[63]),
        .I1(q0[11]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .O(bitoff_address2[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \q2[0]_i_4 
       (.I0(q0[63]),
        .I1(q0[13]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .O(bitoff_address2[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h4008)) 
    \q2[0]_i_5 
       (.I0(q0[8]),
        .I1(\q0_reg[3] ),
        .I2(q0[9]),
        .I3(q0[63]),
        .O(\q2[0]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \q2[0]_i_6 
       (.I0(q0[63]),
        .I1(q0[10]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .O(bitoff_address2[2]));
  LUT6 #(
    .INIT(64'h22F0FFF0FFF044F0)) 
    \q2[0]_i_7 
       (.I0(q0[13]),
        .I1(q0[12]),
        .I2(\q0_reg[1] [15]),
        .I3(\q0_reg[3] ),
        .I4(q0[63]),
        .I5(q0[14]),
        .O(\q2[0]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'hC4C0)) 
    \q2[1]_i_1 
       (.I0(\q2[1]_i_2_n_12 ),
        .I1(\q2[1]_i_3_n_12 ),
        .I2(\q2[1]_i_4_n_12 ),
        .I3(\q2[1]_i_5_n_12 ),
        .O(ram_reg_bram_0_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h5CFCFCAC)) 
    \q2[1]_i_2 
       (.I0(q0[11]),
        .I1(\q0_reg[1] [15]),
        .I2(\q0_reg[3] ),
        .I3(q0[10]),
        .I4(q0[63]),
        .O(\q2[1]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hA3030353)) 
    \q2[1]_i_3 
       (.I0(q0[14]),
        .I1(\q0_reg[1] [15]),
        .I2(\q0_reg[3] ),
        .I3(q0[63]),
        .I4(q0[15]),
        .O(\q2[1]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h5CFCFCAC)) 
    \q2[1]_i_4 
       (.I0(q0[13]),
        .I1(\q0_reg[1] [15]),
        .I2(\q0_reg[3] ),
        .I3(q0[12]),
        .I4(q0[63]),
        .O(\q2[1]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h5CFCFCAC)) 
    \q2[1]_i_5 
       (.I0(q0[8]),
        .I1(\q0_reg[1] [15]),
        .I2(\q0_reg[3] ),
        .I3(q0[9]),
        .I4(q0[63]),
        .O(\q2[1]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q2[2]_i_1 
       (.I0(\q2[3]_i_2_n_12 ),
        .I1(\q2[3]_i_3_n_12 ),
        .O(ram_reg_bram_0_4[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q2[3]_i_1 
       (.I0(\q2[3]_i_2_n_12 ),
        .I1(\q2[3]_i_3_n_12 ),
        .O(ram_reg_bram_0_4[3]));
  LUT6 #(
    .INIT(64'h00000000808F101F)) 
    \q2[3]_i_2 
       (.I0(q0[15]),
        .I1(q0[63]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .I4(q0[14]),
        .I5(\q2[1]_i_4_n_12 ),
        .O(\q2[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F70EFE0)) 
    \q2[3]_i_3 
       (.I0(q0[63]),
        .I1(q0[10]),
        .I2(\q0_reg[3] ),
        .I3(\q0_reg[1] [15]),
        .I4(q0[11]),
        .I5(\q2[1]_i_5_n_12 ),
        .O(\q2[3]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA20AAAA08)) 
    \q3[0]_i_1 
       (.I0(\q3[0]_i_2_n_12 ),
        .I1(q0[0]),
        .I2(q0[1]),
        .I3(q0[63]),
        .I4(q0[2]),
        .I5(\q3[0]_i_3_n_12 ),
        .O(ram_reg_bram_0_5[0]));
  LUT6 #(
    .INIT(64'hAF2F00000000F4F5)) 
    \q3[0]_i_2 
       (.I0(q0[5]),
        .I1(q0[4]),
        .I2(q0[6]),
        .I3(q0[3]),
        .I4(q0[7]),
        .I5(q0[63]),
        .O(\q3[0]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h2FF4)) 
    \q3[0]_i_3 
       (.I0(q0[5]),
        .I1(q0[4]),
        .I2(q0[6]),
        .I3(q0[63]),
        .O(\q3[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hC0034001C0030000)) 
    \q3[1]_i_1 
       (.I0(\q3[1]_i_2_n_12 ),
        .I1(q0[6]),
        .I2(q0[7]),
        .I3(q0[63]),
        .I4(\q3[1]_i_3_n_12 ),
        .I5(\q3[1]_i_4_n_12 ),
        .O(ram_reg_bram_0_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \q3[1]_i_2 
       (.I0(q0[3]),
        .I1(q0[2]),
        .I2(q0[63]),
        .O(\q3[1]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \q3[1]_i_3 
       (.I0(q0[5]),
        .I1(q0[4]),
        .I2(q0[63]),
        .O(\q3[1]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \q3[1]_i_4 
       (.I0(q0[0]),
        .I1(q0[1]),
        .I2(q0[63]),
        .O(\q3[1]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h8000000100000000)) 
    \q3[2]_i_1 
       (.I0(q0[5]),
        .I1(q0[4]),
        .I2(q0[63]),
        .I3(q0[6]),
        .I4(q0[7]),
        .I5(\q3[3]_i_3_n_12 ),
        .O(ram_reg_bram_0_5[2]));
  LUT6 #(
    .INIT(64'h0000000080000001)) 
    \q3[3]_i_2 
       (.I0(q0[5]),
        .I1(q0[4]),
        .I2(q0[63]),
        .I3(q0[6]),
        .I4(q0[7]),
        .I5(\q3[3]_i_3_n_12 ),
        .O(ram_reg_bram_0_5[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \q3[3]_i_3 
       (.I0(q0[2]),
        .I1(q0[3]),
        .I2(q0[63]),
        .I3(q0[1]),
        .I4(q0[0]),
        .O(\q3[3]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_0_15_0_0_i_10__0
       (.I0(q0[7]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[15]),
        .I3(\q0_reg[15] [4]),
        .O(ram_reg_0_15_0_0_i_10__0_n_12));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_0_15_0_0_i_11__0
       (.I0(q0[5]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[13]),
        .I3(\q0_reg[15] [4]),
        .O(ram_reg_0_15_0_0_i_11__0_n_12));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_0_15_0_0_i_12
       (.I0(q0[6]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[14]),
        .I3(\q0_reg[15] [4]),
        .O(ram_reg_0_15_0_0_i_12_n_12));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(ram_reg_0_15_0_0_i_6__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_0_0_i_7__1_n_12),
        .I3(\q0_reg[15] [1]),
        .I4(ram_reg_0_15_0_0_i_8_n_12),
        .I5(\q0_reg[15] [5]),
        .O(d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_6__0
       (.I0(ram_reg_0_15_0_0_i_9__0_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_2_2_i_2__0_n_12),
        .O(ram_reg_0_15_0_0_i_6__0_n_12));
  LUT6 #(
    .INIT(64'h00B800B8FFFF0000)) 
    ram_reg_0_15_0_0_i_7__1
       (.I0(q0[3]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[11]),
        .I3(\q0_reg[15] [4]),
        .I4(ram_reg_0_15_0_0_i_10__0_n_12),
        .I5(\q0_reg[15] [2]),
        .O(ram_reg_0_15_0_0_i_7__1_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_0_0_i_8
       (.I0(q0[1]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[9]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_0_0_i_11__0_n_12),
        .O(ram_reg_0_15_0_0_i_8_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_0_0_i_9__0
       (.I0(q0[2]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[10]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_0_0_i_12_n_12),
        .O(ram_reg_0_15_0_0_i_9__0_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_10_10_i_1__0
       (.I0(ram_reg_0_15_10_10_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_9_9_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_10_10_i_2__0
       (.I0(ram_reg_0_15_4_4_i_3_n_12),
        .I1(ram_reg_0_15_8_8_i_3_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_6_6_i_3_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_10_10_i_3_n_12),
        .O(ram_reg_0_15_10_10_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_10_10_i_3
       (.I0(q0[2]),
        .I1(q0[18]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[10]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[26]),
        .O(ram_reg_0_15_10_10_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_11_11_i_1__0
       (.I0(ram_reg_0_15_11_11_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_10_10_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_11_11_i_2__0
       (.I0(ram_reg_0_15_5_5_i_4_n_12),
        .I1(ram_reg_0_15_9_9_i_3_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_7_7_i_4_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_11_11_i_3_n_12),
        .O(ram_reg_0_15_11_11_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_11_11_i_3
       (.I0(q0[3]),
        .I1(q0[19]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[11]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[27]),
        .O(ram_reg_0_15_11_11_i_3_n_12));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_0_15_12_12_i_1__1
       (.I0(ram_reg_0_15_12_12_i_2__0_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_12_12_i_3_n_12),
        .I3(\q0_reg[15] [0]),
        .I4(ram_reg_0_15_11_11_i_2__0_n_12),
        .I5(\q0_reg[15] [5]),
        .O(d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_12_12_i_2__0
       (.I0(ram_reg_0_15_6_6_i_3_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_10_10_i_3_n_12),
        .O(ram_reg_0_15_12_12_i_2__0_n_12));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_12_12_i_3
       (.I0(ram_reg_0_15_8_8_i_3_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_12_12_i_4_n_12),
        .O(ram_reg_0_15_12_12_i_3_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_12_12_i_4
       (.I0(q0[4]),
        .I1(q0[20]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[12]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[28]),
        .O(ram_reg_0_15_12_12_i_4_n_12));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    ram_reg_0_15_13_13_i_1__1
       (.I0(ram_reg_0_15_12_12_i_2__0_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_12_12_i_3_n_12),
        .I3(ram_reg_0_15_13_13_i_2__0_n_12),
        .I4(\q0_reg[15] [0]),
        .I5(\q0_reg[15] [5]),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    ram_reg_0_15_13_13_i_2__0
       (.I0(ram_reg_0_15_7_7_i_4_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_11_11_i_3_n_12),
        .I3(ram_reg_0_15_9_9_i_3_n_12),
        .I4(ram_reg_0_15_13_13_i_3_n_12),
        .I5(\q0_reg[15] [1]),
        .O(ram_reg_0_15_13_13_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_13_13_i_3
       (.I0(q0[5]),
        .I1(q0[21]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[13]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[29]),
        .O(ram_reg_0_15_13_13_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_14_14_i_1__0
       (.I0(ram_reg_0_15_14_14_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_13_13_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_14_14_i_2__0
       (.I0(ram_reg_0_15_12_12_i_3_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_10_10_i_3_n_12),
        .I3(\q0_reg[15] [2]),
        .I4(ram_reg_0_15_14_14_i_3_n_12),
        .O(ram_reg_0_15_14_14_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_14_14_i_3
       (.I0(q0[6]),
        .I1(q0[22]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[14]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[30]),
        .O(ram_reg_0_15_14_14_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_15_15_i_1__0
       (.I0(ram_reg_0_15_15_15_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_14_14_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[15]));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    ram_reg_0_15_15_15_i_2__0
       (.I0(ram_reg_0_15_9_9_i_3_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_13_13_i_3_n_12),
        .I3(\q0_reg[15] [1]),
        .I4(ram_reg_0_15_11_11_i_3_n_12),
        .I5(ram_reg_0_15_15_15_i_3_n_12),
        .O(ram_reg_0_15_15_15_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_15_15_i_3
       (.I0(q0[7]),
        .I1(q0[23]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[15]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[31]),
        .O(ram_reg_0_15_15_15_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_1_1_i_1
       (.I0(ram_reg_0_15_1_1_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_0_0_i_6__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_1_1_i_2__0
       (.I0(ram_reg_0_15_0_0_i_7__1_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_1_1_i_3_n_12),
        .O(ram_reg_0_15_1_1_i_2__0_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_1_1_i_3
       (.I0(q0[5]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[13]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_5_5_i_3_n_12),
        .O(ram_reg_0_15_1_1_i_3_n_12));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_0_15_2_2_i_1__1
       (.I0(ram_reg_0_15_2_2_i_2__0_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_2_2_i_3_n_12),
        .I3(\q0_reg[15] [0]),
        .I4(ram_reg_0_15_1_1_i_2__0_n_12),
        .I5(\q0_reg[15] [5]),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_2_2_i_2__0
       (.I0(q0[4]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[12]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_2_2_i_4_n_12),
        .O(ram_reg_0_15_2_2_i_2__0_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_2_2_i_3
       (.I0(q0[6]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[14]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_2_2_i_5_n_12),
        .O(ram_reg_0_15_2_2_i_3_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_2_2_i_4
       (.I0(q0[8]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[0]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[16]),
        .O(ram_reg_0_15_2_2_i_4_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_2_2_i_5
       (.I0(q0[10]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[2]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[18]),
        .O(ram_reg_0_15_2_2_i_5_n_12));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    ram_reg_0_15_3_3_i_1__1
       (.I0(ram_reg_0_15_2_2_i_2__0_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_2_2_i_3_n_12),
        .I3(ram_reg_0_15_3_3_i_2__0_n_12),
        .I4(\q0_reg[15] [0]),
        .I5(\q0_reg[15] [5]),
        .O(d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_3_3_i_2__0
       (.I0(ram_reg_0_15_1_1_i_3_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_3_3_i_3_n_12),
        .O(ram_reg_0_15_3_3_i_2__0_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_3_3_i_3
       (.I0(q0[7]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[15]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_7_7_i_3_n_12),
        .O(ram_reg_0_15_3_3_i_3_n_12));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_0_15_4_4_i_1__1
       (.I0(ram_reg_0_15_2_2_i_3_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_4_4_i_2__0_n_12),
        .I3(\q0_reg[15] [0]),
        .I4(ram_reg_0_15_3_3_i_2__0_n_12),
        .I5(\q0_reg[15] [5]),
        .O(d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_4_4_i_2__0
       (.I0(ram_reg_0_15_2_2_i_4_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_4_4_i_3_n_12),
        .O(ram_reg_0_15_4_4_i_2__0_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_4_4_i_3
       (.I0(q0[12]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[4]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[20]),
        .O(ram_reg_0_15_4_4_i_3_n_12));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    ram_reg_0_15_5_5_i_1__1
       (.I0(ram_reg_0_15_2_2_i_3_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_4_4_i_2__0_n_12),
        .I3(ram_reg_0_15_5_5_i_2__0_n_12),
        .I4(\q0_reg[15] [0]),
        .I5(\q0_reg[15] [5]),
        .O(d0[5]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    ram_reg_0_15_5_5_i_2__0
       (.I0(ram_reg_0_15_5_5_i_3_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_5_5_i_4_n_12),
        .I3(ram_reg_0_15_3_3_i_3_n_12),
        .I4(\q0_reg[15] [1]),
        .O(ram_reg_0_15_5_5_i_2__0_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_5_5_i_3
       (.I0(q0[9]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[1]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[17]),
        .O(ram_reg_0_15_5_5_i_3_n_12));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_5_5_i_4
       (.I0(q0[13]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[5]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[21]),
        .O(ram_reg_0_15_5_5_i_4_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_6_6_i_1__0
       (.I0(ram_reg_0_15_6_6_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_5_5_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_6_6_i_2__0
       (.I0(ram_reg_0_15_2_2_i_4_n_12),
        .I1(ram_reg_0_15_4_4_i_3_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_2_2_i_5_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_6_6_i_3_n_12),
        .O(ram_reg_0_15_6_6_i_2__0_n_12));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_6_6_i_3
       (.I0(q0[14]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[6]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[22]),
        .O(ram_reg_0_15_6_6_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_7_7_i_1__0
       (.I0(ram_reg_0_15_7_7_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_6_6_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_7_7_i_2__0
       (.I0(ram_reg_0_15_5_5_i_3_n_12),
        .I1(ram_reg_0_15_5_5_i_4_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_7_7_i_3_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_7_7_i_4_n_12),
        .O(ram_reg_0_15_7_7_i_2__0_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_7_7_i_3
       (.I0(q0[11]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[3]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[19]),
        .O(ram_reg_0_15_7_7_i_3_n_12));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_7_7_i_4
       (.I0(q0[15]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[7]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[23]),
        .O(ram_reg_0_15_7_7_i_4_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_8_8_i_1__0
       (.I0(ram_reg_0_15_8_8_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_7_7_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_8_8_i_2__0
       (.I0(ram_reg_0_15_2_2_i_5_n_12),
        .I1(ram_reg_0_15_6_6_i_3_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_4_4_i_3_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_8_8_i_3_n_12),
        .O(ram_reg_0_15_8_8_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_8_8_i_3
       (.I0(q0[0]),
        .I1(q0[16]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[8]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[24]),
        .O(ram_reg_0_15_8_8_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_9_9_i_1__0
       (.I0(ram_reg_0_15_9_9_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_8_8_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_9_9_i_2__0
       (.I0(ram_reg_0_15_7_7_i_3_n_12),
        .I1(ram_reg_0_15_7_7_i_4_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_5_5_i_4_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_9_9_i_3_n_12),
        .O(ram_reg_0_15_9_9_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_9_9_i_3
       (.I0(q0[1]),
        .I1(q0[17]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[9]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[25]),
        .O(ram_reg_0_15_9_9_i_3_n_12));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "inst/L_ACF_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(d1[31:0]),
        .DINBDIN(ram_reg_bram_1_6[31:0]),
        .DINPADINP(d1[35:32]),
        .DINPBDINP(ram_reg_bram_1_6[35:32]),
        .DOUTADOUT(q1[31:0]),
        .DOUTBDOUT(q0[31:0]),
        .DOUTPADOUTP(q1[35:32]),
        .DOUTPBDOUTP(q0[35:32]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ce1),
        .ENBWREN(ce0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d28" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d28" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "inst/L_ACF_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_1
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,d1[63:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_6[63:36]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:28],q1[63:36]}),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:28],q0[63:36]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ce1),
        .ENBWREN(ce0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[0]_i_1 
       (.I0(q0[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[10]_i_1 
       (.I0(q0[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[11]_i_1 
       (.I0(q0[11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[12]_i_1 
       (.I0(q0[12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[13]_i_1 
       (.I0(q0[13]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[14]_i_1 
       (.I0(q0[14]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[15]_i_1 
       (.I0(q0[15]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[16]_i_1 
       (.I0(q0[16]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[17]_i_1 
       (.I0(q0[17]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[18]_i_1 
       (.I0(q0[18]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[19]_i_1 
       (.I0(q0[19]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[1]_i_1 
       (.I0(q0[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[20]_i_1 
       (.I0(q0[20]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[21]_i_1 
       (.I0(q0[21]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[22]_i_1 
       (.I0(q0[22]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[23]_i_1 
       (.I0(q0[23]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[24]_i_1 
       (.I0(q0[24]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[25]_i_1 
       (.I0(q0[25]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[26]_i_1 
       (.I0(q0[26]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[27]_i_1 
       (.I0(q0[27]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[28]_i_1 
       (.I0(q0[28]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[29]_i_1 
       (.I0(q0[29]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[2]_i_1 
       (.I0(q0[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[30]_i_1 
       (.I0(q0[30]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[31]_i_1 
       (.I0(q0[31]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[32]_i_1 
       (.I0(q0[32]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[32]),
        .O(D[32]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[33]_i_1 
       (.I0(q0[33]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[33]),
        .O(D[33]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[34]_i_1 
       (.I0(q0[34]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[34]),
        .O(D[34]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[35]_i_1 
       (.I0(q0[35]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[35]),
        .O(D[35]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[36]_i_1 
       (.I0(q0[36]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[36]),
        .O(D[36]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[37]_i_1 
       (.I0(q0[37]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[37]),
        .O(D[37]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[38]_i_1 
       (.I0(q0[38]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[38]),
        .O(D[38]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[39]_i_1 
       (.I0(q0[39]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[39]),
        .O(D[39]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[3]_i_1 
       (.I0(q0[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[40]_i_1 
       (.I0(q0[40]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[40]),
        .O(D[40]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[41]_i_1 
       (.I0(q0[41]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[41]),
        .O(D[41]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[42]_i_1 
       (.I0(q0[42]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[42]),
        .O(D[42]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[43]_i_1 
       (.I0(q0[43]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[43]),
        .O(D[43]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[44]_i_1 
       (.I0(q0[44]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[44]),
        .O(D[44]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[45]_i_1 
       (.I0(q0[45]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[45]),
        .O(D[45]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[46]_i_1 
       (.I0(q0[46]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[46]),
        .O(D[46]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[47]_i_1 
       (.I0(q0[47]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[47]),
        .O(D[47]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[48]_i_1 
       (.I0(q0[48]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[48]),
        .O(D[48]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[49]_i_1 
       (.I0(q0[49]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[49]),
        .O(D[49]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[4]_i_1 
       (.I0(q0[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[50]_i_1 
       (.I0(q0[50]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[50]),
        .O(D[50]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[51]_i_1 
       (.I0(q0[51]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[51]),
        .O(D[51]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[52]_i_1 
       (.I0(q0[52]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[52]),
        .O(D[52]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[53]_i_1 
       (.I0(q0[53]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[53]),
        .O(D[53]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[54]_i_1 
       (.I0(q0[54]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[54]),
        .O(D[54]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[55]_i_1 
       (.I0(q0[55]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[55]),
        .O(D[55]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[56]_i_1 
       (.I0(q0[56]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[56]),
        .O(D[56]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[57]_i_1 
       (.I0(q0[57]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[57]),
        .O(D[57]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[58]_i_1 
       (.I0(q0[58]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[58]),
        .O(D[58]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[59]_i_1 
       (.I0(q0[59]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[59]),
        .O(D[59]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[5]_i_1 
       (.I0(q0[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[60]_i_1 
       (.I0(q0[60]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[60]),
        .O(D[60]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[61]_i_1 
       (.I0(q0[61]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[61]),
        .O(D[61]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[62]_i_1 
       (.I0(q0[62]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[62]),
        .O(D[62]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[63]_i_2 
       (.I0(q0[63]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[63]),
        .O(D[63]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[6]_i_1 
       (.I0(q0[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[7]_i_1 
       (.I0(q0[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[8]_i_1 
       (.I0(q0[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_427[9]_i_1 
       (.I0(q0[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q1[9]),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Quantization_and_coding
   (LARc_d0,
    LARc_q1_0_sp_1,
    \ap_CS_fsm_reg[7]_0 ,
    LARc_q1_15_sp_1,
    LARc_address0,
    LARc_address1,
    LARc_ce1,
    D,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[6]_1 ,
    LARc_we1,
    LARc_d1,
    \LARc_q1[0]_0 ,
    LARc_q1_10_sp_1,
    \LARc_q1[10]_0 ,
    LARc_q1_3_sp_1,
    LARc_q1_1_sp_1,
    \ap_CS_fsm_reg[7]_2 ,
    \select_ln283_1_reg_1499_reg[4]_0 ,
    \ap_CS_fsm_reg[7]_3 ,
    ap_done,
    ap_clk,
    LARc_q0,
    LARc_q1,
    Q,
    ap_enable_reg_pp0_iter1,
    LARc_d0_2_sp_1,
    B,
    \LARc_d0[6] ,
    \LARc_d0[6]_0 ,
    \LARc_address0[2] ,
    \LARc_address0[2]_0 ,
    \LARc_address1[2] ,
    ap_enable_reg_pp0_iter0,
    grp_Quantization_and_coding_fu_122_ap_start_reg,
    ap_start,
    LARc_we0,
    \LARc_d0[6]_1 ,
    \LARc_d0[6]_2 ,
    \LARc_d0[6]_3 ,
    CO,
    \LARc_d0[1] ,
    \LARc_d0[2]_0 ,
    LARc_d0_3_sp_1,
    LARc_d0_0_sp_1,
    \LARc_d0[5]_INST_0_i_6 ,
    \LARc_d0[5]_INST_0_i_6_0 ,
    \LARc_d0[5]_INST_0_i_6_1 ,
    \LARc_d0[5]_INST_0_i_6_2 ,
    LARc_address0_1_sp_1,
    \LARc_d0[4]_INST_0_i_1 ,
    ap_rst);
  output [3:0]LARc_d0;
  output LARc_q1_0_sp_1;
  output [0:0]\ap_CS_fsm_reg[7]_0 ;
  output LARc_q1_15_sp_1;
  output [1:0]LARc_address0;
  output [1:0]LARc_address1;
  output LARc_ce1;
  output [1:0]D;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output LARc_we1;
  output [6:0]LARc_d1;
  output \LARc_q1[0]_0 ;
  output LARc_q1_10_sp_1;
  output \LARc_q1[10]_0 ;
  output LARc_q1_3_sp_1;
  output LARc_q1_1_sp_1;
  output \ap_CS_fsm_reg[7]_2 ;
  output \select_ln283_1_reg_1499_reg[4]_0 ;
  output \ap_CS_fsm_reg[7]_3 ;
  output ap_done;
  input ap_clk;
  input [15:0]LARc_q0;
  input [15:0]LARc_q1;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter1;
  input LARc_d0_2_sp_1;
  input [3:0]B;
  input \LARc_d0[6] ;
  input \LARc_d0[6]_0 ;
  input [1:0]\LARc_address0[2] ;
  input \LARc_address0[2]_0 ;
  input [1:0]\LARc_address1[2] ;
  input ap_enable_reg_pp0_iter0;
  input grp_Quantization_and_coding_fu_122_ap_start_reg;
  input ap_start;
  input LARc_we0;
  input \LARc_d0[6]_1 ;
  input \LARc_d0[6]_2 ;
  input \LARc_d0[6]_3 ;
  input [0:0]CO;
  input [0:0]\LARc_d0[1] ;
  input \LARc_d0[2]_0 ;
  input LARc_d0_3_sp_1;
  input LARc_d0_0_sp_1;
  input \LARc_d0[5]_INST_0_i_6 ;
  input \LARc_d0[5]_INST_0_i_6_0 ;
  input \LARc_d0[5]_INST_0_i_6_1 ;
  input \LARc_d0[5]_INST_0_i_6_2 ;
  input LARc_address0_1_sp_1;
  input \LARc_d0[4]_INST_0_i_1 ;
  input ap_rst;

  wire [3:0]B;
  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]LARc_address0;
  wire \LARc_address0[1]_INST_0_i_1_n_12 ;
  wire \LARc_address0[1]_INST_0_i_3_n_12 ;
  wire [1:0]\LARc_address0[2] ;
  wire \LARc_address0[2]_0 ;
  wire \LARc_address0[2]_INST_0_i_1_n_12 ;
  wire LARc_address0_1_sn_1;
  wire [1:0]LARc_address1;
  wire [1:0]\LARc_address1[2] ;
  wire LARc_ce1;
  wire LARc_ce1_INST_0_i_1_n_12;
  wire [3:0]LARc_d0;
  wire \LARc_d0[0]_INST_0_i_2_n_12 ;
  wire \LARc_d0[0]_INST_0_i_3_n_12 ;
  wire [0:0]\LARc_d0[1] ;
  wire \LARc_d0[1]_INST_0_i_6_n_12 ;
  wire \LARc_d0[2]_0 ;
  wire \LARc_d0[2]_INST_0_i_2_n_12 ;
  wire \LARc_d0[2]_INST_0_i_3_n_12 ;
  wire \LARc_d0[2]_INST_0_i_4_n_12 ;
  wire \LARc_d0[2]_INST_0_i_5_n_12 ;
  wire \LARc_d0[3]_INST_0_i_1_n_12 ;
  wire \LARc_d0[3]_INST_0_i_2_n_12 ;
  wire \LARc_d0[3]_INST_0_i_3_n_12 ;
  wire \LARc_d0[3]_INST_0_i_6_n_12 ;
  wire \LARc_d0[4]_INST_0_i_1 ;
  wire \LARc_d0[5]_INST_0_i_6 ;
  wire \LARc_d0[5]_INST_0_i_6_0 ;
  wire \LARc_d0[5]_INST_0_i_6_1 ;
  wire \LARc_d0[5]_INST_0_i_6_2 ;
  wire \LARc_d0[6] ;
  wire \LARc_d0[6]_0 ;
  wire \LARc_d0[6]_1 ;
  wire \LARc_d0[6]_2 ;
  wire \LARc_d0[6]_3 ;
  wire \LARc_d0[6]_INST_0_i_2_n_12 ;
  wire \LARc_d0[6]_INST_0_i_3_n_12 ;
  wire \LARc_d0[6]_INST_0_i_5_n_12 ;
  wire LARc_d0_0_sn_1;
  wire LARc_d0_2_sn_1;
  wire LARc_d0_3_sn_1;
  wire [6:0]LARc_d1;
  wire \LARc_d1[0]_INST_0_i_1_n_12 ;
  wire \LARc_d1[1]_INST_0_i_1_n_12 ;
  wire \LARc_d1[2]_INST_0_i_1_n_12 ;
  wire \LARc_d1[3]_INST_0_i_1_n_12 ;
  wire [15:0]LARc_q0;
  wire [15:0]LARc_q1;
  wire \LARc_q1[0]_0 ;
  wire \LARc_q1[10]_0 ;
  wire LARc_q1_0_sn_1;
  wire LARc_q1_10_sn_1;
  wire LARc_q1_15_sn_1;
  wire LARc_q1_1_sn_1;
  wire LARc_q1_3_sn_1;
  wire LARc_we0;
  wire LARc_we1;
  wire [3:0]Q;
  wire add_ln48_1_fu_371_p2_carry__0_i_1_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_2_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_3_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_4_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_5_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_6_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_7_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_8_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_9_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_n_13;
  wire add_ln48_1_fu_371_p2_carry__0_n_14;
  wire add_ln48_1_fu_371_p2_carry__0_n_15;
  wire add_ln48_1_fu_371_p2_carry__0_n_16;
  wire add_ln48_1_fu_371_p2_carry__0_n_17;
  wire add_ln48_1_fu_371_p2_carry__0_n_18;
  wire add_ln48_1_fu_371_p2_carry__0_n_19;
  wire add_ln48_1_fu_371_p2_carry__1_i_1_n_12;
  wire add_ln48_1_fu_371_p2_carry__1_n_19;
  wire add_ln48_1_fu_371_p2_carry_i_1_n_12;
  wire add_ln48_1_fu_371_p2_carry_i_2_n_12;
  wire add_ln48_1_fu_371_p2_carry_i_3_n_12;
  wire add_ln48_1_fu_371_p2_carry_i_4_n_12;
  wire add_ln48_1_fu_371_p2_carry_i_5_n_12;
  wire add_ln48_1_fu_371_p2_carry_i_6_n_12;
  wire add_ln48_1_fu_371_p2_carry_i_7_n_12;
  wire add_ln48_1_fu_371_p2_carry_n_12;
  wire add_ln48_1_fu_371_p2_carry_n_13;
  wire add_ln48_1_fu_371_p2_carry_n_14;
  wire add_ln48_1_fu_371_p2_carry_n_15;
  wire add_ln48_1_fu_371_p2_carry_n_16;
  wire add_ln48_1_fu_371_p2_carry_n_17;
  wire add_ln48_1_fu_371_p2_carry_n_18;
  wire add_ln48_1_fu_371_p2_carry_n_19;
  wire add_ln48_2_fu_505_p2_carry__0_i_1_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_2_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_3_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_4_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_5_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_6_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_7_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_8_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_9_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_n_13;
  wire add_ln48_2_fu_505_p2_carry__0_n_14;
  wire add_ln48_2_fu_505_p2_carry__0_n_15;
  wire add_ln48_2_fu_505_p2_carry__0_n_16;
  wire add_ln48_2_fu_505_p2_carry__0_n_17;
  wire add_ln48_2_fu_505_p2_carry__0_n_18;
  wire add_ln48_2_fu_505_p2_carry__0_n_19;
  wire add_ln48_2_fu_505_p2_carry__1_i_1_n_12;
  wire add_ln48_2_fu_505_p2_carry__1_n_18;
  wire add_ln48_2_fu_505_p2_carry_i_1_n_12;
  wire add_ln48_2_fu_505_p2_carry_i_2_n_12;
  wire add_ln48_2_fu_505_p2_carry_i_3_n_12;
  wire add_ln48_2_fu_505_p2_carry_i_4_n_12;
  wire add_ln48_2_fu_505_p2_carry_i_5_n_12;
  wire add_ln48_2_fu_505_p2_carry_i_6_n_12;
  wire add_ln48_2_fu_505_p2_carry_i_7_n_12;
  wire add_ln48_2_fu_505_p2_carry_n_12;
  wire add_ln48_2_fu_505_p2_carry_n_13;
  wire add_ln48_2_fu_505_p2_carry_n_14;
  wire add_ln48_2_fu_505_p2_carry_n_15;
  wire add_ln48_2_fu_505_p2_carry_n_16;
  wire add_ln48_2_fu_505_p2_carry_n_17;
  wire add_ln48_2_fu_505_p2_carry_n_18;
  wire add_ln48_2_fu_505_p2_carry_n_19;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg[7]_3 ;
  wire \ap_CS_fsm_reg_n_12_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire ap_start;
  wire grp_Quantization_and_coding_fu_122_ap_start_reg;
  wire \icmp_ln40_12_reg_1489_reg_n_12_[0] ;
  wire icmp_ln40_13_fu_959_p2_carry_i_1_n_12;
  wire icmp_ln40_13_fu_959_p2_carry_i_2_n_12;
  wire icmp_ln40_13_fu_959_p2_carry_i_3_n_12;
  wire icmp_ln40_13_fu_959_p2_carry_i_4_n_12;
  wire icmp_ln40_13_fu_959_p2_carry_n_18;
  wire icmp_ln40_13_fu_959_p2_carry_n_19;
  wire icmp_ln40_15_fu_1165_p2_carry_n_18;
  wire icmp_ln40_15_fu_1165_p2_carry_n_19;
  wire \icmp_ln40_16_reg_1519_reg_n_12_[0] ;
  wire icmp_ln40_17_fu_1249_p2_carry_n_18;
  wire icmp_ln40_17_fu_1249_p2_carry_n_19;
  wire \icmp_ln40_18_reg_1529_reg_n_12_[0] ;
  wire icmp_ln40_9_fu_703_p2_carry_i_1_n_12;
  wire icmp_ln40_9_fu_703_p2_carry_i_2_n_12;
  wire icmp_ln40_9_fu_703_p2_carry_i_3_n_12;
  wire icmp_ln40_9_fu_703_p2_carry_n_18;
  wire icmp_ln40_9_fu_703_p2_carry_n_19;
  wire mul_16s_15ns_31_1_1_U89_n_13;
  wire mul_16s_15ns_31_1_1_U89_n_14;
  wire mul_16s_15ns_31_1_1_U89_n_15;
  wire mul_16s_15ns_31_1_1_U89_n_16;
  wire mul_16s_15ns_31_1_1_U89_n_17;
  wire mul_16s_15ns_31_1_1_U89_n_18;
  wire mul_16s_15ns_31_1_1_U89_n_19;
  wire mul_16s_15ns_31_1_1_U90_n_13;
  wire mul_16s_15ns_31_1_1_U90_n_14;
  wire mul_16s_15ns_31_1_1_U90_n_15;
  wire mul_16s_15ns_31_1_1_U90_n_16;
  wire mul_16s_15ns_31_1_1_U90_n_17;
  wire mul_16s_15ns_31_1_1_U90_n_18;
  wire mul_16s_15ns_31_1_1_U90_n_19;
  wire mul_16s_15ns_31_1_1_U90_n_20;
  wire mul_16s_15ns_31_1_1_U90_n_21;
  wire mul_16s_15ns_31_1_1_U90_n_22;
  wire mul_16s_15ns_31_1_1_U91_n_13;
  wire mul_16s_15ns_31_1_1_U91_n_14;
  wire mul_16s_15ns_31_1_1_U91_n_15;
  wire mul_16s_15ns_31_1_1_U91_n_16;
  wire mul_16s_15ns_31_1_1_U91_n_17;
  wire mul_16s_15ns_31_1_1_U91_n_18;
  wire mul_16s_15ns_31_1_1_U91_n_19;
  wire mul_16s_15ns_31_1_1_U91_n_20;
  wire mul_16s_15ns_31_1_1_U91_n_21;
  wire mul_16s_15ns_31_1_1_U91_n_22;
  wire [5:5]select_ln277_1_reg_1449;
  wire \select_ln277_1_reg_1449[0]_i_1_n_12 ;
  wire \select_ln277_1_reg_1449[1]_i_1_n_12 ;
  wire \select_ln277_1_reg_1449[2]_i_1_n_12 ;
  wire \select_ln277_1_reg_1449[3]_i_1_n_12 ;
  wire \select_ln277_1_reg_1449[4]_i_1_n_12 ;
  wire \select_ln277_1_reg_1449[4]_i_2_n_12 ;
  wire \select_ln277_1_reg_1449[5]_i_2_n_12 ;
  wire \select_ln277_1_reg_1449[5]_i_3_n_12 ;
  wire \select_ln277_1_reg_1449[5]_i_4_n_12 ;
  wire \select_ln277_1_reg_1449[5]_i_5_n_12 ;
  wire \select_ln277_1_reg_1449[5]_i_6_n_12 ;
  wire \select_ln277_1_reg_1449[6]_i_1_n_12 ;
  wire \select_ln277_1_reg_1449_reg_n_12_[0] ;
  wire \select_ln277_1_reg_1449_reg_n_12_[1] ;
  wire \select_ln277_1_reg_1449_reg_n_12_[2] ;
  wire \select_ln277_1_reg_1449_reg_n_12_[3] ;
  wire \select_ln277_1_reg_1449_reg_n_12_[4] ;
  wire \select_ln277_1_reg_1449_reg_n_12_[5] ;
  wire \select_ln277_1_reg_1449_reg_n_12_[6] ;
  wire [5:5]select_ln278_1_reg_1454;
  wire \select_ln278_1_reg_1454[0]_i_1_n_12 ;
  wire \select_ln278_1_reg_1454[1]_i_1_n_12 ;
  wire \select_ln278_1_reg_1454[2]_i_1_n_12 ;
  wire \select_ln278_1_reg_1454[2]_i_2_n_12 ;
  wire \select_ln278_1_reg_1454[3]_i_1_n_12 ;
  wire \select_ln278_1_reg_1454[3]_i_2_n_12 ;
  wire \select_ln278_1_reg_1454[4]_i_1_n_12 ;
  wire \select_ln278_1_reg_1454[4]_i_2_n_12 ;
  wire \select_ln278_1_reg_1454[5]_i_2_n_12 ;
  wire \select_ln278_1_reg_1454[5]_i_3_n_12 ;
  wire \select_ln278_1_reg_1454[5]_i_4_n_12 ;
  wire \select_ln278_1_reg_1454[5]_i_5_n_12 ;
  wire \select_ln278_1_reg_1454[6]_i_1_n_12 ;
  wire \select_ln278_1_reg_1454_reg_n_12_[0] ;
  wire \select_ln278_1_reg_1454_reg_n_12_[1] ;
  wire \select_ln278_1_reg_1454_reg_n_12_[2] ;
  wire \select_ln278_1_reg_1454_reg_n_12_[3] ;
  wire \select_ln278_1_reg_1454_reg_n_12_[4] ;
  wire \select_ln278_1_reg_1454_reg_n_12_[5] ;
  wire \select_ln278_1_reg_1454_reg_n_12_[6] ;
  wire [5:0]select_ln279_1_reg_1469;
  wire \select_ln279_1_reg_1469[0]_i_1_n_12 ;
  wire \select_ln279_1_reg_1469[1]_i_1_n_12 ;
  wire \select_ln279_1_reg_1469[2]_i_1_n_12 ;
  wire \select_ln279_1_reg_1469[3]_i_1_n_12 ;
  wire \select_ln279_1_reg_1469[3]_i_2_n_12 ;
  wire \select_ln279_1_reg_1469[4]_i_1_n_12 ;
  wire \select_ln279_1_reg_1469[4]_i_2_n_12 ;
  wire \select_ln279_1_reg_1469[4]_i_3_n_12 ;
  wire \select_ln279_1_reg_1469[4]_i_4_n_12 ;
  wire \select_ln279_1_reg_1469[4]_i_5_n_12 ;
  wire \select_ln279_1_reg_1469[4]_i_6_n_12 ;
  wire \select_ln279_1_reg_1469[4]_i_7_n_12 ;
  wire \select_ln279_1_reg_1469[5]_i_1_n_12 ;
  wire \select_ln279_1_reg_1469[5]_i_2_n_12 ;
  wire [5:0]select_ln280_1_reg_1474;
  wire \select_ln280_1_reg_1474[0]_i_1_n_12 ;
  wire \select_ln280_1_reg_1474[1]_i_1_n_12 ;
  wire \select_ln280_1_reg_1474[2]_i_1_n_12 ;
  wire \select_ln280_1_reg_1474[2]_i_2_n_12 ;
  wire \select_ln280_1_reg_1474[3]_i_1_n_12 ;
  wire \select_ln280_1_reg_1474[3]_i_2_n_12 ;
  wire \select_ln280_1_reg_1474[3]_i_3_n_12 ;
  wire \select_ln280_1_reg_1474[4]_i_1_n_12 ;
  wire \select_ln280_1_reg_1474[4]_i_2_n_12 ;
  wire \select_ln280_1_reg_1474[4]_i_3_n_12 ;
  wire \select_ln280_1_reg_1474[4]_i_4_n_12 ;
  wire \select_ln280_1_reg_1474[4]_i_5_n_12 ;
  wire \select_ln280_1_reg_1474[4]_i_6_n_12 ;
  wire \select_ln280_1_reg_1474[4]_i_7_n_12 ;
  wire \select_ln280_1_reg_1474[4]_i_8_n_12 ;
  wire \select_ln280_1_reg_1474[4]_i_9_n_12 ;
  wire \select_ln280_1_reg_1474[5]_i_1_n_12 ;
  wire \select_ln280_1_reg_1474[5]_i_2_n_12 ;
  wire [4:0]select_ln282_1_reg_1514;
  wire \select_ln282_1_reg_1514[0]_i_1_n_12 ;
  wire \select_ln282_1_reg_1514[1]_i_1_n_12 ;
  wire \select_ln282_1_reg_1514[2]_i_1_n_12 ;
  wire \select_ln282_1_reg_1514[2]_i_2_n_12 ;
  wire \select_ln282_1_reg_1514[3]_i_1_n_12 ;
  wire \select_ln282_1_reg_1514[3]_i_2_n_12 ;
  wire \select_ln282_1_reg_1514[4]_i_1_n_12 ;
  wire [4:0]select_ln283_1_reg_1499;
  wire \select_ln283_1_reg_1499[0]_i_1_n_12 ;
  wire \select_ln283_1_reg_1499[1]_i_1_n_12 ;
  wire \select_ln283_1_reg_1499[2]_i_1_n_12 ;
  wire \select_ln283_1_reg_1499[2]_i_2_n_12 ;
  wire \select_ln283_1_reg_1499[3]_i_10_n_12 ;
  wire \select_ln283_1_reg_1499[3]_i_11_n_12 ;
  wire \select_ln283_1_reg_1499[3]_i_12_n_12 ;
  wire \select_ln283_1_reg_1499[3]_i_13_n_12 ;
  wire \select_ln283_1_reg_1499[3]_i_1_n_12 ;
  wire \select_ln283_1_reg_1499[3]_i_2_n_12 ;
  wire \select_ln283_1_reg_1499[3]_i_3_n_12 ;
  wire \select_ln283_1_reg_1499[3]_i_4_n_12 ;
  wire \select_ln283_1_reg_1499[3]_i_5_n_12 ;
  wire \select_ln283_1_reg_1499[3]_i_6_n_12 ;
  wire \select_ln283_1_reg_1499[3]_i_7_n_12 ;
  wire \select_ln283_1_reg_1499[3]_i_8_n_12 ;
  wire \select_ln283_1_reg_1499[3]_i_9_n_12 ;
  wire \select_ln283_1_reg_1499[4]_i_1_n_12 ;
  wire \select_ln283_1_reg_1499[4]_i_2_n_12 ;
  wire \select_ln283_1_reg_1499_reg[4]_0 ;
  wire [3:0]select_ln284_1_reg_1539;
  wire \select_ln284_1_reg_1539[0]_i_1_n_12 ;
  wire \select_ln284_1_reg_1539[1]_i_1_n_12 ;
  wire \select_ln284_1_reg_1539[2]_i_1_n_12 ;
  wire \select_ln284_1_reg_1539[2]_i_2_n_12 ;
  wire \select_ln284_1_reg_1539[2]_i_3_n_12 ;
  wire \select_ln284_1_reg_1539[2]_i_4_n_12 ;
  wire \select_ln284_1_reg_1539[2]_i_5_n_12 ;
  wire \select_ln284_1_reg_1539[2]_i_6_n_12 ;
  wire \select_ln284_1_reg_1539[3]_i_1_n_12 ;
  wire [3:0]select_ln285_1_reg_1544;
  wire \select_ln285_1_reg_1544[0]_i_1_n_12 ;
  wire \select_ln285_1_reg_1544[1]_i_1_n_12 ;
  wire \select_ln285_1_reg_1544[2]_i_1_n_12 ;
  wire \select_ln285_1_reg_1544[2]_i_2_n_12 ;
  wire \select_ln285_1_reg_1544[2]_i_3_n_12 ;
  wire \select_ln285_1_reg_1544[2]_i_4_n_12 ;
  wire \select_ln285_1_reg_1544[2]_i_5_n_12 ;
  wire \select_ln285_1_reg_1544[2]_i_6_n_12 ;
  wire \select_ln285_1_reg_1544[3]_i_1_n_12 ;
  wire [15:8]sext_ln39_11_fu_949_p1;
  wire [15:8]sext_ln39_4_fu_387_p1;
  wire [14:8]sext_ln39_5_fu_521_p1;
  wire sub_ln48_fu_933_p2_carry__0_i_1_n_12;
  wire sub_ln48_fu_933_p2_carry__0_i_2_n_12;
  wire sub_ln48_fu_933_p2_carry__0_i_3_n_12;
  wire sub_ln48_fu_933_p2_carry__0_i_4_n_12;
  wire sub_ln48_fu_933_p2_carry__0_i_5_n_12;
  wire sub_ln48_fu_933_p2_carry__0_i_6_n_12;
  wire sub_ln48_fu_933_p2_carry__0_i_7_n_12;
  wire sub_ln48_fu_933_p2_carry__0_i_8_n_12;
  wire sub_ln48_fu_933_p2_carry__0_n_12;
  wire sub_ln48_fu_933_p2_carry__0_n_13;
  wire sub_ln48_fu_933_p2_carry__0_n_14;
  wire sub_ln48_fu_933_p2_carry__0_n_15;
  wire sub_ln48_fu_933_p2_carry__0_n_16;
  wire sub_ln48_fu_933_p2_carry__0_n_17;
  wire sub_ln48_fu_933_p2_carry__0_n_18;
  wire sub_ln48_fu_933_p2_carry__0_n_19;
  wire sub_ln48_fu_933_p2_carry__1_i_1_n_12;
  wire sub_ln48_fu_933_p2_carry__1_i_2_n_12;
  wire sub_ln48_fu_933_p2_carry__1_i_3_n_12;
  wire sub_ln48_fu_933_p2_carry__1_i_4_n_12;
  wire sub_ln48_fu_933_p2_carry__1_i_5_n_12;
  wire sub_ln48_fu_933_p2_carry__1_n_15;
  wire sub_ln48_fu_933_p2_carry__1_n_16;
  wire sub_ln48_fu_933_p2_carry__1_n_17;
  wire sub_ln48_fu_933_p2_carry__1_n_18;
  wire sub_ln48_fu_933_p2_carry__1_n_19;
  wire sub_ln48_fu_933_p2_carry_i_1_n_12;
  wire sub_ln48_fu_933_p2_carry_i_2_n_12;
  wire sub_ln48_fu_933_p2_carry_i_3_n_12;
  wire sub_ln48_fu_933_p2_carry_i_4_n_12;
  wire sub_ln48_fu_933_p2_carry_i_5_n_12;
  wire sub_ln48_fu_933_p2_carry_i_6_n_12;
  wire sub_ln48_fu_933_p2_carry_i_7_n_12;
  wire sub_ln48_fu_933_p2_carry_n_12;
  wire sub_ln48_fu_933_p2_carry_n_13;
  wire sub_ln48_fu_933_p2_carry_n_14;
  wire sub_ln48_fu_933_p2_carry_n_15;
  wire sub_ln48_fu_933_p2_carry_n_16;
  wire sub_ln48_fu_933_p2_carry_n_17;
  wire sub_ln48_fu_933_p2_carry_n_18;
  wire sub_ln48_fu_933_p2_carry_n_19;
  wire [15:15]sum_13_fu_1187_p2;
  wire [15:15]sum_15_fu_1271_p2;
  wire [15:15]sum_9_fu_877_p2;
  wire [6:0]tmp_4_reg_1494;
  wire [6:0]tmp_6_reg_1524;
  wire [6:0]tmp_7_reg_1534;
  wire [7:0]NLW_add_ln48_1_fu_371_p2_carry_O_UNCONNECTED;
  wire [1:0]NLW_add_ln48_1_fu_371_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_add_ln48_1_fu_371_p2_carry__1_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln48_1_fu_371_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_add_ln48_2_fu_505_p2_carry_O_UNCONNECTED;
  wire [1:0]NLW_add_ln48_2_fu_505_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_add_ln48_2_fu_505_p2_carry__1_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln48_2_fu_505_p2_carry__1_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_13_fu_959_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_13_fu_959_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_15_fu_1165_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_15_fu_1165_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_17_fu_1249_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_17_fu_1249_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_9_fu_703_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_9_fu_703_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_sub_ln48_fu_933_p2_carry_O_UNCONNECTED;
  wire [5:0]NLW_sub_ln48_fu_933_p2_carry__0_O_UNCONNECTED;
  wire [7:5]NLW_sub_ln48_fu_933_p2_carry__1_CO_UNCONNECTED;
  wire [7:6]NLW_sub_ln48_fu_933_p2_carry__1_O_UNCONNECTED;

  assign LARc_address0_1_sn_1 = LARc_address0_1_sp_1;
  assign LARc_d0_0_sn_1 = LARc_d0_0_sp_1;
  assign LARc_d0_2_sn_1 = LARc_d0_2_sp_1;
  assign LARc_d0_3_sn_1 = LARc_d0_3_sp_1;
  assign LARc_q1_0_sp_1 = LARc_q1_0_sn_1;
  assign LARc_q1_10_sp_1 = LARc_q1_10_sn_1;
  assign LARc_q1_15_sp_1 = LARc_q1_15_sn_1;
  assign LARc_q1_1_sp_1 = LARc_q1_1_sn_1;
  assign LARc_q1_3_sp_1 = LARc_q1_3_sn_1;
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \LARc_address0[1]_INST_0 
       (.I0(\LARc_address0[2] [0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\LARc_address0[1]_INST_0_i_1_n_12 ),
        .I4(Q[3]),
        .I5(LARc_address0_1_sn_1),
        .O(LARc_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    \LARc_address0[1]_INST_0_i_1 
       (.I0(\LARc_address0[1]_INST_0_i_3_n_12 ),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state7),
        .I3(\ap_CS_fsm_reg[7]_0 ),
        .O(\LARc_address0[1]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h11110010)) 
    \LARc_address0[1]_INST_0_i_3 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state4),
        .O(\LARc_address0[1]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h8080808080BFBFBF)) 
    \LARc_address0[2]_INST_0 
       (.I0(\LARc_address0[2] [1]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\LARc_address0[2]_INST_0_i_1_n_12 ),
        .I4(Q[3]),
        .I5(\LARc_address0[2]_0 ),
        .O(LARc_address0[1]));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    \LARc_address0[2]_INST_0_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state6),
        .I5(ap_CS_fsm_state5),
        .O(\LARc_address0[2]_INST_0_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \LARc_address1[1]_INST_0 
       (.I0(\LARc_address1[2] [0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(\LARc_address0[1]_INST_0_i_1_n_12 ),
        .O(LARc_address1[0]));
  LUT4 #(
    .INIT(16'hA333)) 
    \LARc_address1[2]_INST_0 
       (.I0(\LARc_address1[2] [1]),
        .I1(\LARc_address0[2]_INST_0_i_1_n_12 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .O(LARc_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    LARc_ce0_INST_0_i_1
       (.I0(Q[3]),
        .I1(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_12_[0] ),
        .I3(LARc_ce1_INST_0_i_1_n_12),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFF8F8F8F88888888)) 
    LARc_ce1_INST_0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(LARc_ce1_INST_0_i_1_n_12),
        .I3(\ap_CS_fsm_reg_n_12_[0] ),
        .I4(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .I5(Q[3]),
        .O(LARc_ce1));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    LARc_ce1_INST_0_i_1
       (.I0(\LARc_d0[6]_INST_0_i_5_n_12 ),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state5),
        .I5(\ap_CS_fsm_reg[7]_0 ),
        .O(LARc_ce1_INST_0_i_1_n_12));
  LUT4 #(
    .INIT(16'hBF80)) 
    \LARc_d0[0]_INST_0 
       (.I0(LARc_q1_15_sn_1),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\LARc_d0[0]_INST_0_i_2_n_12 ),
        .O(LARc_d0[0]));
  LUT6 #(
    .INIT(64'hCFFFFCCC00220022)) 
    \LARc_d0[0]_INST_0_i_1 
       (.I0(CO),
        .I1(LARc_d0_0_sn_1),
        .I2(LARc_q1[15]),
        .I3(LARc_q1[0]),
        .I4(LARc_q1[1]),
        .I5(\LARc_d0[1] ),
        .O(LARc_q1_15_sn_1));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \LARc_d0[0]_INST_0_i_2 
       (.I0(select_ln285_1_reg_1544[0]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\LARc_d0[0]_INST_0_i_3_n_12 ),
        .I3(Q[3]),
        .I4(B[0]),
        .I5(\LARc_d0[6]_0 ),
        .O(\LARc_d0[0]_INST_0_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[0]_INST_0_i_3 
       (.I0(select_ln283_1_reg_1499[0]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln280_1_reg_1474[0]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln278_1_reg_1454_reg_n_12_[0] ),
        .O(\LARc_d0[0]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h5555FC0055553000)) 
    \LARc_d0[1]_INST_0_i_1 
       (.I0(LARc_q1_10_sn_1),
        .I1(LARc_q1[0]),
        .I2(LARc_q1[1]),
        .I3(CO),
        .I4(\LARc_d0[1] ),
        .I5(\LARc_q1[10]_0 ),
        .O(\LARc_q1[0]_0 ));
  LUT6 #(
    .INIT(64'h00A2A2A200000000)) 
    \LARc_d0[1]_INST_0_i_3 
       (.I0(\LARc_d0[1]_INST_0_i_6_n_12 ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(select_ln285_1_reg_1544[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    \LARc_d0[1]_INST_0_i_6 
       (.I0(select_ln280_1_reg_1474[1]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(select_ln283_1_reg_1499[1]),
        .I3(ap_CS_fsm_state7),
        .I4(\select_ln278_1_reg_1454_reg_n_12_[1] ),
        .I5(ap_CS_fsm_state6),
        .O(\LARc_d0[1]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9AFFFFFF9A000000)) 
    \LARc_d0[2]_INST_0 
       (.I0(LARc_q1_0_sn_1),
        .I1(\LARc_d0[2]_INST_0_i_2_n_12 ),
        .I2(LARc_q1[15]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\LARc_d0[2]_INST_0_i_3_n_12 ),
        .O(LARc_d0[1]));
  LUT6 #(
    .INIT(64'hBB8B8BBBB888B888)) 
    \LARc_d0[2]_INST_0_i_1 
       (.I0(\LARc_d0[2]_0 ),
        .I1(\LARc_d0[1] ),
        .I2(CO),
        .I3(LARc_q1_10_sn_1),
        .I4(\LARc_q1[10]_0 ),
        .I5(\LARc_d0[2]_INST_0_i_4_n_12 ),
        .O(LARc_q1_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \LARc_d0[2]_INST_0_i_2 
       (.I0(\LARc_q1[0]_0 ),
        .I1(LARc_q1[15]),
        .I2(LARc_q1_15_sn_1),
        .O(\LARc_d0[2]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \LARc_d0[2]_INST_0_i_3 
       (.I0(LARc_d0_2_sn_1),
        .I1(B[1]),
        .I2(Q[3]),
        .I3(select_ln285_1_reg_1544[2]),
        .I4(\ap_CS_fsm_reg[7]_0 ),
        .I5(\LARc_d0[2]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[2]_INST_0_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \LARc_d0[2]_INST_0_i_4 
       (.I0(LARc_q1[0]),
        .I1(\LARc_d0[5]_INST_0_i_6 ),
        .I2(\LARc_d0[5]_INST_0_i_6_0 ),
        .I3(\LARc_d0[5]_INST_0_i_6_1 ),
        .I4(\LARc_d0[5]_INST_0_i_6_2 ),
        .O(\LARc_d0[2]_INST_0_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[2]_INST_0_i_5 
       (.I0(select_ln283_1_reg_1499[2]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln280_1_reg_1474[2]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln278_1_reg_1454_reg_n_12_[2] ),
        .O(\LARc_d0[2]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h6AFFFFFF6A000000)) 
    \LARc_d0[3]_INST_0 
       (.I0(\LARc_d0[3]_INST_0_i_1_n_12 ),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[3]_INST_0_i_2_n_12 ),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\LARc_d0[3]_INST_0_i_3_n_12 ),
        .O(LARc_d0[2]));
  LUT5 #(
    .INIT(32'h5F535053)) 
    \LARc_d0[3]_INST_0_i_1 
       (.I0(LARc_d0_3_sn_1),
        .I1(\LARc_q1[10]_0 ),
        .I2(\LARc_d0[1] ),
        .I3(CO),
        .I4(LARc_q1_3_sn_1),
        .O(\LARc_d0[3]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \LARc_d0[3]_INST_0_i_2 
       (.I0(LARc_q1_0_sn_1),
        .I1(LARc_q1_15_sn_1),
        .I2(\LARc_q1[0]_0 ),
        .O(\LARc_d0[3]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \LARc_d0[3]_INST_0_i_3 
       (.I0(LARc_d0_2_sn_1),
        .I1(B[2]),
        .I2(Q[3]),
        .I3(select_ln285_1_reg_1544[3]),
        .I4(\ap_CS_fsm_reg[7]_0 ),
        .I5(\LARc_d0[3]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[3]_INST_0_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \LARc_d0[3]_INST_0_i_4 
       (.I0(\LARc_d0[5]_INST_0_i_6 ),
        .I1(\LARc_d0[5]_INST_0_i_6_0 ),
        .I2(\LARc_d0[5]_INST_0_i_6_1 ),
        .I3(\LARc_d0[5]_INST_0_i_6_2 ),
        .I4(LARc_q1_1_sn_1),
        .O(\LARc_q1[10]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[3]_INST_0_i_6 
       (.I0(select_ln283_1_reg_1499[3]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln280_1_reg_1474[3]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln278_1_reg_1454_reg_n_12_[3] ),
        .O(\LARc_d0[3]_INST_0_i_6_n_12 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \LARc_d0[3]_INST_0_i_7 
       (.I0(LARc_q1[1]),
        .I1(LARc_q1[0]),
        .I2(LARc_q1[15]),
        .O(LARc_q1_1_sn_1));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \LARc_d0[4]_INST_0_i_4 
       (.I0(\LARc_d0[5]_INST_0_i_6 ),
        .I1(\LARc_d0[5]_INST_0_i_6_0 ),
        .I2(\LARc_d0[5]_INST_0_i_6_1 ),
        .I3(\LARc_d0[5]_INST_0_i_6_2 ),
        .I4(\LARc_d0[4]_INST_0_i_1 ),
        .O(LARc_q1_10_sn_1));
  LUT6 #(
    .INIT(64'hFFFF99AAFFFF5595)) 
    \LARc_d0[4]_INST_0_i_6 
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[1]),
        .I2(LARc_q1[0]),
        .I3(LARc_q1[15]),
        .I4(LARc_d0_0_sn_1),
        .I5(LARc_q1[2]),
        .O(LARc_q1_3_sn_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[4]_INST_0_i_8 
       (.I0(select_ln283_1_reg_1499[4]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln280_1_reg_1474[4]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln278_1_reg_1454_reg_n_12_[4] ),
        .O(\select_ln283_1_reg_1499_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \LARc_d0[5]_INST_0_i_7 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(Q[3]),
        .I2(select_ln280_1_reg_1474[5]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln278_1_reg_1454_reg_n_12_[5] ),
        .I5(ap_CS_fsm_state7),
        .O(\ap_CS_fsm_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h6AFFFFFF6A000000)) 
    \LARc_d0[6]_INST_0 
       (.I0(\LARc_d0[6] ),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[6]_INST_0_i_2_n_12 ),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\LARc_d0[6]_INST_0_i_3_n_12 ),
        .O(LARc_d0[3]));
  LUT3 #(
    .INIT(8'hFE)) 
    \LARc_d0[6]_INST_0_i_2 
       (.I0(\LARc_d0[6]_1 ),
        .I1(\LARc_d0[6]_2 ),
        .I2(\LARc_d0[6]_3 ),
        .O(\LARc_d0[6]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0400040004FF0400)) 
    \LARc_d0[6]_INST_0_i_3 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(\select_ln278_1_reg_1454_reg_n_12_[6] ),
        .I2(\LARc_d0[6]_INST_0_i_5_n_12 ),
        .I3(Q[3]),
        .I4(B[3]),
        .I5(\LARc_d0[6]_0 ),
        .O(\LARc_d0[6]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[6]_INST_0_i_5 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state6),
        .O(\LARc_d0[6]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[0]_INST_0 
       (.I0(select_ln284_1_reg_1539[0]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\LARc_d1[0]_INST_0_i_1_n_12 ),
        .O(LARc_d1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[0]_INST_0_i_1 
       (.I0(select_ln282_1_reg_1514[0]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln279_1_reg_1469[0]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln277_1_reg_1449_reg_n_12_[0] ),
        .O(\LARc_d1[0]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[1]_INST_0 
       (.I0(select_ln284_1_reg_1539[1]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\LARc_d1[1]_INST_0_i_1_n_12 ),
        .O(LARc_d1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[1]_INST_0_i_1 
       (.I0(select_ln282_1_reg_1514[1]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln279_1_reg_1469[1]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln277_1_reg_1449_reg_n_12_[1] ),
        .O(\LARc_d1[1]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[2]_INST_0 
       (.I0(select_ln284_1_reg_1539[2]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\LARc_d1[2]_INST_0_i_1_n_12 ),
        .O(LARc_d1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[2]_INST_0_i_1 
       (.I0(select_ln282_1_reg_1514[2]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln279_1_reg_1469[2]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln277_1_reg_1449_reg_n_12_[2] ),
        .O(\LARc_d1[2]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[3]_INST_0 
       (.I0(select_ln284_1_reg_1539[3]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\LARc_d1[3]_INST_0_i_1_n_12 ),
        .O(LARc_d1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[3]_INST_0_i_1 
       (.I0(select_ln282_1_reg_1514[3]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln279_1_reg_1469[3]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln277_1_reg_1449_reg_n_12_[3] ),
        .O(\LARc_d1[3]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \LARc_d1[4]_INST_0 
       (.I0(\select_ln277_1_reg_1449_reg_n_12_[4] ),
        .I1(ap_CS_fsm_state6),
        .I2(select_ln279_1_reg_1469[4]),
        .I3(ap_CS_fsm_state7),
        .I4(select_ln282_1_reg_1514[4]),
        .I5(\ap_CS_fsm_reg[7]_0 ),
        .O(LARc_d1[4]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \LARc_d1[5]_INST_0 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(select_ln279_1_reg_1469[5]),
        .I2(ap_CS_fsm_state6),
        .I3(\select_ln277_1_reg_1449_reg_n_12_[5] ),
        .I4(ap_CS_fsm_state7),
        .O(LARc_d1[5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \LARc_d1[6]_INST_0 
       (.I0(\select_ln277_1_reg_1449_reg_n_12_[6] ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state6),
        .O(LARc_d1[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    LARc_we0_INST_0_i_4
       (.I0(ap_CS_fsm_state7),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state6),
        .I4(Q[3]),
        .I5(LARc_we0),
        .O(\ap_CS_fsm_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    LARc_we1_INST_0
       (.I0(Q[3]),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state5),
        .I3(\ap_CS_fsm_reg[7]_0 ),
        .I4(ap_CS_fsm_state7),
        .O(LARc_we1));
  CARRY8 add_ln48_1_fu_371_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln48_1_fu_371_p2_carry_n_12,add_ln48_1_fu_371_p2_carry_n_13,add_ln48_1_fu_371_p2_carry_n_14,add_ln48_1_fu_371_p2_carry_n_15,add_ln48_1_fu_371_p2_carry_n_16,add_ln48_1_fu_371_p2_carry_n_17,add_ln48_1_fu_371_p2_carry_n_18,add_ln48_1_fu_371_p2_carry_n_19}),
        .DI({LARc_q0[6:0],1'b0}),
        .O(NLW_add_ln48_1_fu_371_p2_carry_O_UNCONNECTED[7:0]),
        .S({add_ln48_1_fu_371_p2_carry_i_1_n_12,add_ln48_1_fu_371_p2_carry_i_2_n_12,add_ln48_1_fu_371_p2_carry_i_3_n_12,add_ln48_1_fu_371_p2_carry_i_4_n_12,add_ln48_1_fu_371_p2_carry_i_5_n_12,add_ln48_1_fu_371_p2_carry_i_6_n_12,add_ln48_1_fu_371_p2_carry_i_7_n_12,LARc_q0[1]}));
  CARRY8 add_ln48_1_fu_371_p2_carry__0
       (.CI(add_ln48_1_fu_371_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({add_ln48_1_fu_371_p2_carry__0_n_12,add_ln48_1_fu_371_p2_carry__0_n_13,add_ln48_1_fu_371_p2_carry__0_n_14,add_ln48_1_fu_371_p2_carry__0_n_15,add_ln48_1_fu_371_p2_carry__0_n_16,add_ln48_1_fu_371_p2_carry__0_n_17,add_ln48_1_fu_371_p2_carry__0_n_18,add_ln48_1_fu_371_p2_carry__0_n_19}),
        .DI({add_ln48_1_fu_371_p2_carry__0_i_1_n_12,LARc_q0[15],LARc_q0[12:7]}),
        .O({sext_ln39_4_fu_387_p1[13:8],NLW_add_ln48_1_fu_371_p2_carry__0_O_UNCONNECTED[1:0]}),
        .S({add_ln48_1_fu_371_p2_carry__0_i_2_n_12,add_ln48_1_fu_371_p2_carry__0_i_3_n_12,add_ln48_1_fu_371_p2_carry__0_i_4_n_12,add_ln48_1_fu_371_p2_carry__0_i_5_n_12,add_ln48_1_fu_371_p2_carry__0_i_6_n_12,add_ln48_1_fu_371_p2_carry__0_i_7_n_12,add_ln48_1_fu_371_p2_carry__0_i_8_n_12,add_ln48_1_fu_371_p2_carry__0_i_9_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln48_1_fu_371_p2_carry__0_i_1
       (.I0(LARc_q0[15]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_2
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[14]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_3
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[13]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_4
       (.I0(LARc_q0[12]),
        .I1(LARc_q0[14]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_4_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_5
       (.I0(LARc_q0[11]),
        .I1(LARc_q0[13]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_5_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_6
       (.I0(LARc_q0[10]),
        .I1(LARc_q0[12]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_6_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_7
       (.I0(LARc_q0[9]),
        .I1(LARc_q0[11]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_7_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_8
       (.I0(LARc_q0[8]),
        .I1(LARc_q0[10]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_8_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_9
       (.I0(LARc_q0[7]),
        .I1(LARc_q0[9]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_9_n_12));
  CARRY8 add_ln48_1_fu_371_p2_carry__1
       (.CI(add_ln48_1_fu_371_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln48_1_fu_371_p2_carry__1_CO_UNCONNECTED[7:1],add_ln48_1_fu_371_p2_carry__1_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LARc_q0[14]}),
        .O({NLW_add_ln48_1_fu_371_p2_carry__1_O_UNCONNECTED[7:2],sext_ln39_4_fu_387_p1[15:14]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln48_1_fu_371_p2_carry__1_i_1_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln48_1_fu_371_p2_carry__1_i_1
       (.I0(LARc_q0[14]),
        .I1(LARc_q0[15]),
        .O(add_ln48_1_fu_371_p2_carry__1_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry_i_1
       (.I0(LARc_q0[6]),
        .I1(LARc_q0[8]),
        .O(add_ln48_1_fu_371_p2_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry_i_2
       (.I0(LARc_q0[5]),
        .I1(LARc_q0[7]),
        .O(add_ln48_1_fu_371_p2_carry_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry_i_3
       (.I0(LARc_q0[4]),
        .I1(LARc_q0[6]),
        .O(add_ln48_1_fu_371_p2_carry_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry_i_4
       (.I0(LARc_q0[3]),
        .I1(LARc_q0[5]),
        .O(add_ln48_1_fu_371_p2_carry_i_4_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry_i_5
       (.I0(LARc_q0[2]),
        .I1(LARc_q0[4]),
        .O(add_ln48_1_fu_371_p2_carry_i_5_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry_i_6
       (.I0(LARc_q0[1]),
        .I1(LARc_q0[3]),
        .O(add_ln48_1_fu_371_p2_carry_i_6_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry_i_7
       (.I0(LARc_q0[0]),
        .I1(LARc_q0[2]),
        .O(add_ln48_1_fu_371_p2_carry_i_7_n_12));
  CARRY8 add_ln48_2_fu_505_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln48_2_fu_505_p2_carry_n_12,add_ln48_2_fu_505_p2_carry_n_13,add_ln48_2_fu_505_p2_carry_n_14,add_ln48_2_fu_505_p2_carry_n_15,add_ln48_2_fu_505_p2_carry_n_16,add_ln48_2_fu_505_p2_carry_n_17,add_ln48_2_fu_505_p2_carry_n_18,add_ln48_2_fu_505_p2_carry_n_19}),
        .DI({LARc_q1[6:0],1'b0}),
        .O(NLW_add_ln48_2_fu_505_p2_carry_O_UNCONNECTED[7:0]),
        .S({add_ln48_2_fu_505_p2_carry_i_1_n_12,add_ln48_2_fu_505_p2_carry_i_2_n_12,add_ln48_2_fu_505_p2_carry_i_3_n_12,add_ln48_2_fu_505_p2_carry_i_4_n_12,add_ln48_2_fu_505_p2_carry_i_5_n_12,add_ln48_2_fu_505_p2_carry_i_6_n_12,add_ln48_2_fu_505_p2_carry_i_7_n_12,LARc_q1[1]}));
  CARRY8 add_ln48_2_fu_505_p2_carry__0
       (.CI(add_ln48_2_fu_505_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({add_ln48_2_fu_505_p2_carry__0_n_12,add_ln48_2_fu_505_p2_carry__0_n_13,add_ln48_2_fu_505_p2_carry__0_n_14,add_ln48_2_fu_505_p2_carry__0_n_15,add_ln48_2_fu_505_p2_carry__0_n_16,add_ln48_2_fu_505_p2_carry__0_n_17,add_ln48_2_fu_505_p2_carry__0_n_18,add_ln48_2_fu_505_p2_carry__0_n_19}),
        .DI({add_ln48_2_fu_505_p2_carry__0_i_1_n_12,LARc_q1[15],LARc_q1[12:7]}),
        .O({sext_ln39_5_fu_521_p1[13:8],NLW_add_ln48_2_fu_505_p2_carry__0_O_UNCONNECTED[1:0]}),
        .S({add_ln48_2_fu_505_p2_carry__0_i_2_n_12,add_ln48_2_fu_505_p2_carry__0_i_3_n_12,add_ln48_2_fu_505_p2_carry__0_i_4_n_12,add_ln48_2_fu_505_p2_carry__0_i_5_n_12,add_ln48_2_fu_505_p2_carry__0_i_6_n_12,add_ln48_2_fu_505_p2_carry__0_i_7_n_12,add_ln48_2_fu_505_p2_carry__0_i_8_n_12,add_ln48_2_fu_505_p2_carry__0_i_9_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln48_2_fu_505_p2_carry__0_i_1
       (.I0(LARc_q1[15]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_2
       (.I0(LARc_q1[15]),
        .I1(LARc_q1[14]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_3
       (.I0(LARc_q1[15]),
        .I1(LARc_q1[13]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_4
       (.I0(LARc_q1[12]),
        .I1(LARc_q1[14]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_4_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_5
       (.I0(LARc_q1[11]),
        .I1(LARc_q1[13]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_5_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_6
       (.I0(LARc_q1[10]),
        .I1(LARc_q1[12]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_6_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_7
       (.I0(LARc_q1[9]),
        .I1(LARc_q1[11]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_7_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_8
       (.I0(LARc_q1[8]),
        .I1(LARc_q1[10]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_8_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_9
       (.I0(LARc_q1[7]),
        .I1(LARc_q1[9]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_9_n_12));
  CARRY8 add_ln48_2_fu_505_p2_carry__1
       (.CI(add_ln48_2_fu_505_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln48_2_fu_505_p2_carry__1_CO_UNCONNECTED[7:2],add_ln48_2_fu_505_p2_carry__1_n_18,NLW_add_ln48_2_fu_505_p2_carry__1_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LARc_q1[14]}),
        .O({NLW_add_ln48_2_fu_505_p2_carry__1_O_UNCONNECTED[7:1],sext_ln39_5_fu_521_p1[14]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln48_2_fu_505_p2_carry__1_i_1_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln48_2_fu_505_p2_carry__1_i_1
       (.I0(LARc_q1[14]),
        .I1(LARc_q1[15]),
        .O(add_ln48_2_fu_505_p2_carry__1_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry_i_1
       (.I0(LARc_q1[6]),
        .I1(LARc_q1[8]),
        .O(add_ln48_2_fu_505_p2_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry_i_2
       (.I0(LARc_q1[5]),
        .I1(LARc_q1[7]),
        .O(add_ln48_2_fu_505_p2_carry_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry_i_3
       (.I0(LARc_q1[4]),
        .I1(LARc_q1[6]),
        .O(add_ln48_2_fu_505_p2_carry_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry_i_4
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[5]),
        .O(add_ln48_2_fu_505_p2_carry_i_4_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry_i_5
       (.I0(LARc_q1[2]),
        .I1(LARc_q1[4]),
        .O(add_ln48_2_fu_505_p2_carry_i_5_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry_i_6
       (.I0(LARc_q1[1]),
        .I1(LARc_q1[3]),
        .O(add_ln48_2_fu_505_p2_carry_i_6_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry_i_7
       (.I0(LARc_q1[0]),
        .I1(LARc_q1[2]),
        .O(add_ln48_2_fu_505_p2_carry_i_7_n_12));
  LUT6 #(
    .INIT(64'h8A88FFFF8A888A88)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_12_[0] ),
        .I4(ap_start),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_12_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(LARc_ce1_INST_0_i_1_n_12),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .I2(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_12_[0] ),
        .I4(Q[3]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_12_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(\ap_CS_fsm_reg[7]_0 ),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    ap_ready_INST_0
       (.I0(\ap_CS_fsm_reg_n_12_[0] ),
        .I1(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .I2(\ap_CS_fsm_reg[7]_0 ),
        .I3(Q[3]),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_Quantization_and_coding_fu_122_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(Q[2]),
        .I2(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .O(\ap_CS_fsm_reg[7]_3 ));
  FDRE \icmp_ln40_12_reg_1489_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_16s_15ns_31_1_1_U89_n_19),
        .Q(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_13_fu_959_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_13_fu_959_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_13_fu_959_p2_carry_n_18,icmp_ln40_13_fu_959_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln40_13_fu_959_p2_carry_i_1_n_12}),
        .O(NLW_icmp_ln40_13_fu_959_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln40_13_fu_959_p2_carry_i_2_n_12,icmp_ln40_13_fu_959_p2_carry_i_3_n_12}));
  LUT3 #(
    .INIT(8'h4B)) 
    icmp_ln40_13_fu_959_p2_carry_i_1
       (.I0(sext_ln39_11_fu_949_p1[14]),
        .I1(icmp_ln40_13_fu_959_p2_carry_i_4_n_12),
        .I2(sext_ln39_11_fu_949_p1[15]),
        .O(icmp_ln40_13_fu_959_p2_carry_i_1_n_12));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln40_13_fu_959_p2_carry_i_2
       (.I0(sext_ln39_11_fu_949_p1[15]),
        .I1(sext_ln39_11_fu_949_p1[14]),
        .I2(icmp_ln40_13_fu_959_p2_carry_i_4_n_12),
        .O(icmp_ln40_13_fu_959_p2_carry_i_2_n_12));
  LUT3 #(
    .INIT(8'h82)) 
    icmp_ln40_13_fu_959_p2_carry_i_3
       (.I0(sext_ln39_11_fu_949_p1[15]),
        .I1(icmp_ln40_13_fu_959_p2_carry_i_4_n_12),
        .I2(sext_ln39_11_fu_949_p1[14]),
        .O(icmp_ln40_13_fu_959_p2_carry_i_3_n_12));
  LUT6 #(
    .INIT(64'h0000000000001555)) 
    icmp_ln40_13_fu_959_p2_carry_i_4
       (.I0(sext_ln39_11_fu_949_p1[11]),
        .I1(sext_ln39_11_fu_949_p1[9]),
        .I2(sext_ln39_11_fu_949_p1[8]),
        .I3(sext_ln39_11_fu_949_p1[10]),
        .I4(sext_ln39_11_fu_949_p1[12]),
        .I5(sext_ln39_11_fu_949_p1[13]),
        .O(icmp_ln40_13_fu_959_p2_carry_i_4_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_15_fu_1165_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_15_fu_1165_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_15_fu_1165_p2_carry_n_18,icmp_ln40_15_fu_1165_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_16s_15ns_31_1_1_U90_n_21}),
        .O(NLW_icmp_ln40_15_fu_1165_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_16s_15ns_31_1_1_U90_n_19,mul_16s_15ns_31_1_1_U90_n_20}));
  FDRE \icmp_ln40_16_reg_1519_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_16s_15ns_31_1_1_U90_n_22),
        .Q(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_17_fu_1249_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_17_fu_1249_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_17_fu_1249_p2_carry_n_18,icmp_ln40_17_fu_1249_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_16s_15ns_31_1_1_U91_n_22}),
        .O(NLW_icmp_ln40_17_fu_1249_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_16s_15ns_31_1_1_U91_n_20,mul_16s_15ns_31_1_1_U91_n_21}));
  FDRE \icmp_ln40_18_reg_1529_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_16s_15ns_31_1_1_U91_n_19),
        .Q(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_9_fu_703_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_9_fu_703_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_9_fu_703_p2_carry_n_18,icmp_ln40_9_fu_703_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln40_9_fu_703_p2_carry_i_1_n_12}),
        .O(NLW_icmp_ln40_9_fu_703_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln40_9_fu_703_p2_carry_i_2_n_12,icmp_ln40_9_fu_703_p2_carry_i_3_n_12}));
  LUT6 #(
    .INIT(64'h00000051FFFFFFAE)) 
    icmp_ln40_9_fu_703_p2_carry_i_1
       (.I0(sext_ln39_4_fu_387_p1[14]),
        .I1(sext_ln39_4_fu_387_p1[11]),
        .I2(\select_ln280_1_reg_1474[2]_i_2_n_12 ),
        .I3(sext_ln39_4_fu_387_p1[12]),
        .I4(sext_ln39_4_fu_387_p1[13]),
        .I5(sext_ln39_4_fu_387_p1[15]),
        .O(icmp_ln40_9_fu_703_p2_carry_i_1_n_12));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABBAB)) 
    icmp_ln40_9_fu_703_p2_carry_i_2
       (.I0(sext_ln39_4_fu_387_p1[15]),
        .I1(sext_ln39_4_fu_387_p1[14]),
        .I2(sext_ln39_4_fu_387_p1[11]),
        .I3(\select_ln280_1_reg_1474[2]_i_2_n_12 ),
        .I4(sext_ln39_4_fu_387_p1[12]),
        .I5(sext_ln39_4_fu_387_p1[13]),
        .O(icmp_ln40_9_fu_703_p2_carry_i_2_n_12));
  LUT6 #(
    .INIT(64'h02000202A8AAA8A8)) 
    icmp_ln40_9_fu_703_p2_carry_i_3
       (.I0(sext_ln39_4_fu_387_p1[15]),
        .I1(sext_ln39_4_fu_387_p1[13]),
        .I2(sext_ln39_4_fu_387_p1[12]),
        .I3(\select_ln280_1_reg_1474[2]_i_2_n_12 ),
        .I4(sext_ln39_4_fu_387_p1[11]),
        .I5(sext_ln39_4_fu_387_p1[14]),
        .O(icmp_ln40_9_fu_703_p2_carry_i_3_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1 mul_16s_15ns_31_1_1_U89
       (.D({sum_9_fu_877_p2,mul_16s_15ns_31_1_1_U89_n_13,mul_16s_15ns_31_1_1_U89_n_14,mul_16s_15ns_31_1_1_U89_n_15,mul_16s_15ns_31_1_1_U89_n_16,mul_16s_15ns_31_1_1_U89_n_17,mul_16s_15ns_31_1_1_U89_n_18}),
        .LARc_q1(LARc_q1),
        .Q(ap_CS_fsm_state4),
        .\icmp_ln40_12_reg_1489_reg[0] (mul_16s_15ns_31_1_1_U89_n_19),
        .\icmp_ln40_12_reg_1489_reg[0]_0 (\icmp_ln40_12_reg_1489_reg_n_12_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_6 mul_16s_15ns_31_1_1_U90
       (.CO(icmp_ln40_15_fu_1165_p2_carry_n_18),
        .D({sum_13_fu_1187_p2,mul_16s_15ns_31_1_1_U90_n_13,mul_16s_15ns_31_1_1_U90_n_14,mul_16s_15ns_31_1_1_U90_n_15,mul_16s_15ns_31_1_1_U90_n_16,mul_16s_15ns_31_1_1_U90_n_17,mul_16s_15ns_31_1_1_U90_n_18}),
        .DI(mul_16s_15ns_31_1_1_U90_n_21),
        .LARc_q1(LARc_q1),
        .Q(ap_CS_fsm_state5),
        .S({mul_16s_15ns_31_1_1_U90_n_19,mul_16s_15ns_31_1_1_U90_n_20}),
        .\icmp_ln40_16_reg_1519_reg[0] (mul_16s_15ns_31_1_1_U90_n_22),
        .\icmp_ln40_16_reg_1519_reg[0]_0 (\icmp_ln40_16_reg_1519_reg_n_12_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_7 mul_16s_15ns_31_1_1_U91
       (.CO(icmp_ln40_17_fu_1249_p2_carry_n_18),
        .D({sum_15_fu_1271_p2,mul_16s_15ns_31_1_1_U91_n_13,mul_16s_15ns_31_1_1_U91_n_14,mul_16s_15ns_31_1_1_U91_n_15,mul_16s_15ns_31_1_1_U91_n_16,mul_16s_15ns_31_1_1_U91_n_17,mul_16s_15ns_31_1_1_U91_n_18}),
        .DI(mul_16s_15ns_31_1_1_U91_n_22),
        .LARc_q0(LARc_q0),
        .Q(ap_CS_fsm_state5),
        .S({mul_16s_15ns_31_1_1_U91_n_20,mul_16s_15ns_31_1_1_U91_n_21}),
        .\icmp_ln40_18_reg_1529_reg[0] (mul_16s_15ns_31_1_1_U91_n_19),
        .\icmp_ln40_18_reg_1529_reg[0]_0 (\icmp_ln40_18_reg_1529_reg_n_12_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h000066E6)) 
    \select_ln277_1_reg_1449[0]_i_1 
       (.I0(sext_ln39_5_fu_521_p1[8]),
        .I1(sext_ln39_5_fu_521_p1[9]),
        .I2(sext_ln39_5_fu_521_p1[10]),
        .I3(\select_ln277_1_reg_1449[4]_i_2_n_12 ),
        .I4(\select_ln277_1_reg_1449[5]_i_6_n_12 ),
        .O(\select_ln277_1_reg_1449[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00006AEA)) 
    \select_ln277_1_reg_1449[1]_i_1 
       (.I0(sext_ln39_5_fu_521_p1[10]),
        .I1(sext_ln39_5_fu_521_p1[9]),
        .I2(sext_ln39_5_fu_521_p1[8]),
        .I3(\select_ln277_1_reg_1449[4]_i_2_n_12 ),
        .I4(\select_ln277_1_reg_1449[5]_i_6_n_12 ),
        .O(\select_ln277_1_reg_1449[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h000000006AAAFFFF)) 
    \select_ln277_1_reg_1449[2]_i_1 
       (.I0(sext_ln39_5_fu_521_p1[11]),
        .I1(sext_ln39_5_fu_521_p1[8]),
        .I2(sext_ln39_5_fu_521_p1[9]),
        .I3(sext_ln39_5_fu_521_p1[10]),
        .I4(\select_ln277_1_reg_1449[4]_i_2_n_12 ),
        .I5(\select_ln277_1_reg_1449[5]_i_6_n_12 ),
        .O(\select_ln277_1_reg_1449[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00006AEE)) 
    \select_ln277_1_reg_1449[3]_i_1 
       (.I0(sext_ln39_5_fu_521_p1[12]),
        .I1(\select_ln277_1_reg_1449[5]_i_5_n_12 ),
        .I2(sext_ln39_5_fu_521_p1[11]),
        .I3(\select_ln277_1_reg_1449[4]_i_2_n_12 ),
        .I4(\select_ln277_1_reg_1449[5]_i_6_n_12 ),
        .O(\select_ln277_1_reg_1449[3]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h000000006AAAFFAA)) 
    \select_ln277_1_reg_1449[4]_i_1 
       (.I0(sext_ln39_5_fu_521_p1[13]),
        .I1(sext_ln39_5_fu_521_p1[12]),
        .I2(sext_ln39_5_fu_521_p1[11]),
        .I3(\select_ln277_1_reg_1449[5]_i_5_n_12 ),
        .I4(\select_ln277_1_reg_1449[4]_i_2_n_12 ),
        .I5(\select_ln277_1_reg_1449[5]_i_6_n_12 ),
        .O(\select_ln277_1_reg_1449[4]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \select_ln277_1_reg_1449[4]_i_2 
       (.I0(add_ln48_2_fu_505_p2_carry__1_n_18),
        .I1(sext_ln39_5_fu_521_p1[14]),
        .I2(sext_ln39_5_fu_521_p1[13]),
        .I3(sext_ln39_5_fu_521_p1[11]),
        .I4(sext_ln39_5_fu_521_p1[12]),
        .O(\select_ln277_1_reg_1449[4]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h88808080)) 
    \select_ln277_1_reg_1449[5]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(add_ln48_2_fu_505_p2_carry__1_n_18),
        .I2(sext_ln39_5_fu_521_p1[14]),
        .I3(\select_ln277_1_reg_1449[5]_i_4_n_12 ),
        .I4(\select_ln277_1_reg_1449[5]_i_5_n_12 ),
        .O(select_ln277_1_reg_1449));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln277_1_reg_1449[5]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\select_ln277_1_reg_1449[5]_i_6_n_12 ),
        .O(\select_ln277_1_reg_1449[5]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h402A403F)) 
    \select_ln277_1_reg_1449[5]_i_3 
       (.I0(add_ln48_2_fu_505_p2_carry__1_n_18),
        .I1(\select_ln277_1_reg_1449[5]_i_5_n_12 ),
        .I2(\select_ln277_1_reg_1449[5]_i_4_n_12 ),
        .I3(sext_ln39_5_fu_521_p1[14]),
        .I4(ap_CS_fsm_state2),
        .O(\select_ln277_1_reg_1449[5]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \select_ln277_1_reg_1449[5]_i_4 
       (.I0(sext_ln39_5_fu_521_p1[13]),
        .I1(sext_ln39_5_fu_521_p1[11]),
        .I2(sext_ln39_5_fu_521_p1[12]),
        .O(\select_ln277_1_reg_1449[5]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h80)) 
    \select_ln277_1_reg_1449[5]_i_5 
       (.I0(sext_ln39_5_fu_521_p1[10]),
        .I1(sext_ln39_5_fu_521_p1[9]),
        .I2(sext_ln39_5_fu_521_p1[8]),
        .O(\select_ln277_1_reg_1449[5]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hA8880222)) 
    \select_ln277_1_reg_1449[5]_i_6 
       (.I0(ap_CS_fsm_state2),
        .I1(sext_ln39_5_fu_521_p1[14]),
        .I2(\select_ln277_1_reg_1449[5]_i_4_n_12 ),
        .I3(\select_ln277_1_reg_1449[5]_i_5_n_12 ),
        .I4(add_ln48_2_fu_505_p2_carry__1_n_18),
        .O(\select_ln277_1_reg_1449[5]_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln277_1_reg_1449[6]_i_1 
       (.I0(\select_ln277_1_reg_1449_reg_n_12_[6] ),
        .I1(ap_CS_fsm_state2),
        .O(\select_ln277_1_reg_1449[6]_i_1_n_12 ));
  FDSE \select_ln277_1_reg_1449_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln277_1_reg_1449[5]_i_2_n_12 ),
        .D(\select_ln277_1_reg_1449[0]_i_1_n_12 ),
        .Q(\select_ln277_1_reg_1449_reg_n_12_[0] ),
        .S(select_ln277_1_reg_1449));
  FDSE \select_ln277_1_reg_1449_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln277_1_reg_1449[5]_i_2_n_12 ),
        .D(\select_ln277_1_reg_1449[1]_i_1_n_12 ),
        .Q(\select_ln277_1_reg_1449_reg_n_12_[1] ),
        .S(select_ln277_1_reg_1449));
  FDSE \select_ln277_1_reg_1449_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln277_1_reg_1449[5]_i_2_n_12 ),
        .D(\select_ln277_1_reg_1449[2]_i_1_n_12 ),
        .Q(\select_ln277_1_reg_1449_reg_n_12_[2] ),
        .S(select_ln277_1_reg_1449));
  FDSE \select_ln277_1_reg_1449_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln277_1_reg_1449[5]_i_2_n_12 ),
        .D(\select_ln277_1_reg_1449[3]_i_1_n_12 ),
        .Q(\select_ln277_1_reg_1449_reg_n_12_[3] ),
        .S(select_ln277_1_reg_1449));
  FDSE \select_ln277_1_reg_1449_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln277_1_reg_1449[5]_i_2_n_12 ),
        .D(\select_ln277_1_reg_1449[4]_i_1_n_12 ),
        .Q(\select_ln277_1_reg_1449_reg_n_12_[4] ),
        .S(select_ln277_1_reg_1449));
  FDSE \select_ln277_1_reg_1449_reg[5] 
       (.C(ap_clk),
        .CE(\select_ln277_1_reg_1449[5]_i_2_n_12 ),
        .D(\select_ln277_1_reg_1449[5]_i_3_n_12 ),
        .Q(\select_ln277_1_reg_1449_reg_n_12_[5] ),
        .S(select_ln277_1_reg_1449));
  FDRE \select_ln277_1_reg_1449_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln277_1_reg_1449[6]_i_1_n_12 ),
        .Q(\select_ln277_1_reg_1449_reg_n_12_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h606060066F666666)) 
    \select_ln278_1_reg_1454[0]_i_1 
       (.I0(sext_ln39_4_fu_387_p1[8]),
        .I1(sext_ln39_4_fu_387_p1[9]),
        .I2(sext_ln39_4_fu_387_p1[15]),
        .I3(\select_ln278_1_reg_1454[5]_i_4_n_12 ),
        .I4(sext_ln39_4_fu_387_p1[14]),
        .I5(ap_CS_fsm_state2),
        .O(\select_ln278_1_reg_1454[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h0000FF6A)) 
    \select_ln278_1_reg_1454[1]_i_1 
       (.I0(sext_ln39_4_fu_387_p1[10]),
        .I1(sext_ln39_4_fu_387_p1[9]),
        .I2(sext_ln39_4_fu_387_p1[8]),
        .I3(\select_ln278_1_reg_1454[2]_i_2_n_12 ),
        .I4(\select_ln278_1_reg_1454[5]_i_5_n_12 ),
        .O(\select_ln278_1_reg_1454[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFF6AAA)) 
    \select_ln278_1_reg_1454[2]_i_1 
       (.I0(sext_ln39_4_fu_387_p1[11]),
        .I1(sext_ln39_4_fu_387_p1[10]),
        .I2(sext_ln39_4_fu_387_p1[8]),
        .I3(sext_ln39_4_fu_387_p1[9]),
        .I4(\select_ln278_1_reg_1454[2]_i_2_n_12 ),
        .I5(\select_ln278_1_reg_1454[5]_i_5_n_12 ),
        .O(\select_ln278_1_reg_1454[2]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln278_1_reg_1454[2]_i_2 
       (.I0(sext_ln39_4_fu_387_p1[14]),
        .I1(\select_ln278_1_reg_1454[5]_i_4_n_12 ),
        .I2(sext_ln39_4_fu_387_p1[15]),
        .O(\select_ln278_1_reg_1454[2]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h282814147C3C3C3C)) 
    \select_ln278_1_reg_1454[3]_i_1 
       (.I0(sext_ln39_4_fu_387_p1[15]),
        .I1(sext_ln39_4_fu_387_p1[12]),
        .I2(\select_ln278_1_reg_1454[3]_i_2_n_12 ),
        .I3(sext_ln39_4_fu_387_p1[13]),
        .I4(sext_ln39_4_fu_387_p1[14]),
        .I5(ap_CS_fsm_state2),
        .O(\select_ln278_1_reg_1454[3]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \select_ln278_1_reg_1454[3]_i_2 
       (.I0(sext_ln39_4_fu_387_p1[10]),
        .I1(sext_ln39_4_fu_387_p1[8]),
        .I2(sext_ln39_4_fu_387_p1[9]),
        .I3(sext_ln39_4_fu_387_p1[11]),
        .O(\select_ln278_1_reg_1454[3]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h28147C3C)) 
    \select_ln278_1_reg_1454[4]_i_1 
       (.I0(sext_ln39_4_fu_387_p1[15]),
        .I1(\select_ln278_1_reg_1454[4]_i_2_n_12 ),
        .I2(sext_ln39_4_fu_387_p1[13]),
        .I3(sext_ln39_4_fu_387_p1[14]),
        .I4(ap_CS_fsm_state2),
        .O(\select_ln278_1_reg_1454[4]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \select_ln278_1_reg_1454[4]_i_2 
       (.I0(sext_ln39_4_fu_387_p1[11]),
        .I1(sext_ln39_4_fu_387_p1[9]),
        .I2(sext_ln39_4_fu_387_p1[8]),
        .I3(sext_ln39_4_fu_387_p1[10]),
        .I4(sext_ln39_4_fu_387_p1[12]),
        .O(\select_ln278_1_reg_1454[4]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h00A8)) 
    \select_ln278_1_reg_1454[5]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(sext_ln39_4_fu_387_p1[14]),
        .I2(\select_ln278_1_reg_1454[5]_i_4_n_12 ),
        .I3(sext_ln39_4_fu_387_p1[15]),
        .O(select_ln278_1_reg_1454));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln278_1_reg_1454[5]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\select_ln278_1_reg_1454[5]_i_5_n_12 ),
        .O(\select_ln278_1_reg_1454[5]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h8183)) 
    \select_ln278_1_reg_1454[5]_i_3 
       (.I0(sext_ln39_4_fu_387_p1[15]),
        .I1(\select_ln278_1_reg_1454[5]_i_4_n_12 ),
        .I2(sext_ln39_4_fu_387_p1[14]),
        .I3(ap_CS_fsm_state2),
        .O(\select_ln278_1_reg_1454[5]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \select_ln278_1_reg_1454[5]_i_4 
       (.I0(sext_ln39_4_fu_387_p1[12]),
        .I1(sext_ln39_4_fu_387_p1[10]),
        .I2(sext_ln39_4_fu_387_p1[8]),
        .I3(sext_ln39_4_fu_387_p1[9]),
        .I4(sext_ln39_4_fu_387_p1[11]),
        .I5(sext_ln39_4_fu_387_p1[13]),
        .O(\select_ln278_1_reg_1454[5]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h02A8)) 
    \select_ln278_1_reg_1454[5]_i_5 
       (.I0(ap_CS_fsm_state2),
        .I1(sext_ln39_4_fu_387_p1[14]),
        .I2(\select_ln278_1_reg_1454[5]_i_4_n_12 ),
        .I3(sext_ln39_4_fu_387_p1[15]),
        .O(\select_ln278_1_reg_1454[5]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln278_1_reg_1454[6]_i_1 
       (.I0(\select_ln278_1_reg_1454_reg_n_12_[6] ),
        .I1(ap_CS_fsm_state2),
        .O(\select_ln278_1_reg_1454[6]_i_1_n_12 ));
  FDSE \select_ln278_1_reg_1454_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln278_1_reg_1454[5]_i_2_n_12 ),
        .D(\select_ln278_1_reg_1454[0]_i_1_n_12 ),
        .Q(\select_ln278_1_reg_1454_reg_n_12_[0] ),
        .S(select_ln278_1_reg_1454));
  FDSE \select_ln278_1_reg_1454_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln278_1_reg_1454[5]_i_2_n_12 ),
        .D(\select_ln278_1_reg_1454[1]_i_1_n_12 ),
        .Q(\select_ln278_1_reg_1454_reg_n_12_[1] ),
        .S(select_ln278_1_reg_1454));
  FDSE \select_ln278_1_reg_1454_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln278_1_reg_1454[5]_i_2_n_12 ),
        .D(\select_ln278_1_reg_1454[2]_i_1_n_12 ),
        .Q(\select_ln278_1_reg_1454_reg_n_12_[2] ),
        .S(select_ln278_1_reg_1454));
  FDSE \select_ln278_1_reg_1454_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln278_1_reg_1454[5]_i_2_n_12 ),
        .D(\select_ln278_1_reg_1454[3]_i_1_n_12 ),
        .Q(\select_ln278_1_reg_1454_reg_n_12_[3] ),
        .S(select_ln278_1_reg_1454));
  FDSE \select_ln278_1_reg_1454_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln278_1_reg_1454[5]_i_2_n_12 ),
        .D(\select_ln278_1_reg_1454[4]_i_1_n_12 ),
        .Q(\select_ln278_1_reg_1454_reg_n_12_[4] ),
        .S(select_ln278_1_reg_1454));
  FDSE \select_ln278_1_reg_1454_reg[5] 
       (.C(ap_clk),
        .CE(\select_ln278_1_reg_1454[5]_i_2_n_12 ),
        .D(\select_ln278_1_reg_1454[5]_i_3_n_12 ),
        .Q(\select_ln278_1_reg_1454_reg_n_12_[5] ),
        .S(select_ln278_1_reg_1454));
  FDRE \select_ln278_1_reg_1454_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln278_1_reg_1454[6]_i_1_n_12 ),
        .Q(\select_ln278_1_reg_1454_reg_n_12_[6] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FF28)) 
    \select_ln279_1_reg_1469[0]_i_1 
       (.I0(\select_ln277_1_reg_1449[4]_i_2_n_12 ),
        .I1(sext_ln39_5_fu_521_p1[9]),
        .I2(sext_ln39_5_fu_521_p1[8]),
        .I3(\select_ln279_1_reg_1469[3]_i_2_n_12 ),
        .I4(\select_ln279_1_reg_1469[4]_i_6_n_12 ),
        .O(\select_ln279_1_reg_1469[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFF2A80)) 
    \select_ln279_1_reg_1469[1]_i_1 
       (.I0(\select_ln277_1_reg_1449[4]_i_2_n_12 ),
        .I1(sext_ln39_5_fu_521_p1[8]),
        .I2(sext_ln39_5_fu_521_p1[9]),
        .I3(sext_ln39_5_fu_521_p1[10]),
        .I4(\select_ln279_1_reg_1469[3]_i_2_n_12 ),
        .I5(\select_ln279_1_reg_1469[4]_i_6_n_12 ),
        .O(\select_ln279_1_reg_1469[1]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h0000EAAE)) 
    \select_ln279_1_reg_1469[2]_i_1 
       (.I0(\select_ln279_1_reg_1469[3]_i_2_n_12 ),
        .I1(\select_ln277_1_reg_1449[4]_i_2_n_12 ),
        .I2(\select_ln277_1_reg_1449[5]_i_5_n_12 ),
        .I3(sext_ln39_5_fu_521_p1[11]),
        .I4(\select_ln279_1_reg_1469[4]_i_6_n_12 ),
        .O(\select_ln279_1_reg_1469[2]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFF3600)) 
    \select_ln279_1_reg_1469[3]_i_1 
       (.I0(\select_ln277_1_reg_1449[5]_i_5_n_12 ),
        .I1(sext_ln39_5_fu_521_p1[12]),
        .I2(sext_ln39_5_fu_521_p1[11]),
        .I3(\select_ln277_1_reg_1449[4]_i_2_n_12 ),
        .I4(\select_ln279_1_reg_1469[3]_i_2_n_12 ),
        .I5(\select_ln279_1_reg_1469[4]_i_6_n_12 ),
        .O(\select_ln279_1_reg_1469[3]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \select_ln279_1_reg_1469[3]_i_2 
       (.I0(\select_ln277_1_reg_1449[5]_i_5_n_12 ),
        .I1(sext_ln39_5_fu_521_p1[12]),
        .I2(sext_ln39_5_fu_521_p1[11]),
        .I3(sext_ln39_5_fu_521_p1[13]),
        .I4(sext_ln39_5_fu_521_p1[14]),
        .I5(add_ln48_2_fu_505_p2_carry__1_n_18),
        .O(\select_ln279_1_reg_1469[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h88888880A8888888)) 
    \select_ln279_1_reg_1469[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(add_ln48_2_fu_505_p2_carry__1_n_18),
        .I2(sext_ln39_5_fu_521_p1[13]),
        .I3(\select_ln279_1_reg_1469[4]_i_4_n_12 ),
        .I4(sext_ln39_5_fu_521_p1[14]),
        .I5(\select_ln279_1_reg_1469[4]_i_5_n_12 ),
        .O(\select_ln279_1_reg_1469[4]_i_1_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln279_1_reg_1469[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\select_ln279_1_reg_1469[4]_i_6_n_12 ),
        .O(\select_ln279_1_reg_1469[4]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln279_1_reg_1469[4]_i_3 
       (.I0(\select_ln279_1_reg_1469[4]_i_7_n_12 ),
        .I1(\select_ln279_1_reg_1469[4]_i_6_n_12 ),
        .O(\select_ln279_1_reg_1469[4]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln279_1_reg_1469[4]_i_4 
       (.I0(sext_ln39_5_fu_521_p1[12]),
        .I1(sext_ln39_5_fu_521_p1[11]),
        .O(\select_ln279_1_reg_1469[4]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    \select_ln279_1_reg_1469[4]_i_5 
       (.I0(sext_ln39_5_fu_521_p1[8]),
        .I1(sext_ln39_5_fu_521_p1[9]),
        .I2(sext_ln39_5_fu_521_p1[10]),
        .I3(sext_ln39_5_fu_521_p1[12]),
        .I4(sext_ln39_5_fu_521_p1[11]),
        .I5(\select_ln277_1_reg_1449[4]_i_2_n_12 ),
        .O(\select_ln279_1_reg_1469[4]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2280A0A8A)) 
    \select_ln279_1_reg_1469[4]_i_6 
       (.I0(ap_CS_fsm_state3),
        .I1(\select_ln279_1_reg_1469[4]_i_5_n_12 ),
        .I2(sext_ln39_5_fu_521_p1[14]),
        .I3(\select_ln279_1_reg_1469[4]_i_4_n_12 ),
        .I4(sext_ln39_5_fu_521_p1[13]),
        .I5(add_ln48_2_fu_505_p2_carry__1_n_18),
        .O(\select_ln279_1_reg_1469[4]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h70700F0F70000FFF)) 
    \select_ln279_1_reg_1469[4]_i_7 
       (.I0(sext_ln39_5_fu_521_p1[14]),
        .I1(add_ln48_2_fu_505_p2_carry__1_n_18),
        .I2(sext_ln39_5_fu_521_p1[12]),
        .I3(sext_ln39_5_fu_521_p1[11]),
        .I4(sext_ln39_5_fu_521_p1[13]),
        .I5(\select_ln277_1_reg_1449[5]_i_5_n_12 ),
        .O(\select_ln279_1_reg_1469[4]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'h0000E22E)) 
    \select_ln279_1_reg_1469[5]_i_1 
       (.I0(select_ln279_1_reg_1469[5]),
        .I1(ap_CS_fsm_state3),
        .I2(\select_ln279_1_reg_1469[4]_i_7_n_12 ),
        .I3(\select_ln279_1_reg_1469[5]_i_2_n_12 ),
        .I4(\select_ln279_1_reg_1469[4]_i_6_n_12 ),
        .O(\select_ln279_1_reg_1469[5]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hBBFFCC00BFFFC000)) 
    \select_ln279_1_reg_1469[5]_i_2 
       (.I0(add_ln48_2_fu_505_p2_carry__1_n_18),
        .I1(sext_ln39_5_fu_521_p1[13]),
        .I2(sext_ln39_5_fu_521_p1[11]),
        .I3(sext_ln39_5_fu_521_p1[12]),
        .I4(sext_ln39_5_fu_521_p1[14]),
        .I5(\select_ln277_1_reg_1449[5]_i_5_n_12 ),
        .O(\select_ln279_1_reg_1469[5]_i_2_n_12 ));
  FDSE \select_ln279_1_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln279_1_reg_1469[4]_i_2_n_12 ),
        .D(\select_ln279_1_reg_1469[0]_i_1_n_12 ),
        .Q(select_ln279_1_reg_1469[0]),
        .S(\select_ln279_1_reg_1469[4]_i_1_n_12 ));
  FDSE \select_ln279_1_reg_1469_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln279_1_reg_1469[4]_i_2_n_12 ),
        .D(\select_ln279_1_reg_1469[1]_i_1_n_12 ),
        .Q(select_ln279_1_reg_1469[1]),
        .S(\select_ln279_1_reg_1469[4]_i_1_n_12 ));
  FDSE \select_ln279_1_reg_1469_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln279_1_reg_1469[4]_i_2_n_12 ),
        .D(\select_ln279_1_reg_1469[2]_i_1_n_12 ),
        .Q(select_ln279_1_reg_1469[2]),
        .S(\select_ln279_1_reg_1469[4]_i_1_n_12 ));
  FDSE \select_ln279_1_reg_1469_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln279_1_reg_1469[4]_i_2_n_12 ),
        .D(\select_ln279_1_reg_1469[3]_i_1_n_12 ),
        .Q(select_ln279_1_reg_1469[3]),
        .S(\select_ln279_1_reg_1469[4]_i_1_n_12 ));
  FDSE \select_ln279_1_reg_1469_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln279_1_reg_1469[4]_i_2_n_12 ),
        .D(\select_ln279_1_reg_1469[4]_i_3_n_12 ),
        .Q(select_ln279_1_reg_1469[4]),
        .S(\select_ln279_1_reg_1469[4]_i_1_n_12 ));
  FDRE \select_ln279_1_reg_1469_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln279_1_reg_1469[5]_i_1_n_12 ),
        .Q(select_ln279_1_reg_1469[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FF41)) 
    \select_ln280_1_reg_1474[0]_i_1 
       (.I0(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I1(sext_ln39_4_fu_387_p1[9]),
        .I2(sext_ln39_4_fu_387_p1[8]),
        .I3(\select_ln280_1_reg_1474[3]_i_3_n_12 ),
        .I4(\select_ln280_1_reg_1474[4]_i_7_n_12 ),
        .O(\select_ln280_1_reg_1474[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5401)) 
    \select_ln280_1_reg_1474[1]_i_1 
       (.I0(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I1(sext_ln39_4_fu_387_p1[8]),
        .I2(sext_ln39_4_fu_387_p1[9]),
        .I3(sext_ln39_4_fu_387_p1[10]),
        .I4(\select_ln280_1_reg_1474[3]_i_3_n_12 ),
        .I5(\select_ln280_1_reg_1474[4]_i_7_n_12 ),
        .O(\select_ln280_1_reg_1474[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0063)) 
    \select_ln280_1_reg_1474[2]_i_1 
       (.I0(sext_ln39_4_fu_387_p1[8]),
        .I1(sext_ln39_4_fu_387_p1[11]),
        .I2(\select_ln280_1_reg_1474[2]_i_2_n_12 ),
        .I3(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I4(\select_ln280_1_reg_1474[3]_i_3_n_12 ),
        .I5(\select_ln280_1_reg_1474[4]_i_7_n_12 ),
        .O(\select_ln280_1_reg_1474[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln280_1_reg_1474[2]_i_2 
       (.I0(sext_ln39_4_fu_387_p1[9]),
        .I1(sext_ln39_4_fu_387_p1[10]),
        .O(\select_ln280_1_reg_1474[2]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln280_1_reg_1474[3]_i_1 
       (.I0(\select_ln280_1_reg_1474[3]_i_2_n_12 ),
        .I1(\select_ln280_1_reg_1474[3]_i_3_n_12 ),
        .I2(\select_ln280_1_reg_1474[4]_i_7_n_12 ),
        .O(\select_ln280_1_reg_1474[3]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000CCC93333)) 
    \select_ln280_1_reg_1474[3]_i_2 
       (.I0(sext_ln39_4_fu_387_p1[8]),
        .I1(sext_ln39_4_fu_387_p1[12]),
        .I2(sext_ln39_4_fu_387_p1[9]),
        .I3(sext_ln39_4_fu_387_p1[10]),
        .I4(sext_ln39_4_fu_387_p1[11]),
        .I5(icmp_ln40_9_fu_703_p2_carry_n_18),
        .O(\select_ln280_1_reg_1474[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000040000000080)) 
    \select_ln280_1_reg_1474[3]_i_3 
       (.I0(sext_ln39_4_fu_387_p1[15]),
        .I1(\select_ln280_1_reg_1474[4]_i_4_n_12 ),
        .I2(\select_ln280_1_reg_1474[4]_i_9_n_12 ),
        .I3(sext_ln39_4_fu_387_p1[13]),
        .I4(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I5(sext_ln39_4_fu_387_p1[14]),
        .O(\select_ln280_1_reg_1474[3]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h00008AAA00000000)) 
    \select_ln280_1_reg_1474[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\select_ln280_1_reg_1474[4]_i_4_n_12 ),
        .I2(\select_ln280_1_reg_1474[4]_i_5_n_12 ),
        .I3(\select_ln280_1_reg_1474[4]_i_6_n_12 ),
        .I4(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I5(icmp_ln40_9_fu_703_p2_carry_i_1_n_12),
        .O(\select_ln280_1_reg_1474[4]_i_1_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln280_1_reg_1474[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\select_ln280_1_reg_1474[4]_i_7_n_12 ),
        .O(\select_ln280_1_reg_1474[4]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln280_1_reg_1474[4]_i_3 
       (.I0(\select_ln280_1_reg_1474[4]_i_8_n_12 ),
        .I1(\select_ln280_1_reg_1474[4]_i_7_n_12 ),
        .O(\select_ln280_1_reg_1474[4]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \select_ln280_1_reg_1474[4]_i_4 
       (.I0(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I1(sext_ln39_4_fu_387_p1[9]),
        .I2(sext_ln39_4_fu_387_p1[10]),
        .I3(sext_ln39_4_fu_387_p1[11]),
        .I4(sext_ln39_4_fu_387_p1[8]),
        .I5(sext_ln39_4_fu_387_p1[12]),
        .O(\select_ln280_1_reg_1474[4]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h5555666A)) 
    \select_ln280_1_reg_1474[4]_i_5 
       (.I0(sext_ln39_4_fu_387_p1[13]),
        .I1(sext_ln39_4_fu_387_p1[11]),
        .I2(sext_ln39_4_fu_387_p1[10]),
        .I3(sext_ln39_4_fu_387_p1[9]),
        .I4(sext_ln39_4_fu_387_p1[12]),
        .O(\select_ln280_1_reg_1474[4]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h5555555656565656)) 
    \select_ln280_1_reg_1474[4]_i_6 
       (.I0(sext_ln39_4_fu_387_p1[14]),
        .I1(sext_ln39_4_fu_387_p1[13]),
        .I2(sext_ln39_4_fu_387_p1[12]),
        .I3(sext_ln39_4_fu_387_p1[9]),
        .I4(sext_ln39_4_fu_387_p1[10]),
        .I5(sext_ln39_4_fu_387_p1[11]),
        .O(\select_ln280_1_reg_1474[4]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hAAA80A08A2AAAAA8)) 
    \select_ln280_1_reg_1474[4]_i_7 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln40_9_fu_703_p2_carry_i_1_n_12),
        .I2(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I3(\select_ln280_1_reg_1474[4]_i_6_n_12 ),
        .I4(\select_ln280_1_reg_1474[4]_i_5_n_12 ),
        .I5(\select_ln280_1_reg_1474[4]_i_4_n_12 ),
        .O(\select_ln280_1_reg_1474[4]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h0230FCCF0310FCCF)) 
    \select_ln280_1_reg_1474[4]_i_8 
       (.I0(sext_ln39_4_fu_387_p1[14]),
        .I1(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I2(sext_ln39_4_fu_387_p1[13]),
        .I3(\select_ln280_1_reg_1474[4]_i_9_n_12 ),
        .I4(\select_ln280_1_reg_1474[4]_i_4_n_12 ),
        .I5(sext_ln39_4_fu_387_p1[15]),
        .O(\select_ln280_1_reg_1474[4]_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0155)) 
    \select_ln280_1_reg_1474[4]_i_9 
       (.I0(sext_ln39_4_fu_387_p1[12]),
        .I1(sext_ln39_4_fu_387_p1[9]),
        .I2(sext_ln39_4_fu_387_p1[10]),
        .I3(sext_ln39_4_fu_387_p1[11]),
        .O(\select_ln280_1_reg_1474[4]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \select_ln280_1_reg_1474[5]_i_1 
       (.I0(select_ln280_1_reg_1474[5]),
        .I1(ap_CS_fsm_state3),
        .I2(\select_ln280_1_reg_1474[5]_i_2_n_12 ),
        .I3(\select_ln280_1_reg_1474[4]_i_8_n_12 ),
        .I4(\select_ln280_1_reg_1474[4]_i_7_n_12 ),
        .O(\select_ln280_1_reg_1474[5]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hD02DDEDDD10DDEDD)) 
    \select_ln280_1_reg_1474[5]_i_2 
       (.I0(sext_ln39_4_fu_387_p1[14]),
        .I1(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I2(sext_ln39_4_fu_387_p1[13]),
        .I3(\select_ln280_1_reg_1474[4]_i_9_n_12 ),
        .I4(\select_ln280_1_reg_1474[4]_i_4_n_12 ),
        .I5(sext_ln39_4_fu_387_p1[15]),
        .O(\select_ln280_1_reg_1474[5]_i_2_n_12 ));
  FDSE \select_ln280_1_reg_1474_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln280_1_reg_1474[4]_i_2_n_12 ),
        .D(\select_ln280_1_reg_1474[0]_i_1_n_12 ),
        .Q(select_ln280_1_reg_1474[0]),
        .S(\select_ln280_1_reg_1474[4]_i_1_n_12 ));
  FDSE \select_ln280_1_reg_1474_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln280_1_reg_1474[4]_i_2_n_12 ),
        .D(\select_ln280_1_reg_1474[1]_i_1_n_12 ),
        .Q(select_ln280_1_reg_1474[1]),
        .S(\select_ln280_1_reg_1474[4]_i_1_n_12 ));
  FDSE \select_ln280_1_reg_1474_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln280_1_reg_1474[4]_i_2_n_12 ),
        .D(\select_ln280_1_reg_1474[2]_i_1_n_12 ),
        .Q(select_ln280_1_reg_1474[2]),
        .S(\select_ln280_1_reg_1474[4]_i_1_n_12 ));
  FDSE \select_ln280_1_reg_1474_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln280_1_reg_1474[4]_i_2_n_12 ),
        .D(\select_ln280_1_reg_1474[3]_i_1_n_12 ),
        .Q(select_ln280_1_reg_1474[3]),
        .S(\select_ln280_1_reg_1474[4]_i_1_n_12 ));
  FDSE \select_ln280_1_reg_1474_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln280_1_reg_1474[4]_i_2_n_12 ),
        .D(\select_ln280_1_reg_1474[4]_i_3_n_12 ),
        .Q(select_ln280_1_reg_1474[4]),
        .S(\select_ln280_1_reg_1474[4]_i_1_n_12 ));
  FDRE \select_ln280_1_reg_1474_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln280_1_reg_1474[5]_i_1_n_12 ),
        .Q(select_ln280_1_reg_1474[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln282_1_reg_1514[0]_i_1 
       (.I0(tmp_4_reg_1494[0]),
        .I1(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .I2(\select_ln282_1_reg_1514[2]_i_2_n_12 ),
        .O(\select_ln282_1_reg_1514[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln282_1_reg_1514[1]_i_1 
       (.I0(tmp_4_reg_1494[1]),
        .I1(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .I2(\select_ln282_1_reg_1514[2]_i_2_n_12 ),
        .O(\select_ln282_1_reg_1514[1]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln282_1_reg_1514[2]_i_1 
       (.I0(tmp_4_reg_1494[2]),
        .I1(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .I2(\select_ln282_1_reg_1514[2]_i_2_n_12 ),
        .O(\select_ln282_1_reg_1514[2]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAA8)) 
    \select_ln282_1_reg_1514[2]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .I2(tmp_4_reg_1494[6]),
        .I3(tmp_4_reg_1494[3]),
        .I4(tmp_4_reg_1494[4]),
        .I5(tmp_4_reg_1494[5]),
        .O(\select_ln282_1_reg_1514[2]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFF00FF000000FE00)) 
    \select_ln282_1_reg_1514[3]_i_1 
       (.I0(tmp_4_reg_1494[4]),
        .I1(tmp_4_reg_1494[3]),
        .I2(tmp_4_reg_1494[5]),
        .I3(ap_CS_fsm_state5),
        .I4(tmp_4_reg_1494[6]),
        .I5(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .O(\select_ln282_1_reg_1514[3]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \select_ln282_1_reg_1514[3]_i_2 
       (.I0(tmp_4_reg_1494[5]),
        .I1(tmp_4_reg_1494[4]),
        .I2(tmp_4_reg_1494[3]),
        .I3(tmp_4_reg_1494[6]),
        .I4(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .O(\select_ln282_1_reg_1514[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h00000000222E2E22)) 
    \select_ln282_1_reg_1514[4]_i_1 
       (.I0(select_ln282_1_reg_1514[4]),
        .I1(ap_CS_fsm_state5),
        .I2(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .I3(tmp_4_reg_1494[4]),
        .I4(tmp_4_reg_1494[3]),
        .I5(\select_ln282_1_reg_1514[2]_i_2_n_12 ),
        .O(\select_ln282_1_reg_1514[4]_i_1_n_12 ));
  FDSE \select_ln282_1_reg_1514_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\select_ln282_1_reg_1514[0]_i_1_n_12 ),
        .Q(select_ln282_1_reg_1514[0]),
        .S(\select_ln282_1_reg_1514[3]_i_1_n_12 ));
  FDSE \select_ln282_1_reg_1514_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\select_ln282_1_reg_1514[1]_i_1_n_12 ),
        .Q(select_ln282_1_reg_1514[1]),
        .S(\select_ln282_1_reg_1514[3]_i_1_n_12 ));
  FDSE \select_ln282_1_reg_1514_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\select_ln282_1_reg_1514[2]_i_1_n_12 ),
        .Q(select_ln282_1_reg_1514[2]),
        .S(\select_ln282_1_reg_1514[3]_i_1_n_12 ));
  FDSE \select_ln282_1_reg_1514_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\select_ln282_1_reg_1514[3]_i_2_n_12 ),
        .Q(select_ln282_1_reg_1514[3]),
        .S(\select_ln282_1_reg_1514[3]_i_1_n_12 ));
  FDRE \select_ln282_1_reg_1514_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln282_1_reg_1514[4]_i_1_n_12 ),
        .Q(select_ln282_1_reg_1514[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h00F1)) 
    \select_ln283_1_reg_1499[0]_i_1 
       (.I0(sext_ln39_11_fu_949_p1[9]),
        .I1(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I2(\select_ln283_1_reg_1499[2]_i_2_n_12 ),
        .I3(\select_ln283_1_reg_1499[3]_i_8_n_12 ),
        .O(\select_ln283_1_reg_1499[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h0000FF14)) 
    \select_ln283_1_reg_1499[1]_i_1 
       (.I0(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I1(sext_ln39_11_fu_949_p1[9]),
        .I2(sext_ln39_11_fu_949_p1[10]),
        .I3(\select_ln283_1_reg_1499[2]_i_2_n_12 ),
        .I4(\select_ln283_1_reg_1499[3]_i_8_n_12 ),
        .O(\select_ln283_1_reg_1499[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFF4015)) 
    \select_ln283_1_reg_1499[2]_i_1 
       (.I0(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I1(sext_ln39_11_fu_949_p1[10]),
        .I2(sext_ln39_11_fu_949_p1[9]),
        .I3(sext_ln39_11_fu_949_p1[11]),
        .I4(\select_ln283_1_reg_1499[2]_i_2_n_12 ),
        .I5(\select_ln283_1_reg_1499[3]_i_8_n_12 ),
        .O(\select_ln283_1_reg_1499[2]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0000020000200000)) 
    \select_ln283_1_reg_1499[2]_i_2 
       (.I0(\select_ln283_1_reg_1499[3]_i_9_n_12 ),
        .I1(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I2(sext_ln39_11_fu_949_p1[14]),
        .I3(\select_ln283_1_reg_1499[3]_i_13_n_12 ),
        .I4(sext_ln39_11_fu_949_p1[13]),
        .I5(sext_ln39_11_fu_949_p1[15]),
        .O(\select_ln283_1_reg_1499[2]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \select_ln283_1_reg_1499[3]_i_1 
       (.I0(\select_ln283_1_reg_1499[3]_i_4_n_12 ),
        .I1(\select_ln283_1_reg_1499[3]_i_5_n_12 ),
        .I2(\select_ln283_1_reg_1499[3]_i_6_n_12 ),
        .I3(ap_CS_fsm_state4),
        .I4(\select_ln283_1_reg_1499[3]_i_7_n_12 ),
        .O(\select_ln283_1_reg_1499[3]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA9999999)) 
    \select_ln283_1_reg_1499[3]_i_10 
       (.I0(sext_ln39_11_fu_949_p1[13]),
        .I1(sext_ln39_11_fu_949_p1[11]),
        .I2(sext_ln39_11_fu_949_p1[9]),
        .I3(sext_ln39_11_fu_949_p1[8]),
        .I4(sext_ln39_11_fu_949_p1[10]),
        .I5(sext_ln39_11_fu_949_p1[12]),
        .O(\select_ln283_1_reg_1499[3]_i_10_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h55556AAA)) 
    \select_ln283_1_reg_1499[3]_i_11 
       (.I0(sext_ln39_11_fu_949_p1[12]),
        .I1(sext_ln39_11_fu_949_p1[10]),
        .I2(sext_ln39_11_fu_949_p1[8]),
        .I3(sext_ln39_11_fu_949_p1[9]),
        .I4(sext_ln39_11_fu_949_p1[11]),
        .O(\select_ln283_1_reg_1499[3]_i_11_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln283_1_reg_1499[3]_i_12 
       (.I0(sext_ln39_11_fu_949_p1[10]),
        .I1(sext_ln39_11_fu_949_p1[9]),
        .O(\select_ln283_1_reg_1499[3]_i_12_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h00001555)) 
    \select_ln283_1_reg_1499[3]_i_13 
       (.I0(sext_ln39_11_fu_949_p1[12]),
        .I1(sext_ln39_11_fu_949_p1[10]),
        .I2(sext_ln39_11_fu_949_p1[8]),
        .I3(sext_ln39_11_fu_949_p1[9]),
        .I4(sext_ln39_11_fu_949_p1[11]),
        .O(\select_ln283_1_reg_1499[3]_i_13_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln283_1_reg_1499[3]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(\select_ln283_1_reg_1499[3]_i_8_n_12 ),
        .O(\select_ln283_1_reg_1499[3]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln283_1_reg_1499[3]_i_3 
       (.I0(\select_ln283_1_reg_1499[3]_i_5_n_12 ),
        .I1(\select_ln283_1_reg_1499[3]_i_8_n_12 ),
        .O(\select_ln283_1_reg_1499[3]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \select_ln283_1_reg_1499[3]_i_4 
       (.I0(\select_ln283_1_reg_1499[3]_i_9_n_12 ),
        .I1(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I2(\select_ln283_1_reg_1499[3]_i_10_n_12 ),
        .O(\select_ln283_1_reg_1499[3]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h5454545454544554)) 
    \select_ln283_1_reg_1499[3]_i_5 
       (.I0(\select_ln283_1_reg_1499[2]_i_2_n_12 ),
        .I1(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I2(\select_ln283_1_reg_1499[3]_i_11_n_12 ),
        .I3(\select_ln283_1_reg_1499[3]_i_12_n_12 ),
        .I4(sext_ln39_11_fu_949_p1[8]),
        .I5(sext_ln39_11_fu_949_p1[11]),
        .O(\select_ln283_1_reg_1499[3]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h3C3CDF380000F30C)) 
    \select_ln283_1_reg_1499[3]_i_6 
       (.I0(sext_ln39_11_fu_949_p1[15]),
        .I1(\select_ln283_1_reg_1499[3]_i_13_n_12 ),
        .I2(sext_ln39_11_fu_949_p1[13]),
        .I3(sext_ln39_11_fu_949_p1[14]),
        .I4(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I5(\select_ln283_1_reg_1499[3]_i_9_n_12 ),
        .O(\select_ln283_1_reg_1499[3]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFF5FF4FFCC4CC5CC)) 
    \select_ln283_1_reg_1499[3]_i_7 
       (.I0(\select_ln283_1_reg_1499[3]_i_9_n_12 ),
        .I1(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I2(sext_ln39_11_fu_949_p1[14]),
        .I3(\select_ln283_1_reg_1499[3]_i_13_n_12 ),
        .I4(sext_ln39_11_fu_949_p1[13]),
        .I5(sext_ln39_11_fu_949_p1[15]),
        .O(\select_ln283_1_reg_1499[3]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAA8A82A2A2AAA)) 
    \select_ln283_1_reg_1499[3]_i_8 
       (.I0(ap_CS_fsm_state4),
        .I1(\select_ln283_1_reg_1499[3]_i_7_n_12 ),
        .I2(\select_ln283_1_reg_1499[3]_i_6_n_12 ),
        .I3(\select_ln283_1_reg_1499[2]_i_2_n_12 ),
        .I4(\select_ln283_1_reg_1499[3]_i_4_n_12 ),
        .I5(\select_ln283_1_reg_1499[3]_i_5_n_12 ),
        .O(\select_ln283_1_reg_1499[3]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \select_ln283_1_reg_1499[3]_i_9 
       (.I0(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I1(sext_ln39_11_fu_949_p1[11]),
        .I2(sext_ln39_11_fu_949_p1[9]),
        .I3(sext_ln39_11_fu_949_p1[8]),
        .I4(sext_ln39_11_fu_949_p1[10]),
        .I5(sext_ln39_11_fu_949_p1[12]),
        .O(\select_ln283_1_reg_1499[3]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \select_ln283_1_reg_1499[4]_i_1 
       (.I0(select_ln283_1_reg_1499[4]),
        .I1(ap_CS_fsm_state4),
        .I2(\select_ln283_1_reg_1499[4]_i_2_n_12 ),
        .I3(\select_ln283_1_reg_1499[3]_i_5_n_12 ),
        .I4(\select_ln283_1_reg_1499[3]_i_8_n_12 ),
        .O(\select_ln283_1_reg_1499[4]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000BD0FFFFF00F)) 
    \select_ln283_1_reg_1499[4]_i_2 
       (.I0(sext_ln39_11_fu_949_p1[15]),
        .I1(sext_ln39_11_fu_949_p1[14]),
        .I2(\select_ln283_1_reg_1499[3]_i_13_n_12 ),
        .I3(sext_ln39_11_fu_949_p1[13]),
        .I4(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I5(\select_ln283_1_reg_1499[3]_i_9_n_12 ),
        .O(\select_ln283_1_reg_1499[4]_i_2_n_12 ));
  FDSE \select_ln283_1_reg_1499_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln283_1_reg_1499[3]_i_2_n_12 ),
        .D(\select_ln283_1_reg_1499[0]_i_1_n_12 ),
        .Q(select_ln283_1_reg_1499[0]),
        .S(\select_ln283_1_reg_1499[3]_i_1_n_12 ));
  FDSE \select_ln283_1_reg_1499_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln283_1_reg_1499[3]_i_2_n_12 ),
        .D(\select_ln283_1_reg_1499[1]_i_1_n_12 ),
        .Q(select_ln283_1_reg_1499[1]),
        .S(\select_ln283_1_reg_1499[3]_i_1_n_12 ));
  FDSE \select_ln283_1_reg_1499_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln283_1_reg_1499[3]_i_2_n_12 ),
        .D(\select_ln283_1_reg_1499[2]_i_1_n_12 ),
        .Q(select_ln283_1_reg_1499[2]),
        .S(\select_ln283_1_reg_1499[3]_i_1_n_12 ));
  FDSE \select_ln283_1_reg_1499_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln283_1_reg_1499[3]_i_2_n_12 ),
        .D(\select_ln283_1_reg_1499[3]_i_3_n_12 ),
        .Q(select_ln283_1_reg_1499[3]),
        .S(\select_ln283_1_reg_1499[3]_i_1_n_12 ));
  FDRE \select_ln283_1_reg_1499_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln283_1_reg_1499[4]_i_1_n_12 ),
        .Q(select_ln283_1_reg_1499[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln284_1_reg_1539[0]_i_1 
       (.I0(tmp_6_reg_1524[0]),
        .I1(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .I2(\select_ln284_1_reg_1539[2]_i_5_n_12 ),
        .O(\select_ln284_1_reg_1539[0]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln284_1_reg_1539[1]_i_1 
       (.I0(tmp_6_reg_1524[1]),
        .I1(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .I2(\select_ln284_1_reg_1539[2]_i_5_n_12 ),
        .O(\select_ln284_1_reg_1539[1]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \select_ln284_1_reg_1539[2]_i_1 
       (.I0(\select_ln284_1_reg_1539[2]_i_4_n_12 ),
        .I1(ap_CS_fsm_state6),
        .I2(tmp_6_reg_1524[6]),
        .I3(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .O(\select_ln284_1_reg_1539[2]_i_1_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln284_1_reg_1539[2]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\select_ln284_1_reg_1539[2]_i_5_n_12 ),
        .O(\select_ln284_1_reg_1539[2]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln284_1_reg_1539[2]_i_3 
       (.I0(tmp_6_reg_1524[2]),
        .I1(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .I2(\select_ln284_1_reg_1539[2]_i_5_n_12 ),
        .O(\select_ln284_1_reg_1539[2]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \select_ln284_1_reg_1539[2]_i_4 
       (.I0(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .I1(tmp_6_reg_1524[2]),
        .I2(tmp_6_reg_1524[3]),
        .I3(tmp_6_reg_1524[4]),
        .I4(tmp_6_reg_1524[5]),
        .O(\select_ln284_1_reg_1539[2]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \select_ln284_1_reg_1539[2]_i_5 
       (.I0(\select_ln284_1_reg_1539[2]_i_4_n_12 ),
        .I1(tmp_6_reg_1524[6]),
        .I2(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln284_1_reg_1539[2]_i_6_n_12 ),
        .O(\select_ln284_1_reg_1539[2]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \select_ln284_1_reg_1539[2]_i_6 
       (.I0(tmp_6_reg_1524[3]),
        .I1(tmp_6_reg_1524[2]),
        .I2(tmp_6_reg_1524[5]),
        .I3(tmp_6_reg_1524[4]),
        .I4(tmp_6_reg_1524[6]),
        .I5(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .O(\select_ln284_1_reg_1539[2]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h00000000222E2E22)) 
    \select_ln284_1_reg_1539[3]_i_1 
       (.I0(select_ln284_1_reg_1539[3]),
        .I1(ap_CS_fsm_state6),
        .I2(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .I3(tmp_6_reg_1524[3]),
        .I4(tmp_6_reg_1524[2]),
        .I5(\select_ln284_1_reg_1539[2]_i_5_n_12 ),
        .O(\select_ln284_1_reg_1539[3]_i_1_n_12 ));
  FDSE \select_ln284_1_reg_1539_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln284_1_reg_1539[2]_i_2_n_12 ),
        .D(\select_ln284_1_reg_1539[0]_i_1_n_12 ),
        .Q(select_ln284_1_reg_1539[0]),
        .S(\select_ln284_1_reg_1539[2]_i_1_n_12 ));
  FDSE \select_ln284_1_reg_1539_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln284_1_reg_1539[2]_i_2_n_12 ),
        .D(\select_ln284_1_reg_1539[1]_i_1_n_12 ),
        .Q(select_ln284_1_reg_1539[1]),
        .S(\select_ln284_1_reg_1539[2]_i_1_n_12 ));
  FDSE \select_ln284_1_reg_1539_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln284_1_reg_1539[2]_i_2_n_12 ),
        .D(\select_ln284_1_reg_1539[2]_i_3_n_12 ),
        .Q(select_ln284_1_reg_1539[2]),
        .S(\select_ln284_1_reg_1539[2]_i_1_n_12 ));
  FDRE \select_ln284_1_reg_1539_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln284_1_reg_1539[3]_i_1_n_12 ),
        .Q(select_ln284_1_reg_1539[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln285_1_reg_1544[0]_i_1 
       (.I0(tmp_7_reg_1534[0]),
        .I1(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .I2(\select_ln285_1_reg_1544[2]_i_5_n_12 ),
        .O(\select_ln285_1_reg_1544[0]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln285_1_reg_1544[1]_i_1 
       (.I0(tmp_7_reg_1534[1]),
        .I1(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .I2(\select_ln285_1_reg_1544[2]_i_5_n_12 ),
        .O(\select_ln285_1_reg_1544[1]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \select_ln285_1_reg_1544[2]_i_1 
       (.I0(\select_ln285_1_reg_1544[2]_i_4_n_12 ),
        .I1(ap_CS_fsm_state6),
        .I2(tmp_7_reg_1534[6]),
        .I3(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .O(\select_ln285_1_reg_1544[2]_i_1_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln285_1_reg_1544[2]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\select_ln285_1_reg_1544[2]_i_5_n_12 ),
        .O(\select_ln285_1_reg_1544[2]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln285_1_reg_1544[2]_i_3 
       (.I0(tmp_7_reg_1534[2]),
        .I1(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .I2(\select_ln285_1_reg_1544[2]_i_5_n_12 ),
        .O(\select_ln285_1_reg_1544[2]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \select_ln285_1_reg_1544[2]_i_4 
       (.I0(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .I1(tmp_7_reg_1534[3]),
        .I2(tmp_7_reg_1534[2]),
        .I3(tmp_7_reg_1534[5]),
        .I4(tmp_7_reg_1534[4]),
        .O(\select_ln285_1_reg_1544[2]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \select_ln285_1_reg_1544[2]_i_5 
       (.I0(\select_ln285_1_reg_1544[2]_i_4_n_12 ),
        .I1(tmp_7_reg_1534[6]),
        .I2(ap_CS_fsm_state6),
        .I3(\select_ln285_1_reg_1544[2]_i_6_n_12 ),
        .O(\select_ln285_1_reg_1544[2]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \select_ln285_1_reg_1544[2]_i_6 
       (.I0(tmp_7_reg_1534[2]),
        .I1(tmp_7_reg_1534[3]),
        .I2(tmp_7_reg_1534[4]),
        .I3(tmp_7_reg_1534[5]),
        .I4(tmp_7_reg_1534[6]),
        .I5(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .O(\select_ln285_1_reg_1544[2]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h00000000222E2E22)) 
    \select_ln285_1_reg_1544[3]_i_1 
       (.I0(select_ln285_1_reg_1544[3]),
        .I1(ap_CS_fsm_state6),
        .I2(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .I3(tmp_7_reg_1534[2]),
        .I4(tmp_7_reg_1534[3]),
        .I5(\select_ln285_1_reg_1544[2]_i_5_n_12 ),
        .O(\select_ln285_1_reg_1544[3]_i_1_n_12 ));
  FDSE \select_ln285_1_reg_1544_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln285_1_reg_1544[2]_i_2_n_12 ),
        .D(\select_ln285_1_reg_1544[0]_i_1_n_12 ),
        .Q(select_ln285_1_reg_1544[0]),
        .S(\select_ln285_1_reg_1544[2]_i_1_n_12 ));
  FDSE \select_ln285_1_reg_1544_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln285_1_reg_1544[2]_i_2_n_12 ),
        .D(\select_ln285_1_reg_1544[1]_i_1_n_12 ),
        .Q(select_ln285_1_reg_1544[1]),
        .S(\select_ln285_1_reg_1544[2]_i_1_n_12 ));
  FDSE \select_ln285_1_reg_1544_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln285_1_reg_1544[2]_i_2_n_12 ),
        .D(\select_ln285_1_reg_1544[2]_i_3_n_12 ),
        .Q(select_ln285_1_reg_1544[2]),
        .S(\select_ln285_1_reg_1544[2]_i_1_n_12 ));
  FDRE \select_ln285_1_reg_1544_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln285_1_reg_1544[3]_i_1_n_12 ),
        .Q(select_ln285_1_reg_1544[3]),
        .R(1'b0));
  CARRY8 sub_ln48_fu_933_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sub_ln48_fu_933_p2_carry_n_12,sub_ln48_fu_933_p2_carry_n_13,sub_ln48_fu_933_p2_carry_n_14,sub_ln48_fu_933_p2_carry_n_15,sub_ln48_fu_933_p2_carry_n_16,sub_ln48_fu_933_p2_carry_n_17,sub_ln48_fu_933_p2_carry_n_18,sub_ln48_fu_933_p2_carry_n_19}),
        .DI({LARc_q0[2:0],1'b0,1'b0,1'b0,sub_ln48_fu_933_p2_carry_i_1_n_12,1'b0}),
        .O(NLW_sub_ln48_fu_933_p2_carry_O_UNCONNECTED[7:0]),
        .S({sub_ln48_fu_933_p2_carry_i_2_n_12,sub_ln48_fu_933_p2_carry_i_3_n_12,sub_ln48_fu_933_p2_carry_i_4_n_12,sub_ln48_fu_933_p2_carry_i_5_n_12,sub_ln48_fu_933_p2_carry_i_6_n_12,sub_ln48_fu_933_p2_carry_i_7_n_12,LARc_q0[0],1'b0}));
  CARRY8 sub_ln48_fu_933_p2_carry__0
       (.CI(sub_ln48_fu_933_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({sub_ln48_fu_933_p2_carry__0_n_12,sub_ln48_fu_933_p2_carry__0_n_13,sub_ln48_fu_933_p2_carry__0_n_14,sub_ln48_fu_933_p2_carry__0_n_15,sub_ln48_fu_933_p2_carry__0_n_16,sub_ln48_fu_933_p2_carry__0_n_17,sub_ln48_fu_933_p2_carry__0_n_18,sub_ln48_fu_933_p2_carry__0_n_19}),
        .DI(LARc_q0[10:3]),
        .O({sext_ln39_11_fu_949_p1[9:8],NLW_sub_ln48_fu_933_p2_carry__0_O_UNCONNECTED[5:0]}),
        .S({sub_ln48_fu_933_p2_carry__0_i_1_n_12,sub_ln48_fu_933_p2_carry__0_i_2_n_12,sub_ln48_fu_933_p2_carry__0_i_3_n_12,sub_ln48_fu_933_p2_carry__0_i_4_n_12,sub_ln48_fu_933_p2_carry__0_i_5_n_12,sub_ln48_fu_933_p2_carry__0_i_6_n_12,sub_ln48_fu_933_p2_carry__0_i_7_n_12,sub_ln48_fu_933_p2_carry__0_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_1
       (.I0(LARc_q0[10]),
        .I1(LARc_q0[14]),
        .O(sub_ln48_fu_933_p2_carry__0_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_2
       (.I0(LARc_q0[9]),
        .I1(LARc_q0[13]),
        .O(sub_ln48_fu_933_p2_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_3
       (.I0(LARc_q0[8]),
        .I1(LARc_q0[12]),
        .O(sub_ln48_fu_933_p2_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_4
       (.I0(LARc_q0[7]),
        .I1(LARc_q0[11]),
        .O(sub_ln48_fu_933_p2_carry__0_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_5
       (.I0(LARc_q0[6]),
        .I1(LARc_q0[10]),
        .O(sub_ln48_fu_933_p2_carry__0_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_6
       (.I0(LARc_q0[5]),
        .I1(LARc_q0[9]),
        .O(sub_ln48_fu_933_p2_carry__0_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_7
       (.I0(LARc_q0[4]),
        .I1(LARc_q0[8]),
        .O(sub_ln48_fu_933_p2_carry__0_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_8
       (.I0(LARc_q0[3]),
        .I1(LARc_q0[7]),
        .O(sub_ln48_fu_933_p2_carry__0_i_8_n_12));
  CARRY8 sub_ln48_fu_933_p2_carry__1
       (.CI(sub_ln48_fu_933_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln48_fu_933_p2_carry__1_CO_UNCONNECTED[7:5],sub_ln48_fu_933_p2_carry__1_n_15,sub_ln48_fu_933_p2_carry__1_n_16,sub_ln48_fu_933_p2_carry__1_n_17,sub_ln48_fu_933_p2_carry__1_n_18,sub_ln48_fu_933_p2_carry__1_n_19}),
        .DI({1'b0,1'b0,1'b0,LARc_q0[14:12],LARc_q0[15],LARc_q0[11]}),
        .O({NLW_sub_ln48_fu_933_p2_carry__1_O_UNCONNECTED[7:6],sext_ln39_11_fu_949_p1[15:10]}),
        .S({1'b0,1'b0,1'b1,sub_ln48_fu_933_p2_carry__1_i_1_n_12,sub_ln48_fu_933_p2_carry__1_i_2_n_12,sub_ln48_fu_933_p2_carry__1_i_3_n_12,sub_ln48_fu_933_p2_carry__1_i_4_n_12,sub_ln48_fu_933_p2_carry__1_i_5_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__1_i_1
       (.I0(LARc_q0[14]),
        .I1(LARc_q0[15]),
        .O(sub_ln48_fu_933_p2_carry__1_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__1_i_2
       (.I0(LARc_q0[13]),
        .I1(LARc_q0[14]),
        .O(sub_ln48_fu_933_p2_carry__1_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__1_i_3
       (.I0(LARc_q0[12]),
        .I1(LARc_q0[13]),
        .O(sub_ln48_fu_933_p2_carry__1_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__1_i_4
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[12]),
        .O(sub_ln48_fu_933_p2_carry__1_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__1_i_5
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[11]),
        .O(sub_ln48_fu_933_p2_carry__1_i_5_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln48_fu_933_p2_carry_i_1
       (.I0(LARc_q0[0]),
        .O(sub_ln48_fu_933_p2_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry_i_2
       (.I0(LARc_q0[2]),
        .I1(LARc_q0[6]),
        .O(sub_ln48_fu_933_p2_carry_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry_i_3
       (.I0(LARc_q0[1]),
        .I1(LARc_q0[5]),
        .O(sub_ln48_fu_933_p2_carry_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry_i_4
       (.I0(LARc_q0[0]),
        .I1(LARc_q0[4]),
        .O(sub_ln48_fu_933_p2_carry_i_4_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln48_fu_933_p2_carry_i_5
       (.I0(LARc_q0[3]),
        .O(sub_ln48_fu_933_p2_carry_i_5_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln48_fu_933_p2_carry_i_6
       (.I0(LARc_q0[2]),
        .O(sub_ln48_fu_933_p2_carry_i_6_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln48_fu_933_p2_carry_i_7
       (.I0(LARc_q0[1]),
        .O(sub_ln48_fu_933_p2_carry_i_7_n_12));
  FDRE \tmp_4_reg_1494_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_16s_15ns_31_1_1_U89_n_18),
        .Q(tmp_4_reg_1494[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_1494_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_16s_15ns_31_1_1_U89_n_17),
        .Q(tmp_4_reg_1494[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_1494_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_16s_15ns_31_1_1_U89_n_16),
        .Q(tmp_4_reg_1494[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_1494_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_16s_15ns_31_1_1_U89_n_15),
        .Q(tmp_4_reg_1494[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_1494_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_16s_15ns_31_1_1_U89_n_14),
        .Q(tmp_4_reg_1494[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_1494_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_16s_15ns_31_1_1_U89_n_13),
        .Q(tmp_4_reg_1494[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_1494_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sum_9_fu_877_p2),
        .Q(tmp_4_reg_1494[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_1524_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U90_n_18),
        .Q(tmp_6_reg_1524[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_1524_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U90_n_17),
        .Q(tmp_6_reg_1524[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_1524_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U90_n_16),
        .Q(tmp_6_reg_1524[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_1524_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U90_n_15),
        .Q(tmp_6_reg_1524[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_1524_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U90_n_14),
        .Q(tmp_6_reg_1524[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_1524_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U90_n_13),
        .Q(tmp_6_reg_1524[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_1524_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(sum_13_fu_1187_p2),
        .Q(tmp_6_reg_1524[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U91_n_18),
        .Q(tmp_7_reg_1534[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_1534_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U91_n_17),
        .Q(tmp_7_reg_1534[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_1534_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U91_n_16),
        .Q(tmp_7_reg_1534[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_1534_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U91_n_15),
        .Q(tmp_7_reg_1534[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_1534_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U91_n_14),
        .Q(tmp_7_reg_1534[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_1534_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U91_n_13),
        .Q(tmp_7_reg_1534[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_1534_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(sum_15_fu_1271_p2),
        .Q(tmp_7_reg_1534[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients
   (B,
    Q,
    and_ln107_reg_1452,
    and_ln107_4_reg_1458,
    or_ln107_reg_1463,
    icmp_ln107_reg_1427,
    ram_reg_bram_1,
    \LARc_q1[15] ,
    CO,
    address0,
    \i_fu_150_reg[3]_0 ,
    ce0,
    LARc_we0,
    \ap_CS_fsm_reg[23]_0 ,
    LARc_d0,
    \ap_CS_fsm_reg[4]_0 ,
    \LARc_q1[15]_0 ,
    LARc_q1_3_sp_1,
    \LARc_q1[15]_1 ,
    \ap_CS_fsm_reg[4]_1 ,
    \i_fu_78_reg[1] ,
    \ap_CS_fsm_reg[3]_0 ,
    \i_fu_150_reg[2]_0 ,
    LARc_ce0,
    \ap_CS_fsm_reg[22]_0 ,
    E,
    \ap_CS_fsm_reg[3]_1 ,
    LARc_q1_4_sp_1,
    LARc_q1_5_sp_1,
    \LARc_q1[3]_0 ,
    LARc_q1_10_sp_1,
    \LARc_q1[5]_0 ,
    LARc_q1_2_sp_1,
    \LARc_q1[15]_2 ,
    \LARc_q1[10]_0 ,
    \LARc_q1[2]_0 ,
    LARc_address0,
    \i_fu_150_reg[1]_0 ,
    \ap_CS_fsm_reg[6]_0 ,
    or_ln107_2_fu_738_p2__1,
    \and_ln107_reg_1452_reg[0]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0 ,
    ap_clk,
    icmp_ln162_fu_429_p2,
    and_ln107_fu_611_p2,
    and_ln107_4_fu_647_p2,
    or_ln107_fu_653_p2,
    icmp_ln107_fu_435_p2_carry__0_0,
    icmp_ln107_fu_435_p2_carry__0_1,
    icmp_ln107_fu_435_p2_carry__1_0,
    icmp_ln107_fu_435_p2_carry__1_1,
    \icmp_ln107_reg_1427_reg[0]_0 ,
    \icmp_ln107_reg_1427_reg[0]_1 ,
    \icmp_ln107_reg_1427_reg[0]_2 ,
    \icmp_ln107_reg_1427_reg[0]_3 ,
    ap_rst,
    \LARc_d0[5]_INST_0_i_1_0 ,
    LARc_we0_0,
    grp_Autocorrelation_fu_103_L_ACF_address0,
    D,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    LARc_we0_1,
    LARc_d0_1_sp_1,
    \LARc_d0[1]_0 ,
    LARc_q1,
    ap_enable_reg_pp0_iter1,
    LARc_d0_4_sp_1,
    \LARc_d0[4]_0 ,
    LARc_d0_5_sp_1,
    ap_enable_reg_pp0_iter0,
    grp_Reflection_coefficients_fu_113_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    LARc_ce0_0,
    \q2_reg[3] ,
    \LARc_d0[4]_1 ,
    \LARc_d0[4]_2 ,
    \LARc_d0[4]_3 ,
    \LARc_d0[4]_4 ,
    \LARc_d0[8]_INST_0_i_7_0 ,
    \LARc_address0[0] ,
    \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1 ,
    \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_0 ,
    \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_1 ,
    \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_2 ,
    \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_3 ,
    d0);
  output [3:0]B;
  output [1:0]Q;
  output and_ln107_reg_1452;
  output and_ln107_4_reg_1458;
  output or_ln107_reg_1463;
  output icmp_ln107_reg_1427;
  output [0:0]ram_reg_bram_1;
  output [0:0]\LARc_q1[15] ;
  output [0:0]CO;
  output [0:0]address0;
  output [2:0]\i_fu_150_reg[3]_0 ;
  output ce0;
  output LARc_we0;
  output \ap_CS_fsm_reg[23]_0 ;
  output [11:0]LARc_d0;
  output \ap_CS_fsm_reg[4]_0 ;
  output \LARc_q1[15]_0 ;
  output LARc_q1_3_sp_1;
  output \LARc_q1[15]_1 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \i_fu_78_reg[1] ;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output \i_fu_150_reg[2]_0 ;
  output LARc_ce0;
  output \ap_CS_fsm_reg[22]_0 ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output LARc_q1_4_sp_1;
  output LARc_q1_5_sp_1;
  output \LARc_q1[3]_0 ;
  output LARc_q1_10_sp_1;
  output \LARc_q1[5]_0 ;
  output LARc_q1_2_sp_1;
  output \LARc_q1[15]_2 ;
  output \LARc_q1[10]_0 ;
  output \LARc_q1[2]_0 ;
  output [0:0]LARc_address0;
  output \i_fu_150_reg[1]_0 ;
  output \ap_CS_fsm_reg[6]_0 ;
  output or_ln107_2_fu_738_p2__1;
  output \and_ln107_reg_1452_reg[0]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [5:0]\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0 ;
  input ap_clk;
  input icmp_ln162_fu_429_p2;
  input and_ln107_fu_611_p2;
  input and_ln107_4_fu_647_p2;
  input or_ln107_fu_653_p2;
  input [0:0]icmp_ln107_fu_435_p2_carry__0_0;
  input [7:0]icmp_ln107_fu_435_p2_carry__0_1;
  input [0:0]icmp_ln107_fu_435_p2_carry__1_0;
  input [7:0]icmp_ln107_fu_435_p2_carry__1_1;
  input [7:0]\icmp_ln107_reg_1427_reg[0]_0 ;
  input [7:0]\icmp_ln107_reg_1427_reg[0]_1 ;
  input [7:0]\icmp_ln107_reg_1427_reg[0]_2 ;
  input [7:0]\icmp_ln107_reg_1427_reg[0]_3 ;
  input ap_rst;
  input \LARc_d0[5]_INST_0_i_1_0 ;
  input [4:0]LARc_we0_0;
  input [0:0]grp_Autocorrelation_fu_103_L_ACF_address0;
  input [1:0]D;
  input ram_reg_bram_1_0;
  input ram_reg_bram_1_1;
  input LARc_we0_1;
  input LARc_d0_1_sp_1;
  input \LARc_d0[1]_0 ;
  input [15:0]LARc_q1;
  input ap_enable_reg_pp0_iter1;
  input LARc_d0_4_sp_1;
  input [0:0]\LARc_d0[4]_0 ;
  input LARc_d0_5_sp_1;
  input ap_enable_reg_pp0_iter0;
  input grp_Reflection_coefficients_fu_113_ap_start_reg;
  input [3:0]ap_enable_reg_pp0_iter0_reg;
  input LARc_ce0_0;
  input [0:0]\q2_reg[3] ;
  input \LARc_d0[4]_1 ;
  input \LARc_d0[4]_2 ;
  input \LARc_d0[4]_3 ;
  input \LARc_d0[4]_4 ;
  input \LARc_d0[8]_INST_0_i_7_0 ;
  input [0:0]\LARc_address0[0] ;
  input [4:0]\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1 ;
  input [0:0]\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_0 ;
  input [0:0]\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_1 ;
  input [0:0]\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_2 ;
  input [0:0]\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_3 ;
  input [15:0]d0;

  wire [3:0]B;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire K_U_n_13;
  wire K_U_n_14;
  wire K_U_n_15;
  wire K_U_n_16;
  wire K_U_n_17;
  wire K_U_n_18;
  wire K_U_n_19;
  wire K_U_n_20;
  wire K_U_n_21;
  wire K_U_n_22;
  wire K_U_n_23;
  wire K_U_n_24;
  wire K_U_n_25;
  wire K_U_n_26;
  wire K_U_n_27;
  wire K_U_n_28;
  wire K_U_n_29;
  wire K_U_n_30;
  wire K_U_n_31;
  wire K_U_n_32;
  wire K_U_n_33;
  wire K_U_n_34;
  wire K_U_n_35;
  wire K_U_n_36;
  wire K_U_n_37;
  wire K_U_n_38;
  wire K_U_n_39;
  wire K_U_n_40;
  wire K_U_n_41;
  wire K_U_n_42;
  wire K_U_n_43;
  wire K_U_n_44;
  wire K_U_n_45;
  wire K_ce0;
  wire [15:0]K_load_reg_1683;
  wire [0:0]LARc_address0;
  wire [0:0]\LARc_address0[0] ;
  wire \LARc_address0[0]_INST_0_i_1_n_12 ;
  wire \LARc_address0[1]_INST_0_i_4_n_12 ;
  wire \LARc_address0[2]_INST_0_i_3_n_12 ;
  wire LARc_ce0;
  wire LARc_ce0_0;
  wire [11:0]LARc_d0;
  wire \LARc_d0[10]_INST_0_i_2_n_12 ;
  wire \LARc_d0[10]_INST_0_i_3_n_12 ;
  wire \LARc_d0[10]_INST_0_i_5_n_12 ;
  wire \LARc_d0[10]_INST_0_i_6_n_12 ;
  wire \LARc_d0[10]_INST_0_i_7_n_12 ;
  wire \LARc_d0[11]_INST_0_i_2_n_12 ;
  wire \LARc_d0[11]_INST_0_i_3_n_12 ;
  wire \LARc_d0[11]_INST_0_i_5_n_12 ;
  wire \LARc_d0[11]_INST_0_i_6_n_12 ;
  wire \LARc_d0[11]_INST_0_i_7_n_12 ;
  wire \LARc_d0[11]_INST_0_i_8_n_12 ;
  wire \LARc_d0[12]_INST_0_i_2_n_12 ;
  wire \LARc_d0[12]_INST_0_i_3_n_12 ;
  wire \LARc_d0[12]_INST_0_i_5_n_12 ;
  wire \LARc_d0[13]_INST_0_i_2_n_12 ;
  wire \LARc_d0[13]_INST_0_i_3_n_12 ;
  wire \LARc_d0[13]_INST_0_i_5_n_12 ;
  wire \LARc_d0[13]_INST_0_i_6_n_12 ;
  wire \LARc_d0[13]_INST_0_i_7_n_12 ;
  wire \LARc_d0[14]_INST_0_i_1_n_12 ;
  wire \LARc_d0[15]_INST_0_i_10_n_12 ;
  wire \LARc_d0[15]_INST_0_i_11_n_12 ;
  wire \LARc_d0[15]_INST_0_i_12_n_12 ;
  wire \LARc_d0[15]_INST_0_i_13_n_12 ;
  wire \LARc_d0[15]_INST_0_i_14_n_12 ;
  wire \LARc_d0[15]_INST_0_i_15_n_12 ;
  wire \LARc_d0[15]_INST_0_i_16_n_12 ;
  wire \LARc_d0[15]_INST_0_i_17_n_12 ;
  wire \LARc_d0[15]_INST_0_i_18_n_12 ;
  wire \LARc_d0[15]_INST_0_i_19_n_12 ;
  wire \LARc_d0[15]_INST_0_i_1_n_12 ;
  wire \LARc_d0[15]_INST_0_i_20_n_12 ;
  wire \LARc_d0[15]_INST_0_i_21_n_12 ;
  wire \LARc_d0[15]_INST_0_i_22_n_12 ;
  wire \LARc_d0[15]_INST_0_i_23_n_12 ;
  wire \LARc_d0[15]_INST_0_i_24_n_12 ;
  wire \LARc_d0[15]_INST_0_i_25_n_12 ;
  wire \LARc_d0[15]_INST_0_i_26_n_12 ;
  wire \LARc_d0[15]_INST_0_i_27_n_12 ;
  wire \LARc_d0[15]_INST_0_i_28_n_12 ;
  wire \LARc_d0[15]_INST_0_i_29_n_12 ;
  wire \LARc_d0[15]_INST_0_i_2_n_12 ;
  wire \LARc_d0[15]_INST_0_i_30_n_12 ;
  wire \LARc_d0[15]_INST_0_i_31_n_12 ;
  wire \LARc_d0[15]_INST_0_i_32_n_12 ;
  wire \LARc_d0[15]_INST_0_i_33_n_12 ;
  wire \LARc_d0[15]_INST_0_i_34_n_12 ;
  wire \LARc_d0[15]_INST_0_i_35_n_12 ;
  wire \LARc_d0[15]_INST_0_i_36_n_12 ;
  wire \LARc_d0[15]_INST_0_i_37_n_12 ;
  wire \LARc_d0[15]_INST_0_i_39_n_12 ;
  wire \LARc_d0[15]_INST_0_i_3_n_12 ;
  wire \LARc_d0[15]_INST_0_i_40_n_12 ;
  wire \LARc_d0[15]_INST_0_i_41_n_12 ;
  wire \LARc_d0[15]_INST_0_i_4_n_12 ;
  wire \LARc_d0[15]_INST_0_i_5_n_12 ;
  wire \LARc_d0[15]_INST_0_i_6_n_13 ;
  wire \LARc_d0[15]_INST_0_i_6_n_14 ;
  wire \LARc_d0[15]_INST_0_i_6_n_15 ;
  wire \LARc_d0[15]_INST_0_i_6_n_16 ;
  wire \LARc_d0[15]_INST_0_i_6_n_17 ;
  wire \LARc_d0[15]_INST_0_i_6_n_18 ;
  wire \LARc_d0[15]_INST_0_i_6_n_19 ;
  wire \LARc_d0[15]_INST_0_i_7_n_13 ;
  wire \LARc_d0[15]_INST_0_i_7_n_14 ;
  wire \LARc_d0[15]_INST_0_i_7_n_15 ;
  wire \LARc_d0[15]_INST_0_i_7_n_16 ;
  wire \LARc_d0[15]_INST_0_i_7_n_17 ;
  wire \LARc_d0[15]_INST_0_i_7_n_18 ;
  wire \LARc_d0[15]_INST_0_i_7_n_19 ;
  wire \LARc_d0[15]_INST_0_i_8_n_12 ;
  wire \LARc_d0[15]_INST_0_i_9_n_12 ;
  wire \LARc_d0[1]_0 ;
  wire \LARc_d0[1]_INST_0_i_2_n_12 ;
  wire \LARc_d0[1]_INST_0_i_7_n_12 ;
  wire [0:0]\LARc_d0[4]_0 ;
  wire \LARc_d0[4]_1 ;
  wire \LARc_d0[4]_2 ;
  wire \LARc_d0[4]_3 ;
  wire \LARc_d0[4]_4 ;
  wire \LARc_d0[4]_INST_0_i_3_n_12 ;
  wire \LARc_d0[4]_INST_0_i_5_n_12 ;
  wire \LARc_d0[4]_INST_0_i_7_n_12 ;
  wire \LARc_d0[5]_INST_0_i_1_0 ;
  wire \LARc_d0[5]_INST_0_i_2_n_12 ;
  wire \LARc_d0[5]_INST_0_i_3_n_12 ;
  wire \LARc_d0[5]_INST_0_i_5_n_12 ;
  wire \LARc_d0[5]_INST_0_i_6_n_12 ;
  wire \LARc_d0[6]_INST_0_i_6_n_12 ;
  wire \LARc_d0[7]_INST_0_i_2_n_12 ;
  wire \LARc_d0[7]_INST_0_i_3_n_12 ;
  wire \LARc_d0[7]_INST_0_i_5_n_12 ;
  wire \LARc_d0[8]_INST_0_i_10_n_12 ;
  wire \LARc_d0[8]_INST_0_i_11_n_12 ;
  wire \LARc_d0[8]_INST_0_i_13_n_12 ;
  wire \LARc_d0[8]_INST_0_i_14_n_12 ;
  wire \LARc_d0[8]_INST_0_i_15_n_12 ;
  wire \LARc_d0[8]_INST_0_i_2_n_12 ;
  wire \LARc_d0[8]_INST_0_i_3_n_12 ;
  wire \LARc_d0[8]_INST_0_i_5_n_12 ;
  wire \LARc_d0[8]_INST_0_i_6_n_12 ;
  wire \LARc_d0[8]_INST_0_i_7_0 ;
  wire \LARc_d0[8]_INST_0_i_7_n_12 ;
  wire \LARc_d0[8]_INST_0_i_8_n_12 ;
  wire \LARc_d0[8]_INST_0_i_9_n_12 ;
  wire \LARc_d0[9]_INST_0_i_2_n_12 ;
  wire \LARc_d0[9]_INST_0_i_3_n_12 ;
  wire \LARc_d0[9]_INST_0_i_5_n_12 ;
  wire \LARc_d0[9]_INST_0_i_6_n_12 ;
  wire \LARc_d0[9]_INST_0_i_7_n_12 ;
  wire LARc_d0_1_sn_1;
  wire LARc_d0_4_sn_1;
  wire LARc_d0_5_sn_1;
  wire [15:0]LARc_q1;
  wire \LARc_q1[10]_0 ;
  wire [0:0]\LARc_q1[15] ;
  wire \LARc_q1[15]_0 ;
  wire \LARc_q1[15]_1 ;
  wire \LARc_q1[15]_2 ;
  wire \LARc_q1[2]_0 ;
  wire \LARc_q1[3]_0 ;
  wire \LARc_q1[5]_0 ;
  wire LARc_q1_10_sn_1;
  wire LARc_q1_2_sn_1;
  wire LARc_q1_3_sn_1;
  wire LARc_q1_4_sn_1;
  wire LARc_q1_5_sn_1;
  wire LARc_we0;
  wire [4:0]LARc_we0_0;
  wire LARc_we0_1;
  wire LARc_we0_INST_0_i_2_n_12;
  wire LARc_we0_INST_0_i_5_n_12;
  wire [15:0]L_denum_reg_1601;
  wire P_U_n_20;
  wire P_U_n_21;
  wire P_U_n_22;
  wire P_U_n_23;
  wire P_U_n_24;
  wire P_U_n_25;
  wire P_U_n_26;
  wire P_U_n_27;
  wire P_U_n_28;
  wire P_U_n_29;
  wire P_U_n_30;
  wire P_U_n_31;
  wire P_U_n_32;
  wire P_U_n_33;
  wire P_U_n_34;
  wire P_U_n_35;
  wire P_U_n_36;
  wire P_U_n_37;
  wire P_U_n_38;
  wire P_U_n_39;
  wire P_U_n_40;
  wire P_U_n_41;
  wire P_U_n_42;
  wire P_U_n_43;
  wire P_U_n_44;
  wire P_U_n_45;
  wire P_U_n_46;
  wire P_U_n_47;
  wire P_U_n_48;
  wire P_U_n_49;
  wire P_U_n_50;
  wire P_U_n_51;
  wire P_U_n_52;
  wire P_U_n_53;
  wire P_U_n_54;
  wire P_U_n_55;
  wire P_U_n_56;
  wire P_U_n_57;
  wire P_U_n_58;
  wire P_U_n_59;
  wire P_U_n_60;
  wire P_U_n_61;
  wire P_U_n_62;
  wire P_U_n_63;
  wire P_U_n_64;
  wire P_U_n_65;
  wire P_U_n_66;
  wire P_U_n_67;
  wire P_ce0;
  wire [15:0]P_load_reg_1695;
  wire [1:0]Q;
  wire [3:0]add_ln181_fu_810_p2;
  wire [3:0]add_ln187_fu_835_p2;
  wire [2:0]add_ln194_1_fu_883_p2;
  wire [2:0]add_ln194_1_reg_1575;
  wire [3:0]add_ln194_3_fu_1115_p2;
  wire [3:0]add_ln194_fu_1104_p2;
  wire [3:0]add_ln200_fu_1337_p2;
  wire [3:0]add_ln222_reg_1673;
  wire [15:0]add_ln39_2_fu_1185_p2;
  wire add_ln39_2_fu_1185_p2_carry__0_n_13;
  wire add_ln39_2_fu_1185_p2_carry__0_n_14;
  wire add_ln39_2_fu_1185_p2_carry__0_n_15;
  wire add_ln39_2_fu_1185_p2_carry__0_n_16;
  wire add_ln39_2_fu_1185_p2_carry__0_n_17;
  wire add_ln39_2_fu_1185_p2_carry__0_n_18;
  wire add_ln39_2_fu_1185_p2_carry__0_n_19;
  wire add_ln39_2_fu_1185_p2_carry_n_12;
  wire add_ln39_2_fu_1185_p2_carry_n_13;
  wire add_ln39_2_fu_1185_p2_carry_n_14;
  wire add_ln39_2_fu_1185_p2_carry_n_15;
  wire add_ln39_2_fu_1185_p2_carry_n_16;
  wire add_ln39_2_fu_1185_p2_carry_n_17;
  wire add_ln39_2_fu_1185_p2_carry_n_18;
  wire add_ln39_2_fu_1185_p2_carry_n_19;
  wire [15:0]add_ln39_4_fu_1272_p2;
  wire add_ln39_4_fu_1272_p2_carry__0_n_13;
  wire add_ln39_4_fu_1272_p2_carry__0_n_14;
  wire add_ln39_4_fu_1272_p2_carry__0_n_15;
  wire add_ln39_4_fu_1272_p2_carry__0_n_16;
  wire add_ln39_4_fu_1272_p2_carry__0_n_17;
  wire add_ln39_4_fu_1272_p2_carry__0_n_18;
  wire add_ln39_4_fu_1272_p2_carry__0_n_19;
  wire add_ln39_4_fu_1272_p2_carry_n_12;
  wire add_ln39_4_fu_1272_p2_carry_n_13;
  wire add_ln39_4_fu_1272_p2_carry_n_14;
  wire add_ln39_4_fu_1272_p2_carry_n_15;
  wire add_ln39_4_fu_1272_p2_carry_n_16;
  wire add_ln39_4_fu_1272_p2_carry_n_17;
  wire add_ln39_4_fu_1272_p2_carry_n_18;
  wire add_ln39_4_fu_1272_p2_carry_n_19;
  wire [15:0]add_ln39_fu_1024_p2;
  wire add_ln39_fu_1024_p2_carry__0_n_13;
  wire add_ln39_fu_1024_p2_carry__0_n_14;
  wire add_ln39_fu_1024_p2_carry__0_n_15;
  wire add_ln39_fu_1024_p2_carry__0_n_16;
  wire add_ln39_fu_1024_p2_carry__0_n_17;
  wire add_ln39_fu_1024_p2_carry__0_n_18;
  wire add_ln39_fu_1024_p2_carry__0_n_19;
  wire add_ln39_fu_1024_p2_carry_n_12;
  wire add_ln39_fu_1024_p2_carry_n_13;
  wire add_ln39_fu_1024_p2_carry_n_14;
  wire add_ln39_fu_1024_p2_carry_n_15;
  wire add_ln39_fu_1024_p2_carry_n_16;
  wire add_ln39_fu_1024_p2_carry_n_17;
  wire add_ln39_fu_1024_p2_carry_n_18;
  wire add_ln39_fu_1024_p2_carry_n_19;
  wire [0:0]address0;
  wire and_ln107_4_fu_647_p2;
  wire and_ln107_4_reg_1458;
  wire and_ln107_fu_611_p2;
  wire and_ln107_reg_1452;
  wire \and_ln107_reg_1452_reg[0]_0 ;
  wire \ap_CS_fsm[0]_i_2__1_n_12 ;
  wire \ap_CS_fsm[0]_i_3_n_12 ;
  wire \ap_CS_fsm[13]_i_3_n_12 ;
  wire \ap_CS_fsm[13]_i_4_n_12 ;
  wire \ap_CS_fsm[13]_i_5_n_12 ;
  wire \ap_CS_fsm[13]_i_6_n_12 ;
  wire \ap_CS_fsm[18]_i_2_n_12 ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire \ap_CS_fsm_reg[23]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_12_[0] ;
  wire \ap_CS_fsm_reg_n_12_[14] ;
  wire \ap_CS_fsm_reg_n_12_[15] ;
  wire \ap_CS_fsm_reg_n_12_[19] ;
  wire \ap_CS_fsm_reg_n_12_[20] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [22:0]ap_NS_fsm;
  wire ap_NS_fsm110_out;
  wire ap_NS_fsm113_out;
  wire ap_NS_fsm114_out;
  wire ap_NS_fsm115_out;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm15_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [3:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire [15:1]ap_phi_mux_retval_0_i43_phi_fu_384_p4;
  wire ap_rst;
  wire ce0;
  wire [15:0]d0;
  wire [3:0]data1;
  wire [15:0]div_3_loc_fu_134;
  wire div_3_loc_fu_1340;
  wire [0:0]grp_Autocorrelation_fu_103_L_ACF_address0;
  wire grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg;
  wire grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0;
  wire [15:0]grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out;
  wire grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_n_31;
  wire grp_Reflection_coefficients_fu_113_ap_start_reg;
  wire [3:0]grp_fu_416_p2;
  wire [3:0]i_1_fu_154_reg;
  wire [3:0]i_2_fu_158_reg;
  wire [3:0]i_5_fu_166_reg;
  wire i_fu_15002_out;
  wire [2:2]i_fu_150_reg;
  wire \i_fu_150_reg[1]_0 ;
  wire \i_fu_150_reg[2]_0 ;
  wire [2:0]\i_fu_150_reg[3]_0 ;
  wire \i_fu_78_reg[1] ;
  wire [0:0]icmp_ln107_fu_435_p2_carry__0_0;
  wire [7:0]icmp_ln107_fu_435_p2_carry__0_1;
  wire icmp_ln107_fu_435_p2_carry__0_n_12;
  wire icmp_ln107_fu_435_p2_carry__0_n_13;
  wire icmp_ln107_fu_435_p2_carry__0_n_14;
  wire icmp_ln107_fu_435_p2_carry__0_n_15;
  wire icmp_ln107_fu_435_p2_carry__0_n_16;
  wire icmp_ln107_fu_435_p2_carry__0_n_17;
  wire icmp_ln107_fu_435_p2_carry__0_n_18;
  wire icmp_ln107_fu_435_p2_carry__0_n_19;
  wire [0:0]icmp_ln107_fu_435_p2_carry__1_0;
  wire [7:0]icmp_ln107_fu_435_p2_carry__1_1;
  wire icmp_ln107_fu_435_p2_carry__1_n_12;
  wire icmp_ln107_fu_435_p2_carry__1_n_13;
  wire icmp_ln107_fu_435_p2_carry__1_n_14;
  wire icmp_ln107_fu_435_p2_carry__1_n_15;
  wire icmp_ln107_fu_435_p2_carry__1_n_16;
  wire icmp_ln107_fu_435_p2_carry__1_n_17;
  wire icmp_ln107_fu_435_p2_carry__1_n_18;
  wire icmp_ln107_fu_435_p2_carry__1_n_19;
  wire icmp_ln107_fu_435_p2_carry__2_n_13;
  wire icmp_ln107_fu_435_p2_carry__2_n_14;
  wire icmp_ln107_fu_435_p2_carry__2_n_15;
  wire icmp_ln107_fu_435_p2_carry__2_n_16;
  wire icmp_ln107_fu_435_p2_carry__2_n_17;
  wire icmp_ln107_fu_435_p2_carry__2_n_18;
  wire icmp_ln107_fu_435_p2_carry__2_n_19;
  wire icmp_ln107_fu_435_p2_carry_n_12;
  wire icmp_ln107_fu_435_p2_carry_n_13;
  wire icmp_ln107_fu_435_p2_carry_n_14;
  wire icmp_ln107_fu_435_p2_carry_n_15;
  wire icmp_ln107_fu_435_p2_carry_n_16;
  wire icmp_ln107_fu_435_p2_carry_n_17;
  wire icmp_ln107_fu_435_p2_carry_n_18;
  wire icmp_ln107_fu_435_p2_carry_n_19;
  wire icmp_ln107_reg_1427;
  wire [7:0]\icmp_ln107_reg_1427_reg[0]_0 ;
  wire [7:0]\icmp_ln107_reg_1427_reg[0]_1 ;
  wire [7:0]\icmp_ln107_reg_1427_reg[0]_2 ;
  wire [7:0]\icmp_ln107_reg_1427_reg[0]_3 ;
  wire icmp_ln134_fu_938_p2;
  wire icmp_ln134_reg_1617;
  wire \icmp_ln134_reg_1617[0]_i_2_n_12 ;
  wire \icmp_ln134_reg_1617[0]_i_3_n_12 ;
  wire \icmp_ln134_reg_1617[0]_i_4_n_12 ;
  wire icmp_ln162_fu_429_p2;
  wire icmp_ln162_reg_1423;
  wire icmp_ln194_fu_877_p2;
  wire icmp_ln194_reg_1571;
  wire icmp_ln198_fu_928_p2;
  wire icmp_ln198_fu_928_p2_carry_n_13;
  wire icmp_ln198_fu_928_p2_carry_n_14;
  wire icmp_ln198_fu_928_p2_carry_n_15;
  wire icmp_ln198_fu_928_p2_carry_n_16;
  wire icmp_ln198_fu_928_p2_carry_n_17;
  wire icmp_ln198_fu_928_p2_carry_n_18;
  wire icmp_ln198_fu_928_p2_carry_n_19;
  wire icmp_ln198_reg_1608;
  wire icmp_ln209_fu_956_p2_carry_n_12;
  wire icmp_ln209_fu_956_p2_carry_n_13;
  wire icmp_ln209_fu_956_p2_carry_n_14;
  wire icmp_ln209_fu_956_p2_carry_n_15;
  wire icmp_ln209_fu_956_p2_carry_n_16;
  wire icmp_ln209_fu_956_p2_carry_n_17;
  wire icmp_ln209_fu_956_p2_carry_n_18;
  wire icmp_ln209_fu_956_p2_carry_n_19;
  wire icmp_ln40_2_fu_1196_p2;
  wire icmp_ln40_2_fu_1196_p2_carry_n_19;
  wire icmp_ln40_4_fu_1283_p2;
  wire icmp_ln40_4_fu_1283_p2_carry_n_19;
  wire icmp_ln40_fu_1034_p2;
  wire icmp_ln40_fu_1034_p2_carry_n_19;
  wire \icmp_ln55_1_reg_1643[0]_i_1_n_12 ;
  wire \icmp_ln55_1_reg_1643[0]_i_2_n_12 ;
  wire \icmp_ln55_1_reg_1643[0]_i_3_n_12 ;
  wire \icmp_ln55_1_reg_1643[0]_i_4_n_12 ;
  wire \icmp_ln55_1_reg_1643[0]_i_5_n_12 ;
  wire \icmp_ln55_1_reg_1643_reg_n_12_[0] ;
  wire \icmp_ln55_reg_1636[0]_i_1_n_12 ;
  wire \icmp_ln55_reg_1636[0]_i_2_n_12 ;
  wire \icmp_ln55_reg_1636_reg_n_12_[0] ;
  wire idx107_fu_1780;
  wire [3:0]idx107_fu_178_reg;
  wire \idx_fu_162_reg_n_12_[0] ;
  wire \idx_fu_162_reg_n_12_[1] ;
  wire \idx_fu_162_reg_n_12_[2] ;
  wire \indvars_iv3_fu_174[1]_i_1_n_12 ;
  wire [3:0]indvars_iv3_fu_174_reg;
  wire [3:0]m_reg_391;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_13;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_14;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_15;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_16;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_17;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_18;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_19;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_20;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_21;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_22;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_23;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_24;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_25;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_26;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_27;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_32;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_34;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_35;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_36;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_37;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_38;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_39;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_40;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_41;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_42;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_43;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_44;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_45;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_46;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_47;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_48;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_49;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_50;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_51;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_52;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_53;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_54;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_55;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_56;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_57;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_58;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_59;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_60;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_61;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_62;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_63;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_64;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_65;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_66;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_67;
  wire mac_muladd_16s_16s_15ns_31_4_1_U81_n_68;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_100;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_101;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_102;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_103;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_104;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_105;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_106;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_27;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_28;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_29;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_30;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_31;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_32;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_33;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_34;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_35;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_36;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_37;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_38;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_39;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_40;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_41;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_42;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_43;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_44;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_55;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_56;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_57;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_58;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_59;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_60;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_61;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_62;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_63;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_64;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_65;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_66;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_67;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_68;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_69;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_70;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_71;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_73;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_74;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_75;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_76;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_77;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_78;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_79;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_80;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_81;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_82;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_83;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_84;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_85;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_86;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_87;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_88;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_89;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_90;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_91;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_92;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_93;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_94;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_95;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_96;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_97;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_98;
  wire mac_muladd_16s_16s_15ns_31_4_1_U82_n_99;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_12;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_14;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_15;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_16;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_17;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_18;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_19;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_20;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_21;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_22;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_23;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_24;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_25;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_26;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_27;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_28;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_29;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_30;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_31;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_32;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_33;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_34;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_35;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_36;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_37;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_38;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_39;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_40;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_41;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_42;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_43;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_44;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_45;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_46;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_47;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_48;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_49;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_50;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_51;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_52;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_53;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_54;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_55;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_56;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_57;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_58;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_59;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_60;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_61;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_62;
  wire mac_muladd_16s_16s_15ns_31_4_1_U83_n_63;
  wire or_ln107_2_fu_738_p2__1;
  wire or_ln107_fu_653_p2;
  wire or_ln107_reg_1463;
  wire [15:0]q0;
  wire [15:0]q00_1;
  wire [0:0]\q2_reg[3] ;
  wire [0:0]ram_reg_bram_1;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire [15:0]retval_0_i43_reg_380;
  wire [15:1]sel0;
  wire [0:0]\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_0 ;
  wire [0:0]\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_1 ;
  wire [0:0]\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_2 ;
  wire [0:0]\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_3 ;
  wire [5:0]\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0 ;
  wire [4:0]\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1 ;
  wire [0:0]sh_prom_cast_cast_cast_fu_751_p1;
  wire [16:14]sum_1_fu_1190_p2;
  wire sum_1_fu_1190_p2_carry__0_n_12;
  wire sum_1_fu_1190_p2_carry__0_n_13;
  wire sum_1_fu_1190_p2_carry__0_n_14;
  wire sum_1_fu_1190_p2_carry__0_n_15;
  wire sum_1_fu_1190_p2_carry__0_n_16;
  wire sum_1_fu_1190_p2_carry__0_n_17;
  wire sum_1_fu_1190_p2_carry__0_n_18;
  wire sum_1_fu_1190_p2_carry__0_n_19;
  wire sum_1_fu_1190_p2_carry_n_12;
  wire sum_1_fu_1190_p2_carry_n_13;
  wire sum_1_fu_1190_p2_carry_n_14;
  wire sum_1_fu_1190_p2_carry_n_15;
  wire sum_1_fu_1190_p2_carry_n_16;
  wire sum_1_fu_1190_p2_carry_n_17;
  wire sum_1_fu_1190_p2_carry_n_18;
  wire sum_1_fu_1190_p2_carry_n_19;
  wire [16:14]sum_2_fu_1277_p2;
  wire sum_2_fu_1277_p2_carry__0_n_12;
  wire sum_2_fu_1277_p2_carry__0_n_13;
  wire sum_2_fu_1277_p2_carry__0_n_14;
  wire sum_2_fu_1277_p2_carry__0_n_15;
  wire sum_2_fu_1277_p2_carry__0_n_16;
  wire sum_2_fu_1277_p2_carry__0_n_17;
  wire sum_2_fu_1277_p2_carry__0_n_18;
  wire sum_2_fu_1277_p2_carry__0_n_19;
  wire sum_2_fu_1277_p2_carry_n_12;
  wire sum_2_fu_1277_p2_carry_n_13;
  wire sum_2_fu_1277_p2_carry_n_14;
  wire sum_2_fu_1277_p2_carry_n_15;
  wire sum_2_fu_1277_p2_carry_n_16;
  wire sum_2_fu_1277_p2_carry_n_17;
  wire sum_2_fu_1277_p2_carry_n_18;
  wire sum_2_fu_1277_p2_carry_n_19;
  wire [16:15]sum_fu_1029_p2;
  wire [14:14]sum_fu_1029_p2__0;
  wire sum_fu_1029_p2_carry__0_n_12;
  wire sum_fu_1029_p2_carry__0_n_13;
  wire sum_fu_1029_p2_carry__0_n_14;
  wire sum_fu_1029_p2_carry__0_n_15;
  wire sum_fu_1029_p2_carry__0_n_16;
  wire sum_fu_1029_p2_carry__0_n_17;
  wire sum_fu_1029_p2_carry__0_n_18;
  wire sum_fu_1029_p2_carry__0_n_19;
  wire sum_fu_1029_p2_carry_n_12;
  wire sum_fu_1029_p2_carry_n_13;
  wire sum_fu_1029_p2_carry_n_14;
  wire sum_fu_1029_p2_carry_n_15;
  wire sum_fu_1029_p2_carry_n_16;
  wire sum_fu_1029_p2_carry_n_17;
  wire sum_fu_1029_p2_carry_n_18;
  wire sum_fu_1029_p2_carry_n_19;
  wire [15:0]temp_1_reg_1585;
  wire [14:0]temp_6_reg_370;
  wire [2:0]trunc_ln194_reg_1628;
  wire [0:0]zext_ln107_fu_734_p1;
  wire \zext_ln174_reg_1477_reg_n_12_[0] ;
  wire \zext_ln174_reg_1477_reg_n_12_[1] ;
  wire \zext_ln174_reg_1477_reg_n_12_[2] ;
  wire \zext_ln174_reg_1477_reg_n_12_[3] ;
  wire [3:0]zext_ln181_reg_1497_reg;
  wire [3:0]zext_ln187_reg_1517_reg;
  wire \zext_ln194_reg_1580_reg_n_12_[0] ;
  wire \zext_ln194_reg_1580_reg_n_12_[1] ;
  wire \zext_ln194_reg_1580_reg_n_12_[2] ;
  wire [3:0]zext_ln219_reg_1663_reg;
  wire [7:0]\NLW_LARc_d0[15]_INST_0_i_6_O_UNCONNECTED ;
  wire [7:0]\NLW_LARc_d0[15]_INST_0_i_7_O_UNCONNECTED ;
  wire [7:7]NLW_add_ln39_2_fu_1185_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln39_4_fu_1272_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln39_fu_1024_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_435_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_435_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_435_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_435_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln198_fu_928_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln209_fu_956_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_2_fu_1196_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_2_fu_1196_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_4_fu_1283_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_4_fu_1283_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_fu_1034_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_fu_1034_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_sum_1_fu_1190_p2_carry_O_UNCONNECTED;
  wire [5:0]NLW_sum_1_fu_1190_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_sum_2_fu_1277_p2_carry_O_UNCONNECTED;
  wire [5:0]NLW_sum_2_fu_1277_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_sum_fu_1029_p2_carry_O_UNCONNECTED;
  wire [5:0]NLW_sum_fu_1029_p2_carry__0_O_UNCONNECTED;

  assign LARc_d0_1_sn_1 = LARc_d0_1_sp_1;
  assign LARc_d0_4_sn_1 = LARc_d0_4_sp_1;
  assign LARc_d0_5_sn_1 = LARc_d0_5_sp_1;
  assign LARc_q1_10_sp_1 = LARc_q1_10_sn_1;
  assign LARc_q1_2_sp_1 = LARc_q1_2_sn_1;
  assign LARc_q1_3_sp_1 = LARc_q1_3_sn_1;
  assign LARc_q1_4_sp_1 = LARc_q1_4_sn_1;
  assign LARc_q1_5_sp_1 = LARc_q1_5_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W ACF_U
       (.Q({ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .d0(d0),
        .\q0_reg[0]_0 (i_2_fu_158_reg),
        .\q0_reg[0]_1 (i_1_fu_154_reg),
        .\q0_reg[0]_2 ({\zext_ln174_reg_1477_reg_n_12_[3] ,\zext_ln174_reg_1477_reg_n_12_[2] ,\zext_ln174_reg_1477_reg_n_12_[1] ,\zext_ln174_reg_1477_reg_n_12_[0] }),
        .\q0_reg[15]_0 (q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_0 K_U
       (.E(K_ce0),
        .\P_load_reg_1695_reg[3] (K_U_n_13),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state18,ap_CS_fsm_state7}),
        .add_ln39_4_fu_1272_p2_carry_i_9_0(P_load_reg_1695),
        .add_ln39_4_fu_1272_p2_carry_i_9_1(\icmp_ln55_reg_1636_reg_n_12_[0] ),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U83_n_16,mac_muladd_16s_16s_15ns_31_4_1_U83_n_17,mac_muladd_16s_16s_15ns_31_4_1_U83_n_18,mac_muladd_16s_16s_15ns_31_4_1_U83_n_19,mac_muladd_16s_16s_15ns_31_4_1_U83_n_20,mac_muladd_16s_16s_15ns_31_4_1_U83_n_21,mac_muladd_16s_16s_15ns_31_4_1_U83_n_22,mac_muladd_16s_16s_15ns_31_4_1_U83_n_23,mac_muladd_16s_16s_15ns_31_4_1_U83_n_24,mac_muladd_16s_16s_15ns_31_4_1_U83_n_25,mac_muladd_16s_16s_15ns_31_4_1_U83_n_26,mac_muladd_16s_16s_15ns_31_4_1_U83_n_27,mac_muladd_16s_16s_15ns_31_4_1_U83_n_28,mac_muladd_16s_16s_15ns_31_4_1_U83_n_29,mac_muladd_16s_16s_15ns_31_4_1_U83_n_30,mac_muladd_16s_16s_15ns_31_4_1_U83_n_31}),
        .q00({K_U_n_14,K_U_n_15,K_U_n_16,K_U_n_17,K_U_n_18,K_U_n_19,K_U_n_20,K_U_n_21,K_U_n_22,K_U_n_23,K_U_n_24,K_U_n_25,K_U_n_26,K_U_n_27,K_U_n_28,K_U_n_29}),
        .\q0_reg[0]_0 (m_reg_391),
        .\q0_reg[0]_1 (zext_ln181_reg_1497_reg),
        .\q0_reg[15]_0 ({K_U_n_30,K_U_n_31,K_U_n_32,K_U_n_33,K_U_n_34,K_U_n_35,K_U_n_36,K_U_n_37,K_U_n_38,K_U_n_39,K_U_n_40,K_U_n_41,K_U_n_42,K_U_n_43,K_U_n_44,K_U_n_45}),
        .zext_ln219_reg_1663_reg(zext_ln219_reg_1663_reg));
  FDRE \K_load_reg_1683_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_45),
        .Q(K_load_reg_1683[0]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_35),
        .Q(K_load_reg_1683[10]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_34),
        .Q(K_load_reg_1683[11]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_33),
        .Q(K_load_reg_1683[12]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_32),
        .Q(K_load_reg_1683[13]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_31),
        .Q(K_load_reg_1683[14]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_30),
        .Q(K_load_reg_1683[15]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_44),
        .Q(K_load_reg_1683[1]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_43),
        .Q(K_load_reg_1683[2]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_42),
        .Q(K_load_reg_1683[3]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_41),
        .Q(K_load_reg_1683[4]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_40),
        .Q(K_load_reg_1683[5]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_39),
        .Q(K_load_reg_1683[6]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_38),
        .Q(K_load_reg_1683[7]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_37),
        .Q(K_load_reg_1683[8]),
        .R(1'b0));
  FDRE \K_load_reg_1683_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(K_U_n_36),
        .Q(K_load_reg_1683[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \LARc_address0[0]_INST_0 
       (.I0(\LARc_address0[0] ),
        .I1(LARc_we0_0[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(LARc_we0_0[4]),
        .I4(\LARc_address0[0]_INST_0_i_1_n_12 ),
        .O(LARc_address0));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \LARc_address0[0]_INST_0_i_1 
       (.I0(\i_fu_150_reg[3]_0 [0]),
        .I1(ap_CS_fsm_state24),
        .I2(idx107_fu_178_reg[0]),
        .I3(trunc_ln194_reg_1628[0]),
        .I4(ap_CS_fsm_state23),
        .I5(\zext_ln194_reg_1580_reg_n_12_[0] ),
        .O(\LARc_address0[0]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_address0[1]_INST_0_i_2 
       (.I0(\i_fu_150_reg[3]_0 [1]),
        .I1(ap_CS_fsm_state24),
        .I2(\LARc_address0[1]_INST_0_i_4_n_12 ),
        .O(\i_fu_150_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h8778FFFF87780000)) 
    \LARc_address0[1]_INST_0_i_4 
       (.I0(trunc_ln194_reg_1628[0]),
        .I1(idx107_fu_178_reg[0]),
        .I2(trunc_ln194_reg_1628[1]),
        .I3(idx107_fu_178_reg[1]),
        .I4(ap_CS_fsm_state23),
        .I5(\zext_ln194_reg_1580_reg_n_12_[1] ),
        .O(\LARc_address0[1]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h1010101313131013)) 
    \LARc_address0[2]_INST_0_i_2 
       (.I0(i_fu_150_reg),
        .I1(LARc_we0_0[4]),
        .I2(ap_CS_fsm_state24),
        .I3(\zext_ln194_reg_1580_reg_n_12_[2] ),
        .I4(ap_CS_fsm_state23),
        .I5(\LARc_address0[2]_INST_0_i_3_n_12 ),
        .O(\i_fu_150_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hEC80137F137FEC80)) 
    \LARc_address0[2]_INST_0_i_3 
       (.I0(idx107_fu_178_reg[0]),
        .I1(idx107_fu_178_reg[1]),
        .I2(trunc_ln194_reg_1628[0]),
        .I3(trunc_ln194_reg_1628[1]),
        .I4(trunc_ln194_reg_1628[2]),
        .I5(idx107_fu_178_reg[2]),
        .O(\LARc_address0[2]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABABAAA)) 
    LARc_ce0_INST_0
       (.I0(LARc_ce0_0),
        .I1(LARc_we0_0[4]),
        .I2(LARc_we0_0[2]),
        .I3(\ap_CS_fsm_reg[22]_0 ),
        .I4(ap_CS_fsm_state14),
        .I5(\ap_CS_fsm_reg[4]_0 ),
        .O(LARc_ce0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hE)) 
    LARc_ce0_INST_0_i_2
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state24),
        .O(\ap_CS_fsm_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    LARc_ce0_INST_0_i_3
       (.I0(LARc_we0_0[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \LARc_d0[10]_INST_0 
       (.I0(\LARc_d0[14]_INST_0_i_1_n_12 ),
        .I1(sel0[10]),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(\LARc_d0[10]_INST_0_i_2_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\LARc_d0[10]_INST_0_i_3_n_12 ),
        .O(LARc_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[10]_INST_0_i_2 
       (.I0(\LARc_d0[9]_INST_0_i_2_n_12 ),
        .I1(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .O(\LARc_d0[10]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0F660F660F000FFF)) 
    \LARc_d0[10]_INST_0_i_3 
       (.I0(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[10]_INST_0_i_6_n_12 ),
        .I2(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I3(\LARc_q1[15] ),
        .I4(\LARc_d0[10]_INST_0_i_7_n_12 ),
        .I5(CO),
        .O(\LARc_d0[10]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h4440444411151111)) 
    \LARc_d0[10]_INST_0_i_5 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[8]),
        .I3(LARc_q1[9]),
        .I4(\LARc_d0[15]_INST_0_i_39_n_12 ),
        .I5(LARc_q1[10]),
        .O(\LARc_d0[10]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h000000000000555D)) 
    \LARc_d0[10]_INST_0_i_6 
       (.I0(\LARc_d0[15]_INST_0_i_15_n_12 ),
        .I1(\LARc_d0[5]_INST_0_i_5_n_12 ),
        .I2(\LARc_q1[3]_0 ),
        .I3(\LARc_d0[4]_INST_0_i_5_n_12 ),
        .I4(\LARc_d0[10]_INST_0_i_7_n_12 ),
        .I5(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[10]_INST_0_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0451)) 
    \LARc_d0[10]_INST_0_i_7 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[15]_INST_0_i_39_n_12 ),
        .I3(LARc_q1[8]),
        .O(\LARc_d0[10]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h4FF4F4F444444444)) 
    \LARc_d0[11]_INST_0 
       (.I0(\LARc_d0[14]_INST_0_i_1_n_12 ),
        .I1(sel0[11]),
        .I2(\LARc_d0[11]_INST_0_i_2_n_12 ),
        .I3(LARc_q1[15]),
        .I4(\LARc_d0[11]_INST_0_i_3_n_12 ),
        .I5(\ap_CS_fsm_reg[4]_0 ),
        .O(LARc_d0[7]));
  LUT6 #(
    .INIT(64'h505C5F5C5F5C505C)) 
    \LARc_d0[11]_INST_0_i_2 
       (.I0(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .I1(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I2(\LARc_q1[15] ),
        .I3(CO),
        .I4(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I5(\LARc_d0[11]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[11]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \LARc_d0[11]_INST_0_i_3 
       (.I0(\LARc_d0[10]_INST_0_i_3_n_12 ),
        .I1(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .I2(\LARc_d0[9]_INST_0_i_2_n_12 ),
        .O(\LARc_d0[11]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h0000B04F)) 
    \LARc_d0[11]_INST_0_i_5 
       (.I0(LARc_q1[8]),
        .I1(\LARc_d0[15]_INST_0_i_39_n_12 ),
        .I2(LARc_q1[15]),
        .I3(LARc_q1[9]),
        .I4(LARc_q1_4_sn_1),
        .O(\LARc_d0[11]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h5551000000045555)) 
    \LARc_d0[11]_INST_0_i_6 
       (.I0(LARc_q1_4_sn_1),
        .I1(\LARc_d0[15]_INST_0_i_39_n_12 ),
        .I2(\LARc_d0[11]_INST_0_i_8_n_12 ),
        .I3(LARc_q1[10]),
        .I4(LARc_q1[15]),
        .I5(LARc_q1[11]),
        .O(\LARc_d0[11]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8A8A8A8)) 
    \LARc_d0[11]_INST_0_i_7 
       (.I0(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[10]_INST_0_i_7_n_12 ),
        .I3(\LARc_d0[8]_INST_0_i_7_n_12 ),
        .I4(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I5(\LARc_d0[8]_INST_0_i_8_n_12 ),
        .O(\LARc_d0[11]_INST_0_i_7_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[11]_INST_0_i_8 
       (.I0(LARc_q1[8]),
        .I1(LARc_q1[9]),
        .O(\LARc_d0[11]_INST_0_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h4FF44F4F44444444)) 
    \LARc_d0[12]_INST_0 
       (.I0(\LARc_d0[14]_INST_0_i_1_n_12 ),
        .I1(sel0[12]),
        .I2(\LARc_d0[12]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[12]_INST_0_i_3_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\ap_CS_fsm_reg[4]_0 ),
        .O(LARc_d0[8]));
  LUT6 #(
    .INIT(64'hAFACA0ACA0ACAFAC)) 
    \LARc_d0[12]_INST_0_i_2 
       (.I0(\LARc_d0[15]_INST_0_i_10_n_12 ),
        .I1(\LARc_d0[12]_INST_0_i_5_n_12 ),
        .I2(\LARc_q1[15] ),
        .I3(CO),
        .I4(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .I5(\LARc_d0[13]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[12]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \LARc_d0[12]_INST_0_i_3 
       (.I0(\LARc_d0[11]_INST_0_i_2_n_12 ),
        .I1(\LARc_d0[9]_INST_0_i_2_n_12 ),
        .I2(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .I3(\LARc_d0[10]_INST_0_i_3_n_12 ),
        .O(\LARc_d0[12]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \LARc_d0[12]_INST_0_i_5 
       (.I0(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[12]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hF4444FFF44444444)) 
    \LARc_d0[13]_INST_0 
       (.I0(\LARc_d0[14]_INST_0_i_1_n_12 ),
        .I1(sel0[13]),
        .I2(\LARc_d0[13]_INST_0_i_2_n_12 ),
        .I3(LARc_q1[15]),
        .I4(\LARc_d0[13]_INST_0_i_3_n_12 ),
        .I5(\ap_CS_fsm_reg[4]_0 ),
        .O(LARc_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \LARc_d0[13]_INST_0_i_2 
       (.I0(\LARc_d0[12]_INST_0_i_2_n_12 ),
        .I1(\LARc_d0[10]_INST_0_i_3_n_12 ),
        .I2(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .I3(\LARc_d0[9]_INST_0_i_2_n_12 ),
        .I4(\LARc_d0[11]_INST_0_i_2_n_12 ),
        .O(\LARc_d0[13]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h8ABABA8A8ABA8ABA)) 
    \LARc_d0[13]_INST_0_i_3 
       (.I0(\LARc_d0[13]_INST_0_i_5_n_12 ),
        .I1(\LARc_q1[15] ),
        .I2(CO),
        .I3(\LARc_d0[15]_INST_0_i_10_n_12 ),
        .I4(\LARc_d0[13]_INST_0_i_6_n_12 ),
        .I5(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[13]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h8B8B8BB8)) 
    \LARc_d0[13]_INST_0_i_5 
       (.I0(\LARc_d0[15]_INST_0_i_8_n_12 ),
        .I1(\LARc_q1[15] ),
        .I2(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I3(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I4(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[13]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h0000005155555555)) 
    \LARc_d0[13]_INST_0_i_6 
       (.I0(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_15_n_12 ),
        .I2(\LARc_d0[8]_INST_0_i_7_n_12 ),
        .I3(\LARc_d0[10]_INST_0_i_7_n_12 ),
        .I4(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I5(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[13]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hF000F0F00FEF0F0F)) 
    \LARc_d0[13]_INST_0_i_7 
       (.I0(LARc_q1[13]),
        .I1(LARc_q1[14]),
        .I2(LARc_q1[15]),
        .I3(\LARc_q1[10]_0 ),
        .I4(\LARc_d0[15]_INST_0_i_39_n_12 ),
        .I5(LARc_q1[12]),
        .O(\LARc_d0[13]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h4FF44F4F44444444)) 
    \LARc_d0[14]_INST_0 
       (.I0(\LARc_d0[14]_INST_0_i_1_n_12 ),
        .I1(sel0[14]),
        .I2(\LARc_d0[15]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[15]_INST_0_i_1_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\ap_CS_fsm_reg[4]_0 ),
        .O(LARc_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \LARc_d0[14]_INST_0_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(LARc_we0_0[3]),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state24),
        .I4(LARc_we0_0[4]),
        .O(\LARc_d0[14]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h8F70FFFF8F700000)) 
    \LARc_d0[15]_INST_0 
       (.I0(\LARc_d0[15]_INST_0_i_1_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_2_n_12 ),
        .I2(LARc_q1[15]),
        .I3(\LARc_d0[15]_INST_0_i_3_n_12 ),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .I5(\LARc_d0[15]_INST_0_i_4_n_12 ),
        .O(LARc_d0[11]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \LARc_d0[15]_INST_0_i_1 
       (.I0(\LARc_d0[13]_INST_0_i_3_n_12 ),
        .I1(\LARc_d0[11]_INST_0_i_2_n_12 ),
        .I2(\LARc_d0[9]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .I4(\LARc_d0[10]_INST_0_i_3_n_12 ),
        .I5(\LARc_d0[12]_INST_0_i_2_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h54440111)) 
    \LARc_d0[15]_INST_0_i_10 
       (.I0(LARc_q1_4_sn_1),
        .I1(\LARc_d0[15]_INST_0_i_40_n_12 ),
        .I2(LARc_q1[15]),
        .I3(LARc_q1[12]),
        .I4(LARc_q1[13]),
        .O(\LARc_d0[15]_INST_0_i_10_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \LARc_d0[15]_INST_0_i_11 
       (.I0(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I3(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_11_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \LARc_d0[15]_INST_0_i_12 
       (.I0(\LARc_d0[15]_INST_0_i_10_n_12 ),
        .I1(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_12_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_13 
       (.I0(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_41_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_13_n_12 ));
  LUT5 #(
    .INIT(32'h0000B04F)) 
    \LARc_d0[15]_INST_0_i_14 
       (.I0(LARc_q1[8]),
        .I1(\LARc_d0[15]_INST_0_i_39_n_12 ),
        .I2(LARc_q1[15]),
        .I3(LARc_q1[9]),
        .I4(LARc_q1_4_sn_1),
        .O(\LARc_d0[15]_INST_0_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h0000000088181111)) 
    \LARc_d0[15]_INST_0_i_15 
       (.I0(LARc_q1[7]),
        .I1(LARc_q1[6]),
        .I2(\LARc_d0[9]_INST_0_i_7_n_12 ),
        .I3(LARc_q1[5]),
        .I4(LARc_q1[15]),
        .I5(LARc_q1_4_sn_1),
        .O(\LARc_d0[15]_INST_0_i_15_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \LARc_d0[15]_INST_0_i_16 
       (.I0(\LARc_d0[5]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h00000000A8010055)) 
    \LARc_d0[15]_INST_0_i_17 
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[0]),
        .I2(LARc_q1[1]),
        .I3(LARc_q1[2]),
        .I4(LARc_q1[15]),
        .I5(LARc_q1_4_sn_1),
        .O(\LARc_d0[15]_INST_0_i_17_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \LARc_d0[15]_INST_0_i_18 
       (.I0(\LARc_d0[15]_INST_0_i_8_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_18_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_19 
       (.I0(\LARc_d0[15]_INST_0_i_10_n_12 ),
        .I1(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_19_n_12 ));
  LUT6 #(
    .INIT(64'h8ABA8ABA8ABABA8A)) 
    \LARc_d0[15]_INST_0_i_2 
       (.I0(\LARc_d0[15]_INST_0_i_5_n_12 ),
        .I1(\LARc_q1[15] ),
        .I2(CO),
        .I3(\LARc_d0[15]_INST_0_i_8_n_12 ),
        .I4(\LARc_d0[15]_INST_0_i_9_n_12 ),
        .I5(\LARc_d0[15]_INST_0_i_10_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h5755A8AA00000000)) 
    \LARc_d0[15]_INST_0_i_20 
       (.I0(LARc_q1[15]),
        .I1(LARc_q1[8]),
        .I2(LARc_q1[9]),
        .I3(\LARc_d0[15]_INST_0_i_39_n_12 ),
        .I4(LARc_q1[10]),
        .I5(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_20_n_12 ));
  LUT5 #(
    .INIT(32'h10110400)) 
    \LARc_d0[15]_INST_0_i_21 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[8]),
        .I2(\LARc_d0[15]_INST_0_i_39_n_12 ),
        .I3(LARc_q1[15]),
        .I4(LARc_q1[9]),
        .O(\LARc_d0[15]_INST_0_i_21_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_22 
       (.I0(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I1(\LARc_d0[8]_INST_0_i_8_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_22_n_12 ));
  LUT5 #(
    .INIT(32'h00004222)) 
    \LARc_d0[15]_INST_0_i_23 
       (.I0(LARc_q1[5]),
        .I1(LARc_q1[4]),
        .I2(LARc_q1[15]),
        .I3(LARc_q1_2_sn_1),
        .I4(LARc_q1_4_sn_1),
        .O(\LARc_d0[15]_INST_0_i_23_n_12 ));
  LUT6 #(
    .INIT(64'h0000000002A85500)) 
    \LARc_d0[15]_INST_0_i_24 
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[0]),
        .I2(LARc_q1[1]),
        .I3(LARc_q1[2]),
        .I4(LARc_q1[15]),
        .I5(LARc_q1_4_sn_1),
        .O(\LARc_d0[15]_INST_0_i_24_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_25 
       (.I0(LARc_q1[1]),
        .I1(LARc_q1[0]),
        .O(\LARc_d0[15]_INST_0_i_25_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[15]_INST_0_i_26 
       (.I0(\LARc_d0[15]_INST_0_i_10_n_12 ),
        .I1(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_26_n_12 ));
  LUT5 #(
    .INIT(32'h00001811)) 
    \LARc_d0[15]_INST_0_i_27 
       (.I0(LARc_q1[9]),
        .I1(LARc_q1[8]),
        .I2(\LARc_d0[15]_INST_0_i_39_n_12 ),
        .I3(LARc_q1[15]),
        .I4(LARc_q1_4_sn_1),
        .O(\LARc_d0[15]_INST_0_i_27_n_12 ));
  LUT5 #(
    .INIT(32'h40000015)) 
    \LARc_d0[15]_INST_0_i_28 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[15]),
        .I2(LARc_q1_2_sn_1),
        .I3(LARc_q1[4]),
        .I4(LARc_q1[5]),
        .O(\LARc_d0[15]_INST_0_i_28_n_12 ));
  LUT6 #(
    .INIT(64'h00000000AAA95555)) 
    \LARc_d0[15]_INST_0_i_29 
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[0]),
        .I2(LARc_q1[1]),
        .I3(LARc_q1[2]),
        .I4(LARc_q1[15]),
        .I5(LARc_q1_4_sn_1),
        .O(\LARc_d0[15]_INST_0_i_29_n_12 ));
  LUT6 #(
    .INIT(64'h3101310132020202)) 
    \LARc_d0[15]_INST_0_i_3 
       (.I0(\LARc_d0[15]_INST_0_i_11_n_12 ),
        .I1(\LARc_q1[15] ),
        .I2(CO),
        .I3(\LARc_d0[15]_INST_0_i_8_n_12 ),
        .I4(\LARc_d0[15]_INST_0_i_9_n_12 ),
        .I5(\LARc_d0[15]_INST_0_i_10_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \LARc_d0[15]_INST_0_i_30 
       (.I0(\LARc_d0[15]_INST_0_i_8_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_30_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \LARc_d0[15]_INST_0_i_31 
       (.I0(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_10_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_31_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \LARc_d0[15]_INST_0_i_32 
       (.I0(\LARc_d0[15]_INST_0_i_41_n_12 ),
        .I1(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_32_n_12 ));
  LUT4 #(
    .INIT(16'hA208)) 
    \LARc_d0[15]_INST_0_i_33 
       (.I0(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[15]_INST_0_i_39_n_12 ),
        .I3(LARc_q1[8]),
        .O(\LARc_d0[15]_INST_0_i_33_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_34 
       (.I0(\LARc_d0[8]_INST_0_i_8_n_12 ),
        .I1(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_34_n_12 ));
  LUT6 #(
    .INIT(64'h0000000002FFFD00)) 
    \LARc_d0[15]_INST_0_i_35 
       (.I0(\LARc_d0[6]_INST_0_i_6_n_12 ),
        .I1(LARc_q1[3]),
        .I2(LARc_q1[2]),
        .I3(LARc_q1[15]),
        .I4(LARc_q1[4]),
        .I5(\LARc_d0[5]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_35_n_12 ));
  LUT6 #(
    .INIT(64'h0000000044422222)) 
    \LARc_d0[15]_INST_0_i_36 
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[2]),
        .I2(LARc_q1[1]),
        .I3(LARc_q1[0]),
        .I4(LARc_q1[15]),
        .I5(LARc_q1_4_sn_1),
        .O(\LARc_d0[15]_INST_0_i_36_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_37 
       (.I0(LARc_q1[1]),
        .I1(LARc_q1[0]),
        .O(\LARc_d0[15]_INST_0_i_37_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LARc_d0[15]_INST_0_i_38 
       (.I0(LARc_q1[10]),
        .I1(LARc_q1[11]),
        .I2(LARc_q1[9]),
        .I3(LARc_q1[8]),
        .O(\LARc_q1[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \LARc_d0[15]_INST_0_i_39 
       (.I0(LARc_q1_2_sn_1),
        .I1(LARc_q1[7]),
        .I2(LARc_q1[4]),
        .I3(LARc_q1[6]),
        .I4(LARc_q1[5]),
        .O(\LARc_d0[15]_INST_0_i_39_n_12 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \LARc_d0[15]_INST_0_i_4 
       (.I0(LARc_we0_0[4]),
        .I1(sel0[15]),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state24),
        .O(\LARc_d0[15]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \LARc_d0[15]_INST_0_i_40 
       (.I0(LARc_q1[15]),
        .I1(LARc_q1[10]),
        .I2(LARc_q1[11]),
        .I3(LARc_q1[9]),
        .I4(LARc_q1[8]),
        .I5(\LARc_d0[15]_INST_0_i_39_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_40_n_12 ));
  LUT6 #(
    .INIT(64'h6666666A66666666)) 
    \LARc_d0[15]_INST_0_i_41 
       (.I0(LARc_q1[11]),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[10]),
        .I3(LARc_q1[8]),
        .I4(LARc_q1[9]),
        .I5(\LARc_d0[15]_INST_0_i_39_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_41_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hBBBFEEEA)) 
    \LARc_d0[15]_INST_0_i_5 
       (.I0(\LARc_q1[15] ),
        .I1(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I2(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I3(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .I4(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_5_n_12 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \LARc_d0[15]_INST_0_i_6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\LARc_q1[15] ,\LARc_d0[15]_INST_0_i_6_n_13 ,\LARc_d0[15]_INST_0_i_6_n_14 ,\LARc_d0[15]_INST_0_i_6_n_15 ,\LARc_d0[15]_INST_0_i_6_n_16 ,\LARc_d0[15]_INST_0_i_6_n_17 ,\LARc_d0[15]_INST_0_i_6_n_18 ,\LARc_d0[15]_INST_0_i_6_n_19 }),
        .DI({\LARc_d0[15]_INST_0_i_8_n_12 ,\LARc_d0[15]_INST_0_i_12_n_12 ,\LARc_d0[15]_INST_0_i_13_n_12 ,\LARc_d0[15]_INST_0_i_14_n_12 ,\LARc_d0[15]_INST_0_i_15_n_12 ,\LARc_d0[15]_INST_0_i_16_n_12 ,\LARc_d0[15]_INST_0_i_17_n_12 ,\LARc_d0[5]_INST_0_i_1_0 }),
        .O(\NLW_LARc_d0[15]_INST_0_i_6_O_UNCONNECTED [7:0]),
        .S({\LARc_d0[15]_INST_0_i_18_n_12 ,\LARc_d0[15]_INST_0_i_19_n_12 ,\LARc_d0[15]_INST_0_i_20_n_12 ,\LARc_d0[15]_INST_0_i_21_n_12 ,\LARc_d0[15]_INST_0_i_22_n_12 ,\LARc_d0[15]_INST_0_i_23_n_12 ,\LARc_d0[15]_INST_0_i_24_n_12 ,\LARc_d0[15]_INST_0_i_25_n_12 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \LARc_d0[15]_INST_0_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({CO,\LARc_d0[15]_INST_0_i_7_n_13 ,\LARc_d0[15]_INST_0_i_7_n_14 ,\LARc_d0[15]_INST_0_i_7_n_15 ,\LARc_d0[15]_INST_0_i_7_n_16 ,\LARc_d0[15]_INST_0_i_7_n_17 ,\LARc_d0[15]_INST_0_i_7_n_18 ,\LARc_d0[15]_INST_0_i_7_n_19 }),
        .DI({\LARc_d0[15]_INST_0_i_8_n_12 ,\LARc_d0[15]_INST_0_i_26_n_12 ,\LARc_d0[11]_INST_0_i_6_n_12 ,\LARc_d0[15]_INST_0_i_27_n_12 ,\LARc_d0[9]_INST_0_i_6_n_12 ,\LARc_d0[15]_INST_0_i_28_n_12 ,\LARc_d0[15]_INST_0_i_29_n_12 ,\LARc_d0[5]_INST_0_i_1_0 }),
        .O(\NLW_LARc_d0[15]_INST_0_i_7_O_UNCONNECTED [7:0]),
        .S({\LARc_d0[15]_INST_0_i_30_n_12 ,\LARc_d0[15]_INST_0_i_31_n_12 ,\LARc_d0[15]_INST_0_i_32_n_12 ,\LARc_d0[15]_INST_0_i_33_n_12 ,\LARc_d0[15]_INST_0_i_34_n_12 ,\LARc_d0[15]_INST_0_i_35_n_12 ,\LARc_d0[15]_INST_0_i_36_n_12 ,\LARc_d0[15]_INST_0_i_37_n_12 }));
  LUT6 #(
    .INIT(64'hAA55AA55AA558A55)) 
    \LARc_d0[15]_INST_0_i_8 
       (.I0(LARc_q1[15]),
        .I1(\LARc_q1[10]_0 ),
        .I2(\LARc_d0[15]_INST_0_i_39_n_12 ),
        .I3(LARc_q1[14]),
        .I4(LARc_q1[12]),
        .I5(LARc_q1[13]),
        .O(\LARc_d0[15]_INST_0_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hAAAA8088)) 
    \LARc_d0[15]_INST_0_i_9 
       (.I0(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .I1(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I3(\LARc_d0[9]_INST_0_i_5_n_12 ),
        .I4(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_9_n_12 ));
  LUT6 #(
    .INIT(64'hFF60FF60FFFFFF60)) 
    \LARc_d0[1]_INST_0 
       (.I0(LARc_d0_1_sn_1),
        .I1(\LARc_d0[1]_INST_0_i_2_n_12 ),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(\LARc_d0[1]_0 ),
        .I4(sel0[1]),
        .I5(\LARc_d0[14]_INST_0_i_1_n_12 ),
        .O(LARc_d0[0]));
  LUT6 #(
    .INIT(64'hAA2DAA2800000000)) 
    \LARc_d0[1]_INST_0_i_2 
       (.I0(\LARc_q1[15] ),
        .I1(LARc_q1[1]),
        .I2(LARc_q1[0]),
        .I3(LARc_q1_4_sn_1),
        .I4(CO),
        .I5(LARc_q1[15]),
        .O(\LARc_d0[1]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \LARc_d0[1]_INST_0_i_5 
       (.I0(\LARc_d0[1]_INST_0_i_7_n_12 ),
        .I1(LARc_q1[4]),
        .I2(LARc_q1[7]),
        .I3(LARc_q1_2_sn_1),
        .I4(\LARc_q1[15]_2 ),
        .I5(\LARc_q1[10]_0 ),
        .O(LARc_q1_4_sn_1));
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[1]_INST_0_i_7 
       (.I0(LARc_q1[6]),
        .I1(LARc_q1[5]),
        .O(\LARc_d0[1]_INST_0_i_7_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \LARc_d0[3]_INST_0_i_5 
       (.I0(LARc_we0_0[4]),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state23),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h6AFFFFFF6A000000)) 
    \LARc_d0[4]_INST_0 
       (.I0(\LARc_q1[15]_0 ),
        .I1(LARc_q1[15]),
        .I2(LARc_q1_3_sn_1),
        .I3(LARc_we0_0[3]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\LARc_d0[4]_INST_0_i_3_n_12 ),
        .O(LARc_d0[1]));
  LUT6 #(
    .INIT(64'hA0A3AFA3AFA3A0A3)) 
    \LARc_d0[4]_INST_0_i_1 
       (.I0(\LARc_d0[5]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[4]_4 ),
        .I2(\LARc_q1[15] ),
        .I3(CO),
        .I4(\LARc_q1[3]_0 ),
        .I5(\LARc_d0[4]_INST_0_i_5_n_12 ),
        .O(\LARc_q1[15]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
    \LARc_d0[4]_INST_0_i_2 
       (.I0(\LARc_d0[4]_1 ),
        .I1(\LARc_d0[8]_INST_0_i_6_n_12 ),
        .I2(\LARc_d0[4]_INST_0_i_7_n_12 ),
        .I3(LARc_d0_1_sn_1),
        .I4(\LARc_d0[4]_2 ),
        .I5(\LARc_d0[4]_3 ),
        .O(LARc_q1_3_sn_1));
  LUT6 #(
    .INIT(64'h2020202F20202020)) 
    \LARc_d0[4]_INST_0_i_3 
       (.I0(LARc_d0_4_sn_1),
        .I1(\LARc_d0[4]_0 ),
        .I2(LARc_we0_0[4]),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state23),
        .I5(sel0[4]),
        .O(\LARc_d0[4]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h4000400000010105)) 
    \LARc_d0[4]_INST_0_i_5 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[2]),
        .I3(LARc_q1[1]),
        .I4(LARc_q1[0]),
        .I5(LARc_q1[3]),
        .O(\LARc_d0[4]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECFFFFCCC)) 
    \LARc_d0[4]_INST_0_i_7 
       (.I0(\LARc_d0[8]_INST_0_i_14_n_12 ),
        .I1(LARc_q1_4_sn_1),
        .I2(LARc_q1[15]),
        .I3(LARc_q1[0]),
        .I4(LARc_q1[1]),
        .I5(\LARc_q1[15] ),
        .O(\LARc_d0[4]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h6AFFFFFF6A000000)) 
    \LARc_d0[5]_INST_0 
       (.I0(\LARc_q1[15]_1 ),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[5]_INST_0_i_2_n_12 ),
        .I3(LARc_we0_0[3]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\LARc_d0[5]_INST_0_i_3_n_12 ),
        .O(LARc_d0[2]));
  LUT6 #(
    .INIT(64'h505C5F5C5F5C505C)) 
    \LARc_d0[5]_INST_0_i_1 
       (.I0(\LARc_d0[8]_INST_0_i_8_n_12 ),
        .I1(LARc_q1_10_sn_1),
        .I2(\LARc_q1[15] ),
        .I3(CO),
        .I4(\LARc_d0[5]_INST_0_i_5_n_12 ),
        .I5(\LARc_d0[5]_INST_0_i_6_n_12 ),
        .O(\LARc_q1[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LARc_d0[5]_INST_0_i_10 
       (.I0(LARc_q1[5]),
        .I1(LARc_q1[6]),
        .I2(LARc_q1[4]),
        .I3(LARc_q1[7]),
        .O(\LARc_q1[5]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[5]_INST_0_i_2 
       (.I0(\LARc_q1[15]_0 ),
        .I1(LARc_q1_3_sn_1),
        .O(\LARc_d0[5]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \LARc_d0[5]_INST_0_i_3 
       (.I0(LARc_we0_0[4]),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state23),
        .I3(sel0[5]),
        .I4(LARc_d0_5_sn_1),
        .O(\LARc_d0[5]_INST_0_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \LARc_d0[5]_INST_0_i_4 
       (.I0(\LARc_q1[10]_0 ),
        .I1(\LARc_q1[15]_2 ),
        .I2(LARc_q1_2_sn_1),
        .I3(\LARc_q1[5]_0 ),
        .I4(\LARc_d0[8]_INST_0_i_13_n_12 ),
        .O(LARc_q1_10_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hFBAE)) 
    \LARc_d0[5]_INST_0_i_5 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[9]_INST_0_i_7_n_12 ),
        .I3(LARc_q1[5]),
        .O(\LARc_d0[5]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8AAA8A8)) 
    \LARc_d0[5]_INST_0_i_6 
       (.I0(\LARc_d0[8]_INST_0_i_14_n_12 ),
        .I1(\LARc_d0[8]_INST_0_i_13_n_12 ),
        .I2(\LARc_q1[2]_0 ),
        .I3(\LARc_d0[5]_INST_0_i_1_0 ),
        .I4(LARc_q1[0]),
        .I5(LARc_q1_4_sn_1),
        .O(\LARc_d0[5]_INST_0_i_6_n_12 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \LARc_d0[5]_INST_0_i_8 
       (.I0(LARc_q1[15]),
        .I1(LARc_q1[14]),
        .I2(LARc_q1[13]),
        .I3(LARc_q1[12]),
        .O(\LARc_q1[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LARc_d0[5]_INST_0_i_9 
       (.I0(LARc_q1[2]),
        .I1(LARc_q1[3]),
        .I2(LARc_q1[0]),
        .I3(LARc_q1[1]),
        .O(LARc_q1_2_sn_1));
  LUT6 #(
    .INIT(64'h50535F535F535053)) 
    \LARc_d0[6]_INST_0_i_1 
       (.I0(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I1(\LARc_q1[3]_0 ),
        .I2(\LARc_q1[15] ),
        .I3(CO),
        .I4(\LARc_d0[8]_INST_0_i_8_n_12 ),
        .I5(\LARc_d0[8]_INST_0_i_7_n_12 ),
        .O(LARc_q1_5_sn_1));
  LUT6 #(
    .INIT(64'h5551000000045555)) 
    \LARc_d0[6]_INST_0_i_4 
       (.I0(LARc_q1_4_sn_1),
        .I1(\LARc_d0[6]_INST_0_i_6_n_12 ),
        .I2(LARc_q1[3]),
        .I3(LARc_q1[2]),
        .I4(LARc_q1[15]),
        .I5(LARc_q1[4]),
        .O(\LARc_q1[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \LARc_d0[6]_INST_0_i_6 
       (.I0(LARc_q1[1]),
        .I1(LARc_q1[0]),
        .O(\LARc_d0[6]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \LARc_d0[7]_INST_0 
       (.I0(\LARc_d0[14]_INST_0_i_1_n_12 ),
        .I1(sel0[7]),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(\LARc_d0[7]_INST_0_i_2_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\LARc_d0[7]_INST_0_i_3_n_12 ),
        .O(LARc_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LARc_d0[7]_INST_0_i_2 
       (.I0(LARc_q1_5_sn_1),
        .I1(\LARc_q1[15]_0 ),
        .I2(LARc_q1_3_sn_1),
        .I3(\LARc_q1[15]_1 ),
        .O(\LARc_d0[7]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h8ABABA8A8ABA8ABA)) 
    \LARc_d0[7]_INST_0_i_3 
       (.I0(\LARc_d0[7]_INST_0_i_5_n_12 ),
        .I1(\LARc_q1[15] ),
        .I2(CO),
        .I3(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I4(\LARc_d0[8]_INST_0_i_7_n_12 ),
        .I5(\LARc_d0[8]_INST_0_i_8_n_12 ),
        .O(\LARc_d0[7]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFF9AFFFFFF9A00)) 
    \LARc_d0[7]_INST_0_i_5 
       (.I0(LARc_q1[8]),
        .I1(\LARc_d0[15]_INST_0_i_39_n_12 ),
        .I2(LARc_q1[15]),
        .I3(\LARc_q1[15] ),
        .I4(LARc_q1_4_sn_1),
        .I5(\LARc_d0[8]_INST_0_i_15_n_12 ),
        .O(\LARc_d0[7]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h4FF4F4F444444444)) 
    \LARc_d0[8]_INST_0 
       (.I0(\LARc_d0[14]_INST_0_i_1_n_12 ),
        .I1(sel0[8]),
        .I2(\LARc_d0[8]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[8]_INST_0_i_3_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\ap_CS_fsm_reg[4]_0 ),
        .O(LARc_d0[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \LARc_d0[8]_INST_0_i_10 
       (.I0(LARc_q1[2]),
        .I1(LARc_q1[3]),
        .I2(LARc_q1[0]),
        .I3(LARc_q1[1]),
        .I4(LARc_q1[4]),
        .I5(LARc_q1[5]),
        .O(\LARc_d0[8]_INST_0_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \LARc_d0[8]_INST_0_i_11 
       (.I0(LARc_q1[0]),
        .I1(\LARc_d0[8]_INST_0_i_7_0 ),
        .I2(\LARc_q1[5]_0 ),
        .I3(LARc_q1_2_sn_1),
        .I4(\LARc_q1[15]_2 ),
        .I5(\LARc_q1[10]_0 ),
        .O(\LARc_d0[8]_INST_0_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h56AA)) 
    \LARc_d0[8]_INST_0_i_12 
       (.I0(LARc_q1[2]),
        .I1(LARc_q1[1]),
        .I2(LARc_q1[0]),
        .I3(LARc_q1[15]),
        .O(\LARc_q1[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    \LARc_d0[8]_INST_0_i_13 
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[0]),
        .I2(LARc_q1[1]),
        .I3(LARc_q1[2]),
        .I4(LARc_q1[15]),
        .O(\LARc_d0[8]_INST_0_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h666666666666666A)) 
    \LARc_d0[8]_INST_0_i_14 
       (.I0(LARc_q1[4]),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[2]),
        .I3(LARc_q1[3]),
        .I4(LARc_q1[0]),
        .I5(LARc_q1[1]),
        .O(\LARc_d0[8]_INST_0_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h55555565AAAAAAAA)) 
    \LARc_d0[8]_INST_0_i_15 
       (.I0(LARc_q1[5]),
        .I1(LARc_q1[4]),
        .I2(\LARc_d0[6]_INST_0_i_6_n_12 ),
        .I3(LARc_q1[3]),
        .I4(LARc_q1[2]),
        .I5(LARc_q1[15]),
        .O(\LARc_d0[8]_INST_0_i_15_n_12 ));
  LUT6 #(
    .INIT(64'hB88BB8B8B8B8B8B8)) 
    \LARc_d0[8]_INST_0_i_2 
       (.I0(\LARc_d0[8]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[8]_INST_0_i_6_n_12 ),
        .I2(\LARc_d0[10]_INST_0_i_7_n_12 ),
        .I3(\LARc_d0[8]_INST_0_i_7_n_12 ),
        .I4(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I5(\LARc_d0[8]_INST_0_i_8_n_12 ),
        .O(\LARc_d0[8]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \LARc_d0[8]_INST_0_i_3 
       (.I0(\LARc_d0[7]_INST_0_i_3_n_12 ),
        .I1(\LARc_q1[15]_1 ),
        .I2(LARc_q1_3_sn_1),
        .I3(\LARc_q1[15]_0 ),
        .I4(LARc_q1_5_sn_1),
        .O(\LARc_d0[8]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF74477474)) 
    \LARc_d0[8]_INST_0_i_5 
       (.I0(\LARc_d0[8]_INST_0_i_9_n_12 ),
        .I1(\LARc_q1[15] ),
        .I2(LARc_q1[6]),
        .I3(\LARc_d0[8]_INST_0_i_10_n_12 ),
        .I4(LARc_q1[15]),
        .I5(LARc_q1_4_sn_1),
        .O(\LARc_d0[8]_INST_0_i_5_n_12 ));
  LUT2 #(
    .INIT(4'hB)) 
    \LARc_d0[8]_INST_0_i_6 
       (.I0(\LARc_q1[15] ),
        .I1(CO),
        .O(\LARc_d0[8]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE000000)) 
    \LARc_d0[8]_INST_0_i_7 
       (.I0(\LARc_d0[8]_INST_0_i_11_n_12 ),
        .I1(\LARc_q1[2]_0 ),
        .I2(\LARc_d0[8]_INST_0_i_13_n_12 ),
        .I3(\LARc_d0[8]_INST_0_i_14_n_12 ),
        .I4(\LARc_d0[8]_INST_0_i_15_n_12 ),
        .I5(LARc_q1_4_sn_1),
        .O(\LARc_d0[8]_INST_0_i_7_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h40441511)) 
    \LARc_d0[8]_INST_0_i_8 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[5]),
        .I3(\LARc_d0[9]_INST_0_i_7_n_12 ),
        .I4(LARc_q1[6]),
        .O(\LARc_d0[8]_INST_0_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h99999995)) 
    \LARc_d0[8]_INST_0_i_9 
       (.I0(LARc_q1[9]),
        .I1(LARc_q1[15]),
        .I2(\LARc_q1[5]_0 ),
        .I3(LARc_q1_2_sn_1),
        .I4(LARc_q1[8]),
        .O(\LARc_d0[8]_INST_0_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h4FF4F4F444444444)) 
    \LARc_d0[9]_INST_0 
       (.I0(\LARc_d0[14]_INST_0_i_1_n_12 ),
        .I1(sel0[9]),
        .I2(\LARc_d0[9]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\ap_CS_fsm_reg[4]_0 ),
        .O(LARc_d0[5]));
  LUT6 #(
    .INIT(64'h0F990F990F000FFF)) 
    \LARc_d0[9]_INST_0_i_2 
       (.I0(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[9]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .I3(\LARc_q1[15] ),
        .I4(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I5(CO),
        .O(\LARc_d0[9]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LARc_d0[9]_INST_0_i_3 
       (.I0(\LARc_d0[8]_INST_0_i_2_n_12 ),
        .I1(LARc_q1_5_sn_1),
        .I2(\LARc_q1[15]_0 ),
        .I3(LARc_q1_3_sn_1),
        .I4(\LARc_q1[15]_1 ),
        .I5(\LARc_d0[7]_INST_0_i_3_n_12 ),
        .O(\LARc_d0[9]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0100555555555555)) 
    \LARc_d0[9]_INST_0_i_5 
       (.I0(\LARc_d0[10]_INST_0_i_7_n_12 ),
        .I1(\LARc_d0[4]_INST_0_i_5_n_12 ),
        .I2(\LARc_q1[3]_0 ),
        .I3(\LARc_d0[5]_INST_0_i_5_n_12 ),
        .I4(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I5(\LARc_d0[8]_INST_0_i_8_n_12 ),
        .O(\LARc_d0[9]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h555100000004FFFF)) 
    \LARc_d0[9]_INST_0_i_6 
       (.I0(LARc_q1_4_sn_1),
        .I1(\LARc_d0[9]_INST_0_i_7_n_12 ),
        .I2(LARc_q1[5]),
        .I3(LARc_q1[6]),
        .I4(LARc_q1[15]),
        .I5(LARc_q1[7]),
        .O(\LARc_d0[9]_INST_0_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \LARc_d0[9]_INST_0_i_7 
       (.I0(LARc_q1[4]),
        .I1(LARc_q1[1]),
        .I2(LARc_q1[0]),
        .I3(LARc_q1[3]),
        .I4(LARc_q1[2]),
        .O(\LARc_d0[9]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FB00)) 
    LARc_we0_INST_0
       (.I0(idx107_fu_1780),
        .I1(LARc_we0_INST_0_i_2_n_12),
        .I2(\ap_CS_fsm_reg[23]_0 ),
        .I3(LARc_we0_0[2]),
        .I4(LARc_we0_0[4]),
        .I5(LARc_we0_1),
        .O(LARc_we0));
  LUT6 #(
    .INIT(64'h8AA8AAAAAAAA8AA8)) 
    LARc_we0_INST_0_i_1
       (.I0(ap_CS_fsm_state23),
        .I1(LARc_we0_INST_0_i_5_n_12),
        .I2(idx107_fu_178_reg[3]),
        .I3(indvars_iv3_fu_174_reg[3]),
        .I4(idx107_fu_178_reg[0]),
        .I5(indvars_iv3_fu_174_reg[0]),
        .O(idx107_fu_1780));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    LARc_we0_INST_0_i_2
       (.I0(icmp_ln198_reg_1608),
        .I1(icmp_ln194_reg_1571),
        .I2(icmp_ln162_reg_1423),
        .I3(ap_CS_fsm_state14),
        .O(LARc_we0_INST_0_i_2_n_12));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    LARc_we0_INST_0_i_3
       (.I0(ap_CS_fsm_state24),
        .I1(\i_fu_150_reg[3]_0 [0]),
        .I2(\i_fu_150_reg[3]_0 [1]),
        .I3(i_fu_150_reg),
        .I4(\i_fu_150_reg[3]_0 [2]),
        .O(\ap_CS_fsm_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    LARc_we0_INST_0_i_5
       (.I0(idx107_fu_178_reg[2]),
        .I1(indvars_iv3_fu_174_reg[2]),
        .I2(idx107_fu_178_reg[1]),
        .I3(indvars_iv3_fu_174_reg[1]),
        .O(LARc_we0_INST_0_i_5_n_12));
  FDRE \L_denum_reg_1601_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_44),
        .Q(L_denum_reg_1601[0]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_34),
        .Q(L_denum_reg_1601[10]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_33),
        .Q(L_denum_reg_1601[11]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_32),
        .Q(L_denum_reg_1601[12]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_31),
        .Q(L_denum_reg_1601[13]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_30),
        .Q(L_denum_reg_1601[14]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_29),
        .Q(L_denum_reg_1601[15]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_43),
        .Q(L_denum_reg_1601[1]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_42),
        .Q(L_denum_reg_1601[2]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_41),
        .Q(L_denum_reg_1601[3]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_40),
        .Q(L_denum_reg_1601[4]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_39),
        .Q(L_denum_reg_1601[5]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_38),
        .Q(L_denum_reg_1601[6]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_37),
        .Q(L_denum_reg_1601[7]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_36),
        .Q(L_denum_reg_1601[8]),
        .R(1'b0));
  FDRE \L_denum_reg_1601_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_35),
        .Q(L_denum_reg_1601[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1 P_U
       (.CO(icmp_ln198_fu_928_p2),
        .D(ap_NS_fsm[22]),
        .DI({P_U_n_21,P_U_n_22,P_U_n_23,P_U_n_24,P_U_n_25,P_U_n_26,P_U_n_27,P_U_n_28}),
        .E(idx107_fu_1780),
        .\K_load_reg_1683_reg[3] (P_U_n_20),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .S({P_U_n_45,P_U_n_46,P_U_n_47,P_U_n_48,P_U_n_49,P_U_n_50,P_U_n_51,P_U_n_52}),
        .SR(ap_NS_fsm110_out),
        .\add_ln222_reg_1673_reg[3] (m_reg_391),
        .add_ln39_2_fu_1185_p2_carry_i_9_0(K_load_reg_1683),
        .add_ln39_2_fu_1185_p2_carry_i_9_1(\icmp_ln55_reg_1636_reg_n_12_[0] ),
        .\ap_CS_fsm_reg[11] (ap_NS_fsm15_out),
        .\ap_CS_fsm_reg[8] (P_ce0),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U81_n_13,mac_muladd_16s_16s_15ns_31_4_1_U82_n_28,mac_muladd_16s_16s_15ns_31_4_1_U81_n_14,mac_muladd_16s_16s_15ns_31_4_1_U81_n_15,mac_muladd_16s_16s_15ns_31_4_1_U81_n_16,mac_muladd_16s_16s_15ns_31_4_1_U82_n_29,mac_muladd_16s_16s_15ns_31_4_1_U81_n_17,mac_muladd_16s_16s_15ns_31_4_1_U82_n_30,mac_muladd_16s_16s_15ns_31_4_1_U82_n_31,mac_muladd_16s_16s_15ns_31_4_1_U82_n_32,mac_muladd_16s_16s_15ns_31_4_1_U82_n_33,mac_muladd_16s_16s_15ns_31_4_1_U82_n_34,mac_muladd_16s_16s_15ns_31_4_1_U82_n_35,mac_muladd_16s_16s_15ns_31_4_1_U82_n_36,mac_muladd_16s_16s_15ns_31_4_1_U82_n_37,mac_muladd_16s_16s_15ns_31_4_1_U81_n_18}),
        .grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0),
        .icmp_ln134_fu_938_p2(icmp_ln134_fu_938_p2),
        .\m_reg_391_reg[3] (data1[3:1]),
        .q00(q00_1),
        .\q0_reg[0]_0 (zext_ln187_reg_1517_reg),
        .\q0_reg[13]_0 (P_U_n_57),
        .\q0_reg[13]_1 (P_U_n_58),
        .\q0_reg[14]_0 (P_U_n_59),
        .\q0_reg[14]_1 (P_U_n_60),
        .\q0_reg[14]_2 (P_U_n_61),
        .\q0_reg[14]_3 (P_U_n_62),
        .\q0_reg[14]_4 (P_U_n_63),
        .\q0_reg[14]_5 (P_U_n_64),
        .\q0_reg[14]_6 (P_U_n_65),
        .\q0_reg[14]_7 (P_U_n_66),
        .\q0_reg[14]_8 (P_U_n_67),
        .\q0_reg[15]_0 ({P_U_n_29,P_U_n_30,P_U_n_31,P_U_n_32,P_U_n_33,P_U_n_34,P_U_n_35,P_U_n_36,P_U_n_37,P_U_n_38,P_U_n_39,P_U_n_40,P_U_n_41,P_U_n_42,P_U_n_43,P_U_n_44}),
        .\q0_reg[3]_0 (P_U_n_53),
        .\q0_reg[4]_0 (P_U_n_54),
        .\q0_reg[8]_0 (P_U_n_55),
        .\q0_reg[9]_0 (P_U_n_56),
        .temp_6_reg_370(temp_6_reg_370),
        .zext_ln219_reg_1663_reg(zext_ln219_reg_1663_reg));
  FDRE \P_load_reg_1695_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_44),
        .Q(P_load_reg_1695[0]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_34),
        .Q(P_load_reg_1695[10]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_33),
        .Q(P_load_reg_1695[11]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_32),
        .Q(P_load_reg_1695[12]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_31),
        .Q(P_load_reg_1695[13]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_30),
        .Q(P_load_reg_1695[14]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_29),
        .Q(P_load_reg_1695[15]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_43),
        .Q(P_load_reg_1695[1]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_42),
        .Q(P_load_reg_1695[2]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_41),
        .Q(P_load_reg_1695[3]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_40),
        .Q(P_load_reg_1695[4]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_39),
        .Q(P_load_reg_1695[5]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_38),
        .Q(P_load_reg_1695[6]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_37),
        .Q(P_load_reg_1695[7]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_36),
        .Q(P_load_reg_1695[8]),
        .R(1'b0));
  FDRE \P_load_reg_1695_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(P_U_n_35),
        .Q(P_load_reg_1695[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln194_1_reg_1575[0]_i_1 
       (.I0(\idx_fu_162_reg_n_12_[0] ),
        .O(add_ln194_1_fu_883_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln194_1_reg_1575[1]_i_1 
       (.I0(\idx_fu_162_reg_n_12_[0] ),
        .I1(\idx_fu_162_reg_n_12_[1] ),
        .O(add_ln194_1_fu_883_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln194_1_reg_1575[2]_i_1 
       (.I0(\idx_fu_162_reg_n_12_[0] ),
        .I1(\idx_fu_162_reg_n_12_[1] ),
        .I2(\idx_fu_162_reg_n_12_[2] ),
        .O(add_ln194_1_fu_883_p2[2]));
  FDRE \add_ln194_1_reg_1575_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln194_1_fu_883_p2[0]),
        .Q(add_ln194_1_reg_1575[0]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1575_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln194_1_fu_883_p2[1]),
        .Q(add_ln194_1_reg_1575[1]),
        .R(1'b0));
  FDRE \add_ln194_1_reg_1575_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln194_1_fu_883_p2[2]),
        .Q(add_ln194_1_reg_1575[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln222_reg_1673[0]_i_1 
       (.I0(m_reg_391[0]),
        .O(data1[0]));
  FDRE \add_ln222_reg_1673_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(data1[0]),
        .Q(add_ln222_reg_1673[0]),
        .R(1'b0));
  FDRE \add_ln222_reg_1673_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(data1[1]),
        .Q(add_ln222_reg_1673[1]),
        .R(1'b0));
  FDRE \add_ln222_reg_1673_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(data1[2]),
        .Q(add_ln222_reg_1673[2]),
        .R(1'b0));
  FDRE \add_ln222_reg_1673_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(data1[3]),
        .Q(add_ln222_reg_1673[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_2_fu_1185_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln39_2_fu_1185_p2_carry_n_12,add_ln39_2_fu_1185_p2_carry_n_13,add_ln39_2_fu_1185_p2_carry_n_14,add_ln39_2_fu_1185_p2_carry_n_15,add_ln39_2_fu_1185_p2_carry_n_16,add_ln39_2_fu_1185_p2_carry_n_17,add_ln39_2_fu_1185_p2_carry_n_18,add_ln39_2_fu_1185_p2_carry_n_19}),
        .DI(P_load_reg_1695[7:0]),
        .O(add_ln39_2_fu_1185_p2[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U82_n_99,mac_muladd_16s_16s_15ns_31_4_1_U82_n_100,mac_muladd_16s_16s_15ns_31_4_1_U82_n_101,mac_muladd_16s_16s_15ns_31_4_1_U82_n_102,mac_muladd_16s_16s_15ns_31_4_1_U82_n_103,mac_muladd_16s_16s_15ns_31_4_1_U82_n_104,mac_muladd_16s_16s_15ns_31_4_1_U82_n_105,mac_muladd_16s_16s_15ns_31_4_1_U82_n_106}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_2_fu_1185_p2_carry__0
       (.CI(add_ln39_2_fu_1185_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln39_2_fu_1185_p2_carry__0_CO_UNCONNECTED[7],add_ln39_2_fu_1185_p2_carry__0_n_13,add_ln39_2_fu_1185_p2_carry__0_n_14,add_ln39_2_fu_1185_p2_carry__0_n_15,add_ln39_2_fu_1185_p2_carry__0_n_16,add_ln39_2_fu_1185_p2_carry__0_n_17,add_ln39_2_fu_1185_p2_carry__0_n_18,add_ln39_2_fu_1185_p2_carry__0_n_19}),
        .DI({1'b0,P_load_reg_1695[14:8]}),
        .O(add_ln39_2_fu_1185_p2[15:8]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U82_n_91,mac_muladd_16s_16s_15ns_31_4_1_U82_n_92,mac_muladd_16s_16s_15ns_31_4_1_U82_n_93,mac_muladd_16s_16s_15ns_31_4_1_U82_n_94,mac_muladd_16s_16s_15ns_31_4_1_U82_n_95,mac_muladd_16s_16s_15ns_31_4_1_U82_n_96,mac_muladd_16s_16s_15ns_31_4_1_U82_n_97,mac_muladd_16s_16s_15ns_31_4_1_U82_n_98}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_4_fu_1272_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln39_4_fu_1272_p2_carry_n_12,add_ln39_4_fu_1272_p2_carry_n_13,add_ln39_4_fu_1272_p2_carry_n_14,add_ln39_4_fu_1272_p2_carry_n_15,add_ln39_4_fu_1272_p2_carry_n_16,add_ln39_4_fu_1272_p2_carry_n_17,add_ln39_4_fu_1272_p2_carry_n_18,add_ln39_4_fu_1272_p2_carry_n_19}),
        .DI(K_load_reg_1683[7:0]),
        .O(add_ln39_4_fu_1272_p2[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U83_n_56,mac_muladd_16s_16s_15ns_31_4_1_U83_n_57,mac_muladd_16s_16s_15ns_31_4_1_U83_n_58,mac_muladd_16s_16s_15ns_31_4_1_U83_n_59,mac_muladd_16s_16s_15ns_31_4_1_U83_n_60,mac_muladd_16s_16s_15ns_31_4_1_U83_n_61,mac_muladd_16s_16s_15ns_31_4_1_U83_n_62,mac_muladd_16s_16s_15ns_31_4_1_U83_n_63}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_4_fu_1272_p2_carry__0
       (.CI(add_ln39_4_fu_1272_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln39_4_fu_1272_p2_carry__0_CO_UNCONNECTED[7],add_ln39_4_fu_1272_p2_carry__0_n_13,add_ln39_4_fu_1272_p2_carry__0_n_14,add_ln39_4_fu_1272_p2_carry__0_n_15,add_ln39_4_fu_1272_p2_carry__0_n_16,add_ln39_4_fu_1272_p2_carry__0_n_17,add_ln39_4_fu_1272_p2_carry__0_n_18,add_ln39_4_fu_1272_p2_carry__0_n_19}),
        .DI({1'b0,K_load_reg_1683[14:8]}),
        .O(add_ln39_4_fu_1272_p2[15:8]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U83_n_48,mac_muladd_16s_16s_15ns_31_4_1_U83_n_49,mac_muladd_16s_16s_15ns_31_4_1_U83_n_50,mac_muladd_16s_16s_15ns_31_4_1_U83_n_51,mac_muladd_16s_16s_15ns_31_4_1_U83_n_52,mac_muladd_16s_16s_15ns_31_4_1_U83_n_53,mac_muladd_16s_16s_15ns_31_4_1_U83_n_54,mac_muladd_16s_16s_15ns_31_4_1_U83_n_55}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_fu_1024_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln39_fu_1024_p2_carry_n_12,add_ln39_fu_1024_p2_carry_n_13,add_ln39_fu_1024_p2_carry_n_14,add_ln39_fu_1024_p2_carry_n_15,add_ln39_fu_1024_p2_carry_n_16,add_ln39_fu_1024_p2_carry_n_17,add_ln39_fu_1024_p2_carry_n_18,add_ln39_fu_1024_p2_carry_n_19}),
        .DI(L_denum_reg_1601[7:0]),
        .O(add_ln39_fu_1024_p2[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U81_n_61,mac_muladd_16s_16s_15ns_31_4_1_U81_n_62,mac_muladd_16s_16s_15ns_31_4_1_U81_n_63,mac_muladd_16s_16s_15ns_31_4_1_U81_n_64,mac_muladd_16s_16s_15ns_31_4_1_U81_n_65,mac_muladd_16s_16s_15ns_31_4_1_U81_n_66,mac_muladd_16s_16s_15ns_31_4_1_U81_n_67,mac_muladd_16s_16s_15ns_31_4_1_U81_n_68}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_fu_1024_p2_carry__0
       (.CI(add_ln39_fu_1024_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln39_fu_1024_p2_carry__0_CO_UNCONNECTED[7],add_ln39_fu_1024_p2_carry__0_n_13,add_ln39_fu_1024_p2_carry__0_n_14,add_ln39_fu_1024_p2_carry__0_n_15,add_ln39_fu_1024_p2_carry__0_n_16,add_ln39_fu_1024_p2_carry__0_n_17,add_ln39_fu_1024_p2_carry__0_n_18,add_ln39_fu_1024_p2_carry__0_n_19}),
        .DI({1'b0,L_denum_reg_1601[14:8]}),
        .O(add_ln39_fu_1024_p2[15:8]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U81_n_53,mac_muladd_16s_16s_15ns_31_4_1_U81_n_54,mac_muladd_16s_16s_15ns_31_4_1_U81_n_55,mac_muladd_16s_16s_15ns_31_4_1_U81_n_56,mac_muladd_16s_16s_15ns_31_4_1_U81_n_57,mac_muladd_16s_16s_15ns_31_4_1_U81_n_58,mac_muladd_16s_16s_15ns_31_4_1_U81_n_59,mac_muladd_16s_16s_15ns_31_4_1_U81_n_60}));
  FDRE \and_ln107_4_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and_ln107_4_fu_647_p2),
        .Q(and_ln107_4_reg_1458),
        .R(1'b0));
  FDRE \and_ln107_reg_1452_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and_ln107_fu_611_p2),
        .Q(and_ln107_reg_1452),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_Reflection_coefficients_fu_113_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .I2(\ap_CS_fsm[0]_i_2__1_n_12 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(ap_CS_fsm_state14),
        .I1(icmp_ln162_reg_1423),
        .I2(icmp_ln194_reg_1571),
        .I3(icmp_ln198_reg_1608),
        .I4(\ap_CS_fsm[0]_i_3_n_12 ),
        .O(\ap_CS_fsm[0]_i_2__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(i_5_fu_166_reg[3]),
        .I1(i_5_fu_166_reg[1]),
        .I2(i_5_fu_166_reg[0]),
        .I3(i_5_fu_166_reg[2]),
        .O(\ap_CS_fsm[0]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(i_5_fu_166_reg[2]),
        .I2(i_5_fu_166_reg[0]),
        .I3(i_5_fu_166_reg[1]),
        .I4(i_5_fu_166_reg[3]),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[13]_i_3 
       (.I0(ap_CS_fsm_state24),
        .I1(\ap_CS_fsm[13]_i_5_n_12 ),
        .I2(\ap_CS_fsm[13]_i_6_n_12 ),
        .I3(ap_CS_fsm_state10),
        .O(\ap_CS_fsm[13]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00009009)) 
    \ap_CS_fsm[13]_i_4 
       (.I0(indvars_iv3_fu_174_reg[0]),
        .I1(idx107_fu_178_reg[0]),
        .I2(indvars_iv3_fu_174_reg[3]),
        .I3(idx107_fu_178_reg[3]),
        .I4(LARc_we0_INST_0_i_5_n_12),
        .O(\ap_CS_fsm[13]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[13]_i_5 
       (.I0(\i_fu_150_reg[3]_0 [2]),
        .I1(i_fu_150_reg),
        .I2(\i_fu_150_reg[3]_0 [1]),
        .I3(\i_fu_150_reg[3]_0 [0]),
        .O(\ap_CS_fsm[13]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \ap_CS_fsm[13]_i_6 
       (.I0(i_5_fu_166_reg[3]),
        .I1(i_5_fu_166_reg[1]),
        .I2(i_5_fu_166_reg[0]),
        .I3(i_5_fu_166_reg[2]),
        .O(\ap_CS_fsm[13]_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h0000FEFF)) 
    \ap_CS_fsm[14]_i_1__0 
       (.I0(i_5_fu_166_reg[2]),
        .I1(i_5_fu_166_reg[0]),
        .I2(i_5_fu_166_reg[1]),
        .I3(i_5_fu_166_reg[3]),
        .I4(LARc_we0_INST_0_i_2_n_12),
        .O(ap_NS_fsm[14]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state17),
        .O(ap_NS_fsm[17]));
  LUT6 #(
    .INIT(64'h8AA8AAAAAAAA8AA8)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(\ap_CS_fsm[18]_i_2_n_12 ),
        .I2(indvars_iv3_fu_174_reg[2]),
        .I3(m_reg_391[2]),
        .I4(indvars_iv3_fu_174_reg[0]),
        .I5(m_reg_391[0]),
        .O(ap_NS_fsm[18]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[18]_i_2 
       (.I0(indvars_iv3_fu_174_reg[1]),
        .I1(m_reg_391[1]),
        .I2(indvars_iv3_fu_174_reg[3]),
        .I3(m_reg_391[3]),
        .O(\ap_CS_fsm[18]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_Reflection_coefficients_fu_113_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(LARc_we0_0[1]),
        .I1(ap_NS_fsm[0]),
        .I2(LARc_we0_0[2]),
        .O(\ap_CS_fsm_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(Q[1]),
        .I1(i_fu_150_reg),
        .I2(\i_fu_150_reg[3]_0 [2]),
        .I3(\i_fu_150_reg[3]_0 [0]),
        .I4(\i_fu_150_reg[3]_0 [1]),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h8F8888888FFF8888)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(LARc_we0_0[2]),
        .I1(ap_NS_fsm[0]),
        .I2(\i_fu_78_reg[1] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(LARc_we0_0[3]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(\i_fu_150_reg[3]_0 [1]),
        .I2(\i_fu_150_reg[3]_0 [0]),
        .I3(\i_fu_150_reg[3]_0 [2]),
        .I4(i_fu_150_reg),
        .I5(Q[1]),
        .O(ap_NS_fsm[5]));
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0_reg[1]),
        .I1(ap_enable_reg_pp0_iter0_reg[0]),
        .I2(ap_enable_reg_pp0_iter0_reg[3]),
        .I3(ap_enable_reg_pp0_iter0_reg[2]),
        .O(\i_fu_78_reg[1] ));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_1_fu_154_reg[2]),
        .I2(i_1_fu_154_reg[3]),
        .I3(i_1_fu_154_reg[1]),
        .I4(i_1_fu_154_reg[0]),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(i_1_fu_154_reg[0]),
        .I2(i_1_fu_154_reg[1]),
        .I3(i_1_fu_154_reg[3]),
        .I4(i_1_fu_154_reg[2]),
        .I5(ap_CS_fsm_state6),
        .O(ap_NS_fsm[7]));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(i_2_fu_158_reg[2]),
        .I2(i_2_fu_158_reg[3]),
        .I3(i_2_fu_158_reg[0]),
        .I4(i_2_fu_158_reg[1]),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_NS_fsm13_out),
        .I1(i_2_fu_158_reg[1]),
        .I2(i_2_fu_158_reg[0]),
        .I3(i_2_fu_158_reg[3]),
        .I4(i_2_fu_158_reg[2]),
        .I5(ap_CS_fsm_state8),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_12_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(\ap_CS_fsm_reg_n_12_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[14] ),
        .Q(\ap_CS_fsm_reg_n_12_[15] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[15] ),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(\ap_CS_fsm_reg_n_12_[19] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[19] ),
        .Q(\ap_CS_fsm_reg_n_12_[20] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[20] ),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h0000000077777000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(\i_fu_78_reg[1] ),
        .I1(LARc_we0_0[3]),
        .I2(LARc_we0_0[2]),
        .I3(ap_NS_fsm[0]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst),
        .O(\ap_CS_fsm_reg[4]_1 ));
  FDRE \div_3_loc_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[0]),
        .Q(div_3_loc_fu_134[0]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[10] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[10]),
        .Q(div_3_loc_fu_134[10]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[11] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[11]),
        .Q(div_3_loc_fu_134[11]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[12] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[12]),
        .Q(div_3_loc_fu_134[12]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[13] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[13]),
        .Q(div_3_loc_fu_134[13]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[14] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[14]),
        .Q(div_3_loc_fu_134[14]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[15] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[15]),
        .Q(div_3_loc_fu_134[15]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[1]),
        .Q(div_3_loc_fu_134[1]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[2]),
        .Q(div_3_loc_fu_134[2]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[3]),
        .Q(div_3_loc_fu_134[3]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[4]),
        .Q(div_3_loc_fu_134[4]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[5]),
        .Q(div_3_loc_fu_134[5]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[6]),
        .Q(div_3_loc_fu_134[6]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[7]),
        .Q(div_3_loc_fu_134[7]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[8] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[8]),
        .Q(div_3_loc_fu_134[8]),
        .R(1'b0));
  FDRE \div_3_loc_fu_134_reg[9] 
       (.C(ap_clk),
        .CE(div_3_loc_fu_1340),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out[9]),
        .Q(div_3_loc_fu_134[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_Pipeline_gsm_div_label0 grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402
       (.D(ap_NS_fsm[13:12]),
        .E(div_3_loc_fu_1340),
        .L_denum_reg_1601(L_denum_reg_1601),
        .Q({ap_CS_fsm_state23,ap_CS_fsm_state13}),
        .SR(ap_NS_fsm15_out),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm[13]_i_3_n_12 ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm[13]_i_4_n_12 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\div_fu_50_reg[14]_0 (grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out),
        .grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0),
        .grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_n_31),
        .temp_6_reg_370(temp_6_reg_370));
  FDRE #(
    .INIT(1'b0)) 
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_n_31),
        .Q(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_Reflection_coefficients_fu_113_ap_start_reg_i_1
       (.I0(LARc_we0_0[1]),
        .I1(\ap_CS_fsm[0]_i_2__1_n_12 ),
        .I2(grp_Reflection_coefficients_fu_113_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_fu_154[0]_i_1 
       (.I0(i_1_fu_154_reg[0]),
        .O(add_ln181_fu_810_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_fu_154[1]_i_1 
       (.I0(i_1_fu_154_reg[1]),
        .I1(i_1_fu_154_reg[0]),
        .O(add_ln181_fu_810_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_fu_154[2]_i_1 
       (.I0(i_1_fu_154_reg[2]),
        .I1(i_1_fu_154_reg[0]),
        .I2(i_1_fu_154_reg[1]),
        .O(add_ln181_fu_810_p2[2]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \i_1_fu_154[3]_i_1 
       (.I0(Q[1]),
        .I1(i_fu_150_reg),
        .I2(\i_fu_150_reg[3]_0 [2]),
        .I3(\i_fu_150_reg[3]_0 [0]),
        .I4(\i_fu_150_reg[3]_0 [1]),
        .O(ap_NS_fsm115_out));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_fu_154[3]_i_2 
       (.I0(i_1_fu_154_reg[3]),
        .I1(i_1_fu_154_reg[1]),
        .I2(i_1_fu_154_reg[0]),
        .I3(i_1_fu_154_reg[2]),
        .O(add_ln181_fu_810_p2[3]));
  FDSE #(
    .INIT(1'b0)) 
    \i_1_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln181_fu_810_p2[0]),
        .Q(i_1_fu_154_reg[0]),
        .S(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln181_fu_810_p2[1]),
        .Q(i_1_fu_154_reg[1]),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln181_fu_810_p2[2]),
        .Q(i_1_fu_154_reg[2]),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln181_fu_810_p2[3]),
        .Q(i_1_fu_154_reg[3]),
        .R(ap_NS_fsm115_out));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_fu_158[0]_i_1 
       (.I0(i_2_fu_158_reg[0]),
        .O(add_ln187_fu_835_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_fu_158[1]_i_1 
       (.I0(i_2_fu_158_reg[0]),
        .I1(i_2_fu_158_reg[1]),
        .O(add_ln187_fu_835_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_fu_158[2]_i_1 
       (.I0(i_2_fu_158_reg[2]),
        .I1(i_2_fu_158_reg[1]),
        .I2(i_2_fu_158_reg[0]),
        .O(add_ln187_fu_835_p2[2]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \i_2_fu_158[3]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_1_fu_154_reg[2]),
        .I2(i_1_fu_154_reg[3]),
        .I3(i_1_fu_154_reg[1]),
        .I4(i_1_fu_154_reg[0]),
        .O(ap_NS_fsm114_out));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_fu_158[3]_i_2 
       (.I0(i_2_fu_158_reg[3]),
        .I1(i_2_fu_158_reg[0]),
        .I2(i_2_fu_158_reg[1]),
        .I3(i_2_fu_158_reg[2]),
        .O(add_ln187_fu_835_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(add_ln187_fu_835_p2[0]),
        .Q(i_2_fu_158_reg[0]),
        .R(ap_NS_fsm114_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(add_ln187_fu_835_p2[1]),
        .Q(i_2_fu_158_reg[1]),
        .R(ap_NS_fsm114_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(add_ln187_fu_835_p2[2]),
        .Q(i_2_fu_158_reg[2]),
        .R(ap_NS_fsm114_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(add_ln187_fu_835_p2[3]),
        .Q(i_2_fu_158_reg[3]),
        .R(ap_NS_fsm114_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_5_fu_166[0]_i_1 
       (.I0(i_5_fu_166_reg[0]),
        .O(add_ln194_fu_1104_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_5_fu_166[1]_i_1 
       (.I0(i_5_fu_166_reg[1]),
        .I1(i_5_fu_166_reg[0]),
        .O(add_ln194_fu_1104_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_5_fu_166[2]_i_1 
       (.I0(i_5_fu_166_reg[2]),
        .I1(i_5_fu_166_reg[0]),
        .I2(i_5_fu_166_reg[1]),
        .O(add_ln194_fu_1104_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_5_fu_166[3]_i_1 
       (.I0(i_5_fu_166_reg[3]),
        .I1(i_5_fu_166_reg[1]),
        .I2(i_5_fu_166_reg[0]),
        .I3(i_5_fu_166_reg[2]),
        .O(add_ln194_fu_1104_p2[3]));
  FDSE #(
    .INIT(1'b0)) 
    \i_5_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln194_fu_1104_p2[0]),
        .Q(i_5_fu_166_reg[0]),
        .S(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_5_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln194_fu_1104_p2[1]),
        .Q(i_5_fu_166_reg[1]),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_5_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln194_fu_1104_p2[2]),
        .Q(i_5_fu_166_reg[2]),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_5_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln194_fu_1104_p2[3]),
        .Q(i_5_fu_166_reg[3]),
        .R(ap_NS_fsm113_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_150[0]_i_1 
       (.I0(\i_fu_150_reg[3]_0 [0]),
        .O(grp_fu_416_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_150[1]_i_1 
       (.I0(\i_fu_150_reg[3]_0 [0]),
        .I1(\i_fu_150_reg[3]_0 [1]),
        .O(grp_fu_416_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_150[2]_i_1 
       (.I0(i_fu_150_reg),
        .I1(\i_fu_150_reg[3]_0 [1]),
        .I2(\i_fu_150_reg[3]_0 [0]),
        .O(grp_fu_416_p2[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFFAAAAA8AA)) 
    \i_fu_150[3]_i_1 
       (.I0(ap_CS_fsm_state24),
        .I1(\i_fu_150_reg[3]_0 [1]),
        .I2(\i_fu_150_reg[3]_0 [0]),
        .I3(\i_fu_150_reg[3]_0 [2]),
        .I4(i_fu_150_reg),
        .I5(Q[1]),
        .O(i_fu_15002_out));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_150[3]_i_2 
       (.I0(\i_fu_150_reg[3]_0 [2]),
        .I1(\i_fu_150_reg[3]_0 [0]),
        .I2(\i_fu_150_reg[3]_0 [1]),
        .I3(i_fu_150_reg),
        .O(grp_fu_416_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_15002_out),
        .D(grp_fu_416_p2[0]),
        .Q(\i_fu_150_reg[3]_0 [0]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_15002_out),
        .D(grp_fu_416_p2[1]),
        .Q(\i_fu_150_reg[3]_0 [1]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_15002_out),
        .D(grp_fu_416_p2[2]),
        .Q(i_fu_150_reg),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_15002_out),
        .D(grp_fu_416_p2[3]),
        .Q(\i_fu_150_reg[3]_0 [2]),
        .R(Q[0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_435_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln107_fu_435_p2_carry_n_12,icmp_ln107_fu_435_p2_carry_n_13,icmp_ln107_fu_435_p2_carry_n_14,icmp_ln107_fu_435_p2_carry_n_15,icmp_ln107_fu_435_p2_carry_n_16,icmp_ln107_fu_435_p2_carry_n_17,icmp_ln107_fu_435_p2_carry_n_18,icmp_ln107_fu_435_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln107_fu_435_p2_carry__0_0}),
        .O(NLW_icmp_ln107_fu_435_p2_carry_O_UNCONNECTED[7:0]),
        .S(icmp_ln107_fu_435_p2_carry__0_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_435_p2_carry__0
       (.CI(icmp_ln107_fu_435_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln107_fu_435_p2_carry__0_n_12,icmp_ln107_fu_435_p2_carry__0_n_13,icmp_ln107_fu_435_p2_carry__0_n_14,icmp_ln107_fu_435_p2_carry__0_n_15,icmp_ln107_fu_435_p2_carry__0_n_16,icmp_ln107_fu_435_p2_carry__0_n_17,icmp_ln107_fu_435_p2_carry__0_n_18,icmp_ln107_fu_435_p2_carry__0_n_19}),
        .DI({icmp_ln107_fu_435_p2_carry__1_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln107_fu_435_p2_carry__0_O_UNCONNECTED[7:0]),
        .S(icmp_ln107_fu_435_p2_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_435_p2_carry__1
       (.CI(icmp_ln107_fu_435_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln107_fu_435_p2_carry__1_n_12,icmp_ln107_fu_435_p2_carry__1_n_13,icmp_ln107_fu_435_p2_carry__1_n_14,icmp_ln107_fu_435_p2_carry__1_n_15,icmp_ln107_fu_435_p2_carry__1_n_16,icmp_ln107_fu_435_p2_carry__1_n_17,icmp_ln107_fu_435_p2_carry__1_n_18,icmp_ln107_fu_435_p2_carry__1_n_19}),
        .DI(\icmp_ln107_reg_1427_reg[0]_0 ),
        .O(NLW_icmp_ln107_fu_435_p2_carry__1_O_UNCONNECTED[7:0]),
        .S(\icmp_ln107_reg_1427_reg[0]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_435_p2_carry__2
       (.CI(icmp_ln107_fu_435_p2_carry__1_n_12),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_1,icmp_ln107_fu_435_p2_carry__2_n_13,icmp_ln107_fu_435_p2_carry__2_n_14,icmp_ln107_fu_435_p2_carry__2_n_15,icmp_ln107_fu_435_p2_carry__2_n_16,icmp_ln107_fu_435_p2_carry__2_n_17,icmp_ln107_fu_435_p2_carry__2_n_18,icmp_ln107_fu_435_p2_carry__2_n_19}),
        .DI(\icmp_ln107_reg_1427_reg[0]_2 ),
        .O(NLW_icmp_ln107_fu_435_p2_carry__2_O_UNCONNECTED[7:0]),
        .S(\icmp_ln107_reg_1427_reg[0]_3 ));
  FDRE \icmp_ln107_reg_1427_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ram_reg_bram_1),
        .Q(icmp_ln107_reg_1427),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \icmp_ln134_reg_1617[0]_i_1 
       (.I0(\icmp_ln134_reg_1617[0]_i_2_n_12 ),
        .I1(\icmp_ln134_reg_1617[0]_i_3_n_12 ),
        .I2(\icmp_ln134_reg_1617[0]_i_4_n_12 ),
        .I3(temp_6_reg_370[10]),
        .I4(temp_6_reg_370[7]),
        .I5(temp_6_reg_370[0]),
        .O(icmp_ln134_fu_938_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln134_reg_1617[0]_i_2 
       (.I0(temp_6_reg_370[9]),
        .I1(temp_6_reg_370[2]),
        .I2(temp_6_reg_370[5]),
        .I3(temp_6_reg_370[1]),
        .O(\icmp_ln134_reg_1617[0]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln134_reg_1617[0]_i_3 
       (.I0(temp_6_reg_370[4]),
        .I1(temp_6_reg_370[6]),
        .I2(temp_6_reg_370[14]),
        .I3(temp_6_reg_370[12]),
        .O(\icmp_ln134_reg_1617[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln134_reg_1617[0]_i_4 
       (.I0(temp_6_reg_370[8]),
        .I1(temp_6_reg_370[11]),
        .I2(temp_6_reg_370[3]),
        .I3(temp_6_reg_370[13]),
        .O(\icmp_ln134_reg_1617[0]_i_4_n_12 ));
  FDRE \icmp_ln134_reg_1617_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(icmp_ln134_fu_938_p2),
        .Q(icmp_ln134_reg_1617),
        .R(1'b0));
  FDRE \icmp_ln162_reg_1423_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_ln162_fu_429_p2),
        .Q(icmp_ln162_reg_1423),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h01FF)) 
    \icmp_ln194_reg_1571[0]_i_1 
       (.I0(i_5_fu_166_reg[2]),
        .I1(i_5_fu_166_reg[0]),
        .I2(i_5_fu_166_reg[1]),
        .I3(i_5_fu_166_reg[3]),
        .O(icmp_ln194_fu_877_p2));
  FDRE \icmp_ln194_reg_1571_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(icmp_ln194_fu_877_p2),
        .Q(icmp_ln194_reg_1571),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln198_fu_928_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln198_fu_928_p2,icmp_ln198_fu_928_p2_carry_n_13,icmp_ln198_fu_928_p2_carry_n_14,icmp_ln198_fu_928_p2_carry_n_15,icmp_ln198_fu_928_p2_carry_n_16,icmp_ln198_fu_928_p2_carry_n_17,icmp_ln198_fu_928_p2_carry_n_18,icmp_ln198_fu_928_p2_carry_n_19}),
        .DI({P_U_n_21,P_U_n_22,P_U_n_23,P_U_n_24,P_U_n_25,P_U_n_26,P_U_n_27,P_U_n_28}),
        .O(NLW_icmp_ln198_fu_928_p2_carry_O_UNCONNECTED[7:0]),
        .S({P_U_n_45,P_U_n_46,P_U_n_47,P_U_n_48,P_U_n_49,P_U_n_50,P_U_n_51,P_U_n_52}));
  FDRE \icmp_ln198_reg_1608_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(icmp_ln198_fu_928_p2),
        .Q(icmp_ln198_reg_1608),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln209_fu_956_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln209_fu_956_p2_carry_n_12,icmp_ln209_fu_956_p2_carry_n_13,icmp_ln209_fu_956_p2_carry_n_14,icmp_ln209_fu_956_p2_carry_n_15,icmp_ln209_fu_956_p2_carry_n_16,icmp_ln209_fu_956_p2_carry_n_17,icmp_ln209_fu_956_p2_carry_n_18,icmp_ln209_fu_956_p2_carry_n_19}),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U82_n_55,mac_muladd_16s_16s_15ns_31_4_1_U82_n_56,mac_muladd_16s_16s_15ns_31_4_1_U82_n_57,mac_muladd_16s_16s_15ns_31_4_1_U82_n_58,mac_muladd_16s_16s_15ns_31_4_1_U82_n_59,mac_muladd_16s_16s_15ns_31_4_1_U82_n_60,mac_muladd_16s_16s_15ns_31_4_1_U82_n_61,mac_muladd_16s_16s_15ns_31_4_1_U82_n_62}),
        .O(NLW_icmp_ln209_fu_956_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U82_n_63,mac_muladd_16s_16s_15ns_31_4_1_U82_n_64,mac_muladd_16s_16s_15ns_31_4_1_U82_n_65,mac_muladd_16s_16s_15ns_31_4_1_U82_n_66,mac_muladd_16s_16s_15ns_31_4_1_U82_n_67,mac_muladd_16s_16s_15ns_31_4_1_U82_n_68,mac_muladd_16s_16s_15ns_31_4_1_U82_n_69,mac_muladd_16s_16s_15ns_31_4_1_U82_n_70}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_2_fu_1196_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_2_fu_1196_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_2_fu_1196_p2,icmp_ln40_2_fu_1196_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_16s_16s_15ns_31_4_1_U82_n_74}),
        .O(NLW_icmp_ln40_2_fu_1196_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sum_1_fu_1190_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U82_n_73}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_4_fu_1283_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_4_fu_1283_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_4_fu_1283_p2,icmp_ln40_4_fu_1283_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_16s_16s_15ns_31_4_1_U83_n_15}),
        .O(NLW_icmp_ln40_4_fu_1283_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sum_2_fu_1277_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U83_n_14}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_fu_1034_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_fu_1034_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_fu_1034_p2,icmp_ln40_fu_1034_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_16s_16s_15ns_31_4_1_U81_n_35}),
        .O(NLW_icmp_ln40_fu_1034_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sum_fu_1029_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U81_n_34}));
  LUT6 #(
    .INIT(64'h22222E2222222222)) 
    \icmp_ln55_1_reg_1643[0]_i_1 
       (.I0(\icmp_ln55_1_reg_1643_reg_n_12_[0] ),
        .I1(ap_CS_fsm_state14),
        .I2(temp_1_reg_1585[14]),
        .I3(temp_1_reg_1585[15]),
        .I4(\icmp_ln55_1_reg_1643[0]_i_2_n_12 ),
        .I5(\icmp_ln55_1_reg_1643[0]_i_3_n_12 ),
        .O(\icmp_ln55_1_reg_1643[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \icmp_ln55_1_reg_1643[0]_i_2 
       (.I0(temp_1_reg_1585[9]),
        .I1(temp_1_reg_1585[8]),
        .I2(temp_1_reg_1585[13]),
        .I3(temp_1_reg_1585[12]),
        .I4(\icmp_ln55_1_reg_1643[0]_i_4_n_12 ),
        .I5(\icmp_ln55_1_reg_1643[0]_i_5_n_12 ),
        .O(\icmp_ln55_1_reg_1643[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln55_1_reg_1643[0]_i_3 
       (.I0(temp_1_reg_1585[0]),
        .I1(temp_1_reg_1585[1]),
        .I2(temp_1_reg_1585[3]),
        .I3(temp_1_reg_1585[2]),
        .I4(temp_1_reg_1585[11]),
        .I5(temp_1_reg_1585[10]),
        .O(\icmp_ln55_1_reg_1643[0]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln55_1_reg_1643[0]_i_4 
       (.I0(temp_1_reg_1585[5]),
        .I1(temp_1_reg_1585[4]),
        .O(\icmp_ln55_1_reg_1643[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln55_1_reg_1643[0]_i_5 
       (.I0(temp_1_reg_1585[7]),
        .I1(temp_1_reg_1585[6]),
        .O(\icmp_ln55_1_reg_1643[0]_i_5_n_12 ));
  FDRE \icmp_ln55_1_reg_1643_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln55_1_reg_1643[0]_i_1_n_12 ),
        .Q(\icmp_ln55_1_reg_1643_reg_n_12_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEE222E222222222)) 
    \icmp_ln55_reg_1636[0]_i_1 
       (.I0(\icmp_ln55_reg_1636_reg_n_12_[0] ),
        .I1(ap_CS_fsm_state14),
        .I2(retval_0_i43_reg_380[15]),
        .I3(mac_muladd_16s_16s_15ns_31_4_1_U82_n_43),
        .I4(div_3_loc_fu_134[15]),
        .I5(\icmp_ln55_reg_1636[0]_i_2_n_12 ),
        .O(\icmp_ln55_reg_1636[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000044404)) 
    \icmp_ln55_reg_1636[0]_i_2 
       (.I0(ap_phi_mux_retval_0_i43_phi_fu_384_p4[13]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U82_n_44),
        .I2(retval_0_i43_reg_380[12]),
        .I3(mac_muladd_16s_16s_15ns_31_4_1_U82_n_43),
        .I4(div_3_loc_fu_134[12]),
        .I5(ap_phi_mux_retval_0_i43_phi_fu_384_p4[14]),
        .O(\icmp_ln55_reg_1636[0]_i_2_n_12 ));
  FDRE \icmp_ln55_reg_1636_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln55_reg_1636[0]_i_1_n_12 ),
        .Q(\icmp_ln55_reg_1636_reg_n_12_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \idx107_fu_178[0]_i_1 
       (.I0(idx107_fu_178_reg[0]),
        .O(add_ln200_fu_1337_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx107_fu_178[1]_i_1 
       (.I0(idx107_fu_178_reg[0]),
        .I1(idx107_fu_178_reg[1]),
        .O(add_ln200_fu_1337_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx107_fu_178[2]_i_1 
       (.I0(idx107_fu_178_reg[2]),
        .I1(idx107_fu_178_reg[1]),
        .I2(idx107_fu_178_reg[0]),
        .O(add_ln200_fu_1337_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx107_fu_178[3]_i_2 
       (.I0(idx107_fu_178_reg[3]),
        .I1(idx107_fu_178_reg[0]),
        .I2(idx107_fu_178_reg[1]),
        .I3(idx107_fu_178_reg[2]),
        .O(add_ln200_fu_1337_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \idx107_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(idx107_fu_1780),
        .D(add_ln200_fu_1337_p2[0]),
        .Q(idx107_fu_178_reg[0]),
        .R(ap_NS_fsm110_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx107_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(idx107_fu_1780),
        .D(add_ln200_fu_1337_p2[1]),
        .Q(idx107_fu_178_reg[1]),
        .R(ap_NS_fsm110_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx107_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(idx107_fu_1780),
        .D(add_ln200_fu_1337_p2[2]),
        .Q(idx107_fu_178_reg[2]),
        .R(ap_NS_fsm110_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx107_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(idx107_fu_1780),
        .D(add_ln200_fu_1337_p2[3]),
        .Q(idx107_fu_178_reg[3]),
        .R(ap_NS_fsm110_out));
  LUT5 #(
    .INIT(32'h00002000)) 
    \idx_fu_162[2]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(i_2_fu_158_reg[2]),
        .I2(i_2_fu_158_reg[3]),
        .I3(i_2_fu_158_reg[0]),
        .I4(i_2_fu_158_reg[1]),
        .O(ap_NS_fsm113_out));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \idx_fu_162[2]_i_2 
       (.I0(ap_CS_fsm_state18),
        .I1(\ap_CS_fsm[18]_i_2_n_12 ),
        .I2(indvars_iv3_fu_174_reg[2]),
        .I3(m_reg_391[2]),
        .I4(indvars_iv3_fu_174_reg[0]),
        .I5(m_reg_391[0]),
        .O(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln194_1_reg_1575[0]),
        .Q(\idx_fu_162_reg_n_12_[0] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln194_1_reg_1575[1]),
        .Q(\idx_fu_162_reg_n_12_[1] ),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln194_1_reg_1575[2]),
        .Q(\idx_fu_162_reg_n_12_[2] ),
        .R(ap_NS_fsm113_out));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvars_iv3_fu_174[0]_i_1 
       (.I0(indvars_iv3_fu_174_reg[0]),
        .O(add_ln194_3_fu_1115_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \indvars_iv3_fu_174[1]_i_1 
       (.I0(indvars_iv3_fu_174_reg[1]),
        .I1(indvars_iv3_fu_174_reg[0]),
        .O(\indvars_iv3_fu_174[1]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \indvars_iv3_fu_174[2]_i_1 
       (.I0(indvars_iv3_fu_174_reg[2]),
        .I1(indvars_iv3_fu_174_reg[0]),
        .I2(indvars_iv3_fu_174_reg[1]),
        .O(add_ln194_3_fu_1115_p2[2]));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \indvars_iv3_fu_174[3]_i_1 
       (.I0(indvars_iv3_fu_174_reg[3]),
        .I1(indvars_iv3_fu_174_reg[2]),
        .I2(indvars_iv3_fu_174_reg[1]),
        .I3(indvars_iv3_fu_174_reg[0]),
        .O(add_ln194_3_fu_1115_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln194_3_fu_1115_p2[0]),
        .Q(indvars_iv3_fu_174_reg[0]),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(\indvars_iv3_fu_174[1]_i_1_n_12 ),
        .Q(indvars_iv3_fu_174_reg[1]),
        .R(ap_NS_fsm113_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln194_3_fu_1115_p2[2]),
        .Q(indvars_iv3_fu_174_reg[2]),
        .R(ap_NS_fsm113_out));
  FDSE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln194_3_fu_1115_p2[3]),
        .Q(indvars_iv3_fu_174_reg[3]),
        .S(ap_NS_fsm113_out));
  FDSE \m_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln222_reg_1673[0]),
        .Q(m_reg_391[0]),
        .S(ap_CS_fsm_state17));
  FDRE \m_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln222_reg_1673[1]),
        .Q(m_reg_391[1]),
        .R(ap_CS_fsm_state17));
  FDRE \m_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln222_reg_1673[2]),
        .Q(m_reg_391[2]),
        .R(ap_CS_fsm_state17));
  FDRE \m_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln222_reg_1673[3]),
        .Q(m_reg_391[3]),
        .R(ap_CS_fsm_state17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1 mac_muladd_16s_16s_15ns_31_4_1_U81
       (.B(sel0[15]),
        .CO(sum_fu_1029_p2_carry__0_n_12),
        .D({P_U_n_29,P_U_n_30,P_U_n_31,P_U_n_32,P_U_n_33,P_U_n_34,P_U_n_35,P_U_n_36,P_U_n_37,P_U_n_38,P_U_n_39,P_U_n_40,P_U_n_41,P_U_n_42,P_U_n_43,P_U_n_44}),
        .DI(mac_muladd_16s_16s_15ns_31_4_1_U81_n_32),
        .DSP_ALU_INST({sel0[14:7],B[3],sel0[5:4],B[2:1],sel0[1],B[0]}),
        .\LARc_d0[15]_INST_0_i_4 (mac_muladd_16s_16s_15ns_31_4_1_U82_n_44),
        .\LARc_d0[15]_INST_0_i_4_0 (icmp_ln209_fu_956_p2_carry_n_12),
        .L_denum_reg_1601(L_denum_reg_1601),
        .\L_denum_reg_1601_reg[14] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_35),
        .\L_denum_reg_1601_reg[15] ({mac_muladd_16s_16s_15ns_31_4_1_U81_n_53,mac_muladd_16s_16s_15ns_31_4_1_U81_n_54,mac_muladd_16s_16s_15ns_31_4_1_U81_n_55,mac_muladd_16s_16s_15ns_31_4_1_U81_n_56,mac_muladd_16s_16s_15ns_31_4_1_U81_n_57,mac_muladd_16s_16s_15ns_31_4_1_U81_n_58,mac_muladd_16s_16s_15ns_31_4_1_U81_n_59,mac_muladd_16s_16s_15ns_31_4_1_U81_n_60}),
        .O({sum_fu_1029_p2[15],sum_fu_1029_p2__0}),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state17,ap_CS_fsm_state11}),
        .S({sum_fu_1029_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U81_n_34}),
        .add_ln39_fu_1024_p2(add_ln39_fu_1024_p2),
        .\ap_CS_fsm_reg[21] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_20),
        .\ap_CS_fsm_reg[21]_0 (mac_muladd_16s_16s_15ns_31_4_1_U81_n_24),
        .\ap_CS_fsm_reg[21]_1 (mac_muladd_16s_16s_15ns_31_4_1_U81_n_25),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U81_n_13,mac_muladd_16s_16s_15ns_31_4_1_U81_n_14,mac_muladd_16s_16s_15ns_31_4_1_U81_n_15,mac_muladd_16s_16s_15ns_31_4_1_U81_n_16,mac_muladd_16s_16s_15ns_31_4_1_U81_n_17,mac_muladd_16s_16s_15ns_31_4_1_U81_n_18}),
        .\div_3_loc_fu_134_reg[15] (ap_phi_mux_retval_0_i43_phi_fu_384_p4[15:12]),
        .\icmp_ln55_reg_1636_reg[0] ({mac_muladd_16s_16s_15ns_31_4_1_U81_n_37,mac_muladd_16s_16s_15ns_31_4_1_U81_n_38,mac_muladd_16s_16s_15ns_31_4_1_U81_n_39,mac_muladd_16s_16s_15ns_31_4_1_U81_n_40,mac_muladd_16s_16s_15ns_31_4_1_U81_n_41,mac_muladd_16s_16s_15ns_31_4_1_U81_n_42,mac_muladd_16s_16s_15ns_31_4_1_U81_n_43,mac_muladd_16s_16s_15ns_31_4_1_U81_n_44}),
        .\icmp_ln55_reg_1636_reg[0]_0 ({mac_muladd_16s_16s_15ns_31_4_1_U81_n_45,mac_muladd_16s_16s_15ns_31_4_1_U81_n_46,mac_muladd_16s_16s_15ns_31_4_1_U81_n_47,mac_muladd_16s_16s_15ns_31_4_1_U81_n_48,mac_muladd_16s_16s_15ns_31_4_1_U81_n_49,mac_muladd_16s_16s_15ns_31_4_1_U81_n_50,mac_muladd_16s_16s_15ns_31_4_1_U81_n_51,mac_muladd_16s_16s_15ns_31_4_1_U81_n_52}),
        .\icmp_ln55_reg_1636_reg[0]_1 ({mac_muladd_16s_16s_15ns_31_4_1_U81_n_61,mac_muladd_16s_16s_15ns_31_4_1_U81_n_62,mac_muladd_16s_16s_15ns_31_4_1_U81_n_63,mac_muladd_16s_16s_15ns_31_4_1_U81_n_64,mac_muladd_16s_16s_15ns_31_4_1_U81_n_65,mac_muladd_16s_16s_15ns_31_4_1_U81_n_66,mac_muladd_16s_16s_15ns_31_4_1_U81_n_67,mac_muladd_16s_16s_15ns_31_4_1_U81_n_68}),
        .\q0_reg[0] (mac_muladd_16s_16s_15ns_31_4_1_U82_n_42),
        .\q0_reg[11] (mac_muladd_16s_16s_15ns_31_4_1_U82_n_40),
        .\q0_reg[12] (mac_muladd_16s_16s_15ns_31_4_1_U82_n_39),
        .\q0_reg[13] (mac_muladd_16s_16s_15ns_31_4_1_U82_n_38),
        .\q0_reg[14] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_19),
        .\q0_reg[15] (mac_muladd_16s_16s_15ns_31_4_1_U82_n_27),
        .\q0_reg[1] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_36),
        .\q0_reg[2] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_27),
        .\q0_reg[3] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_26),
        .\q0_reg[6] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_23),
        .\q0_reg[7] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_22),
        .\q0_reg[8] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_21),
        .\q0_reg[9] (mac_muladd_16s_16s_15ns_31_4_1_U82_n_41),
        .ram_reg_0_15_14_14_i_1({q0[14],q0[10],q0[8:1]}),
        .ram_reg_0_15_14_14_i_1_0(icmp_ln40_fu_1034_p2),
        .\retval_0_i43_reg_380_reg[15] (div_3_loc_fu_134[15:12]),
        .\retval_0_i43_reg_380_reg[15]_0 (mac_muladd_16s_16s_15ns_31_4_1_U82_n_43),
        .\retval_0_i43_reg_380_reg[15]_1 (retval_0_i43_reg_380[15:12]),
        .sum_fu_1029_p2_carry__0(\icmp_ln55_reg_1636_reg_n_12_[0] ),
        .sum_fu_1029_p2_carry__0_0(\icmp_ln55_1_reg_1643_reg_n_12_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_2 mac_muladd_16s_16s_15ns_31_4_1_U82
       (.B(sel0[15]),
        .CO(sum_1_fu_1190_p2_carry__0_n_12),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[11:2]),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U82_n_55,mac_muladd_16s_16s_15ns_31_4_1_U82_n_56,mac_muladd_16s_16s_15ns_31_4_1_U82_n_57,mac_muladd_16s_16s_15ns_31_4_1_U82_n_58,mac_muladd_16s_16s_15ns_31_4_1_U82_n_59,mac_muladd_16s_16s_15ns_31_4_1_U82_n_60,mac_muladd_16s_16s_15ns_31_4_1_U82_n_61,mac_muladd_16s_16s_15ns_31_4_1_U82_n_62}),
        .E(K_ce0),
        .\K_load_reg_1683_reg[3] (mac_muladd_16s_16s_15ns_31_4_1_U82_n_71),
        .\LARc_d0[14] (retval_0_i43_reg_380[14:0]),
        .\LARc_d0[14]_0 (div_3_loc_fu_134[14:0]),
        .\LARc_d0[14]_1 (icmp_ln209_fu_956_p2_carry_n_12),
        .O(sum_1_fu_1190_p2[15:14]),
        .\P_load_reg_1695_reg[14] (mac_muladd_16s_16s_15ns_31_4_1_U82_n_74),
        .\P_load_reg_1695_reg[15] ({mac_muladd_16s_16s_15ns_31_4_1_U82_n_75,mac_muladd_16s_16s_15ns_31_4_1_U82_n_76,mac_muladd_16s_16s_15ns_31_4_1_U82_n_77,mac_muladd_16s_16s_15ns_31_4_1_U82_n_78,mac_muladd_16s_16s_15ns_31_4_1_U82_n_79,mac_muladd_16s_16s_15ns_31_4_1_U82_n_80,mac_muladd_16s_16s_15ns_31_4_1_U82_n_81,mac_muladd_16s_16s_15ns_31_4_1_U82_n_82}),
        .\P_load_reg_1695_reg[15]_0 ({mac_muladd_16s_16s_15ns_31_4_1_U82_n_91,mac_muladd_16s_16s_15ns_31_4_1_U82_n_92,mac_muladd_16s_16s_15ns_31_4_1_U82_n_93,mac_muladd_16s_16s_15ns_31_4_1_U82_n_94,mac_muladd_16s_16s_15ns_31_4_1_U82_n_95,mac_muladd_16s_16s_15ns_31_4_1_U82_n_96,mac_muladd_16s_16s_15ns_31_4_1_U82_n_97,mac_muladd_16s_16s_15ns_31_4_1_U82_n_98}),
        .\P_load_reg_1695_reg[7] ({mac_muladd_16s_16s_15ns_31_4_1_U82_n_83,mac_muladd_16s_16s_15ns_31_4_1_U82_n_84,mac_muladd_16s_16s_15ns_31_4_1_U82_n_85,mac_muladd_16s_16s_15ns_31_4_1_U82_n_86,mac_muladd_16s_16s_15ns_31_4_1_U82_n_87,mac_muladd_16s_16s_15ns_31_4_1_U82_n_88,mac_muladd_16s_16s_15ns_31_4_1_U82_n_89,mac_muladd_16s_16s_15ns_31_4_1_U82_n_90}),
        .\P_load_reg_1695_reg[7]_0 ({mac_muladd_16s_16s_15ns_31_4_1_U82_n_99,mac_muladd_16s_16s_15ns_31_4_1_U82_n_100,mac_muladd_16s_16s_15ns_31_4_1_U82_n_101,mac_muladd_16s_16s_15ns_31_4_1_U82_n_102,mac_muladd_16s_16s_15ns_31_4_1_U82_n_103,mac_muladd_16s_16s_15ns_31_4_1_U82_n_104,mac_muladd_16s_16s_15ns_31_4_1_U82_n_105,mac_muladd_16s_16s_15ns_31_4_1_U82_n_106}),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state17,ap_CS_fsm_state14}),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U82_n_63,mac_muladd_16s_16s_15ns_31_4_1_U82_n_64,mac_muladd_16s_16s_15ns_31_4_1_U82_n_65,mac_muladd_16s_16s_15ns_31_4_1_U82_n_66,mac_muladd_16s_16s_15ns_31_4_1_U82_n_67,mac_muladd_16s_16s_15ns_31_4_1_U82_n_68,mac_muladd_16s_16s_15ns_31_4_1_U82_n_69,mac_muladd_16s_16s_15ns_31_4_1_U82_n_70}),
        .add_ln39_2_fu_1185_p2(add_ln39_2_fu_1185_p2),
        .add_ln39_2_fu_1185_p2_carry__0(P_load_reg_1695),
        .\ap_CS_fsm_reg[16] (mac_muladd_16s_16s_15ns_31_4_1_U82_n_38),
        .\ap_CS_fsm_reg[16]_0 (mac_muladd_16s_16s_15ns_31_4_1_U82_n_39),
        .\ap_CS_fsm_reg[16]_1 (mac_muladd_16s_16s_15ns_31_4_1_U82_n_40),
        .\ap_CS_fsm_reg[16]_2 (mac_muladd_16s_16s_15ns_31_4_1_U82_n_41),
        .\ap_CS_fsm_reg[21] (mac_muladd_16s_16s_15ns_31_4_1_U82_n_27),
        .\ap_CS_fsm_reg[21]_0 (mac_muladd_16s_16s_15ns_31_4_1_U82_n_42),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U82_n_28,mac_muladd_16s_16s_15ns_31_4_1_U82_n_29,mac_muladd_16s_16s_15ns_31_4_1_U82_n_30,mac_muladd_16s_16s_15ns_31_4_1_U82_n_31,mac_muladd_16s_16s_15ns_31_4_1_U82_n_32,mac_muladd_16s_16s_15ns_31_4_1_U82_n_33,mac_muladd_16s_16s_15ns_31_4_1_U82_n_34,mac_muladd_16s_16s_15ns_31_4_1_U82_n_35,mac_muladd_16s_16s_15ns_31_4_1_U82_n_36,mac_muladd_16s_16s_15ns_31_4_1_U82_n_37}),
        .\div_3_loc_fu_134_reg[10] (mac_muladd_16s_16s_15ns_31_4_1_U82_n_44),
        .icmp_ln134_reg_1617(icmp_ln134_reg_1617),
        .\icmp_ln134_reg_1617_reg[0] (mac_muladd_16s_16s_15ns_31_4_1_U82_n_43),
        .icmp_ln162_reg_1423(icmp_ln162_reg_1423),
        .icmp_ln194_reg_1571(icmp_ln194_reg_1571),
        .icmp_ln198_reg_1608(icmp_ln198_reg_1608),
        .icmp_ln209_fu_956_p2_carry(temp_1_reg_1585),
        .q00({K_U_n_14,K_U_n_15,K_U_n_16,K_U_n_17,K_U_n_18,K_U_n_19,K_U_n_20,K_U_n_21,K_U_n_22,K_U_n_23,K_U_n_24,K_U_n_25,K_U_n_26,K_U_n_27,K_U_n_28,K_U_n_29}),
        .\q0_reg[10] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_20),
        .\q0_reg[14] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_19),
        .\q0_reg[1] (icmp_ln40_2_fu_1196_p2),
        .\q0_reg[1]_0 (mac_muladd_16s_16s_15ns_31_4_1_U81_n_36),
        .\q0_reg[2] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_27),
        .\q0_reg[3] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_26),
        .\q0_reg[4] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_25),
        .\q0_reg[5] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_24),
        .\q0_reg[6] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_23),
        .\q0_reg[7] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_22),
        .\q0_reg[8] (mac_muladd_16s_16s_15ns_31_4_1_U81_n_21),
        .ram_reg_0_15_15_15_i_1({q0[15],q0[13:11],q0[9],q0[0]}),
        .ram_reg_0_15_1_1_i_2({sum_1_fu_1190_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U82_n_73}),
        .\retval_0_i43_reg_380_reg[14] ({sel0[14:7],B[3],sel0[5:4],B[2:1],sel0[1],B[0]}),
        .sum_1_fu_1190_p2_carry__0(P_U_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3 mac_muladd_16s_16s_15ns_31_4_1_U83
       (.B({sel0[15:7],B[3],sel0[5:4],B[2:1],sel0[1],B[0]}),
        .CO(sum_2_fu_1277_p2_carry__0_n_12),
        .DI(mac_muladd_16s_16s_15ns_31_4_1_U83_n_12),
        .DSP_ALU_INST(P_ce0),
        .\K_load_reg_1683_reg[14] (mac_muladd_16s_16s_15ns_31_4_1_U83_n_15),
        .\K_load_reg_1683_reg[15] ({mac_muladd_16s_16s_15ns_31_4_1_U83_n_32,mac_muladd_16s_16s_15ns_31_4_1_U83_n_33,mac_muladd_16s_16s_15ns_31_4_1_U83_n_34,mac_muladd_16s_16s_15ns_31_4_1_U83_n_35,mac_muladd_16s_16s_15ns_31_4_1_U83_n_36,mac_muladd_16s_16s_15ns_31_4_1_U83_n_37,mac_muladd_16s_16s_15ns_31_4_1_U83_n_38,mac_muladd_16s_16s_15ns_31_4_1_U83_n_39}),
        .\K_load_reg_1683_reg[15]_0 ({mac_muladd_16s_16s_15ns_31_4_1_U83_n_48,mac_muladd_16s_16s_15ns_31_4_1_U83_n_49,mac_muladd_16s_16s_15ns_31_4_1_U83_n_50,mac_muladd_16s_16s_15ns_31_4_1_U83_n_51,mac_muladd_16s_16s_15ns_31_4_1_U83_n_52,mac_muladd_16s_16s_15ns_31_4_1_U83_n_53,mac_muladd_16s_16s_15ns_31_4_1_U83_n_54,mac_muladd_16s_16s_15ns_31_4_1_U83_n_55}),
        .\K_load_reg_1683_reg[7] ({mac_muladd_16s_16s_15ns_31_4_1_U83_n_40,mac_muladd_16s_16s_15ns_31_4_1_U83_n_41,mac_muladd_16s_16s_15ns_31_4_1_U83_n_42,mac_muladd_16s_16s_15ns_31_4_1_U83_n_43,mac_muladd_16s_16s_15ns_31_4_1_U83_n_44,mac_muladd_16s_16s_15ns_31_4_1_U83_n_45,mac_muladd_16s_16s_15ns_31_4_1_U83_n_46,mac_muladd_16s_16s_15ns_31_4_1_U83_n_47}),
        .\K_load_reg_1683_reg[7]_0 ({mac_muladd_16s_16s_15ns_31_4_1_U83_n_56,mac_muladd_16s_16s_15ns_31_4_1_U83_n_57,mac_muladd_16s_16s_15ns_31_4_1_U83_n_58,mac_muladd_16s_16s_15ns_31_4_1_U83_n_59,mac_muladd_16s_16s_15ns_31_4_1_U83_n_60,mac_muladd_16s_16s_15ns_31_4_1_U83_n_61,mac_muladd_16s_16s_15ns_31_4_1_U83_n_62,mac_muladd_16s_16s_15ns_31_4_1_U83_n_63}),
        .O(sum_2_fu_1277_p2[15:14]),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state14}),
        .S({sum_2_fu_1277_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U83_n_14}),
        .add_ln39_4_fu_1272_p2(add_ln39_4_fu_1272_p2),
        .add_ln39_4_fu_1272_p2_carry__0(K_load_reg_1683),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U83_n_16,mac_muladd_16s_16s_15ns_31_4_1_U83_n_17,mac_muladd_16s_16s_15ns_31_4_1_U83_n_18,mac_muladd_16s_16s_15ns_31_4_1_U83_n_19,mac_muladd_16s_16s_15ns_31_4_1_U83_n_20,mac_muladd_16s_16s_15ns_31_4_1_U83_n_21,mac_muladd_16s_16s_15ns_31_4_1_U83_n_22,mac_muladd_16s_16s_15ns_31_4_1_U83_n_23,mac_muladd_16s_16s_15ns_31_4_1_U83_n_24,mac_muladd_16s_16s_15ns_31_4_1_U83_n_25,mac_muladd_16s_16s_15ns_31_4_1_U83_n_26,mac_muladd_16s_16s_15ns_31_4_1_U83_n_27,mac_muladd_16s_16s_15ns_31_4_1_U83_n_28,mac_muladd_16s_16s_15ns_31_4_1_U83_n_29,mac_muladd_16s_16s_15ns_31_4_1_U83_n_30,mac_muladd_16s_16s_15ns_31_4_1_U83_n_31}),
        .q00(q00_1),
        .\q0_reg[15] (icmp_ln40_4_fu_1283_p2),
        .\q0_reg[15]_0 (q0),
        .sum_2_fu_1277_p2_carry__0(K_U_n_13));
  FDRE \or_ln107_reg_1463_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(or_ln107_fu_653_p2),
        .Q(or_ln107_reg_1463),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB888)) 
    \q0[3]_i_1 
       (.I0(Q[0]),
        .I1(LARc_we0_0[2]),
        .I2(LARc_we0_0[0]),
        .I3(\q2_reg[3] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q3[3]_i_1 
       (.I0(LARc_we0_0[2]),
        .I1(Q[0]),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hEFEFEFE0E0E0E0E0)) 
    ram_reg_bram_0_i_2
       (.I0(Q[1]),
        .I1(ap_NS_fsm[1]),
        .I2(LARc_we0_0[2]),
        .I3(ram_reg_bram_1_0),
        .I4(ram_reg_bram_1_1),
        .I5(LARc_we0_0[0]),
        .O(ce0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    ram_reg_bram_0_i_8
       (.I0(i_fu_150_reg),
        .I1(Q[1]),
        .I2(LARc_we0_0[2]),
        .I3(grp_Autocorrelation_fu_103_L_ACF_address0),
        .O(address0));
  LUT3 #(
    .INIT(8'hE2)) 
    \retval_0_i43_reg_380[1]_i_1 
       (.I0(retval_0_i43_reg_380[1]),
        .I1(mac_muladd_16s_16s_15ns_31_4_1_U82_n_43),
        .I2(div_3_loc_fu_134[1]),
        .O(ap_phi_mux_retval_0_i43_phi_fu_384_p4[1]));
  FDRE \retval_0_i43_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B[0]),
        .Q(retval_0_i43_reg_380[0]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[10]),
        .Q(retval_0_i43_reg_380[10]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[11]),
        .Q(retval_0_i43_reg_380[11]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[12]),
        .Q(retval_0_i43_reg_380[12]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[13]),
        .Q(retval_0_i43_reg_380[13]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[14]),
        .Q(retval_0_i43_reg_380[14]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[15]),
        .Q(retval_0_i43_reg_380[15]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[1]),
        .Q(retval_0_i43_reg_380[1]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[2]),
        .Q(retval_0_i43_reg_380[2]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[3]),
        .Q(retval_0_i43_reg_380[3]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[4]),
        .Q(retval_0_i43_reg_380[4]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[5]),
        .Q(retval_0_i43_reg_380[5]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[6]),
        .Q(retval_0_i43_reg_380[6]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[7]),
        .Q(retval_0_i43_reg_380[7]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[8]),
        .Q(retval_0_i43_reg_380[8]),
        .R(ap_NS_fsm15_out));
  FDRE \retval_0_i43_reg_380_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_retval_0_i43_phi_fu_384_p4[9]),
        .Q(retval_0_i43_reg_380[9]),
        .R(ap_NS_fsm15_out));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[0]_i_1 
       (.I0(zext_ln107_fu_734_p1),
        .I1(and_ln107_reg_1452),
        .I2(icmp_ln107_reg_1427),
        .I3(or_ln107_reg_1463),
        .I4(\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_0 ),
        .O(sh_prom_cast_cast_cast_fu_751_p1));
  LUT6 #(
    .INIT(64'h000F2222FF0F2222)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[0]_i_2 
       (.I0(and_ln107_reg_1452),
        .I1(\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_1 ),
        .I2(\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_2 ),
        .I3(and_ln107_4_reg_1458),
        .I4(or_ln107_reg_1463),
        .I5(\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_3 ),
        .O(zext_ln107_fu_734_p1));
  LUT2 #(
    .INIT(4'h2)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_2 
       (.I0(and_ln107_reg_1452),
        .I1(or_ln107_reg_1463),
        .O(\and_ln107_reg_1452_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[5]_i_2 
       (.I0(and_ln107_reg_1452),
        .I1(icmp_ln107_reg_1427),
        .I2(or_ln107_reg_1463),
        .O(or_ln107_2_fu_738_p2__1));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sh_prom_cast_cast_cast_fu_751_p1),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1469_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1 [0]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1469_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1 [1]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1469_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1 [2]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1469_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1 [3]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1469_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1 [4]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0 [5]),
        .R(1'b0));
  CARRY8 sum_1_fu_1190_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sum_1_fu_1190_p2_carry_n_12,sum_1_fu_1190_p2_carry_n_13,sum_1_fu_1190_p2_carry_n_14,sum_1_fu_1190_p2_carry_n_15,sum_1_fu_1190_p2_carry_n_16,sum_1_fu_1190_p2_carry_n_17,sum_1_fu_1190_p2_carry_n_18,sum_1_fu_1190_p2_carry_n_19}),
        .DI(P_load_reg_1695[7:0]),
        .O(NLW_sum_1_fu_1190_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U82_n_83,mac_muladd_16s_16s_15ns_31_4_1_U82_n_84,mac_muladd_16s_16s_15ns_31_4_1_U82_n_85,mac_muladd_16s_16s_15ns_31_4_1_U82_n_86,mac_muladd_16s_16s_15ns_31_4_1_U82_n_87,mac_muladd_16s_16s_15ns_31_4_1_U82_n_88,mac_muladd_16s_16s_15ns_31_4_1_U82_n_89,mac_muladd_16s_16s_15ns_31_4_1_U82_n_90}));
  CARRY8 sum_1_fu_1190_p2_carry__0
       (.CI(sum_1_fu_1190_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({sum_1_fu_1190_p2_carry__0_n_12,sum_1_fu_1190_p2_carry__0_n_13,sum_1_fu_1190_p2_carry__0_n_14,sum_1_fu_1190_p2_carry__0_n_15,sum_1_fu_1190_p2_carry__0_n_16,sum_1_fu_1190_p2_carry__0_n_17,sum_1_fu_1190_p2_carry__0_n_18,sum_1_fu_1190_p2_carry__0_n_19}),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U82_n_71,P_load_reg_1695[14:8]}),
        .O({sum_1_fu_1190_p2[15:14],NLW_sum_1_fu_1190_p2_carry__0_O_UNCONNECTED[5:0]}),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U82_n_75,mac_muladd_16s_16s_15ns_31_4_1_U82_n_76,mac_muladd_16s_16s_15ns_31_4_1_U82_n_77,mac_muladd_16s_16s_15ns_31_4_1_U82_n_78,mac_muladd_16s_16s_15ns_31_4_1_U82_n_79,mac_muladd_16s_16s_15ns_31_4_1_U82_n_80,mac_muladd_16s_16s_15ns_31_4_1_U82_n_81,mac_muladd_16s_16s_15ns_31_4_1_U82_n_82}));
  CARRY8 sum_2_fu_1277_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sum_2_fu_1277_p2_carry_n_12,sum_2_fu_1277_p2_carry_n_13,sum_2_fu_1277_p2_carry_n_14,sum_2_fu_1277_p2_carry_n_15,sum_2_fu_1277_p2_carry_n_16,sum_2_fu_1277_p2_carry_n_17,sum_2_fu_1277_p2_carry_n_18,sum_2_fu_1277_p2_carry_n_19}),
        .DI(K_load_reg_1683[7:0]),
        .O(NLW_sum_2_fu_1277_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U83_n_40,mac_muladd_16s_16s_15ns_31_4_1_U83_n_41,mac_muladd_16s_16s_15ns_31_4_1_U83_n_42,mac_muladd_16s_16s_15ns_31_4_1_U83_n_43,mac_muladd_16s_16s_15ns_31_4_1_U83_n_44,mac_muladd_16s_16s_15ns_31_4_1_U83_n_45,mac_muladd_16s_16s_15ns_31_4_1_U83_n_46,mac_muladd_16s_16s_15ns_31_4_1_U83_n_47}));
  CARRY8 sum_2_fu_1277_p2_carry__0
       (.CI(sum_2_fu_1277_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({sum_2_fu_1277_p2_carry__0_n_12,sum_2_fu_1277_p2_carry__0_n_13,sum_2_fu_1277_p2_carry__0_n_14,sum_2_fu_1277_p2_carry__0_n_15,sum_2_fu_1277_p2_carry__0_n_16,sum_2_fu_1277_p2_carry__0_n_17,sum_2_fu_1277_p2_carry__0_n_18,sum_2_fu_1277_p2_carry__0_n_19}),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U83_n_12,K_load_reg_1683[14:8]}),
        .O({sum_2_fu_1277_p2[15:14],NLW_sum_2_fu_1277_p2_carry__0_O_UNCONNECTED[5:0]}),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U83_n_32,mac_muladd_16s_16s_15ns_31_4_1_U83_n_33,mac_muladd_16s_16s_15ns_31_4_1_U83_n_34,mac_muladd_16s_16s_15ns_31_4_1_U83_n_35,mac_muladd_16s_16s_15ns_31_4_1_U83_n_36,mac_muladd_16s_16s_15ns_31_4_1_U83_n_37,mac_muladd_16s_16s_15ns_31_4_1_U83_n_38,mac_muladd_16s_16s_15ns_31_4_1_U83_n_39}));
  CARRY8 sum_fu_1029_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sum_fu_1029_p2_carry_n_12,sum_fu_1029_p2_carry_n_13,sum_fu_1029_p2_carry_n_14,sum_fu_1029_p2_carry_n_15,sum_fu_1029_p2_carry_n_16,sum_fu_1029_p2_carry_n_17,sum_fu_1029_p2_carry_n_18,sum_fu_1029_p2_carry_n_19}),
        .DI(L_denum_reg_1601[7:0]),
        .O(NLW_sum_fu_1029_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U81_n_45,mac_muladd_16s_16s_15ns_31_4_1_U81_n_46,mac_muladd_16s_16s_15ns_31_4_1_U81_n_47,mac_muladd_16s_16s_15ns_31_4_1_U81_n_48,mac_muladd_16s_16s_15ns_31_4_1_U81_n_49,mac_muladd_16s_16s_15ns_31_4_1_U81_n_50,mac_muladd_16s_16s_15ns_31_4_1_U81_n_51,mac_muladd_16s_16s_15ns_31_4_1_U81_n_52}));
  CARRY8 sum_fu_1029_p2_carry__0
       (.CI(sum_fu_1029_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({sum_fu_1029_p2_carry__0_n_12,sum_fu_1029_p2_carry__0_n_13,sum_fu_1029_p2_carry__0_n_14,sum_fu_1029_p2_carry__0_n_15,sum_fu_1029_p2_carry__0_n_16,sum_fu_1029_p2_carry__0_n_17,sum_fu_1029_p2_carry__0_n_18,sum_fu_1029_p2_carry__0_n_19}),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U81_n_32,L_denum_reg_1601[14:8]}),
        .O({sum_fu_1029_p2[15],sum_fu_1029_p2__0,NLW_sum_fu_1029_p2_carry__0_O_UNCONNECTED[5:0]}),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U81_n_37,mac_muladd_16s_16s_15ns_31_4_1_U81_n_38,mac_muladd_16s_16s_15ns_31_4_1_U81_n_39,mac_muladd_16s_16s_15ns_31_4_1_U81_n_40,mac_muladd_16s_16s_15ns_31_4_1_U81_n_41,mac_muladd_16s_16s_15ns_31_4_1_U81_n_42,mac_muladd_16s_16s_15ns_31_4_1_U81_n_43,mac_muladd_16s_16s_15ns_31_4_1_U81_n_44}));
  FDRE \temp_1_reg_1585_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_44),
        .Q(temp_1_reg_1585[0]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_34),
        .Q(temp_1_reg_1585[10]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_33),
        .Q(temp_1_reg_1585[11]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_32),
        .Q(temp_1_reg_1585[12]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_31),
        .Q(temp_1_reg_1585[13]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_30),
        .Q(temp_1_reg_1585[14]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_29),
        .Q(temp_1_reg_1585[15]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_43),
        .Q(temp_1_reg_1585[1]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_42),
        .Q(temp_1_reg_1585[2]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_41),
        .Q(temp_1_reg_1585[3]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_40),
        .Q(temp_1_reg_1585[4]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_39),
        .Q(temp_1_reg_1585[5]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_38),
        .Q(temp_1_reg_1585[6]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_37),
        .Q(temp_1_reg_1585[7]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_36),
        .Q(temp_1_reg_1585[8]),
        .R(1'b0));
  FDRE \temp_1_reg_1585_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_35),
        .Q(temp_1_reg_1585[9]),
        .R(1'b0));
  FDSE \temp_6_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_44),
        .Q(temp_6_reg_370[0]),
        .S(P_U_n_67));
  FDSE \temp_6_reg_370_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_61),
        .Q(temp_6_reg_370[10]),
        .S(1'b0));
  FDSE \temp_6_reg_370_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_60),
        .Q(temp_6_reg_370[11]),
        .S(1'b0));
  FDSE \temp_6_reg_370_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_59),
        .Q(temp_6_reg_370[12]),
        .S(1'b0));
  FDSE \temp_6_reg_370_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_57),
        .Q(temp_6_reg_370[13]),
        .S(P_U_n_67));
  FDRE \temp_6_reg_370_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_58),
        .Q(temp_6_reg_370[14]),
        .R(1'b0));
  FDSE \temp_6_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_66),
        .Q(temp_6_reg_370[1]),
        .S(1'b0));
  FDSE \temp_6_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_65),
        .Q(temp_6_reg_370[2]),
        .S(1'b0));
  FDSE \temp_6_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_53),
        .Q(temp_6_reg_370[3]),
        .S(P_U_n_67));
  FDSE \temp_6_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_54),
        .Q(temp_6_reg_370[4]),
        .S(P_U_n_67));
  FDSE \temp_6_reg_370_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_64),
        .Q(temp_6_reg_370[5]),
        .S(1'b0));
  FDSE \temp_6_reg_370_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_63),
        .Q(temp_6_reg_370[6]),
        .S(1'b0));
  FDSE \temp_6_reg_370_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_62),
        .Q(temp_6_reg_370[7]),
        .S(1'b0));
  FDSE \temp_6_reg_370_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_55),
        .Q(temp_6_reg_370[8]),
        .S(P_U_n_67));
  FDSE \temp_6_reg_370_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_56),
        .Q(temp_6_reg_370[9]),
        .S(P_U_n_67));
  FDRE \trunc_ln194_reg_1628_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\idx_fu_162_reg_n_12_[0] ),
        .Q(trunc_ln194_reg_1628[0]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_1628_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\idx_fu_162_reg_n_12_[1] ),
        .Q(trunc_ln194_reg_1628[1]),
        .R(1'b0));
  FDRE \trunc_ln194_reg_1628_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\idx_fu_162_reg_n_12_[2] ),
        .Q(trunc_ln194_reg_1628[2]),
        .R(1'b0));
  FDRE \zext_ln174_reg_1477_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_fu_150_reg[3]_0 [0]),
        .Q(\zext_ln174_reg_1477_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \zext_ln174_reg_1477_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_fu_150_reg[3]_0 [1]),
        .Q(\zext_ln174_reg_1477_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \zext_ln174_reg_1477_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_150_reg),
        .Q(\zext_ln174_reg_1477_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \zext_ln174_reg_1477_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_fu_150_reg[3]_0 [2]),
        .Q(\zext_ln174_reg_1477_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \zext_ln181_reg_1497_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_fu_154_reg[0]),
        .Q(zext_ln181_reg_1497_reg[0]),
        .R(1'b0));
  FDRE \zext_ln181_reg_1497_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_fu_154_reg[1]),
        .Q(zext_ln181_reg_1497_reg[1]),
        .R(1'b0));
  FDRE \zext_ln181_reg_1497_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_fu_154_reg[2]),
        .Q(zext_ln181_reg_1497_reg[2]),
        .R(1'b0));
  FDRE \zext_ln181_reg_1497_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_fu_154_reg[3]),
        .Q(zext_ln181_reg_1497_reg[3]),
        .R(1'b0));
  FDRE \zext_ln187_reg_1517_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_158_reg[0]),
        .Q(zext_ln187_reg_1517_reg[0]),
        .R(1'b0));
  FDRE \zext_ln187_reg_1517_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_158_reg[1]),
        .Q(zext_ln187_reg_1517_reg[1]),
        .R(1'b0));
  FDRE \zext_ln187_reg_1517_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_158_reg[2]),
        .Q(zext_ln187_reg_1517_reg[2]),
        .R(1'b0));
  FDRE \zext_ln187_reg_1517_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_158_reg[3]),
        .Q(zext_ln187_reg_1517_reg[3]),
        .R(1'b0));
  FDRE \zext_ln194_reg_1580_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\idx_fu_162_reg_n_12_[0] ),
        .Q(\zext_ln194_reg_1580_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \zext_ln194_reg_1580_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\idx_fu_162_reg_n_12_[1] ),
        .Q(\zext_ln194_reg_1580_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \zext_ln194_reg_1580_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\idx_fu_162_reg_n_12_[2] ),
        .Q(\zext_ln194_reg_1580_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \zext_ln219_reg_1663_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(m_reg_391[0]),
        .Q(zext_ln219_reg_1663_reg[0]),
        .R(1'b0));
  FDRE \zext_ln219_reg_1663_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(m_reg_391[1]),
        .Q(zext_ln219_reg_1663_reg[1]),
        .R(1'b0));
  FDRE \zext_ln219_reg_1663_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(m_reg_391[2]),
        .Q(zext_ln219_reg_1663_reg[2]),
        .R(1'b0));
  FDRE \zext_ln219_reg_1663_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(m_reg_391[3]),
        .Q(zext_ln219_reg_1663_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W
   (\q0_reg[15]_0 ,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    ap_clk,
    d0);
  output [15:0]\q0_reg[15]_0 ;
  input [2:0]Q;
  input [3:0]\q0_reg[0]_0 ;
  input [3:0]\q0_reg[0]_1 ;
  input [3:0]\q0_reg[0]_2 ;
  input ap_clk;
  input [15:0]d0;

  wire [3:0]ACF_address0;
  wire ACF_ce0;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q00;
  wire [3:0]\q0_reg[0]_0 ;
  wire [3:0]\q0_reg[0]_1 ;
  wire [3:0]\q0_reg[0]_2 ;
  wire [15:0]\q0_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hFE)) 
    \q0[15]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(ACF_ce0));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[0]),
        .Q(\q0_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[10]),
        .Q(\q0_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[11]),
        .Q(\q0_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[12]),
        .Q(\q0_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[13]),
        .Q(\q0_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[14]),
        .Q(\q0_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[15]),
        .Q(\q0_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[1]),
        .Q(\q0_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[2]),
        .Q(\q0_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[3]),
        .Q(\q0_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[4]),
        .Q(\q0_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[5]),
        .Q(\q0_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[6]),
        .Q(\q0_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[7]),
        .Q(\q0_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[8]),
        .Q(\q0_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[9]),
        .Q(\q0_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_2__1
       (.I0(\q0_reg[0]_0 [0]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [0]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [0]),
        .O(ACF_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_3__0
       (.I0(\q0_reg[0]_0 [1]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [1]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [1]),
        .O(ACF_address0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_4__0
       (.I0(\q0_reg[0]_0 [2]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [2]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [2]),
        .O(ACF_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_5__0
       (.I0(\q0_reg[0]_0 [3]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [3]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [3]),
        .O(ACF_address0[3]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(Q[0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_0
   (E,
    \P_load_reg_1695_reg[3] ,
    q00,
    \q0_reg[15]_0 ,
    Q,
    add_ln39_4_fu_1272_p2_carry_i_9_0,
    add_ln39_4_fu_1272_p2_carry_i_9_1,
    zext_ln219_reg_1663_reg,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    d0);
  output [0:0]E;
  output \P_load_reg_1695_reg[3] ;
  output [15:0]q00;
  output [15:0]\q0_reg[15]_0 ;
  input [2:0]Q;
  input [15:0]add_ln39_4_fu_1272_p2_carry_i_9_0;
  input add_ln39_4_fu_1272_p2_carry_i_9_1;
  input [3:0]zext_ln219_reg_1663_reg;
  input [3:0]\q0_reg[0]_0 ;
  input [3:0]\q0_reg[0]_1 ;
  input ap_clk;
  input [15:0]d0;

  wire [0:0]E;
  wire \P_load_reg_1695_reg[3] ;
  wire [2:0]Q;
  wire add_ln39_4_fu_1272_p2_carry_i_10_n_12;
  wire add_ln39_4_fu_1272_p2_carry_i_11_n_12;
  wire add_ln39_4_fu_1272_p2_carry_i_12_n_12;
  wire [15:0]add_ln39_4_fu_1272_p2_carry_i_9_0;
  wire add_ln39_4_fu_1272_p2_carry_i_9_1;
  wire ap_clk;
  wire [15:0]d0;
  wire p_0_in__1;
  wire [15:0]q00;
  wire [3:0]\q0_reg[0]_0 ;
  wire [3:0]\q0_reg[0]_1 ;
  wire [15:0]\q0_reg[15]_0 ;
  wire ram_reg_0_15_0_0_i_3__1_n_12;
  wire ram_reg_0_15_0_0_i_4__1_n_12;
  wire ram_reg_0_15_0_0_i_5__1_n_12;
  wire ram_reg_0_15_0_0_i_6__1_n_12;
  wire [3:0]zext_ln219_reg_1663_reg;

  LUT6 #(
    .INIT(64'h0000000100000000)) 
    add_ln39_4_fu_1272_p2_carry_i_10
       (.I0(add_ln39_4_fu_1272_p2_carry_i_9_0[11]),
        .I1(add_ln39_4_fu_1272_p2_carry_i_9_0[12]),
        .I2(add_ln39_4_fu_1272_p2_carry_i_9_0[7]),
        .I3(add_ln39_4_fu_1272_p2_carry_i_9_0[2]),
        .I4(add_ln39_4_fu_1272_p2_carry_i_9_0[6]),
        .I5(add_ln39_4_fu_1272_p2_carry_i_9_0[15]),
        .O(add_ln39_4_fu_1272_p2_carry_i_10_n_12));
  LUT4 #(
    .INIT(16'hFFFD)) 
    add_ln39_4_fu_1272_p2_carry_i_11
       (.I0(add_ln39_4_fu_1272_p2_carry_i_9_1),
        .I1(add_ln39_4_fu_1272_p2_carry_i_9_0[5]),
        .I2(add_ln39_4_fu_1272_p2_carry_i_9_0[8]),
        .I3(add_ln39_4_fu_1272_p2_carry_i_9_0[10]),
        .O(add_ln39_4_fu_1272_p2_carry_i_11_n_12));
  LUT4 #(
    .INIT(16'hFFFE)) 
    add_ln39_4_fu_1272_p2_carry_i_12
       (.I0(add_ln39_4_fu_1272_p2_carry_i_9_0[9]),
        .I1(add_ln39_4_fu_1272_p2_carry_i_9_0[14]),
        .I2(add_ln39_4_fu_1272_p2_carry_i_9_0[4]),
        .I3(add_ln39_4_fu_1272_p2_carry_i_9_0[0]),
        .O(add_ln39_4_fu_1272_p2_carry_i_12_n_12));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    add_ln39_4_fu_1272_p2_carry_i_9
       (.I0(add_ln39_4_fu_1272_p2_carry_i_10_n_12),
        .I1(add_ln39_4_fu_1272_p2_carry_i_9_0[3]),
        .I2(add_ln39_4_fu_1272_p2_carry_i_9_0[1]),
        .I3(add_ln39_4_fu_1272_p2_carry_i_9_0[13]),
        .I4(add_ln39_4_fu_1272_p2_carry_i_11_n_12),
        .I5(add_ln39_4_fu_1272_p2_carry_i_12_n_12),
        .O(\P_load_reg_1695_reg[3] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \q0[15]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(\q0_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(\q0_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(\q0_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(\q0_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(\q0_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(\q0_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(\q0_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(\q0_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_15_0_0_i_2__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(p_0_in__1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_3__1
       (.I0(zext_ln219_reg_1663_reg[0]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_0 [0]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_1 [0]),
        .O(ram_reg_0_15_0_0_i_3__1_n_12));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_4__1
       (.I0(zext_ln219_reg_1663_reg[1]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_0 [1]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_1 [1]),
        .O(ram_reg_0_15_0_0_i_4__1_n_12));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_5__1
       (.I0(zext_ln219_reg_1663_reg[2]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_0 [2]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_1 [2]),
        .O(ram_reg_0_15_0_0_i_5__1_n_12));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_6__1
       (.I0(zext_ln219_reg_1663_reg[3]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_0 [3]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_1 [3]),
        .O(ram_reg_0_15_0_0_i_6__1_n_12));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1
   (D,
    SR,
    \m_reg_391_reg[3] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[11] ,
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0,
    \K_load_reg_1683_reg[3] ,
    DI,
    \q0_reg[15]_0 ,
    S,
    \q0_reg[3]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[13]_1 ,
    \q0_reg[14]_0 ,
    \q0_reg[14]_1 ,
    \q0_reg[14]_2 ,
    \q0_reg[14]_3 ,
    \q0_reg[14]_4 ,
    \q0_reg[14]_5 ,
    \q0_reg[14]_6 ,
    \q0_reg[14]_7 ,
    \q0_reg[14]_8 ,
    q00,
    E,
    CO,
    Q,
    \add_ln222_reg_1673_reg[3] ,
    zext_ln219_reg_1663_reg,
    \q0_reg[0]_0 ,
    icmp_ln134_fu_938_p2,
    add_ln39_2_fu_1185_p2_carry_i_9_0,
    add_ln39_2_fu_1185_p2_carry_i_9_1,
    temp_6_reg_370,
    ap_clk,
    d0);
  output [0:0]D;
  output [0:0]SR;
  output [2:0]\m_reg_391_reg[3] ;
  output [0:0]\ap_CS_fsm_reg[8] ;
  output [0:0]\ap_CS_fsm_reg[11] ;
  output grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0;
  output \K_load_reg_1683_reg[3] ;
  output [7:0]DI;
  output [15:0]\q0_reg[15]_0 ;
  output [7:0]S;
  output \q0_reg[3]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[8]_0 ;
  output \q0_reg[9]_0 ;
  output \q0_reg[13]_0 ;
  output \q0_reg[13]_1 ;
  output \q0_reg[14]_0 ;
  output \q0_reg[14]_1 ;
  output \q0_reg[14]_2 ;
  output \q0_reg[14]_3 ;
  output \q0_reg[14]_4 ;
  output \q0_reg[14]_5 ;
  output \q0_reg[14]_6 ;
  output \q0_reg[14]_7 ;
  output \q0_reg[14]_8 ;
  output [15:0]q00;
  input [0:0]E;
  input [0:0]CO;
  input [6:0]Q;
  input [3:0]\add_ln222_reg_1673_reg[3] ;
  input [3:0]zext_ln219_reg_1663_reg;
  input [3:0]\q0_reg[0]_0 ;
  input icmp_ln134_fu_938_p2;
  input [15:0]add_ln39_2_fu_1185_p2_carry_i_9_0;
  input add_ln39_2_fu_1185_p2_carry_i_9_1;
  input [14:0]temp_6_reg_370;
  input ap_clk;
  input [15:0]d0;

  wire [0:0]CO;
  wire [0:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire \K_load_reg_1683_reg[3] ;
  wire [6:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [3:0]\add_ln222_reg_1673_reg[3] ;
  wire add_ln39_2_fu_1185_p2_carry_i_10_n_12;
  wire add_ln39_2_fu_1185_p2_carry_i_11_n_12;
  wire add_ln39_2_fu_1185_p2_carry_i_12_n_12;
  wire [15:0]add_ln39_2_fu_1185_p2_carry_i_9_0;
  wire add_ln39_2_fu_1185_p2_carry_i_9_1;
  wire [3:0]address0_0;
  wire [0:0]\ap_CS_fsm_reg[11] ;
  wire [0:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire [15:0]d0;
  wire grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0;
  wire icmp_ln134_fu_938_p2;
  wire [2:0]\m_reg_391_reg[3] ;
  wire p_0_in__2;
  wire [15:0]q00;
  wire [3:0]\q0_reg[0]_0 ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[13]_1 ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[14]_1 ;
  wire \q0_reg[14]_2 ;
  wire \q0_reg[14]_3 ;
  wire \q0_reg[14]_4 ;
  wire \q0_reg[14]_5 ;
  wire \q0_reg[14]_6 ;
  wire \q0_reg[14]_7 ;
  wire \q0_reg[14]_8 ;
  wire [15:0]\q0_reg[15]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire ram_reg_0_15_0_0_i_10_n_12;
  wire ram_reg_0_15_0_0_i_11_n_12;
  wire [14:0]temp_6_reg_370;
  wire \temp_6_reg_370[10]_i_2_n_12 ;
  wire \temp_6_reg_370[13]_i_3_n_12 ;
  wire \temp_6_reg_370[14]_i_2_n_12 ;
  wire \temp_6_reg_370[5]_i_2_n_12 ;
  wire \temp_6_reg_370[9]_i_2_n_12 ;
  wire [3:0]zext_ln219_reg_1663_reg;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln222_reg_1673[1]_i_1 
       (.I0(\add_ln222_reg_1673_reg[3] [1]),
        .I1(\add_ln222_reg_1673_reg[3] [0]),
        .O(\m_reg_391_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln222_reg_1673[2]_i_1 
       (.I0(\add_ln222_reg_1673_reg[3] [2]),
        .I1(\add_ln222_reg_1673_reg[3] [0]),
        .I2(\add_ln222_reg_1673_reg[3] [1]),
        .O(\m_reg_391_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln222_reg_1673[3]_i_1 
       (.I0(\add_ln222_reg_1673_reg[3] [3]),
        .I1(\add_ln222_reg_1673_reg[3] [1]),
        .I2(\add_ln222_reg_1673_reg[3] [0]),
        .I3(\add_ln222_reg_1673_reg[3] [2]),
        .O(\m_reg_391_reg[3] [2]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    add_ln39_2_fu_1185_p2_carry_i_10
       (.I0(add_ln39_2_fu_1185_p2_carry_i_9_0[11]),
        .I1(add_ln39_2_fu_1185_p2_carry_i_9_0[12]),
        .I2(add_ln39_2_fu_1185_p2_carry_i_9_0[6]),
        .I3(add_ln39_2_fu_1185_p2_carry_i_9_0[15]),
        .I4(add_ln39_2_fu_1185_p2_carry_i_9_0[7]),
        .I5(add_ln39_2_fu_1185_p2_carry_i_9_0[2]),
        .O(add_ln39_2_fu_1185_p2_carry_i_10_n_12));
  LUT4 #(
    .INIT(16'hFFFD)) 
    add_ln39_2_fu_1185_p2_carry_i_11
       (.I0(add_ln39_2_fu_1185_p2_carry_i_9_1),
        .I1(add_ln39_2_fu_1185_p2_carry_i_9_0[5]),
        .I2(add_ln39_2_fu_1185_p2_carry_i_9_0[8]),
        .I3(add_ln39_2_fu_1185_p2_carry_i_9_0[10]),
        .O(add_ln39_2_fu_1185_p2_carry_i_11_n_12));
  LUT4 #(
    .INIT(16'hFFFE)) 
    add_ln39_2_fu_1185_p2_carry_i_12
       (.I0(add_ln39_2_fu_1185_p2_carry_i_9_0[9]),
        .I1(add_ln39_2_fu_1185_p2_carry_i_9_0[14]),
        .I2(add_ln39_2_fu_1185_p2_carry_i_9_0[4]),
        .I3(add_ln39_2_fu_1185_p2_carry_i_9_0[0]),
        .O(add_ln39_2_fu_1185_p2_carry_i_12_n_12));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    add_ln39_2_fu_1185_p2_carry_i_9
       (.I0(add_ln39_2_fu_1185_p2_carry_i_10_n_12),
        .I1(add_ln39_2_fu_1185_p2_carry_i_9_0[3]),
        .I2(add_ln39_2_fu_1185_p2_carry_i_9_0[1]),
        .I3(add_ln39_2_fu_1185_p2_carry_i_9_0[13]),
        .I4(add_ln39_2_fu_1185_p2_carry_i_11_n_12),
        .I5(add_ln39_2_fu_1185_p2_carry_i_12_n_12),
        .O(\K_load_reg_1683_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[12]_i_3 
       (.I0(CO),
        .I1(Q[3]),
        .I2(icmp_ln134_fu_938_p2),
        .O(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[22]_i_1__0 
       (.I0(E),
        .I1(CO),
        .I2(Q[3]),
        .O(D));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln198_fu_928_p2_carry_i_1
       (.I0(\q0_reg[15]_0 [15]),
        .I1(\q0_reg[15]_0 [14]),
        .I2(temp_6_reg_370[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_928_p2_carry_i_10
       (.I0(\q0_reg[15]_0 [13]),
        .I1(temp_6_reg_370[13]),
        .I2(\q0_reg[15]_0 [12]),
        .I3(temp_6_reg_370[12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_928_p2_carry_i_11
       (.I0(\q0_reg[15]_0 [11]),
        .I1(temp_6_reg_370[11]),
        .I2(\q0_reg[15]_0 [10]),
        .I3(temp_6_reg_370[10]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_928_p2_carry_i_12
       (.I0(\q0_reg[15]_0 [9]),
        .I1(temp_6_reg_370[9]),
        .I2(\q0_reg[15]_0 [8]),
        .I3(temp_6_reg_370[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_928_p2_carry_i_13
       (.I0(\q0_reg[15]_0 [7]),
        .I1(temp_6_reg_370[7]),
        .I2(\q0_reg[15]_0 [6]),
        .I3(temp_6_reg_370[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_928_p2_carry_i_14
       (.I0(\q0_reg[15]_0 [5]),
        .I1(temp_6_reg_370[5]),
        .I2(\q0_reg[15]_0 [4]),
        .I3(temp_6_reg_370[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_928_p2_carry_i_15
       (.I0(\q0_reg[15]_0 [3]),
        .I1(temp_6_reg_370[3]),
        .I2(\q0_reg[15]_0 [2]),
        .I3(temp_6_reg_370[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln198_fu_928_p2_carry_i_16
       (.I0(\q0_reg[15]_0 [1]),
        .I1(temp_6_reg_370[1]),
        .I2(\q0_reg[15]_0 [0]),
        .I3(temp_6_reg_370[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln198_fu_928_p2_carry_i_2
       (.I0(temp_6_reg_370[13]),
        .I1(\q0_reg[15]_0 [13]),
        .I2(temp_6_reg_370[12]),
        .I3(\q0_reg[15]_0 [12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln198_fu_928_p2_carry_i_3
       (.I0(temp_6_reg_370[11]),
        .I1(\q0_reg[15]_0 [11]),
        .I2(temp_6_reg_370[10]),
        .I3(\q0_reg[15]_0 [10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln198_fu_928_p2_carry_i_4
       (.I0(temp_6_reg_370[9]),
        .I1(\q0_reg[15]_0 [9]),
        .I2(temp_6_reg_370[8]),
        .I3(\q0_reg[15]_0 [8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln198_fu_928_p2_carry_i_5
       (.I0(temp_6_reg_370[7]),
        .I1(\q0_reg[15]_0 [7]),
        .I2(temp_6_reg_370[6]),
        .I3(\q0_reg[15]_0 [6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln198_fu_928_p2_carry_i_6
       (.I0(temp_6_reg_370[5]),
        .I1(\q0_reg[15]_0 [5]),
        .I2(temp_6_reg_370[4]),
        .I3(\q0_reg[15]_0 [4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln198_fu_928_p2_carry_i_7
       (.I0(temp_6_reg_370[3]),
        .I1(\q0_reg[15]_0 [3]),
        .I2(temp_6_reg_370[2]),
        .I3(\q0_reg[15]_0 [2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln198_fu_928_p2_carry_i_8
       (.I0(temp_6_reg_370[1]),
        .I1(\q0_reg[15]_0 [1]),
        .I2(temp_6_reg_370[0]),
        .I3(\q0_reg[15]_0 [0]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln198_fu_928_p2_carry_i_9
       (.I0(\q0_reg[15]_0 [15]),
        .I1(\q0_reg[15]_0 [14]),
        .I2(temp_6_reg_370[14]),
        .O(S[7]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx107_fu_178[3]_i_1 
       (.I0(Q[3]),
        .I1(CO),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_reg_reg_i_1__0
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[8] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[0]),
        .Q(\q0_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[10]),
        .Q(\q0_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[11]),
        .Q(\q0_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[12]),
        .Q(\q0_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[13]),
        .Q(\q0_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[14]),
        .Q(\q0_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[15]),
        .Q(\q0_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[1]),
        .Q(\q0_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[2]),
        .Q(\q0_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[3]),
        .Q(\q0_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[4]),
        .Q(\q0_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[5]),
        .Q(\q0_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[6]),
        .Q(\q0_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[7]),
        .Q(\q0_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[8]),
        .Q(\q0_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[8] ),
        .D(q00[9]),
        .Q(\q0_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    ram_reg_0_15_0_0_i_10
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\q0_reg[0]_0 [0]),
        .I5(Q[1]),
        .O(ram_reg_0_15_0_0_i_10_n_12));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_15_0_0_i_11
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[4]),
        .O(ram_reg_0_15_0_0_i_11_n_12));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_15_0_0_i_2
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[6]),
        .O(p_0_in__2));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    ram_reg_0_15_0_0_i_3
       (.I0(ram_reg_0_15_0_0_i_10_n_12),
        .I1(\add_ln222_reg_1673_reg[3] [0]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(zext_ln219_reg_1663_reg[0]),
        .O(address0_0[0]));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_15_0_0_i_4
       (.I0(ram_reg_0_15_0_0_i_11_n_12),
        .I1(\q0_reg[0]_0 [1]),
        .I2(\m_reg_391_reg[3] [0]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(zext_ln219_reg_1663_reg[1]),
        .O(address0_0[1]));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_15_0_0_i_5
       (.I0(ram_reg_0_15_0_0_i_11_n_12),
        .I1(\q0_reg[0]_0 [2]),
        .I2(\m_reg_391_reg[3] [1]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(zext_ln219_reg_1663_reg[2]),
        .O(address0_0[2]));
  LUT6 #(
    .INIT(64'hFFFF88F800F088F8)) 
    ram_reg_0_15_0_0_i_6
       (.I0(Q[5]),
        .I1(\m_reg_391_reg[3] [2]),
        .I2(\q0_reg[0]_0 [3]),
        .I3(ram_reg_0_15_0_0_i_11_n_12),
        .I4(Q[6]),
        .I5(zext_ln219_reg_1663_reg[3]),
        .O(address0_0[3]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \retval_0_i43_reg_380[15]_i_1 
       (.I0(CO),
        .I1(Q[3]),
        .I2(icmp_ln134_fu_938_p2),
        .O(\ap_CS_fsm_reg[11] ));
  LUT5 #(
    .INIT(32'hFF4073CC)) 
    \temp_6_reg_370[10]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_6_reg_370[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [10]),
        .I4(\temp_6_reg_370[10]_i_2_n_12 ),
        .O(\q0_reg[14]_2 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \temp_6_reg_370[10]_i_2 
       (.I0(\q0_reg[15]_0 [8]),
        .I1(\q0_reg[15]_0 [6]),
        .I2(\temp_6_reg_370[9]_i_2_n_12 ),
        .I3(\q0_reg[15]_0 [7]),
        .I4(\q0_reg[15]_0 [9]),
        .O(\temp_6_reg_370[10]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hFF4073CC)) 
    \temp_6_reg_370[11]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_6_reg_370[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [11]),
        .I4(\temp_6_reg_370[14]_i_2_n_12 ),
        .O(\q0_reg[14]_1 ));
  LUT6 #(
    .INIT(64'h73CC73CCFF4073CC)) 
    \temp_6_reg_370[12]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_6_reg_370[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [12]),
        .I4(\temp_6_reg_370[14]_i_2_n_12 ),
        .I5(\q0_reg[15]_0 [11]),
        .O(\q0_reg[14]_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \temp_6_reg_370[13]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_6_reg_370[13]_i_3_n_12 ),
        .I3(Q[2]),
        .O(\q0_reg[14]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \temp_6_reg_370[13]_i_2 
       (.I0(\q0_reg[15]_0 [13]),
        .I1(\q0_reg[15]_0 [11]),
        .I2(\temp_6_reg_370[14]_i_2_n_12 ),
        .I3(\q0_reg[15]_0 [12]),
        .I4(\q0_reg[15]_0 [15]),
        .O(\q0_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \temp_6_reg_370[13]_i_3 
       (.I0(\q0_reg[15]_0 [12]),
        .I1(\temp_6_reg_370[14]_i_2_n_12 ),
        .I2(\q0_reg[15]_0 [11]),
        .I3(\q0_reg[15]_0 [13]),
        .O(\temp_6_reg_370[13]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFFF0000)) 
    \temp_6_reg_370[14]_i_1 
       (.I0(\q0_reg[15]_0 [13]),
        .I1(\q0_reg[15]_0 [11]),
        .I2(\temp_6_reg_370[14]_i_2_n_12 ),
        .I3(\q0_reg[15]_0 [12]),
        .I4(\q0_reg[15]_0 [14]),
        .I5(\q0_reg[15]_0 [15]),
        .O(\q0_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \temp_6_reg_370[14]_i_2 
       (.I0(\q0_reg[15]_0 [9]),
        .I1(\q0_reg[15]_0 [7]),
        .I2(\temp_6_reg_370[9]_i_2_n_12 ),
        .I3(\q0_reg[15]_0 [6]),
        .I4(\q0_reg[15]_0 [8]),
        .I5(\q0_reg[15]_0 [10]),
        .O(\temp_6_reg_370[14]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h73CCFF40)) 
    \temp_6_reg_370[1]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_6_reg_370[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [1]),
        .I4(\q0_reg[15]_0 [0]),
        .O(\q0_reg[14]_7 ));
  LUT6 #(
    .INIT(64'h73CC73CC73CCFF40)) 
    \temp_6_reg_370[2]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_6_reg_370[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [2]),
        .I4(\q0_reg[15]_0 [1]),
        .I5(\q0_reg[15]_0 [0]),
        .O(\q0_reg[14]_6 ));
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    \temp_6_reg_370[3]_i_1 
       (.I0(\q0_reg[15]_0 [3]),
        .I1(\q0_reg[15]_0 [0]),
        .I2(\q0_reg[15]_0 [1]),
        .I3(\q0_reg[15]_0 [2]),
        .I4(\q0_reg[15]_0 [15]),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \temp_6_reg_370[4]_i_1 
       (.I0(\q0_reg[15]_0 [4]),
        .I1(\q0_reg[15]_0 [2]),
        .I2(\q0_reg[15]_0 [1]),
        .I3(\q0_reg[15]_0 [0]),
        .I4(\q0_reg[15]_0 [3]),
        .I5(\q0_reg[15]_0 [15]),
        .O(\q0_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFF4073CC)) 
    \temp_6_reg_370[5]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_6_reg_370[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [5]),
        .I4(\temp_6_reg_370[5]_i_2_n_12 ),
        .O(\q0_reg[14]_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \temp_6_reg_370[5]_i_2 
       (.I0(\q0_reg[15]_0 [3]),
        .I1(\q0_reg[15]_0 [0]),
        .I2(\q0_reg[15]_0 [1]),
        .I3(\q0_reg[15]_0 [2]),
        .I4(\q0_reg[15]_0 [4]),
        .O(\temp_6_reg_370[5]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hFF4073CC)) 
    \temp_6_reg_370[6]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_6_reg_370[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [6]),
        .I4(\temp_6_reg_370[9]_i_2_n_12 ),
        .O(\q0_reg[14]_4 ));
  LUT6 #(
    .INIT(64'h73CC73CCFF4073CC)) 
    \temp_6_reg_370[7]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_6_reg_370[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [7]),
        .I4(\temp_6_reg_370[9]_i_2_n_12 ),
        .I5(\q0_reg[15]_0 [6]),
        .O(\q0_reg[14]_3 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \temp_6_reg_370[8]_i_1 
       (.I0(\q0_reg[15]_0 [8]),
        .I1(\q0_reg[15]_0 [6]),
        .I2(\temp_6_reg_370[9]_i_2_n_12 ),
        .I3(\q0_reg[15]_0 [7]),
        .I4(\q0_reg[15]_0 [15]),
        .O(\q0_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h55555565AAAAAAAA)) 
    \temp_6_reg_370[9]_i_1 
       (.I0(\q0_reg[15]_0 [9]),
        .I1(\q0_reg[15]_0 [7]),
        .I2(\temp_6_reg_370[9]_i_2_n_12 ),
        .I3(\q0_reg[15]_0 [6]),
        .I4(\q0_reg[15]_0 [8]),
        .I5(\q0_reg[15]_0 [15]),
        .O(\q0_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \temp_6_reg_370[9]_i_2 
       (.I0(\q0_reg[15]_0 [4]),
        .I1(\q0_reg[15]_0 [2]),
        .I2(\q0_reg[15]_0 [1]),
        .I3(\q0_reg[15]_0 [0]),
        .I4(\q0_reg[15]_0 [3]),
        .I5(\q0_reg[15]_0 [5]),
        .O(\temp_6_reg_370[9]_i_2_n_12 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_Pipeline_gsm_div_label0
   (E,
    D,
    \div_fu_50_reg[14]_0 ,
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg,
    ap_rst,
    ap_clk,
    L_denum_reg_1601,
    Q,
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0,
    \ap_CS_fsm_reg[13] ,
    SR,
    \ap_CS_fsm_reg[13]_0 ,
    temp_6_reg_370);
  output [0:0]E;
  output [1:0]D;
  output [15:0]\div_fu_50_reg[14]_0 ;
  output grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg;
  input ap_rst;
  input ap_clk;
  input [15:0]L_denum_reg_1601;
  input [1:0]Q;
  input grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg;
  input grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0;
  input \ap_CS_fsm_reg[13] ;
  input [0:0]SR;
  input \ap_CS_fsm_reg[13]_0 ;
  input [14:0]temp_6_reg_370;

  wire [1:0]D;
  wire [0:0]E;
  wire [15:0]L_denum_reg_1601;
  wire [62:1]L_num_3_fu_156_p2;
  wire L_num_3_fu_156_p2_carry__0_i_1_n_12;
  wire L_num_3_fu_156_p2_carry__0_i_2_n_12;
  wire L_num_3_fu_156_p2_carry__0_i_3_n_12;
  wire L_num_3_fu_156_p2_carry__0_i_4_n_12;
  wire L_num_3_fu_156_p2_carry__0_i_5_n_12;
  wire L_num_3_fu_156_p2_carry__0_i_6_n_12;
  wire L_num_3_fu_156_p2_carry__0_i_7_n_12;
  wire L_num_3_fu_156_p2_carry__0_i_8_n_12;
  wire L_num_3_fu_156_p2_carry__0_n_12;
  wire L_num_3_fu_156_p2_carry__0_n_13;
  wire L_num_3_fu_156_p2_carry__0_n_14;
  wire L_num_3_fu_156_p2_carry__0_n_15;
  wire L_num_3_fu_156_p2_carry__0_n_16;
  wire L_num_3_fu_156_p2_carry__0_n_17;
  wire L_num_3_fu_156_p2_carry__0_n_18;
  wire L_num_3_fu_156_p2_carry__0_n_19;
  wire L_num_3_fu_156_p2_carry__1_i_1_n_12;
  wire L_num_3_fu_156_p2_carry__1_i_2_n_12;
  wire L_num_3_fu_156_p2_carry__1_i_3_n_12;
  wire L_num_3_fu_156_p2_carry__1_i_4_n_12;
  wire L_num_3_fu_156_p2_carry__1_i_5_n_12;
  wire L_num_3_fu_156_p2_carry__1_i_6_n_12;
  wire L_num_3_fu_156_p2_carry__1_i_7_n_12;
  wire L_num_3_fu_156_p2_carry__1_i_8_n_12;
  wire L_num_3_fu_156_p2_carry__1_n_12;
  wire L_num_3_fu_156_p2_carry__1_n_13;
  wire L_num_3_fu_156_p2_carry__1_n_14;
  wire L_num_3_fu_156_p2_carry__1_n_15;
  wire L_num_3_fu_156_p2_carry__1_n_16;
  wire L_num_3_fu_156_p2_carry__1_n_17;
  wire L_num_3_fu_156_p2_carry__1_n_18;
  wire L_num_3_fu_156_p2_carry__1_n_19;
  wire L_num_3_fu_156_p2_carry__2_i_1_n_12;
  wire L_num_3_fu_156_p2_carry__2_i_2_n_12;
  wire L_num_3_fu_156_p2_carry__2_i_3_n_12;
  wire L_num_3_fu_156_p2_carry__2_i_4_n_12;
  wire L_num_3_fu_156_p2_carry__2_i_5_n_12;
  wire L_num_3_fu_156_p2_carry__2_i_6_n_12;
  wire L_num_3_fu_156_p2_carry__2_i_7_n_12;
  wire L_num_3_fu_156_p2_carry__2_i_8_n_12;
  wire L_num_3_fu_156_p2_carry__2_n_12;
  wire L_num_3_fu_156_p2_carry__2_n_13;
  wire L_num_3_fu_156_p2_carry__2_n_14;
  wire L_num_3_fu_156_p2_carry__2_n_15;
  wire L_num_3_fu_156_p2_carry__2_n_16;
  wire L_num_3_fu_156_p2_carry__2_n_17;
  wire L_num_3_fu_156_p2_carry__2_n_18;
  wire L_num_3_fu_156_p2_carry__2_n_19;
  wire L_num_3_fu_156_p2_carry__3_i_1_n_12;
  wire L_num_3_fu_156_p2_carry__3_i_2_n_12;
  wire L_num_3_fu_156_p2_carry__3_i_3_n_12;
  wire L_num_3_fu_156_p2_carry__3_i_4_n_12;
  wire L_num_3_fu_156_p2_carry__3_i_5_n_12;
  wire L_num_3_fu_156_p2_carry__3_i_6_n_12;
  wire L_num_3_fu_156_p2_carry__3_i_7_n_12;
  wire L_num_3_fu_156_p2_carry__3_i_8_n_12;
  wire L_num_3_fu_156_p2_carry__3_n_12;
  wire L_num_3_fu_156_p2_carry__3_n_13;
  wire L_num_3_fu_156_p2_carry__3_n_14;
  wire L_num_3_fu_156_p2_carry__3_n_15;
  wire L_num_3_fu_156_p2_carry__3_n_16;
  wire L_num_3_fu_156_p2_carry__3_n_17;
  wire L_num_3_fu_156_p2_carry__3_n_18;
  wire L_num_3_fu_156_p2_carry__3_n_19;
  wire L_num_3_fu_156_p2_carry__4_i_1_n_12;
  wire L_num_3_fu_156_p2_carry__4_i_2_n_12;
  wire L_num_3_fu_156_p2_carry__4_i_3_n_12;
  wire L_num_3_fu_156_p2_carry__4_i_4_n_12;
  wire L_num_3_fu_156_p2_carry__4_i_5_n_12;
  wire L_num_3_fu_156_p2_carry__4_i_6_n_12;
  wire L_num_3_fu_156_p2_carry__4_i_7_n_12;
  wire L_num_3_fu_156_p2_carry__4_i_8_n_12;
  wire L_num_3_fu_156_p2_carry__4_n_12;
  wire L_num_3_fu_156_p2_carry__4_n_13;
  wire L_num_3_fu_156_p2_carry__4_n_14;
  wire L_num_3_fu_156_p2_carry__4_n_15;
  wire L_num_3_fu_156_p2_carry__4_n_16;
  wire L_num_3_fu_156_p2_carry__4_n_17;
  wire L_num_3_fu_156_p2_carry__4_n_18;
  wire L_num_3_fu_156_p2_carry__4_n_19;
  wire L_num_3_fu_156_p2_carry__5_i_1_n_12;
  wire L_num_3_fu_156_p2_carry__5_i_2_n_12;
  wire L_num_3_fu_156_p2_carry__5_i_3_n_12;
  wire L_num_3_fu_156_p2_carry__5_i_4_n_12;
  wire L_num_3_fu_156_p2_carry__5_i_5_n_12;
  wire L_num_3_fu_156_p2_carry__5_i_6_n_12;
  wire L_num_3_fu_156_p2_carry__5_i_7_n_12;
  wire L_num_3_fu_156_p2_carry__5_i_8_n_12;
  wire L_num_3_fu_156_p2_carry__5_n_12;
  wire L_num_3_fu_156_p2_carry__5_n_13;
  wire L_num_3_fu_156_p2_carry__5_n_14;
  wire L_num_3_fu_156_p2_carry__5_n_15;
  wire L_num_3_fu_156_p2_carry__5_n_16;
  wire L_num_3_fu_156_p2_carry__5_n_17;
  wire L_num_3_fu_156_p2_carry__5_n_18;
  wire L_num_3_fu_156_p2_carry__5_n_19;
  wire L_num_3_fu_156_p2_carry__6_i_1_n_12;
  wire L_num_3_fu_156_p2_carry__6_i_2_n_12;
  wire L_num_3_fu_156_p2_carry__6_i_3_n_12;
  wire L_num_3_fu_156_p2_carry__6_i_4_n_12;
  wire L_num_3_fu_156_p2_carry__6_i_5_n_12;
  wire L_num_3_fu_156_p2_carry__6_i_6_n_12;
  wire L_num_3_fu_156_p2_carry__6_n_15;
  wire L_num_3_fu_156_p2_carry__6_n_16;
  wire L_num_3_fu_156_p2_carry__6_n_17;
  wire L_num_3_fu_156_p2_carry__6_n_18;
  wire L_num_3_fu_156_p2_carry__6_n_19;
  wire L_num_3_fu_156_p2_carry_i_1_n_12;
  wire L_num_3_fu_156_p2_carry_i_2_n_12;
  wire L_num_3_fu_156_p2_carry_i_3_n_12;
  wire L_num_3_fu_156_p2_carry_i_4_n_12;
  wire L_num_3_fu_156_p2_carry_i_5_n_12;
  wire L_num_3_fu_156_p2_carry_i_6_n_12;
  wire L_num_3_fu_156_p2_carry_i_7_n_12;
  wire L_num_3_fu_156_p2_carry_i_8_n_12;
  wire L_num_3_fu_156_p2_carry_i_9_n_12;
  wire L_num_3_fu_156_p2_carry_n_12;
  wire L_num_3_fu_156_p2_carry_n_13;
  wire L_num_3_fu_156_p2_carry_n_14;
  wire L_num_3_fu_156_p2_carry_n_15;
  wire L_num_3_fu_156_p2_carry_n_16;
  wire L_num_3_fu_156_p2_carry_n_17;
  wire L_num_3_fu_156_p2_carry_n_18;
  wire L_num_3_fu_156_p2_carry_n_19;
  wire \L_num_fu_54[15]_i_1_n_12 ;
  wire \L_num_fu_54[16]_i_1_n_12 ;
  wire \L_num_fu_54[17]_i_1_n_12 ;
  wire \L_num_fu_54[18]_i_1_n_12 ;
  wire \L_num_fu_54[19]_i_1_n_12 ;
  wire \L_num_fu_54[20]_i_1_n_12 ;
  wire \L_num_fu_54[21]_i_1_n_12 ;
  wire \L_num_fu_54[22]_i_1_n_12 ;
  wire \L_num_fu_54[23]_i_1_n_12 ;
  wire \L_num_fu_54[24]_i_1_n_12 ;
  wire \L_num_fu_54[25]_i_1_n_12 ;
  wire \L_num_fu_54[26]_i_1_n_12 ;
  wire \L_num_fu_54[27]_i_1_n_12 ;
  wire \L_num_fu_54[28]_i_1_n_12 ;
  wire \L_num_fu_54[29]_i_1_n_12 ;
  wire \L_num_fu_54[30]_i_1_n_12 ;
  wire \L_num_fu_54[31]_i_1_n_12 ;
  wire \L_num_fu_54[32]_i_1_n_12 ;
  wire \L_num_fu_54[33]_i_1_n_12 ;
  wire \L_num_fu_54[34]_i_1_n_12 ;
  wire \L_num_fu_54[35]_i_1_n_12 ;
  wire \L_num_fu_54[36]_i_1_n_12 ;
  wire \L_num_fu_54[37]_i_1_n_12 ;
  wire \L_num_fu_54[38]_i_1_n_12 ;
  wire \L_num_fu_54[39]_i_1_n_12 ;
  wire \L_num_fu_54[40]_i_1_n_12 ;
  wire \L_num_fu_54[41]_i_1_n_12 ;
  wire \L_num_fu_54[42]_i_1_n_12 ;
  wire \L_num_fu_54[43]_i_1_n_12 ;
  wire \L_num_fu_54[44]_i_1_n_12 ;
  wire \L_num_fu_54[45]_i_1_n_12 ;
  wire \L_num_fu_54[46]_i_1_n_12 ;
  wire \L_num_fu_54[47]_i_1_n_12 ;
  wire \L_num_fu_54[48]_i_1_n_12 ;
  wire \L_num_fu_54[49]_i_1_n_12 ;
  wire \L_num_fu_54[50]_i_1_n_12 ;
  wire \L_num_fu_54[51]_i_1_n_12 ;
  wire \L_num_fu_54[52]_i_1_n_12 ;
  wire \L_num_fu_54[53]_i_1_n_12 ;
  wire \L_num_fu_54[54]_i_1_n_12 ;
  wire \L_num_fu_54[55]_i_1_n_12 ;
  wire \L_num_fu_54[56]_i_1_n_12 ;
  wire \L_num_fu_54[57]_i_1_n_12 ;
  wire \L_num_fu_54[58]_i_1_n_12 ;
  wire \L_num_fu_54[59]_i_1_n_12 ;
  wire \L_num_fu_54[60]_i_1_n_12 ;
  wire \L_num_fu_54[61]_i_1_n_12 ;
  wire \L_num_fu_54[62]_i_2_n_12 ;
  wire \L_num_fu_54_reg_n_12_[62] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_12;
  wire ap_loop_init;
  wire ap_rst;
  wire [15:0]\div_fu_50_reg[14]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready;
  wire grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg;
  wire grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0;
  wire grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg;
  wire icmp_ln144_fu_145_p2;
  wire icmp_ln144_fu_145_p2_carry__0_i_10_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_11_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_12_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_13_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_14_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_15_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_16_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_1_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_2_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_3_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_4_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_5_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_6_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_7_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_8_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_i_9_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_n_12;
  wire icmp_ln144_fu_145_p2_carry__0_n_13;
  wire icmp_ln144_fu_145_p2_carry__0_n_14;
  wire icmp_ln144_fu_145_p2_carry__0_n_15;
  wire icmp_ln144_fu_145_p2_carry__0_n_16;
  wire icmp_ln144_fu_145_p2_carry__0_n_17;
  wire icmp_ln144_fu_145_p2_carry__0_n_18;
  wire icmp_ln144_fu_145_p2_carry__0_n_19;
  wire icmp_ln144_fu_145_p2_carry__1_i_10_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_11_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_12_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_13_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_14_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_15_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_16_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_1_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_2_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_3_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_4_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_5_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_6_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_7_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_8_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_i_9_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_n_12;
  wire icmp_ln144_fu_145_p2_carry__1_n_13;
  wire icmp_ln144_fu_145_p2_carry__1_n_14;
  wire icmp_ln144_fu_145_p2_carry__1_n_15;
  wire icmp_ln144_fu_145_p2_carry__1_n_16;
  wire icmp_ln144_fu_145_p2_carry__1_n_17;
  wire icmp_ln144_fu_145_p2_carry__1_n_18;
  wire icmp_ln144_fu_145_p2_carry__1_n_19;
  wire icmp_ln144_fu_145_p2_carry__2_i_10_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_11_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_12_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_13_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_14_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_15_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_16_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_1_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_2_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_3_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_4_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_5_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_6_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_7_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_8_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_i_9_n_12;
  wire icmp_ln144_fu_145_p2_carry__2_n_13;
  wire icmp_ln144_fu_145_p2_carry__2_n_14;
  wire icmp_ln144_fu_145_p2_carry__2_n_15;
  wire icmp_ln144_fu_145_p2_carry__2_n_16;
  wire icmp_ln144_fu_145_p2_carry__2_n_17;
  wire icmp_ln144_fu_145_p2_carry__2_n_18;
  wire icmp_ln144_fu_145_p2_carry__2_n_19;
  wire icmp_ln144_fu_145_p2_carry_i_10_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_11_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_12_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_13_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_14_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_15_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_16_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_1_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_2_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_3_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_4_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_5_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_6_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_7_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_8_n_12;
  wire icmp_ln144_fu_145_p2_carry_i_9_n_12;
  wire icmp_ln144_fu_145_p2_carry_n_12;
  wire icmp_ln144_fu_145_p2_carry_n_13;
  wire icmp_ln144_fu_145_p2_carry_n_14;
  wire icmp_ln144_fu_145_p2_carry_n_15;
  wire icmp_ln144_fu_145_p2_carry_n_16;
  wire icmp_ln144_fu_145_p2_carry_n_17;
  wire icmp_ln144_fu_145_p2_carry_n_18;
  wire icmp_ln144_fu_145_p2_carry_n_19;
  wire [3:0]k_3_fu_188_p2;
  wire \k_fu_58[1]_i_1_n_12 ;
  wire [3:0]k_fu_58_reg;
  wire [14:0]p_0_in;
  wire [16:0]sext_ln126_cast_reg_241;
  wire [62:1]shl_ln120_fu_139_p2;
  wire [14:0]temp_6_reg_370;
  wire [7:5]NLW_L_num_3_fu_156_p2_carry__6_CO_UNCONNECTED;
  wire [7:6]NLW_L_num_3_fu_156_p2_carry__6_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_145_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_145_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_145_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_145_p2_carry__2_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_156_p2_carry
       (.CI(L_num_3_fu_156_p2_carry_i_1_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_3_fu_156_p2_carry_n_12,L_num_3_fu_156_p2_carry_n_13,L_num_3_fu_156_p2_carry_n_14,L_num_3_fu_156_p2_carry_n_15,L_num_3_fu_156_p2_carry_n_16,L_num_3_fu_156_p2_carry_n_17,L_num_3_fu_156_p2_carry_n_18,L_num_3_fu_156_p2_carry_n_19}),
        .DI(shl_ln120_fu_139_p2[8:1]),
        .O(L_num_3_fu_156_p2[8:1]),
        .S({L_num_3_fu_156_p2_carry_i_2_n_12,L_num_3_fu_156_p2_carry_i_3_n_12,L_num_3_fu_156_p2_carry_i_4_n_12,L_num_3_fu_156_p2_carry_i_5_n_12,L_num_3_fu_156_p2_carry_i_6_n_12,L_num_3_fu_156_p2_carry_i_7_n_12,L_num_3_fu_156_p2_carry_i_8_n_12,L_num_3_fu_156_p2_carry_i_9_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_156_p2_carry__0
       (.CI(L_num_3_fu_156_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_3_fu_156_p2_carry__0_n_12,L_num_3_fu_156_p2_carry__0_n_13,L_num_3_fu_156_p2_carry__0_n_14,L_num_3_fu_156_p2_carry__0_n_15,L_num_3_fu_156_p2_carry__0_n_16,L_num_3_fu_156_p2_carry__0_n_17,L_num_3_fu_156_p2_carry__0_n_18,L_num_3_fu_156_p2_carry__0_n_19}),
        .DI(shl_ln120_fu_139_p2[16:9]),
        .O(L_num_3_fu_156_p2[16:9]),
        .S({L_num_3_fu_156_p2_carry__0_i_1_n_12,L_num_3_fu_156_p2_carry__0_i_2_n_12,L_num_3_fu_156_p2_carry__0_i_3_n_12,L_num_3_fu_156_p2_carry__0_i_4_n_12,L_num_3_fu_156_p2_carry__0_i_5_n_12,L_num_3_fu_156_p2_carry__0_i_6_n_12,L_num_3_fu_156_p2_carry__0_i_7_n_12,L_num_3_fu_156_p2_carry__0_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__0_i_1
       (.I0(shl_ln120_fu_139_p2[16]),
        .I1(sext_ln126_cast_reg_241[16]),
        .O(L_num_3_fu_156_p2_carry__0_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__0_i_2
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[15]),
        .O(L_num_3_fu_156_p2_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__0_i_3
       (.I0(sext_ln126_cast_reg_241[14]),
        .I1(shl_ln120_fu_139_p2[14]),
        .O(L_num_3_fu_156_p2_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__0_i_4
       (.I0(sext_ln126_cast_reg_241[13]),
        .I1(shl_ln120_fu_139_p2[13]),
        .O(L_num_3_fu_156_p2_carry__0_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__0_i_5
       (.I0(sext_ln126_cast_reg_241[12]),
        .I1(shl_ln120_fu_139_p2[12]),
        .O(L_num_3_fu_156_p2_carry__0_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__0_i_6
       (.I0(sext_ln126_cast_reg_241[11]),
        .I1(shl_ln120_fu_139_p2[11]),
        .O(L_num_3_fu_156_p2_carry__0_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__0_i_7
       (.I0(sext_ln126_cast_reg_241[10]),
        .I1(shl_ln120_fu_139_p2[10]),
        .O(L_num_3_fu_156_p2_carry__0_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__0_i_8
       (.I0(sext_ln126_cast_reg_241[9]),
        .I1(shl_ln120_fu_139_p2[9]),
        .O(L_num_3_fu_156_p2_carry__0_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_156_p2_carry__1
       (.CI(L_num_3_fu_156_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_3_fu_156_p2_carry__1_n_12,L_num_3_fu_156_p2_carry__1_n_13,L_num_3_fu_156_p2_carry__1_n_14,L_num_3_fu_156_p2_carry__1_n_15,L_num_3_fu_156_p2_carry__1_n_16,L_num_3_fu_156_p2_carry__1_n_17,L_num_3_fu_156_p2_carry__1_n_18,L_num_3_fu_156_p2_carry__1_n_19}),
        .DI({shl_ln120_fu_139_p2[23:17],sext_ln126_cast_reg_241[16]}),
        .O(L_num_3_fu_156_p2[24:17]),
        .S({L_num_3_fu_156_p2_carry__1_i_1_n_12,L_num_3_fu_156_p2_carry__1_i_2_n_12,L_num_3_fu_156_p2_carry__1_i_3_n_12,L_num_3_fu_156_p2_carry__1_i_4_n_12,L_num_3_fu_156_p2_carry__1_i_5_n_12,L_num_3_fu_156_p2_carry__1_i_6_n_12,L_num_3_fu_156_p2_carry__1_i_7_n_12,L_num_3_fu_156_p2_carry__1_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__1_i_1
       (.I0(shl_ln120_fu_139_p2[23]),
        .I1(shl_ln120_fu_139_p2[24]),
        .O(L_num_3_fu_156_p2_carry__1_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__1_i_2
       (.I0(shl_ln120_fu_139_p2[22]),
        .I1(shl_ln120_fu_139_p2[23]),
        .O(L_num_3_fu_156_p2_carry__1_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__1_i_3
       (.I0(shl_ln120_fu_139_p2[21]),
        .I1(shl_ln120_fu_139_p2[22]),
        .O(L_num_3_fu_156_p2_carry__1_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__1_i_4
       (.I0(shl_ln120_fu_139_p2[20]),
        .I1(shl_ln120_fu_139_p2[21]),
        .O(L_num_3_fu_156_p2_carry__1_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__1_i_5
       (.I0(shl_ln120_fu_139_p2[19]),
        .I1(shl_ln120_fu_139_p2[20]),
        .O(L_num_3_fu_156_p2_carry__1_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__1_i_6
       (.I0(shl_ln120_fu_139_p2[18]),
        .I1(shl_ln120_fu_139_p2[19]),
        .O(L_num_3_fu_156_p2_carry__1_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__1_i_7
       (.I0(shl_ln120_fu_139_p2[17]),
        .I1(shl_ln120_fu_139_p2[18]),
        .O(L_num_3_fu_156_p2_carry__1_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__1_i_8
       (.I0(shl_ln120_fu_139_p2[17]),
        .I1(sext_ln126_cast_reg_241[16]),
        .O(L_num_3_fu_156_p2_carry__1_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_156_p2_carry__2
       (.CI(L_num_3_fu_156_p2_carry__1_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_3_fu_156_p2_carry__2_n_12,L_num_3_fu_156_p2_carry__2_n_13,L_num_3_fu_156_p2_carry__2_n_14,L_num_3_fu_156_p2_carry__2_n_15,L_num_3_fu_156_p2_carry__2_n_16,L_num_3_fu_156_p2_carry__2_n_17,L_num_3_fu_156_p2_carry__2_n_18,L_num_3_fu_156_p2_carry__2_n_19}),
        .DI(shl_ln120_fu_139_p2[31:24]),
        .O(L_num_3_fu_156_p2[32:25]),
        .S({L_num_3_fu_156_p2_carry__2_i_1_n_12,L_num_3_fu_156_p2_carry__2_i_2_n_12,L_num_3_fu_156_p2_carry__2_i_3_n_12,L_num_3_fu_156_p2_carry__2_i_4_n_12,L_num_3_fu_156_p2_carry__2_i_5_n_12,L_num_3_fu_156_p2_carry__2_i_6_n_12,L_num_3_fu_156_p2_carry__2_i_7_n_12,L_num_3_fu_156_p2_carry__2_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__2_i_1
       (.I0(shl_ln120_fu_139_p2[31]),
        .I1(shl_ln120_fu_139_p2[32]),
        .O(L_num_3_fu_156_p2_carry__2_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__2_i_2
       (.I0(shl_ln120_fu_139_p2[30]),
        .I1(shl_ln120_fu_139_p2[31]),
        .O(L_num_3_fu_156_p2_carry__2_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__2_i_3
       (.I0(shl_ln120_fu_139_p2[29]),
        .I1(shl_ln120_fu_139_p2[30]),
        .O(L_num_3_fu_156_p2_carry__2_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__2_i_4
       (.I0(shl_ln120_fu_139_p2[28]),
        .I1(shl_ln120_fu_139_p2[29]),
        .O(L_num_3_fu_156_p2_carry__2_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__2_i_5
       (.I0(shl_ln120_fu_139_p2[27]),
        .I1(shl_ln120_fu_139_p2[28]),
        .O(L_num_3_fu_156_p2_carry__2_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__2_i_6
       (.I0(shl_ln120_fu_139_p2[26]),
        .I1(shl_ln120_fu_139_p2[27]),
        .O(L_num_3_fu_156_p2_carry__2_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__2_i_7
       (.I0(shl_ln120_fu_139_p2[25]),
        .I1(shl_ln120_fu_139_p2[26]),
        .O(L_num_3_fu_156_p2_carry__2_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__2_i_8
       (.I0(shl_ln120_fu_139_p2[24]),
        .I1(shl_ln120_fu_139_p2[25]),
        .O(L_num_3_fu_156_p2_carry__2_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_156_p2_carry__3
       (.CI(L_num_3_fu_156_p2_carry__2_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_3_fu_156_p2_carry__3_n_12,L_num_3_fu_156_p2_carry__3_n_13,L_num_3_fu_156_p2_carry__3_n_14,L_num_3_fu_156_p2_carry__3_n_15,L_num_3_fu_156_p2_carry__3_n_16,L_num_3_fu_156_p2_carry__3_n_17,L_num_3_fu_156_p2_carry__3_n_18,L_num_3_fu_156_p2_carry__3_n_19}),
        .DI(shl_ln120_fu_139_p2[39:32]),
        .O(L_num_3_fu_156_p2[40:33]),
        .S({L_num_3_fu_156_p2_carry__3_i_1_n_12,L_num_3_fu_156_p2_carry__3_i_2_n_12,L_num_3_fu_156_p2_carry__3_i_3_n_12,L_num_3_fu_156_p2_carry__3_i_4_n_12,L_num_3_fu_156_p2_carry__3_i_5_n_12,L_num_3_fu_156_p2_carry__3_i_6_n_12,L_num_3_fu_156_p2_carry__3_i_7_n_12,L_num_3_fu_156_p2_carry__3_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__3_i_1
       (.I0(shl_ln120_fu_139_p2[39]),
        .I1(shl_ln120_fu_139_p2[40]),
        .O(L_num_3_fu_156_p2_carry__3_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__3_i_2
       (.I0(shl_ln120_fu_139_p2[38]),
        .I1(shl_ln120_fu_139_p2[39]),
        .O(L_num_3_fu_156_p2_carry__3_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__3_i_3
       (.I0(shl_ln120_fu_139_p2[37]),
        .I1(shl_ln120_fu_139_p2[38]),
        .O(L_num_3_fu_156_p2_carry__3_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__3_i_4
       (.I0(shl_ln120_fu_139_p2[36]),
        .I1(shl_ln120_fu_139_p2[37]),
        .O(L_num_3_fu_156_p2_carry__3_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__3_i_5
       (.I0(shl_ln120_fu_139_p2[35]),
        .I1(shl_ln120_fu_139_p2[36]),
        .O(L_num_3_fu_156_p2_carry__3_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__3_i_6
       (.I0(shl_ln120_fu_139_p2[34]),
        .I1(shl_ln120_fu_139_p2[35]),
        .O(L_num_3_fu_156_p2_carry__3_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__3_i_7
       (.I0(shl_ln120_fu_139_p2[33]),
        .I1(shl_ln120_fu_139_p2[34]),
        .O(L_num_3_fu_156_p2_carry__3_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__3_i_8
       (.I0(shl_ln120_fu_139_p2[32]),
        .I1(shl_ln120_fu_139_p2[33]),
        .O(L_num_3_fu_156_p2_carry__3_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_156_p2_carry__4
       (.CI(L_num_3_fu_156_p2_carry__3_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_3_fu_156_p2_carry__4_n_12,L_num_3_fu_156_p2_carry__4_n_13,L_num_3_fu_156_p2_carry__4_n_14,L_num_3_fu_156_p2_carry__4_n_15,L_num_3_fu_156_p2_carry__4_n_16,L_num_3_fu_156_p2_carry__4_n_17,L_num_3_fu_156_p2_carry__4_n_18,L_num_3_fu_156_p2_carry__4_n_19}),
        .DI(shl_ln120_fu_139_p2[47:40]),
        .O(L_num_3_fu_156_p2[48:41]),
        .S({L_num_3_fu_156_p2_carry__4_i_1_n_12,L_num_3_fu_156_p2_carry__4_i_2_n_12,L_num_3_fu_156_p2_carry__4_i_3_n_12,L_num_3_fu_156_p2_carry__4_i_4_n_12,L_num_3_fu_156_p2_carry__4_i_5_n_12,L_num_3_fu_156_p2_carry__4_i_6_n_12,L_num_3_fu_156_p2_carry__4_i_7_n_12,L_num_3_fu_156_p2_carry__4_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__4_i_1
       (.I0(shl_ln120_fu_139_p2[47]),
        .I1(shl_ln120_fu_139_p2[48]),
        .O(L_num_3_fu_156_p2_carry__4_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__4_i_2
       (.I0(shl_ln120_fu_139_p2[46]),
        .I1(shl_ln120_fu_139_p2[47]),
        .O(L_num_3_fu_156_p2_carry__4_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__4_i_3
       (.I0(shl_ln120_fu_139_p2[45]),
        .I1(shl_ln120_fu_139_p2[46]),
        .O(L_num_3_fu_156_p2_carry__4_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__4_i_4
       (.I0(shl_ln120_fu_139_p2[44]),
        .I1(shl_ln120_fu_139_p2[45]),
        .O(L_num_3_fu_156_p2_carry__4_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__4_i_5
       (.I0(shl_ln120_fu_139_p2[43]),
        .I1(shl_ln120_fu_139_p2[44]),
        .O(L_num_3_fu_156_p2_carry__4_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__4_i_6
       (.I0(shl_ln120_fu_139_p2[42]),
        .I1(shl_ln120_fu_139_p2[43]),
        .O(L_num_3_fu_156_p2_carry__4_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__4_i_7
       (.I0(shl_ln120_fu_139_p2[41]),
        .I1(shl_ln120_fu_139_p2[42]),
        .O(L_num_3_fu_156_p2_carry__4_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__4_i_8
       (.I0(shl_ln120_fu_139_p2[40]),
        .I1(shl_ln120_fu_139_p2[41]),
        .O(L_num_3_fu_156_p2_carry__4_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_156_p2_carry__5
       (.CI(L_num_3_fu_156_p2_carry__4_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_3_fu_156_p2_carry__5_n_12,L_num_3_fu_156_p2_carry__5_n_13,L_num_3_fu_156_p2_carry__5_n_14,L_num_3_fu_156_p2_carry__5_n_15,L_num_3_fu_156_p2_carry__5_n_16,L_num_3_fu_156_p2_carry__5_n_17,L_num_3_fu_156_p2_carry__5_n_18,L_num_3_fu_156_p2_carry__5_n_19}),
        .DI(shl_ln120_fu_139_p2[55:48]),
        .O(L_num_3_fu_156_p2[56:49]),
        .S({L_num_3_fu_156_p2_carry__5_i_1_n_12,L_num_3_fu_156_p2_carry__5_i_2_n_12,L_num_3_fu_156_p2_carry__5_i_3_n_12,L_num_3_fu_156_p2_carry__5_i_4_n_12,L_num_3_fu_156_p2_carry__5_i_5_n_12,L_num_3_fu_156_p2_carry__5_i_6_n_12,L_num_3_fu_156_p2_carry__5_i_7_n_12,L_num_3_fu_156_p2_carry__5_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__5_i_1
       (.I0(shl_ln120_fu_139_p2[55]),
        .I1(shl_ln120_fu_139_p2[56]),
        .O(L_num_3_fu_156_p2_carry__5_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__5_i_2
       (.I0(shl_ln120_fu_139_p2[54]),
        .I1(shl_ln120_fu_139_p2[55]),
        .O(L_num_3_fu_156_p2_carry__5_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__5_i_3
       (.I0(shl_ln120_fu_139_p2[53]),
        .I1(shl_ln120_fu_139_p2[54]),
        .O(L_num_3_fu_156_p2_carry__5_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__5_i_4
       (.I0(shl_ln120_fu_139_p2[52]),
        .I1(shl_ln120_fu_139_p2[53]),
        .O(L_num_3_fu_156_p2_carry__5_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__5_i_5
       (.I0(shl_ln120_fu_139_p2[51]),
        .I1(shl_ln120_fu_139_p2[52]),
        .O(L_num_3_fu_156_p2_carry__5_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__5_i_6
       (.I0(shl_ln120_fu_139_p2[50]),
        .I1(shl_ln120_fu_139_p2[51]),
        .O(L_num_3_fu_156_p2_carry__5_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__5_i_7
       (.I0(shl_ln120_fu_139_p2[49]),
        .I1(shl_ln120_fu_139_p2[50]),
        .O(L_num_3_fu_156_p2_carry__5_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__5_i_8
       (.I0(shl_ln120_fu_139_p2[48]),
        .I1(shl_ln120_fu_139_p2[49]),
        .O(L_num_3_fu_156_p2_carry__5_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_3_fu_156_p2_carry__6
       (.CI(L_num_3_fu_156_p2_carry__5_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_L_num_3_fu_156_p2_carry__6_CO_UNCONNECTED[7:5],L_num_3_fu_156_p2_carry__6_n_15,L_num_3_fu_156_p2_carry__6_n_16,L_num_3_fu_156_p2_carry__6_n_17,L_num_3_fu_156_p2_carry__6_n_18,L_num_3_fu_156_p2_carry__6_n_19}),
        .DI({1'b0,1'b0,1'b0,shl_ln120_fu_139_p2[60:56]}),
        .O({NLW_L_num_3_fu_156_p2_carry__6_O_UNCONNECTED[7:6],L_num_3_fu_156_p2[62:57]}),
        .S({1'b0,1'b0,L_num_3_fu_156_p2_carry__6_i_1_n_12,L_num_3_fu_156_p2_carry__6_i_2_n_12,L_num_3_fu_156_p2_carry__6_i_3_n_12,L_num_3_fu_156_p2_carry__6_i_4_n_12,L_num_3_fu_156_p2_carry__6_i_5_n_12,L_num_3_fu_156_p2_carry__6_i_6_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__6_i_1
       (.I0(shl_ln120_fu_139_p2[61]),
        .I1(shl_ln120_fu_139_p2[62]),
        .O(L_num_3_fu_156_p2_carry__6_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__6_i_2
       (.I0(shl_ln120_fu_139_p2[60]),
        .I1(shl_ln120_fu_139_p2[61]),
        .O(L_num_3_fu_156_p2_carry__6_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__6_i_3
       (.I0(shl_ln120_fu_139_p2[59]),
        .I1(shl_ln120_fu_139_p2[60]),
        .O(L_num_3_fu_156_p2_carry__6_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__6_i_4
       (.I0(shl_ln120_fu_139_p2[58]),
        .I1(shl_ln120_fu_139_p2[59]),
        .O(L_num_3_fu_156_p2_carry__6_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__6_i_5
       (.I0(shl_ln120_fu_139_p2[57]),
        .I1(shl_ln120_fu_139_p2[58]),
        .O(L_num_3_fu_156_p2_carry__6_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry__6_i_6
       (.I0(shl_ln120_fu_139_p2[56]),
        .I1(shl_ln120_fu_139_p2[57]),
        .O(L_num_3_fu_156_p2_carry__6_i_6_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    L_num_3_fu_156_p2_carry_i_1
       (.I0(sext_ln126_cast_reg_241[0]),
        .O(L_num_3_fu_156_p2_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry_i_2
       (.I0(sext_ln126_cast_reg_241[8]),
        .I1(shl_ln120_fu_139_p2[8]),
        .O(L_num_3_fu_156_p2_carry_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry_i_3
       (.I0(sext_ln126_cast_reg_241[7]),
        .I1(shl_ln120_fu_139_p2[7]),
        .O(L_num_3_fu_156_p2_carry_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry_i_4
       (.I0(sext_ln126_cast_reg_241[6]),
        .I1(shl_ln120_fu_139_p2[6]),
        .O(L_num_3_fu_156_p2_carry_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry_i_5
       (.I0(sext_ln126_cast_reg_241[5]),
        .I1(shl_ln120_fu_139_p2[5]),
        .O(L_num_3_fu_156_p2_carry_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry_i_6
       (.I0(sext_ln126_cast_reg_241[4]),
        .I1(shl_ln120_fu_139_p2[4]),
        .O(L_num_3_fu_156_p2_carry_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry_i_7
       (.I0(sext_ln126_cast_reg_241[3]),
        .I1(shl_ln120_fu_139_p2[3]),
        .O(L_num_3_fu_156_p2_carry_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry_i_8
       (.I0(sext_ln126_cast_reg_241[2]),
        .I1(shl_ln120_fu_139_p2[2]),
        .O(L_num_3_fu_156_p2_carry_i_8_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_3_fu_156_p2_carry_i_9
       (.I0(sext_ln126_cast_reg_241[1]),
        .I1(shl_ln120_fu_139_p2[1]),
        .O(L_num_3_fu_156_p2_carry_i_9_n_12));
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[15]_i_1 
       (.I0(shl_ln120_fu_139_p2[15]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[15]),
        .O(\L_num_fu_54[15]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[16]_i_1 
       (.I0(shl_ln120_fu_139_p2[16]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[16]),
        .O(\L_num_fu_54[16]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[17]_i_1 
       (.I0(shl_ln120_fu_139_p2[17]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[17]),
        .O(\L_num_fu_54[17]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[18]_i_1 
       (.I0(shl_ln120_fu_139_p2[18]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[18]),
        .O(\L_num_fu_54[18]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[19]_i_1 
       (.I0(shl_ln120_fu_139_p2[19]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[19]),
        .O(\L_num_fu_54[19]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[20]_i_1 
       (.I0(shl_ln120_fu_139_p2[20]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[20]),
        .O(\L_num_fu_54[20]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[21]_i_1 
       (.I0(shl_ln120_fu_139_p2[21]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[21]),
        .O(\L_num_fu_54[21]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[22]_i_1 
       (.I0(shl_ln120_fu_139_p2[22]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[22]),
        .O(\L_num_fu_54[22]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[23]_i_1 
       (.I0(shl_ln120_fu_139_p2[23]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[23]),
        .O(\L_num_fu_54[23]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[24]_i_1 
       (.I0(shl_ln120_fu_139_p2[24]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[24]),
        .O(\L_num_fu_54[24]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[25]_i_1 
       (.I0(shl_ln120_fu_139_p2[25]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[25]),
        .O(\L_num_fu_54[25]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[26]_i_1 
       (.I0(shl_ln120_fu_139_p2[26]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[26]),
        .O(\L_num_fu_54[26]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[27]_i_1 
       (.I0(shl_ln120_fu_139_p2[27]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[27]),
        .O(\L_num_fu_54[27]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[28]_i_1 
       (.I0(shl_ln120_fu_139_p2[28]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[28]),
        .O(\L_num_fu_54[28]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[29]_i_1 
       (.I0(shl_ln120_fu_139_p2[29]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[29]),
        .O(\L_num_fu_54[29]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[30]_i_1 
       (.I0(shl_ln120_fu_139_p2[30]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[30]),
        .O(\L_num_fu_54[30]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[31]_i_1 
       (.I0(shl_ln120_fu_139_p2[31]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[31]),
        .O(\L_num_fu_54[31]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[32]_i_1 
       (.I0(shl_ln120_fu_139_p2[32]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[32]),
        .O(\L_num_fu_54[32]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[33]_i_1 
       (.I0(shl_ln120_fu_139_p2[33]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[33]),
        .O(\L_num_fu_54[33]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[34]_i_1 
       (.I0(shl_ln120_fu_139_p2[34]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[34]),
        .O(\L_num_fu_54[34]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[35]_i_1 
       (.I0(shl_ln120_fu_139_p2[35]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[35]),
        .O(\L_num_fu_54[35]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[36]_i_1 
       (.I0(shl_ln120_fu_139_p2[36]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[36]),
        .O(\L_num_fu_54[36]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[37]_i_1 
       (.I0(shl_ln120_fu_139_p2[37]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[37]),
        .O(\L_num_fu_54[37]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[38]_i_1 
       (.I0(shl_ln120_fu_139_p2[38]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[38]),
        .O(\L_num_fu_54[38]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[39]_i_1 
       (.I0(shl_ln120_fu_139_p2[39]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[39]),
        .O(\L_num_fu_54[39]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[40]_i_1 
       (.I0(shl_ln120_fu_139_p2[40]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[40]),
        .O(\L_num_fu_54[40]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[41]_i_1 
       (.I0(shl_ln120_fu_139_p2[41]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[41]),
        .O(\L_num_fu_54[41]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[42]_i_1 
       (.I0(shl_ln120_fu_139_p2[42]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[42]),
        .O(\L_num_fu_54[42]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[43]_i_1 
       (.I0(shl_ln120_fu_139_p2[43]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[43]),
        .O(\L_num_fu_54[43]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[44]_i_1 
       (.I0(shl_ln120_fu_139_p2[44]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[44]),
        .O(\L_num_fu_54[44]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[45]_i_1 
       (.I0(shl_ln120_fu_139_p2[45]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[45]),
        .O(\L_num_fu_54[45]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[46]_i_1 
       (.I0(shl_ln120_fu_139_p2[46]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[46]),
        .O(\L_num_fu_54[46]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[47]_i_1 
       (.I0(shl_ln120_fu_139_p2[47]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[47]),
        .O(\L_num_fu_54[47]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[48]_i_1 
       (.I0(shl_ln120_fu_139_p2[48]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[48]),
        .O(\L_num_fu_54[48]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[49]_i_1 
       (.I0(shl_ln120_fu_139_p2[49]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[49]),
        .O(\L_num_fu_54[49]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[50]_i_1 
       (.I0(shl_ln120_fu_139_p2[50]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[50]),
        .O(\L_num_fu_54[50]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[51]_i_1 
       (.I0(shl_ln120_fu_139_p2[51]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[51]),
        .O(\L_num_fu_54[51]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[52]_i_1 
       (.I0(shl_ln120_fu_139_p2[52]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[52]),
        .O(\L_num_fu_54[52]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[53]_i_1 
       (.I0(shl_ln120_fu_139_p2[53]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[53]),
        .O(\L_num_fu_54[53]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[54]_i_1 
       (.I0(shl_ln120_fu_139_p2[54]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[54]),
        .O(\L_num_fu_54[54]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[55]_i_1 
       (.I0(shl_ln120_fu_139_p2[55]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[55]),
        .O(\L_num_fu_54[55]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[56]_i_1 
       (.I0(shl_ln120_fu_139_p2[56]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[56]),
        .O(\L_num_fu_54[56]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[57]_i_1 
       (.I0(shl_ln120_fu_139_p2[57]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[57]),
        .O(\L_num_fu_54[57]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[58]_i_1 
       (.I0(shl_ln120_fu_139_p2[58]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[58]),
        .O(\L_num_fu_54[58]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[59]_i_1 
       (.I0(shl_ln120_fu_139_p2[59]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[59]),
        .O(\L_num_fu_54[59]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[60]_i_1 
       (.I0(shl_ln120_fu_139_p2[60]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[60]),
        .O(\L_num_fu_54[60]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[61]_i_1 
       (.I0(shl_ln120_fu_139_p2[61]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[61]),
        .O(\L_num_fu_54[61]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_54[62]_i_2 
       (.I0(shl_ln120_fu_139_p2[62]),
        .I1(icmp_ln144_fu_145_p2),
        .I2(L_num_3_fu_156_p2[62]),
        .O(\L_num_fu_54[62]_i_2_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[0]),
        .Q(shl_ln120_fu_139_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[10]),
        .Q(shl_ln120_fu_139_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[11]),
        .Q(shl_ln120_fu_139_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[12]),
        .Q(shl_ln120_fu_139_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[13]),
        .Q(shl_ln120_fu_139_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[14]),
        .Q(shl_ln120_fu_139_p2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[15]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[16]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[17]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[18]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[19]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[1]),
        .Q(shl_ln120_fu_139_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[20]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[21]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[22]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[23]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[24]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[25]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[26]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[27]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[28]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[29]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[2]),
        .Q(shl_ln120_fu_139_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[30]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[31]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[32]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[32] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[32]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[33]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[33] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[33]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[34]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[34] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[34]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[35]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[35] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[35]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[36]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[36] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[36]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[37]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[37] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[37]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[38]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[38] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[38]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[39]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[39] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[39]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[40]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[3]),
        .Q(shl_ln120_fu_139_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[40] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[40]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[41]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[41] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[41]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[42]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[42] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[42]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[43]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[43] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[43]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[44]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[44] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[44]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[45]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[45] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[45]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[46]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[46] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[46]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[47]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[47] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[47]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[48]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[48] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[48]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[49]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[49] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[49]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[50]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[4]),
        .Q(shl_ln120_fu_139_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[50] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[50]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[51]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[51] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[51]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[52]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[52] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[52]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[53]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[53] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[53]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[54]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[54] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[54]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[55]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[55] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[55]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[56]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[56] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[56]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[57]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[57] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[57]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[58]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[58] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[58]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[59]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[59] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[59]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[60]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[5]),
        .Q(shl_ln120_fu_139_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[60] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[60]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[61]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[61] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[61]_i_1_n_12 ),
        .Q(shl_ln120_fu_139_p2[62]),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[62] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(\L_num_fu_54[62]_i_2_n_12 ),
        .Q(\L_num_fu_54_reg_n_12_[62] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[6]),
        .Q(shl_ln120_fu_139_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[7]),
        .Q(shl_ln120_fu_139_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[8]),
        .Q(shl_ln120_fu_139_p2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_54_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_15),
        .D(p_0_in[9]),
        .Q(shl_ln120_fu_139_p2[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready),
        .I2(ap_rst),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_12),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \div_3_loc_fu_134[15]_i_1 
       (.I0(Q[0]),
        .I1(k_fu_58_reg[0]),
        .I2(k_fu_58_reg[1]),
        .I3(k_fu_58_reg[2]),
        .I4(k_fu_58_reg[3]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \div_fu_50[0]_i_1 
       (.I0(icmp_ln144_fu_145_p2),
        .O(\div_fu_50_reg[14]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [0]),
        .Q(\div_fu_50_reg[14]_0 [1]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [10]),
        .Q(\div_fu_50_reg[14]_0 [11]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [11]),
        .Q(\div_fu_50_reg[14]_0 [12]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [12]),
        .Q(\div_fu_50_reg[14]_0 [13]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [13]),
        .Q(\div_fu_50_reg[14]_0 [14]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [14]),
        .Q(\div_fu_50_reg[14]_0 [15]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [1]),
        .Q(\div_fu_50_reg[14]_0 [2]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [2]),
        .Q(\div_fu_50_reg[14]_0 [3]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [3]),
        .Q(\div_fu_50_reg[14]_0 [4]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [4]),
        .Q(\div_fu_50_reg[14]_0 [5]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [5]),
        .Q(\div_fu_50_reg[14]_0 [6]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [6]),
        .Q(\div_fu_50_reg[14]_0 [7]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [7]),
        .Q(\div_fu_50_reg[14]_0 [8]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [8]),
        .Q(\div_fu_50_reg[14]_0 [9]),
        .R(ap_loop_init));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_50_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\div_fu_50_reg[14]_0 [9]),
        .Q(\div_fu_50_reg[14]_0 [10]),
        .R(ap_loop_init));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln144_fu_145_p2),
        .D(D),
        .E(ap_enable_reg_pp0_iter1),
        .L_num_3_fu_156_p2(L_num_3_fu_156_p2[14:1]),
        .Q(Q),
        .SR(SR),
        .SS(ap_loop_init),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(k_fu_58_reg),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_rst(ap_rst),
        .grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready),
        .grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0),
        .grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_32),
        .p_0_in(p_0_in),
        .sext_ln126_cast_reg_241(sext_ln126_cast_reg_241[0]),
        .shl_ln120_fu_139_p2(shl_ln120_fu_139_p2[14:1]),
        .temp_6_reg_370(temp_6_reg_370));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_i_1
       (.I0(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0),
        .I2(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .O(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_145_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_145_p2_carry_n_12,icmp_ln144_fu_145_p2_carry_n_13,icmp_ln144_fu_145_p2_carry_n_14,icmp_ln144_fu_145_p2_carry_n_15,icmp_ln144_fu_145_p2_carry_n_16,icmp_ln144_fu_145_p2_carry_n_17,icmp_ln144_fu_145_p2_carry_n_18,icmp_ln144_fu_145_p2_carry_n_19}),
        .DI({icmp_ln144_fu_145_p2_carry_i_1_n_12,icmp_ln144_fu_145_p2_carry_i_2_n_12,icmp_ln144_fu_145_p2_carry_i_3_n_12,icmp_ln144_fu_145_p2_carry_i_4_n_12,icmp_ln144_fu_145_p2_carry_i_5_n_12,icmp_ln144_fu_145_p2_carry_i_6_n_12,icmp_ln144_fu_145_p2_carry_i_7_n_12,icmp_ln144_fu_145_p2_carry_i_8_n_12}),
        .O(NLW_icmp_ln144_fu_145_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_145_p2_carry_i_9_n_12,icmp_ln144_fu_145_p2_carry_i_10_n_12,icmp_ln144_fu_145_p2_carry_i_11_n_12,icmp_ln144_fu_145_p2_carry_i_12_n_12,icmp_ln144_fu_145_p2_carry_i_13_n_12,icmp_ln144_fu_145_p2_carry_i_14_n_12,icmp_ln144_fu_145_p2_carry_i_15_n_12,icmp_ln144_fu_145_p2_carry_i_16_n_12}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_145_p2_carry__0
       (.CI(icmp_ln144_fu_145_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_145_p2_carry__0_n_12,icmp_ln144_fu_145_p2_carry__0_n_13,icmp_ln144_fu_145_p2_carry__0_n_14,icmp_ln144_fu_145_p2_carry__0_n_15,icmp_ln144_fu_145_p2_carry__0_n_16,icmp_ln144_fu_145_p2_carry__0_n_17,icmp_ln144_fu_145_p2_carry__0_n_18,icmp_ln144_fu_145_p2_carry__0_n_19}),
        .DI({icmp_ln144_fu_145_p2_carry__0_i_1_n_12,icmp_ln144_fu_145_p2_carry__0_i_2_n_12,icmp_ln144_fu_145_p2_carry__0_i_3_n_12,icmp_ln144_fu_145_p2_carry__0_i_4_n_12,icmp_ln144_fu_145_p2_carry__0_i_5_n_12,icmp_ln144_fu_145_p2_carry__0_i_6_n_12,icmp_ln144_fu_145_p2_carry__0_i_7_n_12,icmp_ln144_fu_145_p2_carry__0_i_8_n_12}),
        .O(NLW_icmp_ln144_fu_145_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_145_p2_carry__0_i_9_n_12,icmp_ln144_fu_145_p2_carry__0_i_10_n_12,icmp_ln144_fu_145_p2_carry__0_i_11_n_12,icmp_ln144_fu_145_p2_carry__0_i_12_n_12,icmp_ln144_fu_145_p2_carry__0_i_13_n_12,icmp_ln144_fu_145_p2_carry__0_i_14_n_12,icmp_ln144_fu_145_p2_carry__0_i_15_n_12,icmp_ln144_fu_145_p2_carry__0_i_16_n_12}));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__0_i_1
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[31]),
        .I2(shl_ln120_fu_139_p2[30]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_1_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__0_i_10
       (.I0(shl_ln120_fu_139_p2[28]),
        .I1(shl_ln120_fu_139_p2[29]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_10_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__0_i_11
       (.I0(shl_ln120_fu_139_p2[26]),
        .I1(shl_ln120_fu_139_p2[27]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_11_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__0_i_12
       (.I0(shl_ln120_fu_139_p2[24]),
        .I1(shl_ln120_fu_139_p2[25]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_12_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__0_i_13
       (.I0(shl_ln120_fu_139_p2[22]),
        .I1(shl_ln120_fu_139_p2[23]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_13_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__0_i_14
       (.I0(shl_ln120_fu_139_p2[20]),
        .I1(shl_ln120_fu_139_p2[21]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_14_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__0_i_15
       (.I0(shl_ln120_fu_139_p2[18]),
        .I1(shl_ln120_fu_139_p2[19]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_15_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__0_i_16
       (.I0(shl_ln120_fu_139_p2[16]),
        .I1(shl_ln120_fu_139_p2[17]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_16_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__0_i_2
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[29]),
        .I2(shl_ln120_fu_139_p2[28]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_2_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__0_i_3
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[27]),
        .I2(shl_ln120_fu_139_p2[26]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_3_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__0_i_4
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[25]),
        .I2(shl_ln120_fu_139_p2[24]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_4_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__0_i_5
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[23]),
        .I2(shl_ln120_fu_139_p2[22]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_5_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__0_i_6
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[21]),
        .I2(shl_ln120_fu_139_p2[20]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_6_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__0_i_7
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[19]),
        .I2(shl_ln120_fu_139_p2[18]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_7_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__0_i_8
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[16]),
        .I2(shl_ln120_fu_139_p2[17]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_8_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__0_i_9
       (.I0(shl_ln120_fu_139_p2[30]),
        .I1(shl_ln120_fu_139_p2[31]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__0_i_9_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_145_p2_carry__1
       (.CI(icmp_ln144_fu_145_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_145_p2_carry__1_n_12,icmp_ln144_fu_145_p2_carry__1_n_13,icmp_ln144_fu_145_p2_carry__1_n_14,icmp_ln144_fu_145_p2_carry__1_n_15,icmp_ln144_fu_145_p2_carry__1_n_16,icmp_ln144_fu_145_p2_carry__1_n_17,icmp_ln144_fu_145_p2_carry__1_n_18,icmp_ln144_fu_145_p2_carry__1_n_19}),
        .DI({icmp_ln144_fu_145_p2_carry__1_i_1_n_12,icmp_ln144_fu_145_p2_carry__1_i_2_n_12,icmp_ln144_fu_145_p2_carry__1_i_3_n_12,icmp_ln144_fu_145_p2_carry__1_i_4_n_12,icmp_ln144_fu_145_p2_carry__1_i_5_n_12,icmp_ln144_fu_145_p2_carry__1_i_6_n_12,icmp_ln144_fu_145_p2_carry__1_i_7_n_12,icmp_ln144_fu_145_p2_carry__1_i_8_n_12}),
        .O(NLW_icmp_ln144_fu_145_p2_carry__1_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_145_p2_carry__1_i_9_n_12,icmp_ln144_fu_145_p2_carry__1_i_10_n_12,icmp_ln144_fu_145_p2_carry__1_i_11_n_12,icmp_ln144_fu_145_p2_carry__1_i_12_n_12,icmp_ln144_fu_145_p2_carry__1_i_13_n_12,icmp_ln144_fu_145_p2_carry__1_i_14_n_12,icmp_ln144_fu_145_p2_carry__1_i_15_n_12,icmp_ln144_fu_145_p2_carry__1_i_16_n_12}));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__1_i_1
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[47]),
        .I2(shl_ln120_fu_139_p2[46]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_1_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__1_i_10
       (.I0(shl_ln120_fu_139_p2[44]),
        .I1(shl_ln120_fu_139_p2[45]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_10_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__1_i_11
       (.I0(shl_ln120_fu_139_p2[42]),
        .I1(shl_ln120_fu_139_p2[43]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_11_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__1_i_12
       (.I0(shl_ln120_fu_139_p2[40]),
        .I1(shl_ln120_fu_139_p2[41]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_12_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__1_i_13
       (.I0(shl_ln120_fu_139_p2[38]),
        .I1(shl_ln120_fu_139_p2[39]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_13_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__1_i_14
       (.I0(shl_ln120_fu_139_p2[36]),
        .I1(shl_ln120_fu_139_p2[37]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_14_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__1_i_15
       (.I0(shl_ln120_fu_139_p2[34]),
        .I1(shl_ln120_fu_139_p2[35]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_15_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__1_i_16
       (.I0(shl_ln120_fu_139_p2[32]),
        .I1(shl_ln120_fu_139_p2[33]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_16_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__1_i_2
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[45]),
        .I2(shl_ln120_fu_139_p2[44]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_2_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__1_i_3
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[43]),
        .I2(shl_ln120_fu_139_p2[42]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_3_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__1_i_4
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[41]),
        .I2(shl_ln120_fu_139_p2[40]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_4_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__1_i_5
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[39]),
        .I2(shl_ln120_fu_139_p2[38]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_5_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__1_i_6
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[37]),
        .I2(shl_ln120_fu_139_p2[36]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_6_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__1_i_7
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[35]),
        .I2(shl_ln120_fu_139_p2[34]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_7_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__1_i_8
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[33]),
        .I2(shl_ln120_fu_139_p2[32]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_8_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__1_i_9
       (.I0(shl_ln120_fu_139_p2[46]),
        .I1(shl_ln120_fu_139_p2[47]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__1_i_9_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_145_p2_carry__2
       (.CI(icmp_ln144_fu_145_p2_carry__1_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_145_p2,icmp_ln144_fu_145_p2_carry__2_n_13,icmp_ln144_fu_145_p2_carry__2_n_14,icmp_ln144_fu_145_p2_carry__2_n_15,icmp_ln144_fu_145_p2_carry__2_n_16,icmp_ln144_fu_145_p2_carry__2_n_17,icmp_ln144_fu_145_p2_carry__2_n_18,icmp_ln144_fu_145_p2_carry__2_n_19}),
        .DI({icmp_ln144_fu_145_p2_carry__2_i_1_n_12,icmp_ln144_fu_145_p2_carry__2_i_2_n_12,icmp_ln144_fu_145_p2_carry__2_i_3_n_12,icmp_ln144_fu_145_p2_carry__2_i_4_n_12,icmp_ln144_fu_145_p2_carry__2_i_5_n_12,icmp_ln144_fu_145_p2_carry__2_i_6_n_12,icmp_ln144_fu_145_p2_carry__2_i_7_n_12,icmp_ln144_fu_145_p2_carry__2_i_8_n_12}),
        .O(NLW_icmp_ln144_fu_145_p2_carry__2_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_145_p2_carry__2_i_9_n_12,icmp_ln144_fu_145_p2_carry__2_i_10_n_12,icmp_ln144_fu_145_p2_carry__2_i_11_n_12,icmp_ln144_fu_145_p2_carry__2_i_12_n_12,icmp_ln144_fu_145_p2_carry__2_i_13_n_12,icmp_ln144_fu_145_p2_carry__2_i_14_n_12,icmp_ln144_fu_145_p2_carry__2_i_15_n_12,icmp_ln144_fu_145_p2_carry__2_i_16_n_12}));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__2_i_1
       (.I0(\L_num_fu_54_reg_n_12_[62] ),
        .I1(shl_ln120_fu_139_p2[62]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_1_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__2_i_10
       (.I0(shl_ln120_fu_139_p2[60]),
        .I1(sext_ln126_cast_reg_241[16]),
        .I2(shl_ln120_fu_139_p2[61]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_10_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__2_i_11
       (.I0(shl_ln120_fu_139_p2[58]),
        .I1(shl_ln120_fu_139_p2[59]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_11_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__2_i_12
       (.I0(shl_ln120_fu_139_p2[56]),
        .I1(shl_ln120_fu_139_p2[57]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_12_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__2_i_13
       (.I0(shl_ln120_fu_139_p2[54]),
        .I1(shl_ln120_fu_139_p2[55]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_13_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__2_i_14
       (.I0(shl_ln120_fu_139_p2[52]),
        .I1(shl_ln120_fu_139_p2[53]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_14_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__2_i_15
       (.I0(shl_ln120_fu_139_p2[50]),
        .I1(shl_ln120_fu_139_p2[51]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_15_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__2_i_16
       (.I0(shl_ln120_fu_139_p2[48]),
        .I1(shl_ln120_fu_139_p2[49]),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_16_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__2_i_2
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[60]),
        .I2(shl_ln120_fu_139_p2[61]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_2_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__2_i_3
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[59]),
        .I2(shl_ln120_fu_139_p2[58]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_3_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__2_i_4
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[57]),
        .I2(shl_ln120_fu_139_p2[56]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_4_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__2_i_5
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[55]),
        .I2(shl_ln120_fu_139_p2[54]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_5_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__2_i_6
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[53]),
        .I2(shl_ln120_fu_139_p2[52]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_6_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__2_i_7
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[51]),
        .I2(shl_ln120_fu_139_p2[50]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_7_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_145_p2_carry__2_i_8
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[49]),
        .I2(shl_ln120_fu_139_p2[48]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_8_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_145_p2_carry__2_i_9
       (.I0(shl_ln120_fu_139_p2[62]),
        .I1(\L_num_fu_54_reg_n_12_[62] ),
        .I2(sext_ln126_cast_reg_241[16]),
        .O(icmp_ln144_fu_145_p2_carry__2_i_9_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln144_fu_145_p2_carry_i_1
       (.I0(shl_ln120_fu_139_p2[15]),
        .I1(sext_ln126_cast_reg_241[16]),
        .I2(sext_ln126_cast_reg_241[14]),
        .I3(shl_ln120_fu_139_p2[14]),
        .O(icmp_ln144_fu_145_p2_carry_i_1_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_145_p2_carry_i_10
       (.I0(sext_ln126_cast_reg_241[13]),
        .I1(shl_ln120_fu_139_p2[13]),
        .I2(sext_ln126_cast_reg_241[12]),
        .I3(shl_ln120_fu_139_p2[12]),
        .O(icmp_ln144_fu_145_p2_carry_i_10_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_145_p2_carry_i_11
       (.I0(sext_ln126_cast_reg_241[11]),
        .I1(shl_ln120_fu_139_p2[11]),
        .I2(sext_ln126_cast_reg_241[10]),
        .I3(shl_ln120_fu_139_p2[10]),
        .O(icmp_ln144_fu_145_p2_carry_i_11_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_145_p2_carry_i_12
       (.I0(sext_ln126_cast_reg_241[9]),
        .I1(shl_ln120_fu_139_p2[9]),
        .I2(sext_ln126_cast_reg_241[8]),
        .I3(shl_ln120_fu_139_p2[8]),
        .O(icmp_ln144_fu_145_p2_carry_i_12_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_145_p2_carry_i_13
       (.I0(sext_ln126_cast_reg_241[7]),
        .I1(shl_ln120_fu_139_p2[7]),
        .I2(sext_ln126_cast_reg_241[6]),
        .I3(shl_ln120_fu_139_p2[6]),
        .O(icmp_ln144_fu_145_p2_carry_i_13_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_145_p2_carry_i_14
       (.I0(sext_ln126_cast_reg_241[5]),
        .I1(shl_ln120_fu_139_p2[5]),
        .I2(sext_ln126_cast_reg_241[4]),
        .I3(shl_ln120_fu_139_p2[4]),
        .O(icmp_ln144_fu_145_p2_carry_i_14_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_145_p2_carry_i_15
       (.I0(sext_ln126_cast_reg_241[3]),
        .I1(shl_ln120_fu_139_p2[3]),
        .I2(sext_ln126_cast_reg_241[2]),
        .I3(shl_ln120_fu_139_p2[2]),
        .O(icmp_ln144_fu_145_p2_carry_i_15_n_12));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln144_fu_145_p2_carry_i_16
       (.I0(sext_ln126_cast_reg_241[0]),
        .I1(sext_ln126_cast_reg_241[1]),
        .I2(shl_ln120_fu_139_p2[1]),
        .O(icmp_ln144_fu_145_p2_carry_i_16_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln144_fu_145_p2_carry_i_2
       (.I0(shl_ln120_fu_139_p2[13]),
        .I1(sext_ln126_cast_reg_241[13]),
        .I2(sext_ln126_cast_reg_241[12]),
        .I3(shl_ln120_fu_139_p2[12]),
        .O(icmp_ln144_fu_145_p2_carry_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln144_fu_145_p2_carry_i_3
       (.I0(shl_ln120_fu_139_p2[11]),
        .I1(sext_ln126_cast_reg_241[11]),
        .I2(sext_ln126_cast_reg_241[10]),
        .I3(shl_ln120_fu_139_p2[10]),
        .O(icmp_ln144_fu_145_p2_carry_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln144_fu_145_p2_carry_i_4
       (.I0(shl_ln120_fu_139_p2[9]),
        .I1(sext_ln126_cast_reg_241[9]),
        .I2(sext_ln126_cast_reg_241[8]),
        .I3(shl_ln120_fu_139_p2[8]),
        .O(icmp_ln144_fu_145_p2_carry_i_4_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln144_fu_145_p2_carry_i_5
       (.I0(shl_ln120_fu_139_p2[7]),
        .I1(sext_ln126_cast_reg_241[7]),
        .I2(sext_ln126_cast_reg_241[6]),
        .I3(shl_ln120_fu_139_p2[6]),
        .O(icmp_ln144_fu_145_p2_carry_i_5_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln144_fu_145_p2_carry_i_6
       (.I0(shl_ln120_fu_139_p2[5]),
        .I1(sext_ln126_cast_reg_241[5]),
        .I2(sext_ln126_cast_reg_241[4]),
        .I3(shl_ln120_fu_139_p2[4]),
        .O(icmp_ln144_fu_145_p2_carry_i_6_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln144_fu_145_p2_carry_i_7
       (.I0(shl_ln120_fu_139_p2[3]),
        .I1(sext_ln126_cast_reg_241[3]),
        .I2(sext_ln126_cast_reg_241[2]),
        .I3(shl_ln120_fu_139_p2[2]),
        .O(icmp_ln144_fu_145_p2_carry_i_7_n_12));
  LUT3 #(
    .INIT(8'hD4)) 
    icmp_ln144_fu_145_p2_carry_i_8
       (.I0(shl_ln120_fu_139_p2[1]),
        .I1(sext_ln126_cast_reg_241[1]),
        .I2(sext_ln126_cast_reg_241[0]),
        .O(icmp_ln144_fu_145_p2_carry_i_8_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_145_p2_carry_i_9
       (.I0(sext_ln126_cast_reg_241[16]),
        .I1(shl_ln120_fu_139_p2[15]),
        .I2(sext_ln126_cast_reg_241[14]),
        .I3(shl_ln120_fu_139_p2[14]),
        .O(icmp_ln144_fu_145_p2_carry_i_9_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    \k_fu_58[0]_i_1 
       (.I0(k_fu_58_reg[0]),
        .O(k_3_fu_188_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \k_fu_58[1]_i_1 
       (.I0(k_fu_58_reg[1]),
        .I1(k_fu_58_reg[0]),
        .O(\k_fu_58[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \k_fu_58[2]_i_1 
       (.I0(k_fu_58_reg[2]),
        .I1(k_fu_58_reg[0]),
        .I2(k_fu_58_reg[1]),
        .O(k_3_fu_188_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \k_fu_58[3]_i_1 
       (.I0(k_fu_58_reg[3]),
        .I1(k_fu_58_reg[2]),
        .I2(k_fu_58_reg[1]),
        .I3(k_fu_58_reg[0]),
        .O(k_3_fu_188_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(k_3_fu_188_p2[0]),
        .Q(k_fu_58_reg[0]),
        .R(ap_loop_init));
  FDSE #(
    .INIT(1'b0)) 
    \k_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\k_fu_58[1]_i_1_n_12 ),
        .Q(k_fu_58_reg[1]),
        .S(ap_loop_init));
  FDSE #(
    .INIT(1'b0)) 
    \k_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(k_3_fu_188_p2[2]),
        .Q(k_fu_58_reg[2]),
        .S(ap_loop_init));
  FDSE #(
    .INIT(1'b0)) 
    \k_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(k_3_fu_188_p2[3]),
        .Q(k_fu_58_reg[3]),
        .S(ap_loop_init));
  FDRE \sext_ln126_cast_reg_241_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[0]),
        .Q(sext_ln126_cast_reg_241[0]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[10]),
        .Q(sext_ln126_cast_reg_241[10]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[11]),
        .Q(sext_ln126_cast_reg_241[11]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[12]),
        .Q(sext_ln126_cast_reg_241[12]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[13]),
        .Q(sext_ln126_cast_reg_241[13]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[14]),
        .Q(sext_ln126_cast_reg_241[14]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[15]),
        .Q(sext_ln126_cast_reg_241[16]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[1]),
        .Q(sext_ln126_cast_reg_241[1]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[2]),
        .Q(sext_ln126_cast_reg_241[2]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[3]),
        .Q(sext_ln126_cast_reg_241[3]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[4]),
        .Q(sext_ln126_cast_reg_241[4]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[5]),
        .Q(sext_ln126_cast_reg_241[5]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[6]),
        .Q(sext_ln126_cast_reg_241[6]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[7]),
        .Q(sext_ln126_cast_reg_241[7]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[8]),
        .Q(sext_ln126_cast_reg_241[8]),
        .R(1'b0));
  FDRE \sext_ln126_cast_reg_241_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(L_denum_reg_1601[9]),
        .Q(sext_ln126_cast_reg_241[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1
   (P,
    Q,
    CEA2,
    ap_clk,
    A,
    indata_q0);
  output [32:0]P;
  input [0:0]Q;
  input CEA2;
  input ap_clk;
  input [15:0]A;
  input [15:0]indata_q0;

  wire [15:0]A;
  wire CEA2;
  wire [32:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_38 Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U
       (.A(A),
        .CEA2(CEA2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_8
   (P,
    S,
    CEA2,
    Q,
    ap_clk,
    indata_q1,
    DSP_PREADD_INST,
    A,
    \add_ln116_reg_1714_reg[39] ,
    \add_ln116_reg_1714_reg[39]_0 );
  output [32:0]P;
  output [0:0]S;
  input CEA2;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input [2:0]\add_ln116_reg_1714_reg[39] ;
  input [0:0]\add_ln116_reg_1714_reg[39]_0 ;

  wire [15:0]A;
  wire CEA2;
  wire [15:0]DSP_PREADD_INST;
  wire [32:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [2:0]\add_ln116_reg_1714_reg[39] ;
  wire [0:0]\add_ln116_reg_1714_reg[39]_0 ;
  wire ap_clk;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2 Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U
       (.A(A),
        .CEA2(CEA2),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln116_reg_1714_reg[39] (\add_ln116_reg_1714_reg[39] ),
        .\add_ln116_reg_1714_reg[39]_0 (\add_ln116_reg_1714_reg[39]_0 ),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2
   (P,
    S,
    CEA2,
    Q,
    ap_clk,
    indata_q1,
    DSP_PREADD_INST,
    A,
    \add_ln116_reg_1714_reg[39] ,
    \add_ln116_reg_1714_reg[39]_0 );
  output [32:0]P;
  output [0:0]S;
  input CEA2;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input [2:0]\add_ln116_reg_1714_reg[39] ;
  input [0:0]\add_ln116_reg_1714_reg[39]_0 ;

  wire [15:0]A;
  wire CEA2;
  wire [15:0]DSP_PREADD_INST;
  wire [32:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [2:0]\add_ln116_reg_1714_reg[39] ;
  wire [0:0]\add_ln116_reg_1714_reg[39]_0 ;
  wire ap_clk;
  wire [15:0]indata_q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \add_ln116_reg_1714[39]_i_10 
       (.I0(\add_ln116_reg_1714_reg[39] [0]),
        .I1(P[32]),
        .I2(\add_ln116_reg_1714_reg[39] [1]),
        .I3(\add_ln116_reg_1714_reg[39]_0 ),
        .I4(\add_ln116_reg_1714_reg[39] [2]),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA2),
        .CEA2(Q),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(Q),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_38
   (P,
    Q,
    CEA2,
    ap_clk,
    A,
    indata_q0);
  output [32:0]P;
  input [0:0]Q;
  input CEA2;
  input ap_clk;
  input [15:0]A;
  input [15:0]indata_q0;

  wire [15:0]A;
  wire CEA2;
  wire [32:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(CEA2),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1
   (P,
    Q,
    ap_clk,
    indata_q1,
    indata_q0,
    CEA2,
    A);
  output [32:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input CEA2;
  input [15:0]A;

  wire [15:0]A;
  wire CEA2;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_37 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U
       (.A(A),
        .CEA2(CEA2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_9
   (P,
    CEA2,
    Q,
    ap_clk,
    indata_q0,
    A,
    indata_q1);
  output [32:0]P;
  input CEA2;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input [15:0]A;
  input [15:0]indata_q1;

  wire [15:0]A;
  wire CEA2;
  wire [32:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U
       (.A(A),
        .CEA2(CEA2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1
   (P,
    CEA2,
    Q,
    ap_clk,
    indata_q0,
    A,
    indata_q1);
  output [32:0]P;
  input CEA2;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input [15:0]A;
  input [15:0]indata_q1;

  wire [15:0]A;
  wire CEA2;
  wire [32:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q0[15],indata_q0[15],indata_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[2]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_37
   (P,
    Q,
    ap_clk,
    indata_q1,
    indata_q0,
    CEA2,
    A);
  output [32:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input CEA2;
  input [15:0]A;

  wire [15:0]A;
  wire CEA2;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_PREADD_INST,
    indata_q0,
    DSP_ALU_INST_0,
    \add_ln116_reg_1714_reg[39] ,
    \add_ln116_reg_1714_reg[39]_0 );
  output [33:0]P;
  output [0:0]S;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_PREADD_INST;
  input [15:0]indata_q0;
  input [32:0]DSP_ALU_INST_0;
  input [1:0]\add_ln116_reg_1714_reg[39] ;
  input [0:0]\add_ln116_reg_1714_reg[39]_0 ;

  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [15:0]DSP_PREADD_INST;
  wire [33:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [1:0]\add_ln116_reg_1714_reg[39] ;
  wire [0:0]\add_ln116_reg_1714_reg[39]_0 ;
  wire ap_clk;
  wire [15:0]indata_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_36 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln116_reg_1714_reg[39] (\add_ln116_reg_1714_reg[39] ),
        .\add_ln116_reg_1714_reg[39]_0 (\add_ln116_reg_1714_reg[39]_0 ),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10
   (P,
    S,
    DI,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    DSP_ALU_INST_0,
    \add_ln117_reg_1719_reg[39] ,
    \add_ln117_reg_1719_reg[39]_0 );
  output [33:0]P;
  output [1:0]S;
  output [0:0]DI;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;
  input [3:0]\add_ln117_reg_1719_reg[39] ;
  input [0:0]\add_ln117_reg_1719_reg[39]_0 ;

  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [33:0]P;
  wire [1:0]Q;
  wire [1:0]S;
  wire [3:0]\add_ln117_reg_1719_reg[39] ;
  wire [0:0]\add_ln117_reg_1719_reg[39]_0 ;
  wire ap_clk;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_35 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U
       (.DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln117_reg_1719_reg[39] (\add_ln117_reg_1719_reg[39] ),
        .\add_ln117_reg_1719_reg[39]_0 (\add_ln117_reg_1719_reg[39]_0 ),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_11
   (P,
    S,
    DI,
    Q,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    A,
    indata_q1,
    DSP_ALU_INST_0,
    \add_ln118_reg_1724_reg[39] ,
    \add_ln118_reg_1724_reg[39]_0 );
  output [33:0]P;
  output [1:0]S;
  output [0:0]DI;
  input [0:0]Q;
  input CEA2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]A;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;
  input [3:0]\add_ln118_reg_1724_reg[39] ;
  input [0:0]\add_ln118_reg_1724_reg[39]_0 ;

  wire [15:0]A;
  wire CEA2;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [33:0]P;
  wire [0:0]Q;
  wire [1:0]S;
  wire [3:0]\add_ln118_reg_1724_reg[39] ;
  wire [0:0]\add_ln118_reg_1724_reg[39]_0 ;
  wire ap_clk;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U
       (.A(A),
        .CEA2(CEA2),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln118_reg_1724_reg[39] (\add_ln118_reg_1724_reg[39] ),
        .\add_ln118_reg_1724_reg[39]_0 (\add_ln118_reg_1724_reg[39]_0 ),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5
   (P,
    S,
    DI,
    Q,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    A,
    indata_q1,
    DSP_ALU_INST_0,
    \add_ln118_reg_1724_reg[39] ,
    \add_ln118_reg_1724_reg[39]_0 );
  output [33:0]P;
  output [1:0]S;
  output [0:0]DI;
  input [0:0]Q;
  input CEA2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]A;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;
  input [3:0]\add_ln118_reg_1724_reg[39] ;
  input [0:0]\add_ln118_reg_1724_reg[39]_0 ;

  wire [15:0]A;
  wire CEA2;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [33:0]P;
  wire [0:0]Q;
  wire [1:0]S;
  wire [3:0]\add_ln118_reg_1724_reg[39] ;
  wire [0:0]\add_ln118_reg_1724_reg[39]_0 ;
  wire ap_clk;
  wire [15:0]indata_q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \add_ln118_reg_1724[39]_i_10 
       (.I0(P[32]),
        .I1(\add_ln118_reg_1724_reg[39] [1]),
        .I2(\add_ln118_reg_1724_reg[39] [2]),
        .I3(P[33]),
        .I4(\add_ln118_reg_1724_reg[39] [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hB44B0FF00FF04BB4)) 
    \add_ln118_reg_1724[39]_i_11 
       (.I0(\add_ln118_reg_1724_reg[39] [0]),
        .I1(\add_ln118_reg_1724_reg[39]_0 ),
        .I2(P[33]),
        .I3(\add_ln118_reg_1724_reg[39] [2]),
        .I4(P[32]),
        .I5(\add_ln118_reg_1724_reg[39] [1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hD00D)) 
    \add_ln118_reg_1724[39]_i_3 
       (.I0(\add_ln118_reg_1724_reg[39]_0 ),
        .I1(\add_ln118_reg_1724_reg[39] [0]),
        .I2(\add_ln118_reg_1724_reg[39] [1]),
        .I3(P[32]),
        .O(DI));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(CEA2),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:34],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_35
   (P,
    S,
    DI,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    DSP_ALU_INST_0,
    \add_ln117_reg_1719_reg[39] ,
    \add_ln117_reg_1719_reg[39]_0 );
  output [33:0]P;
  output [1:0]S;
  output [0:0]DI;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;
  input [3:0]\add_ln117_reg_1719_reg[39] ;
  input [0:0]\add_ln117_reg_1719_reg[39]_0 ;

  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [33:0]P;
  wire [1:0]Q;
  wire [1:0]S;
  wire [3:0]\add_ln117_reg_1719_reg[39] ;
  wire [0:0]\add_ln117_reg_1719_reg[39]_0 ;
  wire ap_clk;
  wire [15:0]indata_q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \add_ln117_reg_1719[39]_i_10 
       (.I0(P[32]),
        .I1(\add_ln117_reg_1719_reg[39] [1]),
        .I2(\add_ln117_reg_1719_reg[39] [2]),
        .I3(P[33]),
        .I4(\add_ln117_reg_1719_reg[39] [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hB44B0FF00FF04BB4)) 
    \add_ln117_reg_1719[39]_i_11 
       (.I0(\add_ln117_reg_1719_reg[39] [0]),
        .I1(\add_ln117_reg_1719_reg[39]_0 ),
        .I2(P[33]),
        .I3(\add_ln117_reg_1719_reg[39] [2]),
        .I4(P[32]),
        .I5(\add_ln117_reg_1719_reg[39] [1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hD00D)) 
    \add_ln117_reg_1719[39]_i_3 
       (.I0(\add_ln117_reg_1719_reg[39]_0 ),
        .I1(\add_ln117_reg_1719_reg[39] [0]),
        .I2(\add_ln117_reg_1719_reg[39] [1]),
        .I3(P[32]),
        .O(DI));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(Q[0]),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:34],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_36
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_PREADD_INST,
    indata_q0,
    DSP_ALU_INST_0,
    \add_ln116_reg_1714_reg[39] ,
    \add_ln116_reg_1714_reg[39]_0 );
  output [33:0]P;
  output [0:0]S;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_PREADD_INST;
  input [15:0]indata_q0;
  input [32:0]DSP_ALU_INST_0;
  input [1:0]\add_ln116_reg_1714_reg[39] ;
  input [0:0]\add_ln116_reg_1714_reg[39]_0 ;

  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [15:0]DSP_PREADD_INST;
  wire [33:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [1:0]\add_ln116_reg_1714_reg[39] ;
  wire [0:0]\add_ln116_reg_1714_reg[39]_0 ;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h3C69963C)) 
    \add_ln116_reg_1714[39]_i_11 
       (.I0(P[32]),
        .I1(P[33]),
        .I2(\add_ln116_reg_1714_reg[39] [1]),
        .I3(\add_ln116_reg_1714_reg[39] [0]),
        .I4(\add_ln116_reg_1714_reg[39]_0 ),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(Q[1]),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(Q[1]),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:34],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R
   (\q1_reg[3]_0 ,
    Q,
    \q2_reg[3]_0 ,
    \q2_reg[0]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    D,
    \q3_reg[0]_0 ,
    \icmp_ln57_reg_1325_reg[0] ,
    and_ln107_8_reg_1356,
    and_ln107_reg_1350,
    icmp_ln107_reg_1330,
    or_ln107_reg_1361,
    \sh_prom_cast_cast_cast_cast_reg_1469_reg[3] ,
    or_ln107_2_fu_738_p2__1,
    and_ln107_4_reg_1458,
    or_ln107_reg_1463,
    icmp_ln107_reg_1427,
    and_ln107_reg_1452,
    \scalauto_2_reg_1372_reg[2] ,
    \scalauto_2_reg_1372_reg[2]_0 ,
    E,
    \q0_reg[3]_1 ,
    ap_clk,
    \q1_reg[3]_1 ,
    \q2_reg[3]_1 ,
    \q3_reg[3]_0 ,
    \q3_reg[3]_1 );
  output \q1_reg[3]_0 ;
  output [0:0]Q;
  output [1:0]\q2_reg[3]_0 ;
  output \q2_reg[0]_0 ;
  output \q0_reg[2]_0 ;
  output [2:0]\q0_reg[3]_0 ;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output [4:0]D;
  output [0:0]\q3_reg[0]_0 ;
  output [0:0]\icmp_ln57_reg_1325_reg[0] ;
  input and_ln107_8_reg_1356;
  input and_ln107_reg_1350;
  input icmp_ln107_reg_1330;
  input or_ln107_reg_1361;
  input \sh_prom_cast_cast_cast_cast_reg_1469_reg[3] ;
  input or_ln107_2_fu_738_p2__1;
  input and_ln107_4_reg_1458;
  input or_ln107_reg_1463;
  input icmp_ln107_reg_1427;
  input and_ln107_reg_1452;
  input \scalauto_2_reg_1372_reg[2] ;
  input \scalauto_2_reg_1372_reg[2]_0 ;
  input [0:0]E;
  input [3:0]\q0_reg[3]_1 ;
  input ap_clk;
  input [3:0]\q1_reg[3]_1 ;
  input [3:0]\q2_reg[3]_1 ;
  input [0:0]\q3_reg[3]_0 ;
  input [3:0]\q3_reg[3]_1 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire and_ln107_4_reg_1458;
  wire and_ln107_8_reg_1356;
  wire and_ln107_reg_1350;
  wire and_ln107_reg_1452;
  wire ap_clk;
  wire [1:1]bitoff_q0;
  wire [3:1]bitoff_q1;
  wire [2:1]bitoff_q2;
  wire [3:1]bitoff_q3;
  wire [3:3]\grp_Reflection_coefficients_fu_113/sext_ln107_fu_705_p1 ;
  wire icmp_ln107_reg_1330;
  wire icmp_ln107_reg_1427;
  wire [0:0]\icmp_ln57_reg_1325_reg[0] ;
  wire \icmp_ln62_1_reg_1381[0]_i_10_n_12 ;
  wire \icmp_ln62_1_reg_1381[0]_i_11_n_12 ;
  wire \icmp_ln62_1_reg_1381[0]_i_8_n_12 ;
  wire or_ln107_2_fu_738_p2__1;
  wire or_ln107_reg_1361;
  wire or_ln107_reg_1463;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[2]_0 ;
  wire [2:0]\q0_reg[3]_0 ;
  wire [3:0]\q0_reg[3]_1 ;
  wire \q1_reg[3]_0 ;
  wire [3:0]\q1_reg[3]_1 ;
  wire \q2_reg[0]_0 ;
  wire [1:0]\q2_reg[3]_0 ;
  wire [3:0]\q2_reg[3]_1 ;
  wire [0:0]\q3_reg[0]_0 ;
  wire [0:0]\q3_reg[3]_0 ;
  wire [3:0]\q3_reg[3]_1 ;
  wire \scalauto_2_reg_1372[2]_i_4_n_12 ;
  wire \scalauto_2_reg_1372[2]_i_6_n_12 ;
  wire \scalauto_2_reg_1372_reg[2] ;
  wire \scalauto_2_reg_1372_reg[2]_0 ;
  wire [2:2]select_ln107_fu_709_p3;
  wire \sh_prom_cast_cast_cast_cast_reg_1469[1]_i_2_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1469[1]_i_3_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_2_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_3_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_4_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_3_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_4_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1469_reg[3] ;
  wire [2:2]zext_ln107_fu_734_p1;

  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln62_1_reg_1381[0]_i_10 
       (.I0(Q),
        .I1(bitoff_q1[1]),
        .O(\icmp_ln62_1_reg_1381[0]_i_10_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \icmp_ln62_1_reg_1381[0]_i_11 
       (.I0(bitoff_q2[2]),
        .I1(\q2_reg[3]_0 [0]),
        .I2(bitoff_q2[1]),
        .O(\icmp_ln62_1_reg_1381[0]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000009)) 
    \icmp_ln62_1_reg_1381[0]_i_4 
       (.I0(\q0_reg[3]_0 [1]),
        .I1(\q0_reg[0]_0 ),
        .I2(and_ln107_reg_1350),
        .I3(icmp_ln107_reg_1330),
        .I4(or_ln107_reg_1361),
        .I5(\icmp_ln62_1_reg_1381[0]_i_8_n_12 ),
        .O(\q0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln62_1_reg_1381[0]_i_6 
       (.I0(\q2_reg[3]_0 [0]),
        .I1(bitoff_q2[1]),
        .I2(bitoff_q2[2]),
        .O(\q2_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln62_1_reg_1381[0]_i_7 
       (.I0(\q0_reg[3]_0 [0]),
        .I1(bitoff_q0),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6FFF6F0060006000)) 
    \icmp_ln62_1_reg_1381[0]_i_8 
       (.I0(bitoff_q1[2]),
        .I1(\icmp_ln62_1_reg_1381[0]_i_10_n_12 ),
        .I2(and_ln107_8_reg_1356),
        .I3(or_ln107_reg_1361),
        .I4(and_ln107_reg_1350),
        .I5(\icmp_ln62_1_reg_1381[0]_i_11_n_12 ),
        .O(\icmp_ln62_1_reg_1381[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h9AFF9A009A009AFF)) 
    \icmp_ln62_1_reg_1381[0]_i_9 
       (.I0(bitoff_q1[3]),
        .I1(bitoff_q1[2]),
        .I2(\icmp_ln62_1_reg_1381[0]_i_10_n_12 ),
        .I3(and_ln107_8_reg_1356),
        .I4(\q2_reg[3]_0 [1]),
        .I5(\q2_reg[0]_0 ),
        .O(\q1_reg[3]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 [0]),
        .Q(\q0_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 [1]),
        .Q(bitoff_q0),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 [2]),
        .Q(\q0_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 [3]),
        .Q(\q0_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_1 [0]),
        .Q(Q),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_1 [1]),
        .Q(bitoff_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_1 [2]),
        .Q(bitoff_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_1 [3]),
        .Q(bitoff_q1[3]),
        .R(1'b0));
  FDRE \q2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q2_reg[3]_1 [0]),
        .Q(\q2_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \q2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q2_reg[3]_1 [1]),
        .Q(bitoff_q2[1]),
        .R(1'b0));
  FDRE \q2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q2_reg[3]_1 [2]),
        .Q(bitoff_q2[2]),
        .R(1'b0));
  FDRE \q2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q2_reg[3]_1 [3]),
        .Q(\q2_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \q3_reg[0] 
       (.C(ap_clk),
        .CE(\q3_reg[3]_0 ),
        .D(\q3_reg[3]_1 [0]),
        .Q(\q3_reg[0]_0 ),
        .R(1'b0));
  FDRE \q3_reg[1] 
       (.C(ap_clk),
        .CE(\q3_reg[3]_0 ),
        .D(\q3_reg[3]_1 [1]),
        .Q(bitoff_q3[1]),
        .R(1'b0));
  FDRE \q3_reg[2] 
       (.C(ap_clk),
        .CE(\q3_reg[3]_0 ),
        .D(\q3_reg[3]_1 [2]),
        .Q(bitoff_q3[2]),
        .R(1'b0));
  FDRE \q3_reg[3] 
       (.C(ap_clk),
        .CE(\q3_reg[3]_0 ),
        .D(\q3_reg[3]_1 [3]),
        .Q(bitoff_q3[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00D2)) 
    \scalauto_2_reg_1372[2]_i_1 
       (.I0(\q0_reg[0]_1 ),
        .I1(\scalauto_2_reg_1372_reg[2] ),
        .I2(\q0_reg[2]_0 ),
        .I3(\scalauto_2_reg_1372_reg[2]_0 ),
        .O(\icmp_ln57_reg_1325_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA28)) 
    \scalauto_2_reg_1372[2]_i_2 
       (.I0(\scalauto_2_reg_1372[2]_i_4_n_12 ),
        .I1(\q0_reg[3]_0 [0]),
        .I2(bitoff_q0),
        .I3(and_ln107_reg_1350),
        .I4(icmp_ln107_reg_1330),
        .I5(or_ln107_reg_1361),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h6FFF60006FFF60FF)) 
    \scalauto_2_reg_1372[2]_i_4 
       (.I0(Q),
        .I1(bitoff_q1[1]),
        .I2(and_ln107_8_reg_1356),
        .I3(or_ln107_reg_1361),
        .I4(\scalauto_2_reg_1372[2]_i_6_n_12 ),
        .I5(and_ln107_reg_1350),
        .O(\scalauto_2_reg_1372[2]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \scalauto_2_reg_1372[2]_i_6 
       (.I0(bitoff_q2[1]),
        .I1(\q2_reg[3]_0 [0]),
        .O(\scalauto_2_reg_1372[2]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000009)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[1]_i_1 
       (.I0(bitoff_q0),
        .I1(\q0_reg[3]_0 [0]),
        .I2(or_ln107_reg_1463),
        .I3(icmp_ln107_reg_1427),
        .I4(and_ln107_reg_1452),
        .I5(\sh_prom_cast_cast_cast_cast_reg_1469[1]_i_2_n_12 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAEBAAEBAAAAAA00)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[1]_i_2 
       (.I0(\sh_prom_cast_cast_cast_cast_reg_1469[1]_i_3_n_12 ),
        .I1(\q3_reg[0]_0 ),
        .I2(bitoff_q3[1]),
        .I3(or_ln107_reg_1463),
        .I4(icmp_ln107_reg_1427),
        .I5(and_ln107_reg_1452),
        .O(\sh_prom_cast_cast_cast_cast_reg_1469[1]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hEB4141EB00000000)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[1]_i_3 
       (.I0(and_ln107_4_reg_1458),
        .I1(\q2_reg[3]_0 [0]),
        .I2(bitoff_q2[1]),
        .I3(Q),
        .I4(bitoff_q1[1]),
        .I5(or_ln107_reg_1463),
        .O(\sh_prom_cast_cast_cast_cast_reg_1469[1]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[2]_i_1 
       (.I0(\q0_reg[3]_0 [1]),
        .I1(\q0_reg[3]_0 [0]),
        .I2(bitoff_q0),
        .I3(or_ln107_2_fu_738_p2__1),
        .I4(zext_ln107_fu_734_p1),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFA9000000A900)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[2]_i_2 
       (.I0(bitoff_q3[2]),
        .I1(\q3_reg[0]_0 ),
        .I2(bitoff_q3[1]),
        .I3(and_ln107_reg_1452),
        .I4(or_ln107_reg_1463),
        .I5(select_ln107_fu_709_p3),
        .O(zext_ln107_fu_734_p1));
  LUT6 #(
    .INIT(64'h66F066F066F0660F)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[2]_i_3 
       (.I0(bitoff_q1[2]),
        .I1(\icmp_ln62_1_reg_1381[0]_i_10_n_12 ),
        .I2(bitoff_q2[2]),
        .I3(and_ln107_4_reg_1458),
        .I4(bitoff_q2[1]),
        .I5(\q2_reg[3]_0 [0]),
        .O(select_ln107_fu_709_p3));
  LUT6 #(
    .INIT(64'hFF84FFFFFF840000)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_1 
       (.I0(bitoff_q3[3]),
        .I1(\sh_prom_cast_cast_cast_cast_reg_1469_reg[3] ),
        .I2(\sh_prom_cast_cast_cast_cast_reg_1469[4]_i_3_n_12 ),
        .I3(\sh_prom_cast_cast_cast_cast_reg_1469[3]_i_2_n_12 ),
        .I4(or_ln107_2_fu_738_p2__1),
        .I5(\grp_Reflection_coefficients_fu_113/sext_ln107_fu_705_p1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEB4141EB00000000)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_2 
       (.I0(and_ln107_4_reg_1458),
        .I1(\sh_prom_cast_cast_cast_cast_reg_1469[3]_i_3_n_12 ),
        .I2(\q2_reg[3]_0 [1]),
        .I3(\sh_prom_cast_cast_cast_cast_reg_1469[3]_i_4_n_12 ),
        .I4(bitoff_q1[3]),
        .I5(or_ln107_reg_1463),
        .O(\sh_prom_cast_cast_cast_cast_reg_1469[3]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_3 
       (.I0(bitoff_q2[2]),
        .I1(bitoff_q2[1]),
        .I2(\q2_reg[3]_0 [0]),
        .O(\sh_prom_cast_cast_cast_cast_reg_1469[3]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_4 
       (.I0(bitoff_q1[1]),
        .I1(Q),
        .I2(bitoff_q1[2]),
        .O(\sh_prom_cast_cast_cast_cast_reg_1469[3]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFF8AFFFFFF8A0000)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_1 
       (.I0(\sh_prom_cast_cast_cast_cast_reg_1469_reg[3] ),
        .I1(\sh_prom_cast_cast_cast_cast_reg_1469[4]_i_3_n_12 ),
        .I2(bitoff_q3[3]),
        .I3(\sh_prom_cast_cast_cast_cast_reg_1469[4]_i_4_n_12 ),
        .I4(or_ln107_2_fu_738_p2__1),
        .I5(\grp_Reflection_coefficients_fu_113/sext_ln107_fu_705_p1 ),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h01)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_3 
       (.I0(bitoff_q3[1]),
        .I1(\q3_reg[0]_0 ),
        .I2(bitoff_q3[2]),
        .O(\sh_prom_cast_cast_cast_cast_reg_1469[4]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_4 
       (.I0(and_ln107_4_reg_1458),
        .I1(or_ln107_reg_1463),
        .I2(\q2_reg[3]_0 [1]),
        .I3(bitoff_q2[2]),
        .I4(bitoff_q2[1]),
        .I5(\q2_reg[3]_0 [0]),
        .O(\sh_prom_cast_cast_cast_cast_reg_1469[4]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_5 
       (.I0(\q0_reg[3]_0 [1]),
        .I1(\q0_reg[3]_0 [0]),
        .I2(bitoff_q0),
        .I3(\q0_reg[3]_0 [2]),
        .O(\grp_Reflection_coefficients_fu_113/sext_ln107_fu_705_p1 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h0000AAA9)) 
    \sh_prom_cast_cast_cast_cast_reg_1469[5]_i_1 
       (.I0(\q0_reg[3]_0 [2]),
        .I1(bitoff_q0),
        .I2(\q0_reg[3]_0 [0]),
        .I3(\q0_reg[3]_0 [1]),
        .I4(or_ln107_2_fu_738_p2__1),
        .O(D[4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
   (grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready,
    D,
    ap_enable_reg_pp0_iter1_reg,
    p_0_in,
    SS,
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg,
    ap_rst,
    ap_clk,
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
    Q,
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0,
    \ap_CS_fsm_reg[13] ,
    SR,
    \ap_CS_fsm_reg[13]_0 ,
    E,
    ap_done_cache_reg_0,
    temp_6_reg_370,
    shl_ln120_fu_139_p2,
    CO,
    L_num_3_fu_156_p2,
    sext_ln126_cast_reg_241);
  output grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready;
  output [1:0]D;
  output ap_enable_reg_pp0_iter1_reg;
  output [14:0]p_0_in;
  output [0:0]SS;
  output grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg;
  input ap_rst;
  input ap_clk;
  input grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg;
  input [1:0]Q;
  input grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0;
  input \ap_CS_fsm_reg[13] ;
  input [0:0]SR;
  input \ap_CS_fsm_reg[13]_0 ;
  input [0:0]E;
  input [3:0]ap_done_cache_reg_0;
  input [14:0]temp_6_reg_370;
  input [13:0]shl_ln120_fu_139_p2;
  input [0:0]CO;
  input [13:0]L_num_3_fu_156_p2;
  input [0:0]sext_ln126_cast_reg_241;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [13:0]L_num_3_fu_156_p2;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[13]_i_2_n_12 ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_12;
  wire [3:0]ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_12;
  wire ap_rst;
  wire grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready;
  wire grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg;
  wire grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0;
  wire grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg;
  wire [14:0]p_0_in;
  wire [0:0]sext_ln126_cast_reg_241;
  wire [13:0]shl_ln120_fu_139_p2;
  wire [14:0]temp_6_reg_370;

  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \L_num_fu_54[0]_i_1 
       (.I0(temp_6_reg_370[0]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(sext_ln126_cast_reg_241),
        .I4(CO),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \L_num_fu_54[10]_i_1 
       (.I0(temp_6_reg_370[10]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(shl_ln120_fu_139_p2[9]),
        .I4(CO),
        .I5(L_num_3_fu_156_p2[9]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \L_num_fu_54[11]_i_1 
       (.I0(temp_6_reg_370[11]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(shl_ln120_fu_139_p2[10]),
        .I4(CO),
        .I5(L_num_3_fu_156_p2[10]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \L_num_fu_54[12]_i_1 
       (.I0(temp_6_reg_370[12]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(shl_ln120_fu_139_p2[11]),
        .I4(CO),
        .I5(L_num_3_fu_156_p2[11]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \L_num_fu_54[13]_i_1 
       (.I0(temp_6_reg_370[13]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(shl_ln120_fu_139_p2[12]),
        .I4(CO),
        .I5(L_num_3_fu_156_p2[12]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \L_num_fu_54[14]_i_1 
       (.I0(E),
        .I1(ap_loop_init_int),
        .I2(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \L_num_fu_54[14]_i_2 
       (.I0(temp_6_reg_370[14]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(shl_ln120_fu_139_p2[13]),
        .I4(CO),
        .I5(L_num_3_fu_156_p2[13]),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \L_num_fu_54[1]_i_1 
       (.I0(temp_6_reg_370[1]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(shl_ln120_fu_139_p2[0]),
        .I4(CO),
        .I5(L_num_3_fu_156_p2[0]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \L_num_fu_54[2]_i_1 
       (.I0(temp_6_reg_370[2]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(shl_ln120_fu_139_p2[1]),
        .I4(CO),
        .I5(L_num_3_fu_156_p2[1]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \L_num_fu_54[3]_i_1 
       (.I0(temp_6_reg_370[3]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(shl_ln120_fu_139_p2[2]),
        .I4(CO),
        .I5(L_num_3_fu_156_p2[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \L_num_fu_54[4]_i_1 
       (.I0(temp_6_reg_370[4]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(shl_ln120_fu_139_p2[3]),
        .I4(CO),
        .I5(L_num_3_fu_156_p2[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \L_num_fu_54[5]_i_1 
       (.I0(temp_6_reg_370[5]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(shl_ln120_fu_139_p2[4]),
        .I4(CO),
        .I5(L_num_3_fu_156_p2[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \L_num_fu_54[62]_i_1 
       (.I0(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \L_num_fu_54[6]_i_1 
       (.I0(temp_6_reg_370[6]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(shl_ln120_fu_139_p2[5]),
        .I4(CO),
        .I5(L_num_3_fu_156_p2[5]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \L_num_fu_54[7]_i_1 
       (.I0(temp_6_reg_370[7]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(shl_ln120_fu_139_p2[6]),
        .I4(CO),
        .I5(L_num_3_fu_156_p2[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \L_num_fu_54[8]_i_1 
       (.I0(temp_6_reg_370[8]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(shl_ln120_fu_139_p2[7]),
        .I4(CO),
        .I5(L_num_3_fu_156_p2[7]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \L_num_fu_54[9]_i_1 
       (.I0(temp_6_reg_370[9]),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(shl_ln120_fu_139_p2[8]),
        .I4(CO),
        .I5(L_num_3_fu_156_p2[8]),
        .O(p_0_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[0]),
        .I4(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(E),
        .I1(ap_done_cache_reg_0[0]),
        .I2(ap_done_cache_reg_0[1]),
        .I3(ap_done_cache_reg_0[2]),
        .I4(ap_done_cache_reg_0[3]),
        .O(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFF4FFF4)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(\ap_CS_fsm[13]_i_2_n_12 ),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[13] ),
        .I3(SR),
        .I4(\ap_CS_fsm_reg[13]_0 ),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ap_CS_fsm[13]_i_2 
       (.I0(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I2(ap_done_cache),
        .O(\ap_CS_fsm[13]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__4
       (.I0(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I1(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_12),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    ap_loop_init_int_i_1__4
       (.I0(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready),
        .I3(ap_rst),
        .O(ap_loop_init_int_i_1__4_n_12));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_12),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \div_fu_50[14]_i_1 
       (.I0(grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(SS));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_25
   (D,
    grp_Autocorrelation_fu_103_L_ACF_address0,
    indata_ce0,
    \k_3_fu_30_reg[4] ,
    address0,
    WEBWE,
    \k_3_fu_30_reg[3] ,
    \k_3_fu_30_reg[1] ,
    \k_3_fu_30_reg[0] ,
    \k_3_fu_30_reg[4]_0 ,
    k_3_fu_30,
    add_ln76_fu_69_p2,
    ap_clk,
    ap_rst,
    ap_NS_fsm14_out,
    Q,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0,
    ram_reg_bram_1,
    \k_3_fu_30_reg[4]_1 ,
    ram_reg_bram_1_0,
    \k_3_fu_30_reg[4]_2 ,
    \k_3_fu_30_reg[3]_0 ,
    indata_ce0_0,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0,
    indata_ce0_1,
    indata_ce0_2,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    ram_reg_bram_1_3,
    ram_reg_bram_1_4,
    ram_reg_bram_1_5,
    \k_3_fu_30_reg[4]_3 );
  output [1:0]D;
  output [0:0]grp_Autocorrelation_fu_103_L_ACF_address0;
  output indata_ce0;
  output \k_3_fu_30_reg[4] ;
  output [2:0]address0;
  output [0:0]WEBWE;
  output \k_3_fu_30_reg[3] ;
  output \k_3_fu_30_reg[1] ;
  output \k_3_fu_30_reg[0] ;
  output \k_3_fu_30_reg[4]_0 ;
  output k_3_fu_30;
  output [0:0]add_ln76_fu_69_p2;
  input ap_clk;
  input ap_rst;
  input ap_NS_fsm14_out;
  input [11:0]Q;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg;
  input [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0;
  input ram_reg_bram_1;
  input \k_3_fu_30_reg[4]_1 ;
  input ram_reg_bram_1_0;
  input \k_3_fu_30_reg[4]_2 ;
  input \k_3_fu_30_reg[3]_0 ;
  input indata_ce0_0;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0;
  input indata_ce0_1;
  input indata_ce0_2;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0;
  input [2:0]ram_reg_bram_1_1;
  input [0:0]ram_reg_bram_1_2;
  input [1:0]ram_reg_bram_1_3;
  input ram_reg_bram_1_4;
  input ram_reg_bram_1_5;
  input \k_3_fu_30_reg[4]_3 ;

  wire [1:0]D;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire [0:0]add_ln76_fu_69_p2;
  wire [2:0]address0;
  wire ap_NS_fsm14_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_12;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_12;
  wire ap_rst;
  wire [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_address0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg;
  wire [0:0]grp_Autocorrelation_fu_103_L_ACF_address0;
  wire indata_ce0;
  wire indata_ce0_0;
  wire indata_ce0_1;
  wire indata_ce0_2;
  wire k_3_fu_30;
  wire \k_3_fu_30[3]_i_2_n_12 ;
  wire \k_3_fu_30_reg[0] ;
  wire \k_3_fu_30_reg[1] ;
  wire \k_3_fu_30_reg[3] ;
  wire \k_3_fu_30_reg[3]_0 ;
  wire \k_3_fu_30_reg[4] ;
  wire \k_3_fu_30_reg[4]_0 ;
  wire \k_3_fu_30_reg[4]_1 ;
  wire \k_3_fu_30_reg[4]_2 ;
  wire \k_3_fu_30_reg[4]_3 ;
  wire ram_reg_bram_0_i_172_n_12;
  wire ram_reg_bram_0_i_173_n_12;
  wire ram_reg_bram_0_i_174_n_12;
  wire ram_reg_bram_0_i_96_n_12;
  wire ram_reg_bram_0_i_98_n_12;
  wire ram_reg_bram_0_i_99_n_12;
  wire ram_reg_bram_1;
  wire ram_reg_bram_1_0;
  wire [2:0]ram_reg_bram_1_1;
  wire [0:0]ram_reg_bram_1_2;
  wire [1:0]ram_reg_bram_1_3;
  wire ram_reg_bram_1_4;
  wire ram_reg_bram_1_5;
  wire tmp_fu_56_p3;

  LUT6 #(
    .INIT(64'hAAAAAABABABAAABA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_NS_fsm14_out),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_done_cache),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .I5(tmp_fu_56_p3),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(tmp_fu_56_p3));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1__0
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_12),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFF38)) 
    ap_loop_init_int_i_1__0
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_rst),
        .O(ap_loop_init_int_i_1__0_n_12));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_12),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFC4)) 
    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_i_1
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_NS_fsm14_out),
        .O(\k_3_fu_30_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFBFB)) 
    indata_ce0_INST_0
       (.I0(D[1]),
        .I1(indata_ce0_0),
        .I2(Q[2]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0),
        .I4(indata_ce0_1),
        .I5(indata_ce0_2),
        .O(indata_ce0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h0808A808)) 
    indata_ce0_INST_0_i_1
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg),
        .I4(ap_loop_init_int),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \k_3_fu_30[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\k_3_fu_30_reg[4]_3 ),
        .O(add_ln76_fu_69_p2));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hED)) 
    \k_3_fu_30[1]_i_1 
       (.I0(\k_3_fu_30_reg[4]_3 ),
        .I1(ap_loop_init_int),
        .I2(\k_3_fu_30_reg[4]_1 ),
        .O(\k_3_fu_30_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \k_3_fu_30[2]_i_1 
       (.I0(\k_3_fu_30_reg[4]_1 ),
        .I1(\k_3_fu_30_reg[4]_3 ),
        .I2(ap_loop_init_int),
        .I3(\k_3_fu_30_reg[4]_2 ),
        .O(\k_3_fu_30_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hAFEFA010)) 
    \k_3_fu_30[3]_i_1 
       (.I0(\k_3_fu_30[3]_i_2_n_12 ),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\k_3_fu_30_reg[3]_0 ),
        .O(\k_3_fu_30_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h0FFF0EEE)) 
    \k_3_fu_30[3]_i_2 
       (.I0(\k_3_fu_30_reg[4]_1 ),
        .I1(\k_3_fu_30_reg[4]_3 ),
        .I2(ap_loop_init_int),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .I4(\k_3_fu_30_reg[4]_2 ),
        .O(\k_3_fu_30[3]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hC4)) 
    \k_3_fu_30[4]_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(k_3_fu_30));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \k_3_fu_30[4]_i_2 
       (.I0(\k_3_fu_30_reg[3]_0 ),
        .I1(\k_3_fu_30_reg[4]_1 ),
        .I2(\k_3_fu_30_reg[4]_3 ),
        .I3(\k_3_fu_30_reg[4]_2 ),
        .I4(ap_loop_init),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg),
        .O(\k_3_fu_30_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \k_3_fu_30[4]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'h8F8080808F808F80)) 
    ram_reg_bram_0_i_10
       (.I0(ram_reg_bram_1_1[0]),
        .I1(ram_reg_bram_1_2),
        .I2(ram_reg_bram_1_3[1]),
        .I3(ram_reg_bram_1_4),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_1_5),
        .O(address0[0]));
  LUT6 #(
    .INIT(64'hB8888888B8B88888)) 
    ram_reg_bram_0_i_172
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0),
        .I1(Q[11]),
        .I2(Q[1]),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg),
        .O(ram_reg_bram_0_i_172_n_12));
  LUT6 #(
    .INIT(64'h5555D5FFFFFFD5FF)) 
    ram_reg_bram_0_i_173
       (.I0(ram_reg_bram_1_0),
        .I1(ap_loop_init_int),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .I3(\k_3_fu_30_reg[4]_2 ),
        .I4(Q[11]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0[2]),
        .O(ram_reg_bram_0_i_173_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7477)) 
    ram_reg_bram_0_i_174
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0[1]),
        .I1(Q[11]),
        .I2(ap_loop_init),
        .I3(\k_3_fu_30_reg[4]_1 ),
        .I4(Q[7]),
        .I5(Q[3]),
        .O(ram_reg_bram_0_i_174_n_12));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_bram_0_i_175
       (.I0(\k_3_fu_30_reg[4]_3 ),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_address0));
  LUT6 #(
    .INIT(64'h8F80808080808080)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_1_1[2]),
        .I1(ram_reg_bram_1_2),
        .I2(ram_reg_bram_1_3[1]),
        .I3(ram_reg_bram_1_0),
        .I4(ram_reg_bram_0_i_96_n_12),
        .I5(ram_reg_bram_1_4),
        .O(address0[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_bram_0_i_84
       (.I0(ram_reg_bram_1_3[0]),
        .I1(ram_reg_bram_0_i_172_n_12),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(Q[10]),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'h808080808F8F808F)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_1_1[1]),
        .I1(ram_reg_bram_1_2),
        .I2(ram_reg_bram_1_3[1]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(ram_reg_bram_0_i_98_n_12),
        .O(address0[1]));
  LUT6 #(
    .INIT(64'h00000000BBBBB888)) 
    ram_reg_bram_0_i_96
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0[3]),
        .I1(Q[11]),
        .I2(ap_loop_init_int),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg),
        .I4(\k_3_fu_30_reg[3]_0 ),
        .I5(Q[6]),
        .O(ram_reg_bram_0_i_96_n_12));
  LUT6 #(
    .INIT(64'hFFFFFF54FFFFFF55)) 
    ram_reg_bram_0_i_97
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[10]),
        .I4(Q[9]),
        .I5(ram_reg_bram_0_i_173_n_12),
        .O(grp_Autocorrelation_fu_103_L_ACF_address0));
  LUT6 #(
    .INIT(64'h00000000000000F8)) 
    ram_reg_bram_0_i_98
       (.I0(ram_reg_bram_1),
        .I1(ram_reg_bram_0_i_174_n_12),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(Q[6]),
        .O(ram_reg_bram_0_i_98_n_12));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    ram_reg_bram_0_i_99
       (.I0(Q[7]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_address0),
        .I4(Q[11]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0[0]),
        .O(ram_reg_bram_0_i_99_n_12));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_26
   (\k_2_fu_44_reg[1] ,
    \ap_CS_fsm_reg[14] ,
    indata_address1,
    \k_2_fu_44_reg[0] ,
    D,
    ap_NS_fsm14_out,
    \ap_CS_fsm_reg[3] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg,
    add_ln64_fu_89_p2,
    ap_loop_init_int_reg_0,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_1,
    ap_rst_0,
    k_2_fu_440,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready,
    ap_rst,
    ap_clk,
    \indata_address1[6] ,
    \k_2_fu_44_reg[4] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
    Q,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1,
    \k_2_fu_44_reg[4]_0 ,
    \indata_address1[6]_0 ,
    \indata_address1[6]_1 ,
    icmp_ln62_1_reg_1381,
    ap_loop_exit_ready_pp0_iter3_reg,
    icmp_ln62_1_fu_742_p2,
    ap_enable_reg_pp0_iter1_reg,
    \k_2_fu_44_reg[4]_1 ,
    \k_2_fu_44_reg[4]_2 ,
    \k_2_fu_44_reg[4]_3 ,
    \k_2_fu_44_reg[7] ,
    \k_2_fu_44_reg[7]_0 ,
    \k_2_fu_44_reg[7]_1 ,
    \k_2_fu_44_reg[5] ,
    \k_2_fu_44_reg[5]_0 );
  output \k_2_fu_44_reg[1] ;
  output \ap_CS_fsm_reg[14] ;
  output [1:0]indata_address1;
  output [0:0]\k_2_fu_44_reg[0] ;
  output [0:0]D;
  output ap_NS_fsm14_out;
  output \ap_CS_fsm_reg[3] ;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg;
  output [6:0]add_ln64_fu_89_p2;
  output ap_loop_init_int_reg_0;
  output [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0;
  output [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_1;
  output ap_rst_0;
  output k_2_fu_440;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready;
  input ap_rst;
  input ap_clk;
  input \indata_address1[6] ;
  input \k_2_fu_44_reg[4] ;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg;
  input [2:0]Q;
  input [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1;
  input \k_2_fu_44_reg[4]_0 ;
  input [1:0]\indata_address1[6]_0 ;
  input \indata_address1[6]_1 ;
  input icmp_ln62_1_reg_1381;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input icmp_ln62_1_fu_742_p2;
  input ap_enable_reg_pp0_iter1_reg;
  input \k_2_fu_44_reg[4]_1 ;
  input \k_2_fu_44_reg[4]_2 ;
  input \k_2_fu_44_reg[4]_3 ;
  input \k_2_fu_44_reg[7] ;
  input \k_2_fu_44_reg[7]_0 ;
  input \k_2_fu_44_reg[7]_1 ;
  input \k_2_fu_44_reg[5] ;
  input \k_2_fu_44_reg[5]_0 ;

  wire [0:0]D;
  wire [2:0]Q;
  wire [6:0]add_ln64_fu_89_p2;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_NS_fsm14_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_12;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_12;
  wire ap_loop_init_int_reg_0;
  wire ap_rst;
  wire ap_rst_0;
  wire [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_1;
  wire [6:3]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1;
  wire icmp_ln62_1_fu_742_p2;
  wire icmp_ln62_1_reg_1381;
  wire [1:0]indata_address1;
  wire \indata_address1[6] ;
  wire [1:0]\indata_address1[6]_0 ;
  wire \indata_address1[6]_1 ;
  wire k_2_fu_440;
  wire [0:0]\k_2_fu_44_reg[0] ;
  wire \k_2_fu_44_reg[1] ;
  wire \k_2_fu_44_reg[4] ;
  wire \k_2_fu_44_reg[4]_0 ;
  wire \k_2_fu_44_reg[4]_1 ;
  wire \k_2_fu_44_reg[4]_2 ;
  wire \k_2_fu_44_reg[4]_3 ;
  wire \k_2_fu_44_reg[5] ;
  wire \k_2_fu_44_reg[5]_0 ;
  wire \k_2_fu_44_reg[7] ;
  wire \k_2_fu_44_reg[7]_0 ;
  wire \k_2_fu_44_reg[7]_1 ;

  LUT6 #(
    .INIT(64'hAEAEAAAEAAAAAAAA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(Q[0]),
        .I1(icmp_ln62_1_reg_1381),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_cache),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I5(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hAA20AAAA)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(Q[1]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(icmp_ln62_1_reg_1381),
        .O(ap_NS_fsm14_out));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_12),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h3200)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_rst),
        .I2(ap_loop_init_int),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .O(ap_rst_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_12));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_12),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFF88F888)) 
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(icmp_ln62_1_fu_742_p2),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \indata_addr_reg_143[7]_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(\k_2_fu_44_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .O(\k_2_fu_44_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFAEEEAAAAAEEE)) 
    \indata_address1[1]_INST_0_i_2 
       (.I0(\indata_address1[6] ),
        .I1(\k_2_fu_44_reg[4] ),
        .I2(ap_loop_init_int),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I4(Q[2]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1[0]),
        .O(\k_2_fu_44_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    \indata_address1[2]_INST_0_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1[1]),
        .I1(Q[2]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\k_2_fu_44_reg[4]_0 ),
        .O(\ap_CS_fsm_reg[14] ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \indata_address1[3]_INST_0 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1[3]),
        .I1(Q[2]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1[2]),
        .I3(\indata_address1[6] ),
        .I4(\indata_address1[6]_0 [0]),
        .I5(\indata_address1[6]_1 ),
        .O(indata_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \indata_address1[3]_INST_0_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_2_fu_44_reg[4]_2 ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \indata_address1[4]_INST_0_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_2_fu_44_reg[4]_3 ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_1));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \indata_address1[6]_INST_0 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1[6]),
        .I1(Q[2]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1[3]),
        .I3(\indata_address1[6] ),
        .I4(\indata_address1[6]_0 [1]),
        .I5(\indata_address1[6]_1 ),
        .O(indata_address1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \indata_address1[6]_INST_0_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_2_fu_44_reg[7] ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \indata_address1[7]_INST_0_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \k_2_fu_44[0]_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_2_fu_44_reg[4]_1 ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \k_2_fu_44[1]_i_1 
       (.I0(\k_2_fu_44_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(\k_2_fu_44_reg[4]_1 ),
        .O(add_ln64_fu_89_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \k_2_fu_44[2]_i_1 
       (.I0(\k_2_fu_44_reg[4]_1 ),
        .I1(\k_2_fu_44_reg[4] ),
        .I2(ap_loop_init_int),
        .I3(\k_2_fu_44_reg[4]_0 ),
        .O(add_ln64_fu_89_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \k_2_fu_44[3]_i_1 
       (.I0(\k_2_fu_44_reg[4] ),
        .I1(\k_2_fu_44_reg[4]_1 ),
        .I2(\k_2_fu_44_reg[4]_0 ),
        .I3(ap_loop_init_int),
        .I4(\k_2_fu_44_reg[4]_2 ),
        .O(add_ln64_fu_89_p2[2]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \k_2_fu_44[4]_i_1 
       (.I0(\k_2_fu_44_reg[4]_0 ),
        .I1(\k_2_fu_44_reg[4]_1 ),
        .I2(\k_2_fu_44_reg[4] ),
        .I3(\k_2_fu_44_reg[4]_2 ),
        .I4(ap_loop_init_int_reg_0),
        .I5(\k_2_fu_44_reg[4]_3 ),
        .O(add_ln64_fu_89_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \k_2_fu_44[5]_i_1 
       (.I0(\k_2_fu_44_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(\k_2_fu_44_reg[5]_0 ),
        .O(add_ln64_fu_89_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \k_2_fu_44[6]_i_1 
       (.I0(\k_2_fu_44_reg[7]_0 ),
        .I1(ap_loop_init_int),
        .I2(\k_2_fu_44_reg[7] ),
        .O(add_ln64_fu_89_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \k_2_fu_44[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(k_2_fu_440));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \k_2_fu_44[7]_i_2 
       (.I0(\k_2_fu_44_reg[7] ),
        .I1(\k_2_fu_44_reg[7]_0 ),
        .I2(ap_loop_init_int),
        .I3(\k_2_fu_44_reg[7]_1 ),
        .O(add_ln64_fu_89_p2[6]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_27
   (indata_address1,
    add_ln143_fu_81_p2,
    \idx77_fu_36_reg[0] ,
    D,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg,
    \ap_CS_fsm_reg[0] ,
    grp_Autocorrelation_fu_103_ap_start_reg_reg,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0,
    idx77_fu_360,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_1,
    ap_clk,
    ap_rst,
    Q,
    indata_address1_2_sp_1,
    \indata_address1[7] ,
    indata_address1_0_sp_1,
    indata_address1_1_sp_1,
    \indata_address1[2]_0 ,
    indata_address1_4_sp_1,
    \indata_address1[4]_0 ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
    \indata_address1[7]_0 ,
    indata_address1_5_sp_1,
    \indata_address1[5]_0 ,
    \indata_address1[7]_1 ,
    \indata_address1[7]_2 ,
    \ap_CS_fsm_reg[22] ,
    icmp_ln62_reg_1377,
    grp_Autocorrelation_fu_103_ap_start_reg,
    \idx77_fu_36_reg[4] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0,
    \ap_CS_fsm_reg[1] ,
    ap_start,
    \idx77_fu_36_reg[4]_0 ,
    \idx77_fu_36_reg[4]_1 ,
    \idx77_fu_36_reg[4]_2 ,
    \idx77_fu_36_reg[7] ,
    \idx77_fu_36_reg[7]_0 ,
    \idx77_fu_36_reg[5] );
  output [5:0]indata_address1;
  output [7:0]add_ln143_fu_81_p2;
  output [0:0]\idx77_fu_36_reg[0] ;
  output [1:0]D;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg;
  output \ap_CS_fsm_reg[0] ;
  output [1:0]grp_Autocorrelation_fu_103_ap_start_reg_reg;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0;
  output idx77_fu_360;
  output [1:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_1;
  input ap_clk;
  input ap_rst;
  input [5:0]Q;
  input indata_address1_2_sp_1;
  input \indata_address1[7] ;
  input indata_address1_0_sp_1;
  input indata_address1_1_sp_1;
  input \indata_address1[2]_0 ;
  input indata_address1_4_sp_1;
  input \indata_address1[4]_0 ;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg;
  input \indata_address1[7]_0 ;
  input indata_address1_5_sp_1;
  input \indata_address1[5]_0 ;
  input \indata_address1[7]_1 ;
  input \indata_address1[7]_2 ;
  input \ap_CS_fsm_reg[22] ;
  input icmp_ln62_reg_1377;
  input grp_Autocorrelation_fu_103_ap_start_reg;
  input \idx77_fu_36_reg[4] ;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input ap_start;
  input \idx77_fu_36_reg[4]_0 ;
  input \idx77_fu_36_reg[4]_1 ;
  input \idx77_fu_36_reg[4]_2 ;
  input \idx77_fu_36_reg[7] ;
  input \idx77_fu_36_reg[7]_0 ;
  input \idx77_fu_36_reg[5] ;

  wire [1:0]D;
  wire [5:0]Q;
  wire [7:0]add_ln143_fu_81_p2;
  wire \ap_CS_fsm_reg[0] ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[22] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_12;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_12;
  wire ap_rst;
  wire ap_start;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0;
  wire [1:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_1;
  wire [2:2]grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1;
  wire grp_Autocorrelation_fu_103_ap_ready;
  wire grp_Autocorrelation_fu_103_ap_start_reg;
  wire [1:0]grp_Autocorrelation_fu_103_ap_start_reg_reg;
  wire icmp_ln62_reg_1377;
  wire idx77_fu_360;
  wire \idx77_fu_36[4]_i_2_n_12 ;
  wire \idx77_fu_36[7]_i_3_n_12 ;
  wire \idx77_fu_36[7]_i_5_n_12 ;
  wire [0:0]\idx77_fu_36_reg[0] ;
  wire \idx77_fu_36_reg[4] ;
  wire \idx77_fu_36_reg[4]_0 ;
  wire \idx77_fu_36_reg[4]_1 ;
  wire \idx77_fu_36_reg[4]_2 ;
  wire \idx77_fu_36_reg[5] ;
  wire \idx77_fu_36_reg[7] ;
  wire \idx77_fu_36_reg[7]_0 ;
  wire [5:0]indata_address1;
  wire \indata_address1[1]_INST_0_i_1_n_12 ;
  wire \indata_address1[2]_0 ;
  wire \indata_address1[4]_0 ;
  wire \indata_address1[5]_0 ;
  wire \indata_address1[7] ;
  wire \indata_address1[7]_0 ;
  wire \indata_address1[7]_1 ;
  wire \indata_address1[7]_2 ;
  wire indata_address1_0_sn_1;
  wire indata_address1_1_sn_1;
  wire indata_address1_2_sn_1;
  wire indata_address1_4_sn_1;
  wire indata_address1_5_sn_1;

  assign indata_address1_0_sn_1 = indata_address1_0_sp_1;
  assign indata_address1_1_sn_1 = indata_address1_1_sp_1;
  assign indata_address1_2_sn_1 = indata_address1_2_sp_1;
  assign indata_address1_4_sn_1 = indata_address1_4_sp_1;
  assign indata_address1_5_sn_1 = indata_address1_5_sp_1;
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_Autocorrelation_fu_103_ap_ready),
        .I1(grp_Autocorrelation_fu_103_ap_start_reg),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(Q[5]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I3(ap_done_cache),
        .I4(icmp_ln62_reg_1377),
        .O(grp_Autocorrelation_fu_103_ap_ready));
  LUT6 #(
    .INIT(64'hFF454545FF000000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(grp_Autocorrelation_fu_103_ap_ready),
        .I1(grp_Autocorrelation_fu_103_ap_start_reg),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[1] [0]),
        .I4(ap_start),
        .I5(\ap_CS_fsm_reg[1] [1]),
        .O(grp_Autocorrelation_fu_103_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hAAAAEEAEAAAAAAAA)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(icmp_ln62_reg_1377),
        .I2(ap_done_cache),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready),
        .I5(Q[5]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(grp_Autocorrelation_fu_103_ap_ready),
        .I1(grp_Autocorrelation_fu_103_ap_start_reg),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .O(grp_Autocorrelation_fu_103_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__2
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_12),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_rst),
        .I1(ap_loop_init_int),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready),
        .O(ap_loop_init_int_i_1__3_n_12));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_init_int_i_2__0
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I2(\idx77_fu_36[7]_i_3_n_12 ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_12),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_i_1
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_Autocorrelation_fu_103_ap_start_reg_i_1
       (.I0(grp_Autocorrelation_fu_103_ap_ready),
        .I1(\ap_CS_fsm_reg[1] [0]),
        .I2(ap_start),
        .I3(grp_Autocorrelation_fu_103_ap_start_reg),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx77_fu_36[1]_i_1 
       (.I0(\idx77_fu_36_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(\idx77_fu_36_reg[4]_2 ),
        .O(add_ln143_fu_81_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \idx77_fu_36[2]_i_1 
       (.I0(\idx77_fu_36_reg[4]_2 ),
        .I1(\idx77_fu_36_reg[4] ),
        .I2(ap_loop_init_int),
        .I3(\idx77_fu_36_reg[4]_0 ),
        .O(add_ln143_fu_81_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \idx77_fu_36[3]_i_1 
       (.I0(\idx77_fu_36_reg[4] ),
        .I1(\idx77_fu_36_reg[4]_2 ),
        .I2(\idx77_fu_36_reg[4]_0 ),
        .I3(ap_loop_init_int),
        .I4(\idx77_fu_36_reg[4]_1 ),
        .O(add_ln143_fu_81_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \idx77_fu_36[4]_i_1 
       (.I0(\idx77_fu_36_reg[4]_0 ),
        .I1(\idx77_fu_36_reg[4]_2 ),
        .I2(\idx77_fu_36_reg[4] ),
        .I3(\idx77_fu_36_reg[4]_1 ),
        .I4(\idx77_fu_36[4]_i_2_n_12 ),
        .I5(\indata_address1[4]_0 ),
        .O(add_ln143_fu_81_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \idx77_fu_36[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .O(\idx77_fu_36[4]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \idx77_fu_36[5]_i_1 
       (.I0(\idx77_fu_36_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(\indata_address1[5]_0 ),
        .O(add_ln143_fu_81_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \idx77_fu_36[6]_i_1 
       (.I0(\idx77_fu_36_reg[7]_0 ),
        .I1(ap_loop_init_int),
        .I2(\idx77_fu_36_reg[7] ),
        .O(add_ln143_fu_81_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \idx77_fu_36[7]_i_1 
       (.I0(\idx77_fu_36[7]_i_3_n_12 ),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(idx77_fu_360));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \idx77_fu_36[7]_i_2 
       (.I0(\idx77_fu_36_reg[7] ),
        .I1(\idx77_fu_36_reg[7]_0 ),
        .I2(ap_loop_init_int),
        .I3(\indata_address1[7]_2 ),
        .O(add_ln143_fu_81_p2[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \idx77_fu_36[7]_i_3 
       (.I0(\idx77_fu_36_reg[4]_0 ),
        .I1(\idx77_fu_36_reg[4]_1 ),
        .I2(\idx77_fu_36_reg[4]_2 ),
        .I3(\idx77_fu_36_reg[4] ),
        .I4(\idx77_fu_36[7]_i_5_n_12 ),
        .O(\idx77_fu_36[7]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \idx77_fu_36[7]_i_5 
       (.I0(\indata_address1[5]_0 ),
        .I1(\indata_address1[4]_0 ),
        .I2(\indata_address1[7]_2 ),
        .I3(\idx77_fu_36_reg[7] ),
        .O(\idx77_fu_36[7]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \indata_addr_reg_118[0]_i_1 
       (.I0(\idx77_fu_36_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .O(\idx77_fu_36_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \indata_addr_reg_118[7]_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hBBBFBFBFBBBFBBBB)) 
    \indata_address1[0]_INST_0 
       (.I0(Q[4]),
        .I1(indata_address1_2_sn_1),
        .I2(Q[1]),
        .I3(add_ln143_fu_81_p2[0]),
        .I4(\indata_address1[7] ),
        .I5(indata_address1_0_sn_1),
        .O(indata_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \indata_address1[0]_INST_0_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\idx77_fu_36_reg[4]_2 ),
        .O(add_ln143_fu_81_p2[0]));
  LUT6 #(
    .INIT(64'h0000FFFF000000F4)) 
    \indata_address1[1]_INST_0 
       (.I0(\indata_address1[1]_INST_0_i_1_n_12 ),
        .I1(indata_address1_1_sn_1),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(indata_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h88080808)) 
    \indata_address1[1]_INST_0_i_1 
       (.I0(Q[5]),
        .I1(icmp_ln62_reg_1377),
        .I2(\idx77_fu_36_reg[4] ),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .O(\indata_address1[1]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h1511151515111111)) 
    \indata_address1[2]_INST_0 
       (.I0(Q[4]),
        .I1(indata_address1_2_sn_1),
        .I2(Q[1]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1),
        .I4(\indata_address1[7] ),
        .I5(\indata_address1[2]_0 ),
        .O(indata_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \indata_address1[2]_INST_0_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\idx77_fu_36_reg[4]_0 ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \indata_address1[3]_INST_0_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\idx77_fu_36_reg[4]_1 ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_1[0]));
  LUT6 #(
    .INIT(64'h0000000022E2E2E2)) 
    \indata_address1[4]_INST_0 
       (.I0(indata_address1_4_sn_1),
        .I1(\indata_address1[7] ),
        .I2(\indata_address1[4]_0 ),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I5(\indata_address1[7]_0 ),
        .O(indata_address1[3]));
  LUT6 #(
    .INIT(64'h0000000022E2E2E2)) 
    \indata_address1[5]_INST_0 
       (.I0(indata_address1_5_sn_1),
        .I1(\indata_address1[7] ),
        .I2(\indata_address1[5]_0 ),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I5(\indata_address1[7]_0 ),
        .O(indata_address1[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \indata_address1[6]_INST_0_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\idx77_fu_36_reg[7] ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_1[1]));
  LUT6 #(
    .INIT(64'h0000000022E2E2E2)) 
    \indata_address1[7]_INST_0 
       (.I0(\indata_address1[7]_1 ),
        .I1(\indata_address1[7] ),
        .I2(\indata_address1[7]_2 ),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg),
        .I5(\indata_address1[7]_0 ),
        .O(indata_address1[5]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_28
   (grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0,
    \ap_CS_fsm_reg[21] ,
    D,
    address1,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg,
    add_ln137_fu_74_p2,
    ap_rst_0,
    k_fu_320,
    ap_clk,
    icmp_ln62_reg_1377,
    k_fu_32_reg,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
    Q,
    ram_reg_bram_1,
    ram_reg_bram_0,
    ap_rst,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3);
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0;
  output \ap_CS_fsm_reg[21] ;
  output [0:0]D;
  output [3:0]address1;
  output [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg;
  output [4:0]add_ln137_fu_74_p2;
  output ap_rst_0;
  output k_fu_320;
  input ap_clk;
  input icmp_ln62_reg_1377;
  input [4:0]k_fu_32_reg;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg;
  input [9:0]Q;
  input ram_reg_bram_1;
  input ram_reg_bram_0;
  input ap_rst;
  input ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;

  wire [0:0]D;
  wire [9:0]Q;
  wire [4:0]add_ln137_fu_74_p2;
  wire [3:0]address1;
  wire \ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_12;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_12;
  wire ap_rst;
  wire ap_rst_0;
  wire [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0;
  wire icmp_ln62_reg_1377;
  wire k_fu_320;
  wire [4:0]k_fu_32_reg;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_i_90_n_12;
  wire ram_reg_bram_1;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \L_ACF_addr_reg_102[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .I2(k_fu_32_reg[0]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \L_ACF_addr_reg_102[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .I2(k_fu_32_reg[1]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \L_ACF_addr_reg_102[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .I2(k_fu_32_reg[2]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \L_ACF_addr_reg_102[3]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .I2(k_fu_32_reg[3]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1[3]));
  LUT6 #(
    .INIT(64'hFAFFBBBBAAAAAAAA)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(Q[8]),
        .I1(ap_done_cache),
        .I2(ap_loop_init_int),
        .I3(k_fu_32_reg[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .I5(Q[9]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h22A20080)) 
    \ap_CS_fsm[22]_i_2 
       (.I0(Q[9]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .I2(k_fu_32_reg[4]),
        .I3(ap_loop_init_int),
        .I4(ap_done_cache),
        .O(\ap_CS_fsm_reg[21] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h000022E2)) 
    ap_done_cache_i_1__3
       (.I0(ap_done_cache),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .I2(k_fu_32_reg[4]),
        .I3(ap_loop_init_int),
        .I4(ap_rst),
        .O(ap_done_cache_i_1__3_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_12),
        .Q(ap_done_cache),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4500)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst),
        .I1(ap_loop_init_int),
        .I2(k_fu_32_reg[4]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .O(ap_rst_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hF3F8)) 
    ap_loop_init_int_i_1__2
       (.I0(k_fu_32_reg[4]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .I2(ap_rst),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__2_n_12));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_12),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFFA2)) 
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_i_1
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .I1(k_fu_32_reg[4]),
        .I2(ap_loop_init_int),
        .I3(Q[8]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0A00888800000000)) 
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_i_2
       (.I0(icmp_ln62_reg_1377),
        .I1(ap_done_cache),
        .I2(ap_loop_init_int),
        .I3(k_fu_32_reg[4]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .I5(Q[9]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \k_fu_32[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(k_fu_32_reg[0]),
        .O(add_ln137_fu_74_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \k_fu_32[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(k_fu_32_reg[0]),
        .I2(k_fu_32_reg[1]),
        .O(add_ln137_fu_74_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hEEEB)) 
    \k_fu_32[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(k_fu_32_reg[2]),
        .I2(k_fu_32_reg[0]),
        .I3(k_fu_32_reg[1]),
        .O(add_ln137_fu_74_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h44444441)) 
    \k_fu_32[3]_i_1 
       (.I0(ap_loop_init_int),
        .I1(k_fu_32_reg[3]),
        .I2(k_fu_32_reg[0]),
        .I3(k_fu_32_reg[1]),
        .I4(k_fu_32_reg[2]),
        .O(add_ln137_fu_74_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \k_fu_32[4]_i_1 
       (.I0(k_fu_32_reg[4]),
        .I1(ap_loop_init_int),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .O(k_fu_320));
  LUT6 #(
    .INIT(64'h0F000F000F000E01)) 
    \k_fu_32[4]_i_2 
       (.I0(k_fu_32_reg[1]),
        .I1(k_fu_32_reg[0]),
        .I2(ap_loop_init_int),
        .I3(k_fu_32_reg[4]),
        .I4(k_fu_32_reg[2]),
        .I5(k_fu_32_reg[3]),
        .O(add_ln137_fu_74_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF40)) 
    ram_reg_bram_0_i_3
       (.I0(Q[2]),
        .I1(ram_reg_bram_1),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1[3]),
        .I3(Q[3]),
        .I4(ram_reg_bram_0),
        .I5(Q[7]),
        .O(address1[3]));
  LUT6 #(
    .INIT(64'h5555555555550001)) 
    ram_reg_bram_0_i_4
       (.I0(Q[7]),
        .I1(ram_reg_bram_0),
        .I2(Q[3]),
        .I3(ram_reg_bram_0_i_90_n_12),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(address1[2]));
  LUT6 #(
    .INIT(64'h4444454445444544)) 
    ram_reg_bram_0_i_5
       (.I0(Q[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_1),
        .I3(k_fu_32_reg[1]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(address1[1]));
  LUT6 #(
    .INIT(64'h5555444055555555)) 
    ram_reg_bram_0_i_6
       (.I0(Q[7]),
        .I1(ram_reg_bram_0_2),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1[0]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(ram_reg_bram_0_3),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'h1110101011111111)) 
    ram_reg_bram_0_i_90
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg),
        .I5(k_fu_32_reg[2]),
        .O(ram_reg_bram_0_i_90_n_12));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_29
   (ap_loop_init_int,
    indata_address0,
    \idx_load_reg_864_reg[0] ,
    \idx_load_reg_864_reg[4] ,
    \idx_load_reg_864_reg[5] ,
    \idx_load_reg_864_reg[7] ,
    D,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[0] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3,
    i_fu_90_reg_1_sp_1,
    i_fu_90_reg_3_sp_1,
    i_fu_90,
    empty_fu_94,
    empty_83_fu_106,
    empty_87_fu_122,
    empty_85_fu_114,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0,
    \idx_fu_86_reg[3] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4,
    i_11_fu_417_p2,
    empty_88_fu_126,
    SR,
    O,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11,
    \add_ln122_reg_1739_reg[7] ,
    \add_ln122_reg_1739_reg[15] ,
    \add_ln122_reg_1739_reg[23] ,
    \add_ln122_reg_1739_reg[31] ,
    \add_ln122_reg_1739_reg[39] ,
    \add_ln122_reg_1739_reg[47] ,
    \add_ln122_reg_1739_reg[55] ,
    \add_ln122_reg_1739_reg[63] ,
    \add_ln121_reg_1734_reg[7] ,
    \add_ln121_reg_1734_reg[15] ,
    \add_ln121_reg_1734_reg[23] ,
    \add_ln121_reg_1734_reg[31] ,
    \add_ln121_reg_1734_reg[39] ,
    \add_ln121_reg_1734_reg[47] ,
    \add_ln121_reg_1734_reg[55] ,
    \add_ln121_reg_1734_reg[63] ,
    \add_ln120_reg_1688_reg[7] ,
    \add_ln120_reg_1688_reg[15] ,
    \add_ln120_reg_1688_reg[23] ,
    \add_ln120_reg_1688_reg[31] ,
    \add_ln120_reg_1688_reg[39] ,
    \add_ln120_reg_1688_reg[47] ,
    \add_ln120_reg_1688_reg[55] ,
    \add_ln120_reg_1688_reg[63] ,
    \add_ln119_reg_1729_reg[7] ,
    \add_ln119_reg_1729_reg[15] ,
    \add_ln119_reg_1729_reg[23] ,
    \add_ln119_reg_1729_reg[31] ,
    \add_ln119_reg_1729_reg[39] ,
    \add_ln119_reg_1729_reg[47] ,
    \add_ln119_reg_1729_reg[55] ,
    \add_ln119_reg_1729_reg[63] ,
    \add_ln118_reg_1724_reg[7] ,
    \add_ln118_reg_1724_reg[15] ,
    \add_ln118_reg_1724_reg[23] ,
    \add_ln118_reg_1724_reg[31] ,
    \add_ln118_reg_1724_reg[39] ,
    \add_ln118_reg_1724_reg[47] ,
    \add_ln118_reg_1724_reg[55] ,
    \add_ln118_reg_1724_reg[63] ,
    \add_ln117_reg_1719_reg[7] ,
    \add_ln117_reg_1719_reg[15] ,
    \add_ln117_reg_1719_reg[23] ,
    \add_ln117_reg_1719_reg[31] ,
    \add_ln117_reg_1719_reg[39] ,
    \add_ln117_reg_1719_reg[47] ,
    \add_ln117_reg_1719_reg[55] ,
    \add_ln117_reg_1719_reg[63] ,
    \add_ln116_reg_1714_reg[7] ,
    \add_ln116_reg_1714_reg[15] ,
    \add_ln116_reg_1714_reg[23] ,
    \add_ln116_reg_1714_reg[31] ,
    \add_ln116_reg_1714_reg[39] ,
    \add_ln116_reg_1714_reg[47] ,
    \add_ln116_reg_1714_reg[55] ,
    \add_ln116_reg_1714_reg[63] ,
    \add_ln115_reg_1709_reg[7] ,
    \add_ln115_reg_1709_reg[15] ,
    \add_ln115_reg_1709_reg[23] ,
    \add_ln115_reg_1709_reg[31] ,
    \add_ln115_reg_1709_reg[39] ,
    \add_ln115_reg_1709_reg[47] ,
    \add_ln115_reg_1709_reg[55] ,
    \add_ln115_reg_1709_reg[63] ,
    ap_rst,
    ap_clk,
    \indata_address0[2] ,
    \indata_address0[2]_0 ,
    \indata_address0[2]_1 ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0,
    \indata_address0[2]_2 ,
    idx_load_reg_864,
    Q,
    \indata_address1[0] ,
    \ap_CS_fsm_reg[14]_0 ,
    add_ln64_fu_89_p2,
    \indata_address1[4] ,
    \indata_address1[4]_0 ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1,
    \indata_address1[7] ,
    \indata_address1[5] ,
    \indata_address1[7]_0 ,
    ap_loop_init_int_reg_0,
    ap_done_cache_reg_0,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready,
    P,
    \empty_86_fu_118_reg[63] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2,
    \empty_84_fu_110_reg[63] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4,
    \empty_82_fu_102_reg[63] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6,
    \empty_88_fu_126_reg[63] ,
    \empty_87_fu_122_reg[63] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1,
    \empty_85_fu_114_reg[63] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3,
    \empty_83_fu_106_reg[63] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5,
    \icmp_ln124_reg_875_reg[0] ,
    i_fu_90_reg,
    ap_enable_reg_pp0_iter0_reg,
    \indata_address0[2]_INST_0_i_2_0 ,
    \indata_address0[2]_INST_0_i_2_1 ,
    \indata_address0[2]_INST_0_i_2_2 ,
    \indata_address1[6] ,
    \indata_address1[6]_0 ,
    \indata_address0[3]_INST_0_i_1 ,
    \indata_address0[3]_INST_0_i_1_0 ,
    \indata_address0[5]_INST_0_i_1 ,
    \indata_address0[6]_INST_0_i_3_0 ,
    \indata_address0[7]_INST_0_i_1 ,
    \indata_address0[7]_INST_0_i_5_0 ,
    \empty_fu_94_reg[63] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8,
    \empty_fu_94_reg[63]_0 ,
    \empty_81_fu_98_reg[63] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7,
    \empty_81_fu_98_reg[63]_0 ,
    i_fu_90_reg_5_sp_1,
    i_fu_90_reg_6_sp_1,
    ap_enable_reg_pp0_iter1,
    i_fu_90_reg_0_sp_1,
    S,
    \empty_88_fu_126_reg[15] ,
    \empty_88_fu_126_reg[23] ,
    \empty_88_fu_126_reg[31] ,
    \empty_88_fu_126_reg[39] ,
    \empty_88_fu_126_reg[47] ,
    \empty_88_fu_126_reg[55] ,
    \empty_88_fu_126_reg[63]_0 ,
    \empty_87_fu_122_reg[7] ,
    \empty_87_fu_122_reg[15] ,
    \empty_87_fu_122_reg[23] ,
    \empty_87_fu_122_reg[31] ,
    \empty_86_fu_118_reg[7] ,
    \empty_86_fu_118_reg[15] ,
    \empty_86_fu_118_reg[23] ,
    \empty_86_fu_118_reg[31] ,
    \empty_85_fu_114_reg[7] ,
    \empty_85_fu_114_reg[15] ,
    \empty_85_fu_114_reg[23] ,
    \empty_85_fu_114_reg[31] ,
    \empty_84_fu_110_reg[7] ,
    \empty_84_fu_110_reg[15] ,
    \empty_84_fu_110_reg[23] ,
    \empty_84_fu_110_reg[31] ,
    \empty_83_fu_106_reg[7] ,
    \empty_83_fu_106_reg[15] ,
    \empty_83_fu_106_reg[23] ,
    \empty_83_fu_106_reg[31] ,
    \empty_82_fu_102_reg[7] ,
    \empty_82_fu_102_reg[15] ,
    \empty_82_fu_102_reg[23] ,
    \empty_82_fu_102_reg[31] ,
    \empty_81_fu_98_reg[7] ,
    \empty_81_fu_98_reg[15] ,
    \empty_81_fu_98_reg[23] ,
    \empty_81_fu_98_reg[31] ,
    \empty_81_fu_98_reg[39] ,
    \empty_81_fu_98_reg[47] ,
    \empty_81_fu_98_reg[55] ,
    \empty_81_fu_98_reg[63]_1 ,
    \empty_fu_94_reg[7] ,
    \empty_fu_94_reg[15] ,
    \empty_fu_94_reg[23] ,
    \empty_fu_94_reg[31] ,
    \empty_fu_94_reg[39] ,
    \empty_fu_94_reg[47] ,
    \empty_fu_94_reg[55] ,
    \empty_fu_94_reg[63]_1 );
  output ap_loop_init_int;
  output [0:0]indata_address0;
  output \idx_load_reg_864_reg[0] ;
  output \idx_load_reg_864_reg[4] ;
  output \idx_load_reg_864_reg[5] ;
  output \idx_load_reg_864_reg[7] ;
  output [1:0]D;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[0] ;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3;
  output i_fu_90_reg_1_sp_1;
  output i_fu_90_reg_3_sp_1;
  output i_fu_90;
  output empty_fu_94;
  output empty_83_fu_106;
  output empty_87_fu_122;
  output empty_85_fu_114;
  output [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1;
  output [5:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0;
  output [1:0]\idx_fu_86_reg[3] ;
  output grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4;
  output [6:0]i_11_fu_417_p2;
  output empty_88_fu_126;
  output [0:0]SR;
  output [7:0]O;
  output [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5;
  output [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6;
  output [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7;
  output [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8;
  output [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9;
  output [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10;
  output [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11;
  output [7:0]\add_ln122_reg_1739_reg[7] ;
  output [7:0]\add_ln122_reg_1739_reg[15] ;
  output [7:0]\add_ln122_reg_1739_reg[23] ;
  output [7:0]\add_ln122_reg_1739_reg[31] ;
  output [7:0]\add_ln122_reg_1739_reg[39] ;
  output [7:0]\add_ln122_reg_1739_reg[47] ;
  output [7:0]\add_ln122_reg_1739_reg[55] ;
  output [7:0]\add_ln122_reg_1739_reg[63] ;
  output [7:0]\add_ln121_reg_1734_reg[7] ;
  output [7:0]\add_ln121_reg_1734_reg[15] ;
  output [7:0]\add_ln121_reg_1734_reg[23] ;
  output [7:0]\add_ln121_reg_1734_reg[31] ;
  output [7:0]\add_ln121_reg_1734_reg[39] ;
  output [7:0]\add_ln121_reg_1734_reg[47] ;
  output [7:0]\add_ln121_reg_1734_reg[55] ;
  output [7:0]\add_ln121_reg_1734_reg[63] ;
  output [7:0]\add_ln120_reg_1688_reg[7] ;
  output [7:0]\add_ln120_reg_1688_reg[15] ;
  output [7:0]\add_ln120_reg_1688_reg[23] ;
  output [7:0]\add_ln120_reg_1688_reg[31] ;
  output [7:0]\add_ln120_reg_1688_reg[39] ;
  output [7:0]\add_ln120_reg_1688_reg[47] ;
  output [7:0]\add_ln120_reg_1688_reg[55] ;
  output [7:0]\add_ln120_reg_1688_reg[63] ;
  output [7:0]\add_ln119_reg_1729_reg[7] ;
  output [7:0]\add_ln119_reg_1729_reg[15] ;
  output [7:0]\add_ln119_reg_1729_reg[23] ;
  output [7:0]\add_ln119_reg_1729_reg[31] ;
  output [7:0]\add_ln119_reg_1729_reg[39] ;
  output [7:0]\add_ln119_reg_1729_reg[47] ;
  output [7:0]\add_ln119_reg_1729_reg[55] ;
  output [7:0]\add_ln119_reg_1729_reg[63] ;
  output [7:0]\add_ln118_reg_1724_reg[7] ;
  output [7:0]\add_ln118_reg_1724_reg[15] ;
  output [7:0]\add_ln118_reg_1724_reg[23] ;
  output [7:0]\add_ln118_reg_1724_reg[31] ;
  output [7:0]\add_ln118_reg_1724_reg[39] ;
  output [7:0]\add_ln118_reg_1724_reg[47] ;
  output [7:0]\add_ln118_reg_1724_reg[55] ;
  output [7:0]\add_ln118_reg_1724_reg[63] ;
  output [7:0]\add_ln117_reg_1719_reg[7] ;
  output [7:0]\add_ln117_reg_1719_reg[15] ;
  output [7:0]\add_ln117_reg_1719_reg[23] ;
  output [7:0]\add_ln117_reg_1719_reg[31] ;
  output [7:0]\add_ln117_reg_1719_reg[39] ;
  output [7:0]\add_ln117_reg_1719_reg[47] ;
  output [7:0]\add_ln117_reg_1719_reg[55] ;
  output [7:0]\add_ln117_reg_1719_reg[63] ;
  output [7:0]\add_ln116_reg_1714_reg[7] ;
  output [7:0]\add_ln116_reg_1714_reg[15] ;
  output [7:0]\add_ln116_reg_1714_reg[23] ;
  output [7:0]\add_ln116_reg_1714_reg[31] ;
  output [7:0]\add_ln116_reg_1714_reg[39] ;
  output [7:0]\add_ln116_reg_1714_reg[47] ;
  output [7:0]\add_ln116_reg_1714_reg[55] ;
  output [7:0]\add_ln116_reg_1714_reg[63] ;
  output [7:0]\add_ln115_reg_1709_reg[7] ;
  output [7:0]\add_ln115_reg_1709_reg[15] ;
  output [7:0]\add_ln115_reg_1709_reg[23] ;
  output [7:0]\add_ln115_reg_1709_reg[31] ;
  output [7:0]\add_ln115_reg_1709_reg[39] ;
  output [7:0]\add_ln115_reg_1709_reg[47] ;
  output [7:0]\add_ln115_reg_1709_reg[55] ;
  output [7:0]\add_ln115_reg_1709_reg[63] ;
  input ap_rst;
  input ap_clk;
  input \indata_address0[2] ;
  input \indata_address0[2]_0 ;
  input \indata_address0[2]_1 ;
  input [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0;
  input \indata_address0[2]_2 ;
  input [7:0]idx_load_reg_864;
  input [7:0]Q;
  input \indata_address1[0] ;
  input [1:0]\ap_CS_fsm_reg[14]_0 ;
  input [0:0]add_ln64_fu_89_p2;
  input \indata_address1[4] ;
  input \indata_address1[4]_0 ;
  input [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1;
  input \indata_address1[7] ;
  input \indata_address1[5] ;
  input \indata_address1[7]_0 ;
  input [4:0]ap_loop_init_int_reg_0;
  input ap_done_cache_reg_0;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready;
  input [31:0]P;
  input [32:0]\empty_86_fu_118_reg[63] ;
  input [32:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2;
  input [32:0]\empty_84_fu_110_reg[63] ;
  input [32:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4;
  input [32:0]\empty_82_fu_102_reg[63] ;
  input [32:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6;
  input [31:0]\empty_88_fu_126_reg[63] ;
  input [32:0]\empty_87_fu_122_reg[63] ;
  input [32:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1;
  input [32:0]\empty_85_fu_114_reg[63] ;
  input [32:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3;
  input [32:0]\empty_83_fu_106_reg[63] ;
  input [32:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5;
  input \icmp_ln124_reg_875_reg[0] ;
  input [7:0]i_fu_90_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input \indata_address0[2]_INST_0_i_2_0 ;
  input \indata_address0[2]_INST_0_i_2_1 ;
  input \indata_address0[2]_INST_0_i_2_2 ;
  input \indata_address1[6] ;
  input \indata_address1[6]_0 ;
  input \indata_address0[3]_INST_0_i_1 ;
  input \indata_address0[3]_INST_0_i_1_0 ;
  input \indata_address0[5]_INST_0_i_1 ;
  input \indata_address0[6]_INST_0_i_3_0 ;
  input \indata_address0[7]_INST_0_i_1 ;
  input \indata_address0[7]_INST_0_i_5_0 ;
  input [0:0]\empty_fu_94_reg[63] ;
  input [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8;
  input [31:0]\empty_fu_94_reg[63]_0 ;
  input [0:0]\empty_81_fu_98_reg[63] ;
  input [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7;
  input [31:0]\empty_81_fu_98_reg[63]_0 ;
  input i_fu_90_reg_5_sp_1;
  input i_fu_90_reg_6_sp_1;
  input ap_enable_reg_pp0_iter1;
  input i_fu_90_reg_0_sp_1;
  input [7:0]S;
  input [7:0]\empty_88_fu_126_reg[15] ;
  input [7:0]\empty_88_fu_126_reg[23] ;
  input [7:0]\empty_88_fu_126_reg[31] ;
  input [7:0]\empty_88_fu_126_reg[39] ;
  input [7:0]\empty_88_fu_126_reg[47] ;
  input [7:0]\empty_88_fu_126_reg[55] ;
  input [7:0]\empty_88_fu_126_reg[63]_0 ;
  input [7:0]\empty_87_fu_122_reg[7] ;
  input [7:0]\empty_87_fu_122_reg[15] ;
  input [7:0]\empty_87_fu_122_reg[23] ;
  input [6:0]\empty_87_fu_122_reg[31] ;
  input [7:0]\empty_86_fu_118_reg[7] ;
  input [7:0]\empty_86_fu_118_reg[15] ;
  input [7:0]\empty_86_fu_118_reg[23] ;
  input [6:0]\empty_86_fu_118_reg[31] ;
  input [7:0]\empty_85_fu_114_reg[7] ;
  input [7:0]\empty_85_fu_114_reg[15] ;
  input [7:0]\empty_85_fu_114_reg[23] ;
  input [6:0]\empty_85_fu_114_reg[31] ;
  input [7:0]\empty_84_fu_110_reg[7] ;
  input [7:0]\empty_84_fu_110_reg[15] ;
  input [7:0]\empty_84_fu_110_reg[23] ;
  input [6:0]\empty_84_fu_110_reg[31] ;
  input [7:0]\empty_83_fu_106_reg[7] ;
  input [7:0]\empty_83_fu_106_reg[15] ;
  input [7:0]\empty_83_fu_106_reg[23] ;
  input [6:0]\empty_83_fu_106_reg[31] ;
  input [7:0]\empty_82_fu_102_reg[7] ;
  input [7:0]\empty_82_fu_102_reg[15] ;
  input [7:0]\empty_82_fu_102_reg[23] ;
  input [6:0]\empty_82_fu_102_reg[31] ;
  input [7:0]\empty_81_fu_98_reg[7] ;
  input [7:0]\empty_81_fu_98_reg[15] ;
  input [7:0]\empty_81_fu_98_reg[23] ;
  input [7:0]\empty_81_fu_98_reg[31] ;
  input [7:0]\empty_81_fu_98_reg[39] ;
  input [7:0]\empty_81_fu_98_reg[47] ;
  input [7:0]\empty_81_fu_98_reg[55] ;
  input [6:0]\empty_81_fu_98_reg[63]_1 ;
  input [7:0]\empty_fu_94_reg[7] ;
  input [7:0]\empty_fu_94_reg[15] ;
  input [7:0]\empty_fu_94_reg[23] ;
  input [7:0]\empty_fu_94_reg[31] ;
  input [7:0]\empty_fu_94_reg[39] ;
  input [7:0]\empty_fu_94_reg[47] ;
  input [7:0]\empty_fu_94_reg[55] ;
  input [6:0]\empty_fu_94_reg[63]_1 ;

  wire [1:0]D;
  wire [7:0]O;
  wire [31:0]P;
  wire [7:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [7:0]\add_ln115_reg_1709_reg[15] ;
  wire [7:0]\add_ln115_reg_1709_reg[23] ;
  wire [7:0]\add_ln115_reg_1709_reg[31] ;
  wire [7:0]\add_ln115_reg_1709_reg[39] ;
  wire [7:0]\add_ln115_reg_1709_reg[47] ;
  wire [7:0]\add_ln115_reg_1709_reg[55] ;
  wire [7:0]\add_ln115_reg_1709_reg[63] ;
  wire [7:0]\add_ln115_reg_1709_reg[7] ;
  wire [7:0]\add_ln116_reg_1714_reg[15] ;
  wire [7:0]\add_ln116_reg_1714_reg[23] ;
  wire [7:0]\add_ln116_reg_1714_reg[31] ;
  wire [7:0]\add_ln116_reg_1714_reg[39] ;
  wire [7:0]\add_ln116_reg_1714_reg[47] ;
  wire [7:0]\add_ln116_reg_1714_reg[55] ;
  wire [7:0]\add_ln116_reg_1714_reg[63] ;
  wire [7:0]\add_ln116_reg_1714_reg[7] ;
  wire [7:0]\add_ln117_reg_1719_reg[15] ;
  wire [7:0]\add_ln117_reg_1719_reg[23] ;
  wire [7:0]\add_ln117_reg_1719_reg[31] ;
  wire [7:0]\add_ln117_reg_1719_reg[39] ;
  wire [7:0]\add_ln117_reg_1719_reg[47] ;
  wire [7:0]\add_ln117_reg_1719_reg[55] ;
  wire [7:0]\add_ln117_reg_1719_reg[63] ;
  wire [7:0]\add_ln117_reg_1719_reg[7] ;
  wire [7:0]\add_ln118_reg_1724_reg[15] ;
  wire [7:0]\add_ln118_reg_1724_reg[23] ;
  wire [7:0]\add_ln118_reg_1724_reg[31] ;
  wire [7:0]\add_ln118_reg_1724_reg[39] ;
  wire [7:0]\add_ln118_reg_1724_reg[47] ;
  wire [7:0]\add_ln118_reg_1724_reg[55] ;
  wire [7:0]\add_ln118_reg_1724_reg[63] ;
  wire [7:0]\add_ln118_reg_1724_reg[7] ;
  wire [7:0]\add_ln119_reg_1729_reg[15] ;
  wire [7:0]\add_ln119_reg_1729_reg[23] ;
  wire [7:0]\add_ln119_reg_1729_reg[31] ;
  wire [7:0]\add_ln119_reg_1729_reg[39] ;
  wire [7:0]\add_ln119_reg_1729_reg[47] ;
  wire [7:0]\add_ln119_reg_1729_reg[55] ;
  wire [7:0]\add_ln119_reg_1729_reg[63] ;
  wire [7:0]\add_ln119_reg_1729_reg[7] ;
  wire [7:0]\add_ln120_reg_1688_reg[15] ;
  wire [7:0]\add_ln120_reg_1688_reg[23] ;
  wire [7:0]\add_ln120_reg_1688_reg[31] ;
  wire [7:0]\add_ln120_reg_1688_reg[39] ;
  wire [7:0]\add_ln120_reg_1688_reg[47] ;
  wire [7:0]\add_ln120_reg_1688_reg[55] ;
  wire [7:0]\add_ln120_reg_1688_reg[63] ;
  wire [7:0]\add_ln120_reg_1688_reg[7] ;
  wire [7:0]\add_ln121_reg_1734_reg[15] ;
  wire [7:0]\add_ln121_reg_1734_reg[23] ;
  wire [7:0]\add_ln121_reg_1734_reg[31] ;
  wire [7:0]\add_ln121_reg_1734_reg[39] ;
  wire [7:0]\add_ln121_reg_1734_reg[47] ;
  wire [7:0]\add_ln121_reg_1734_reg[55] ;
  wire [7:0]\add_ln121_reg_1734_reg[63] ;
  wire [7:0]\add_ln121_reg_1734_reg[7] ;
  wire [7:0]\add_ln122_reg_1739_reg[15] ;
  wire [7:0]\add_ln122_reg_1739_reg[23] ;
  wire [7:0]\add_ln122_reg_1739_reg[31] ;
  wire [7:0]\add_ln122_reg_1739_reg[39] ;
  wire [7:0]\add_ln122_reg_1739_reg[47] ;
  wire [7:0]\add_ln122_reg_1739_reg[55] ;
  wire [7:0]\add_ln122_reg_1739_reg[63] ;
  wire [7:0]\add_ln122_reg_1739_reg[7] ;
  wire [0:0]add_ln64_fu_89_p2;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[14] ;
  wire [1:0]\ap_CS_fsm_reg[14]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_12;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_12;
  wire [4:0]ap_loop_init_int_reg_0;
  wire ap_rst;
  wire \empty_81_fu_98[0]_i_10_n_12 ;
  wire \empty_81_fu_98[0]_i_3_n_12 ;
  wire \empty_81_fu_98[0]_i_4_n_12 ;
  wire \empty_81_fu_98[0]_i_5_n_12 ;
  wire \empty_81_fu_98[0]_i_6_n_12 ;
  wire \empty_81_fu_98[0]_i_7_n_12 ;
  wire \empty_81_fu_98[0]_i_8_n_12 ;
  wire \empty_81_fu_98[0]_i_9_n_12 ;
  wire \empty_81_fu_98[16]_i_2_n_12 ;
  wire \empty_81_fu_98[16]_i_3_n_12 ;
  wire \empty_81_fu_98[16]_i_4_n_12 ;
  wire \empty_81_fu_98[16]_i_5_n_12 ;
  wire \empty_81_fu_98[16]_i_6_n_12 ;
  wire \empty_81_fu_98[16]_i_7_n_12 ;
  wire \empty_81_fu_98[16]_i_8_n_12 ;
  wire \empty_81_fu_98[16]_i_9_n_12 ;
  wire \empty_81_fu_98[24]_i_2_n_12 ;
  wire \empty_81_fu_98[24]_i_3_n_12 ;
  wire \empty_81_fu_98[24]_i_4_n_12 ;
  wire \empty_81_fu_98[24]_i_5_n_12 ;
  wire \empty_81_fu_98[24]_i_6_n_12 ;
  wire \empty_81_fu_98[24]_i_7_n_12 ;
  wire \empty_81_fu_98[24]_i_8_n_12 ;
  wire \empty_81_fu_98[24]_i_9_n_12 ;
  wire \empty_81_fu_98[32]_i_2_n_12 ;
  wire \empty_81_fu_98[32]_i_3_n_12 ;
  wire \empty_81_fu_98[32]_i_4_n_12 ;
  wire \empty_81_fu_98[32]_i_5_n_12 ;
  wire \empty_81_fu_98[32]_i_6_n_12 ;
  wire \empty_81_fu_98[32]_i_7_n_12 ;
  wire \empty_81_fu_98[32]_i_8_n_12 ;
  wire \empty_81_fu_98[32]_i_9_n_12 ;
  wire \empty_81_fu_98[40]_i_2_n_12 ;
  wire \empty_81_fu_98[40]_i_3_n_12 ;
  wire \empty_81_fu_98[40]_i_4_n_12 ;
  wire \empty_81_fu_98[40]_i_5_n_12 ;
  wire \empty_81_fu_98[40]_i_6_n_12 ;
  wire \empty_81_fu_98[40]_i_7_n_12 ;
  wire \empty_81_fu_98[40]_i_8_n_12 ;
  wire \empty_81_fu_98[40]_i_9_n_12 ;
  wire \empty_81_fu_98[48]_i_2_n_12 ;
  wire \empty_81_fu_98[48]_i_3_n_12 ;
  wire \empty_81_fu_98[48]_i_4_n_12 ;
  wire \empty_81_fu_98[48]_i_5_n_12 ;
  wire \empty_81_fu_98[48]_i_6_n_12 ;
  wire \empty_81_fu_98[48]_i_7_n_12 ;
  wire \empty_81_fu_98[48]_i_8_n_12 ;
  wire \empty_81_fu_98[48]_i_9_n_12 ;
  wire \empty_81_fu_98[56]_i_2_n_12 ;
  wire \empty_81_fu_98[56]_i_3_n_12 ;
  wire \empty_81_fu_98[56]_i_4_n_12 ;
  wire \empty_81_fu_98[56]_i_5_n_12 ;
  wire \empty_81_fu_98[56]_i_6_n_12 ;
  wire \empty_81_fu_98[56]_i_7_n_12 ;
  wire \empty_81_fu_98[56]_i_8_n_12 ;
  wire \empty_81_fu_98[56]_i_9_n_12 ;
  wire \empty_81_fu_98[8]_i_2_n_12 ;
  wire \empty_81_fu_98[8]_i_3_n_12 ;
  wire \empty_81_fu_98[8]_i_4_n_12 ;
  wire \empty_81_fu_98[8]_i_5_n_12 ;
  wire \empty_81_fu_98[8]_i_6_n_12 ;
  wire \empty_81_fu_98[8]_i_7_n_12 ;
  wire \empty_81_fu_98[8]_i_8_n_12 ;
  wire \empty_81_fu_98[8]_i_9_n_12 ;
  wire \empty_81_fu_98_reg[0]_i_2_n_12 ;
  wire \empty_81_fu_98_reg[0]_i_2_n_13 ;
  wire \empty_81_fu_98_reg[0]_i_2_n_14 ;
  wire \empty_81_fu_98_reg[0]_i_2_n_15 ;
  wire \empty_81_fu_98_reg[0]_i_2_n_16 ;
  wire \empty_81_fu_98_reg[0]_i_2_n_17 ;
  wire \empty_81_fu_98_reg[0]_i_2_n_18 ;
  wire \empty_81_fu_98_reg[0]_i_2_n_19 ;
  wire [7:0]\empty_81_fu_98_reg[15] ;
  wire \empty_81_fu_98_reg[16]_i_1_n_12 ;
  wire \empty_81_fu_98_reg[16]_i_1_n_13 ;
  wire \empty_81_fu_98_reg[16]_i_1_n_14 ;
  wire \empty_81_fu_98_reg[16]_i_1_n_15 ;
  wire \empty_81_fu_98_reg[16]_i_1_n_16 ;
  wire \empty_81_fu_98_reg[16]_i_1_n_17 ;
  wire \empty_81_fu_98_reg[16]_i_1_n_18 ;
  wire \empty_81_fu_98_reg[16]_i_1_n_19 ;
  wire [7:0]\empty_81_fu_98_reg[23] ;
  wire \empty_81_fu_98_reg[24]_i_1_n_12 ;
  wire \empty_81_fu_98_reg[24]_i_1_n_13 ;
  wire \empty_81_fu_98_reg[24]_i_1_n_14 ;
  wire \empty_81_fu_98_reg[24]_i_1_n_15 ;
  wire \empty_81_fu_98_reg[24]_i_1_n_16 ;
  wire \empty_81_fu_98_reg[24]_i_1_n_17 ;
  wire \empty_81_fu_98_reg[24]_i_1_n_18 ;
  wire \empty_81_fu_98_reg[24]_i_1_n_19 ;
  wire [7:0]\empty_81_fu_98_reg[31] ;
  wire \empty_81_fu_98_reg[32]_i_1_n_12 ;
  wire \empty_81_fu_98_reg[32]_i_1_n_13 ;
  wire \empty_81_fu_98_reg[32]_i_1_n_14 ;
  wire \empty_81_fu_98_reg[32]_i_1_n_15 ;
  wire \empty_81_fu_98_reg[32]_i_1_n_16 ;
  wire \empty_81_fu_98_reg[32]_i_1_n_17 ;
  wire \empty_81_fu_98_reg[32]_i_1_n_18 ;
  wire \empty_81_fu_98_reg[32]_i_1_n_19 ;
  wire [7:0]\empty_81_fu_98_reg[39] ;
  wire \empty_81_fu_98_reg[40]_i_1_n_12 ;
  wire \empty_81_fu_98_reg[40]_i_1_n_13 ;
  wire \empty_81_fu_98_reg[40]_i_1_n_14 ;
  wire \empty_81_fu_98_reg[40]_i_1_n_15 ;
  wire \empty_81_fu_98_reg[40]_i_1_n_16 ;
  wire \empty_81_fu_98_reg[40]_i_1_n_17 ;
  wire \empty_81_fu_98_reg[40]_i_1_n_18 ;
  wire \empty_81_fu_98_reg[40]_i_1_n_19 ;
  wire [7:0]\empty_81_fu_98_reg[47] ;
  wire \empty_81_fu_98_reg[48]_i_1_n_12 ;
  wire \empty_81_fu_98_reg[48]_i_1_n_13 ;
  wire \empty_81_fu_98_reg[48]_i_1_n_14 ;
  wire \empty_81_fu_98_reg[48]_i_1_n_15 ;
  wire \empty_81_fu_98_reg[48]_i_1_n_16 ;
  wire \empty_81_fu_98_reg[48]_i_1_n_17 ;
  wire \empty_81_fu_98_reg[48]_i_1_n_18 ;
  wire \empty_81_fu_98_reg[48]_i_1_n_19 ;
  wire [7:0]\empty_81_fu_98_reg[55] ;
  wire \empty_81_fu_98_reg[56]_i_1_n_13 ;
  wire \empty_81_fu_98_reg[56]_i_1_n_14 ;
  wire \empty_81_fu_98_reg[56]_i_1_n_15 ;
  wire \empty_81_fu_98_reg[56]_i_1_n_16 ;
  wire \empty_81_fu_98_reg[56]_i_1_n_17 ;
  wire \empty_81_fu_98_reg[56]_i_1_n_18 ;
  wire \empty_81_fu_98_reg[56]_i_1_n_19 ;
  wire [0:0]\empty_81_fu_98_reg[63] ;
  wire [31:0]\empty_81_fu_98_reg[63]_0 ;
  wire [6:0]\empty_81_fu_98_reg[63]_1 ;
  wire [7:0]\empty_81_fu_98_reg[7] ;
  wire \empty_81_fu_98_reg[8]_i_1_n_12 ;
  wire \empty_81_fu_98_reg[8]_i_1_n_13 ;
  wire \empty_81_fu_98_reg[8]_i_1_n_14 ;
  wire \empty_81_fu_98_reg[8]_i_1_n_15 ;
  wire \empty_81_fu_98_reg[8]_i_1_n_16 ;
  wire \empty_81_fu_98_reg[8]_i_1_n_17 ;
  wire \empty_81_fu_98_reg[8]_i_1_n_18 ;
  wire \empty_81_fu_98_reg[8]_i_1_n_19 ;
  wire \empty_82_fu_102[0]_i_2_n_12 ;
  wire \empty_82_fu_102[0]_i_3_n_12 ;
  wire \empty_82_fu_102[0]_i_4_n_12 ;
  wire \empty_82_fu_102[0]_i_5_n_12 ;
  wire \empty_82_fu_102[0]_i_6_n_12 ;
  wire \empty_82_fu_102[0]_i_7_n_12 ;
  wire \empty_82_fu_102[0]_i_8_n_12 ;
  wire \empty_82_fu_102[0]_i_9_n_12 ;
  wire \empty_82_fu_102[16]_i_2_n_12 ;
  wire \empty_82_fu_102[16]_i_3_n_12 ;
  wire \empty_82_fu_102[16]_i_4_n_12 ;
  wire \empty_82_fu_102[16]_i_5_n_12 ;
  wire \empty_82_fu_102[16]_i_6_n_12 ;
  wire \empty_82_fu_102[16]_i_7_n_12 ;
  wire \empty_82_fu_102[16]_i_8_n_12 ;
  wire \empty_82_fu_102[16]_i_9_n_12 ;
  wire \empty_82_fu_102[24]_i_10_n_12 ;
  wire \empty_82_fu_102[24]_i_2_n_12 ;
  wire \empty_82_fu_102[24]_i_3_n_12 ;
  wire \empty_82_fu_102[24]_i_4_n_12 ;
  wire \empty_82_fu_102[24]_i_5_n_12 ;
  wire \empty_82_fu_102[24]_i_6_n_12 ;
  wire \empty_82_fu_102[24]_i_7_n_12 ;
  wire \empty_82_fu_102[24]_i_8_n_12 ;
  wire \empty_82_fu_102[24]_i_9_n_12 ;
  wire \empty_82_fu_102[32]_i_10_n_12 ;
  wire \empty_82_fu_102[32]_i_11_n_12 ;
  wire \empty_82_fu_102[32]_i_12_n_12 ;
  wire \empty_82_fu_102[32]_i_13_n_12 ;
  wire \empty_82_fu_102[32]_i_14_n_12 ;
  wire \empty_82_fu_102[32]_i_15_n_12 ;
  wire \empty_82_fu_102[32]_i_16_n_12 ;
  wire \empty_82_fu_102[32]_i_17_n_12 ;
  wire \empty_82_fu_102[32]_i_2_n_12 ;
  wire \empty_82_fu_102[32]_i_3_n_12 ;
  wire \empty_82_fu_102[32]_i_4_n_12 ;
  wire \empty_82_fu_102[32]_i_5_n_12 ;
  wire \empty_82_fu_102[32]_i_6_n_12 ;
  wire \empty_82_fu_102[32]_i_7_n_12 ;
  wire \empty_82_fu_102[32]_i_8_n_12 ;
  wire \empty_82_fu_102[32]_i_9_n_12 ;
  wire \empty_82_fu_102[40]_i_10_n_12 ;
  wire \empty_82_fu_102[40]_i_11_n_12 ;
  wire \empty_82_fu_102[40]_i_12_n_12 ;
  wire \empty_82_fu_102[40]_i_13_n_12 ;
  wire \empty_82_fu_102[40]_i_14_n_12 ;
  wire \empty_82_fu_102[40]_i_15_n_12 ;
  wire \empty_82_fu_102[40]_i_16_n_12 ;
  wire \empty_82_fu_102[40]_i_17_n_12 ;
  wire \empty_82_fu_102[40]_i_2_n_12 ;
  wire \empty_82_fu_102[40]_i_3_n_12 ;
  wire \empty_82_fu_102[40]_i_4_n_12 ;
  wire \empty_82_fu_102[40]_i_5_n_12 ;
  wire \empty_82_fu_102[40]_i_6_n_12 ;
  wire \empty_82_fu_102[40]_i_7_n_12 ;
  wire \empty_82_fu_102[40]_i_8_n_12 ;
  wire \empty_82_fu_102[40]_i_9_n_12 ;
  wire \empty_82_fu_102[48]_i_10_n_12 ;
  wire \empty_82_fu_102[48]_i_11_n_12 ;
  wire \empty_82_fu_102[48]_i_12_n_12 ;
  wire \empty_82_fu_102[48]_i_13_n_12 ;
  wire \empty_82_fu_102[48]_i_14_n_12 ;
  wire \empty_82_fu_102[48]_i_15_n_12 ;
  wire \empty_82_fu_102[48]_i_16_n_12 ;
  wire \empty_82_fu_102[48]_i_17_n_12 ;
  wire \empty_82_fu_102[48]_i_2_n_12 ;
  wire \empty_82_fu_102[48]_i_3_n_12 ;
  wire \empty_82_fu_102[48]_i_4_n_12 ;
  wire \empty_82_fu_102[48]_i_5_n_12 ;
  wire \empty_82_fu_102[48]_i_6_n_12 ;
  wire \empty_82_fu_102[48]_i_7_n_12 ;
  wire \empty_82_fu_102[48]_i_8_n_12 ;
  wire \empty_82_fu_102[48]_i_9_n_12 ;
  wire \empty_82_fu_102[56]_i_10_n_12 ;
  wire \empty_82_fu_102[56]_i_11_n_12 ;
  wire \empty_82_fu_102[56]_i_12_n_12 ;
  wire \empty_82_fu_102[56]_i_13_n_12 ;
  wire \empty_82_fu_102[56]_i_14_n_12 ;
  wire \empty_82_fu_102[56]_i_15_n_12 ;
  wire \empty_82_fu_102[56]_i_16_n_12 ;
  wire \empty_82_fu_102[56]_i_2_n_12 ;
  wire \empty_82_fu_102[56]_i_3_n_12 ;
  wire \empty_82_fu_102[56]_i_4_n_12 ;
  wire \empty_82_fu_102[56]_i_5_n_12 ;
  wire \empty_82_fu_102[56]_i_6_n_12 ;
  wire \empty_82_fu_102[56]_i_7_n_12 ;
  wire \empty_82_fu_102[56]_i_8_n_12 ;
  wire \empty_82_fu_102[56]_i_9_n_12 ;
  wire \empty_82_fu_102[8]_i_2_n_12 ;
  wire \empty_82_fu_102[8]_i_3_n_12 ;
  wire \empty_82_fu_102[8]_i_4_n_12 ;
  wire \empty_82_fu_102[8]_i_5_n_12 ;
  wire \empty_82_fu_102[8]_i_6_n_12 ;
  wire \empty_82_fu_102[8]_i_7_n_12 ;
  wire \empty_82_fu_102[8]_i_8_n_12 ;
  wire \empty_82_fu_102[8]_i_9_n_12 ;
  wire \empty_82_fu_102_reg[0]_i_1_n_12 ;
  wire \empty_82_fu_102_reg[0]_i_1_n_13 ;
  wire \empty_82_fu_102_reg[0]_i_1_n_14 ;
  wire \empty_82_fu_102_reg[0]_i_1_n_15 ;
  wire \empty_82_fu_102_reg[0]_i_1_n_16 ;
  wire \empty_82_fu_102_reg[0]_i_1_n_17 ;
  wire \empty_82_fu_102_reg[0]_i_1_n_18 ;
  wire \empty_82_fu_102_reg[0]_i_1_n_19 ;
  wire [7:0]\empty_82_fu_102_reg[15] ;
  wire \empty_82_fu_102_reg[16]_i_1_n_12 ;
  wire \empty_82_fu_102_reg[16]_i_1_n_13 ;
  wire \empty_82_fu_102_reg[16]_i_1_n_14 ;
  wire \empty_82_fu_102_reg[16]_i_1_n_15 ;
  wire \empty_82_fu_102_reg[16]_i_1_n_16 ;
  wire \empty_82_fu_102_reg[16]_i_1_n_17 ;
  wire \empty_82_fu_102_reg[16]_i_1_n_18 ;
  wire \empty_82_fu_102_reg[16]_i_1_n_19 ;
  wire [7:0]\empty_82_fu_102_reg[23] ;
  wire \empty_82_fu_102_reg[24]_i_1_n_12 ;
  wire \empty_82_fu_102_reg[24]_i_1_n_13 ;
  wire \empty_82_fu_102_reg[24]_i_1_n_14 ;
  wire \empty_82_fu_102_reg[24]_i_1_n_15 ;
  wire \empty_82_fu_102_reg[24]_i_1_n_16 ;
  wire \empty_82_fu_102_reg[24]_i_1_n_17 ;
  wire \empty_82_fu_102_reg[24]_i_1_n_18 ;
  wire \empty_82_fu_102_reg[24]_i_1_n_19 ;
  wire [6:0]\empty_82_fu_102_reg[31] ;
  wire \empty_82_fu_102_reg[32]_i_1_n_12 ;
  wire \empty_82_fu_102_reg[32]_i_1_n_13 ;
  wire \empty_82_fu_102_reg[32]_i_1_n_14 ;
  wire \empty_82_fu_102_reg[32]_i_1_n_15 ;
  wire \empty_82_fu_102_reg[32]_i_1_n_16 ;
  wire \empty_82_fu_102_reg[32]_i_1_n_17 ;
  wire \empty_82_fu_102_reg[32]_i_1_n_18 ;
  wire \empty_82_fu_102_reg[32]_i_1_n_19 ;
  wire \empty_82_fu_102_reg[40]_i_1_n_12 ;
  wire \empty_82_fu_102_reg[40]_i_1_n_13 ;
  wire \empty_82_fu_102_reg[40]_i_1_n_14 ;
  wire \empty_82_fu_102_reg[40]_i_1_n_15 ;
  wire \empty_82_fu_102_reg[40]_i_1_n_16 ;
  wire \empty_82_fu_102_reg[40]_i_1_n_17 ;
  wire \empty_82_fu_102_reg[40]_i_1_n_18 ;
  wire \empty_82_fu_102_reg[40]_i_1_n_19 ;
  wire \empty_82_fu_102_reg[48]_i_1_n_12 ;
  wire \empty_82_fu_102_reg[48]_i_1_n_13 ;
  wire \empty_82_fu_102_reg[48]_i_1_n_14 ;
  wire \empty_82_fu_102_reg[48]_i_1_n_15 ;
  wire \empty_82_fu_102_reg[48]_i_1_n_16 ;
  wire \empty_82_fu_102_reg[48]_i_1_n_17 ;
  wire \empty_82_fu_102_reg[48]_i_1_n_18 ;
  wire \empty_82_fu_102_reg[48]_i_1_n_19 ;
  wire \empty_82_fu_102_reg[56]_i_1_n_13 ;
  wire \empty_82_fu_102_reg[56]_i_1_n_14 ;
  wire \empty_82_fu_102_reg[56]_i_1_n_15 ;
  wire \empty_82_fu_102_reg[56]_i_1_n_16 ;
  wire \empty_82_fu_102_reg[56]_i_1_n_17 ;
  wire \empty_82_fu_102_reg[56]_i_1_n_18 ;
  wire \empty_82_fu_102_reg[56]_i_1_n_19 ;
  wire [32:0]\empty_82_fu_102_reg[63] ;
  wire [7:0]\empty_82_fu_102_reg[7] ;
  wire \empty_82_fu_102_reg[8]_i_1_n_12 ;
  wire \empty_82_fu_102_reg[8]_i_1_n_13 ;
  wire \empty_82_fu_102_reg[8]_i_1_n_14 ;
  wire \empty_82_fu_102_reg[8]_i_1_n_15 ;
  wire \empty_82_fu_102_reg[8]_i_1_n_16 ;
  wire \empty_82_fu_102_reg[8]_i_1_n_17 ;
  wire \empty_82_fu_102_reg[8]_i_1_n_18 ;
  wire \empty_82_fu_102_reg[8]_i_1_n_19 ;
  wire empty_83_fu_106;
  wire \empty_83_fu_106[0]_i_10_n_12 ;
  wire \empty_83_fu_106[0]_i_3_n_12 ;
  wire \empty_83_fu_106[0]_i_4_n_12 ;
  wire \empty_83_fu_106[0]_i_5_n_12 ;
  wire \empty_83_fu_106[0]_i_6_n_12 ;
  wire \empty_83_fu_106[0]_i_7_n_12 ;
  wire \empty_83_fu_106[0]_i_8_n_12 ;
  wire \empty_83_fu_106[0]_i_9_n_12 ;
  wire \empty_83_fu_106[16]_i_2_n_12 ;
  wire \empty_83_fu_106[16]_i_3_n_12 ;
  wire \empty_83_fu_106[16]_i_4_n_12 ;
  wire \empty_83_fu_106[16]_i_5_n_12 ;
  wire \empty_83_fu_106[16]_i_6_n_12 ;
  wire \empty_83_fu_106[16]_i_7_n_12 ;
  wire \empty_83_fu_106[16]_i_8_n_12 ;
  wire \empty_83_fu_106[16]_i_9_n_12 ;
  wire \empty_83_fu_106[24]_i_10_n_12 ;
  wire \empty_83_fu_106[24]_i_2_n_12 ;
  wire \empty_83_fu_106[24]_i_3_n_12 ;
  wire \empty_83_fu_106[24]_i_4_n_12 ;
  wire \empty_83_fu_106[24]_i_5_n_12 ;
  wire \empty_83_fu_106[24]_i_6_n_12 ;
  wire \empty_83_fu_106[24]_i_7_n_12 ;
  wire \empty_83_fu_106[24]_i_8_n_12 ;
  wire \empty_83_fu_106[24]_i_9_n_12 ;
  wire \empty_83_fu_106[32]_i_10_n_12 ;
  wire \empty_83_fu_106[32]_i_11_n_12 ;
  wire \empty_83_fu_106[32]_i_12_n_12 ;
  wire \empty_83_fu_106[32]_i_13_n_12 ;
  wire \empty_83_fu_106[32]_i_14_n_12 ;
  wire \empty_83_fu_106[32]_i_15_n_12 ;
  wire \empty_83_fu_106[32]_i_16_n_12 ;
  wire \empty_83_fu_106[32]_i_17_n_12 ;
  wire \empty_83_fu_106[32]_i_2_n_12 ;
  wire \empty_83_fu_106[32]_i_3_n_12 ;
  wire \empty_83_fu_106[32]_i_4_n_12 ;
  wire \empty_83_fu_106[32]_i_5_n_12 ;
  wire \empty_83_fu_106[32]_i_6_n_12 ;
  wire \empty_83_fu_106[32]_i_7_n_12 ;
  wire \empty_83_fu_106[32]_i_8_n_12 ;
  wire \empty_83_fu_106[32]_i_9_n_12 ;
  wire \empty_83_fu_106[40]_i_10_n_12 ;
  wire \empty_83_fu_106[40]_i_11_n_12 ;
  wire \empty_83_fu_106[40]_i_12_n_12 ;
  wire \empty_83_fu_106[40]_i_13_n_12 ;
  wire \empty_83_fu_106[40]_i_14_n_12 ;
  wire \empty_83_fu_106[40]_i_15_n_12 ;
  wire \empty_83_fu_106[40]_i_16_n_12 ;
  wire \empty_83_fu_106[40]_i_17_n_12 ;
  wire \empty_83_fu_106[40]_i_2_n_12 ;
  wire \empty_83_fu_106[40]_i_3_n_12 ;
  wire \empty_83_fu_106[40]_i_4_n_12 ;
  wire \empty_83_fu_106[40]_i_5_n_12 ;
  wire \empty_83_fu_106[40]_i_6_n_12 ;
  wire \empty_83_fu_106[40]_i_7_n_12 ;
  wire \empty_83_fu_106[40]_i_8_n_12 ;
  wire \empty_83_fu_106[40]_i_9_n_12 ;
  wire \empty_83_fu_106[48]_i_10_n_12 ;
  wire \empty_83_fu_106[48]_i_11_n_12 ;
  wire \empty_83_fu_106[48]_i_12_n_12 ;
  wire \empty_83_fu_106[48]_i_13_n_12 ;
  wire \empty_83_fu_106[48]_i_14_n_12 ;
  wire \empty_83_fu_106[48]_i_15_n_12 ;
  wire \empty_83_fu_106[48]_i_16_n_12 ;
  wire \empty_83_fu_106[48]_i_17_n_12 ;
  wire \empty_83_fu_106[48]_i_2_n_12 ;
  wire \empty_83_fu_106[48]_i_3_n_12 ;
  wire \empty_83_fu_106[48]_i_4_n_12 ;
  wire \empty_83_fu_106[48]_i_5_n_12 ;
  wire \empty_83_fu_106[48]_i_6_n_12 ;
  wire \empty_83_fu_106[48]_i_7_n_12 ;
  wire \empty_83_fu_106[48]_i_8_n_12 ;
  wire \empty_83_fu_106[48]_i_9_n_12 ;
  wire \empty_83_fu_106[56]_i_10_n_12 ;
  wire \empty_83_fu_106[56]_i_11_n_12 ;
  wire \empty_83_fu_106[56]_i_12_n_12 ;
  wire \empty_83_fu_106[56]_i_13_n_12 ;
  wire \empty_83_fu_106[56]_i_14_n_12 ;
  wire \empty_83_fu_106[56]_i_15_n_12 ;
  wire \empty_83_fu_106[56]_i_16_n_12 ;
  wire \empty_83_fu_106[56]_i_2_n_12 ;
  wire \empty_83_fu_106[56]_i_3_n_12 ;
  wire \empty_83_fu_106[56]_i_4_n_12 ;
  wire \empty_83_fu_106[56]_i_5_n_12 ;
  wire \empty_83_fu_106[56]_i_6_n_12 ;
  wire \empty_83_fu_106[56]_i_7_n_12 ;
  wire \empty_83_fu_106[56]_i_8_n_12 ;
  wire \empty_83_fu_106[56]_i_9_n_12 ;
  wire \empty_83_fu_106[8]_i_2_n_12 ;
  wire \empty_83_fu_106[8]_i_3_n_12 ;
  wire \empty_83_fu_106[8]_i_4_n_12 ;
  wire \empty_83_fu_106[8]_i_5_n_12 ;
  wire \empty_83_fu_106[8]_i_6_n_12 ;
  wire \empty_83_fu_106[8]_i_7_n_12 ;
  wire \empty_83_fu_106[8]_i_8_n_12 ;
  wire \empty_83_fu_106[8]_i_9_n_12 ;
  wire \empty_83_fu_106_reg[0]_i_2_n_12 ;
  wire \empty_83_fu_106_reg[0]_i_2_n_13 ;
  wire \empty_83_fu_106_reg[0]_i_2_n_14 ;
  wire \empty_83_fu_106_reg[0]_i_2_n_15 ;
  wire \empty_83_fu_106_reg[0]_i_2_n_16 ;
  wire \empty_83_fu_106_reg[0]_i_2_n_17 ;
  wire \empty_83_fu_106_reg[0]_i_2_n_18 ;
  wire \empty_83_fu_106_reg[0]_i_2_n_19 ;
  wire [7:0]\empty_83_fu_106_reg[15] ;
  wire \empty_83_fu_106_reg[16]_i_1_n_12 ;
  wire \empty_83_fu_106_reg[16]_i_1_n_13 ;
  wire \empty_83_fu_106_reg[16]_i_1_n_14 ;
  wire \empty_83_fu_106_reg[16]_i_1_n_15 ;
  wire \empty_83_fu_106_reg[16]_i_1_n_16 ;
  wire \empty_83_fu_106_reg[16]_i_1_n_17 ;
  wire \empty_83_fu_106_reg[16]_i_1_n_18 ;
  wire \empty_83_fu_106_reg[16]_i_1_n_19 ;
  wire [7:0]\empty_83_fu_106_reg[23] ;
  wire \empty_83_fu_106_reg[24]_i_1_n_12 ;
  wire \empty_83_fu_106_reg[24]_i_1_n_13 ;
  wire \empty_83_fu_106_reg[24]_i_1_n_14 ;
  wire \empty_83_fu_106_reg[24]_i_1_n_15 ;
  wire \empty_83_fu_106_reg[24]_i_1_n_16 ;
  wire \empty_83_fu_106_reg[24]_i_1_n_17 ;
  wire \empty_83_fu_106_reg[24]_i_1_n_18 ;
  wire \empty_83_fu_106_reg[24]_i_1_n_19 ;
  wire [6:0]\empty_83_fu_106_reg[31] ;
  wire \empty_83_fu_106_reg[32]_i_1_n_12 ;
  wire \empty_83_fu_106_reg[32]_i_1_n_13 ;
  wire \empty_83_fu_106_reg[32]_i_1_n_14 ;
  wire \empty_83_fu_106_reg[32]_i_1_n_15 ;
  wire \empty_83_fu_106_reg[32]_i_1_n_16 ;
  wire \empty_83_fu_106_reg[32]_i_1_n_17 ;
  wire \empty_83_fu_106_reg[32]_i_1_n_18 ;
  wire \empty_83_fu_106_reg[32]_i_1_n_19 ;
  wire \empty_83_fu_106_reg[40]_i_1_n_12 ;
  wire \empty_83_fu_106_reg[40]_i_1_n_13 ;
  wire \empty_83_fu_106_reg[40]_i_1_n_14 ;
  wire \empty_83_fu_106_reg[40]_i_1_n_15 ;
  wire \empty_83_fu_106_reg[40]_i_1_n_16 ;
  wire \empty_83_fu_106_reg[40]_i_1_n_17 ;
  wire \empty_83_fu_106_reg[40]_i_1_n_18 ;
  wire \empty_83_fu_106_reg[40]_i_1_n_19 ;
  wire \empty_83_fu_106_reg[48]_i_1_n_12 ;
  wire \empty_83_fu_106_reg[48]_i_1_n_13 ;
  wire \empty_83_fu_106_reg[48]_i_1_n_14 ;
  wire \empty_83_fu_106_reg[48]_i_1_n_15 ;
  wire \empty_83_fu_106_reg[48]_i_1_n_16 ;
  wire \empty_83_fu_106_reg[48]_i_1_n_17 ;
  wire \empty_83_fu_106_reg[48]_i_1_n_18 ;
  wire \empty_83_fu_106_reg[48]_i_1_n_19 ;
  wire \empty_83_fu_106_reg[56]_i_1_n_13 ;
  wire \empty_83_fu_106_reg[56]_i_1_n_14 ;
  wire \empty_83_fu_106_reg[56]_i_1_n_15 ;
  wire \empty_83_fu_106_reg[56]_i_1_n_16 ;
  wire \empty_83_fu_106_reg[56]_i_1_n_17 ;
  wire \empty_83_fu_106_reg[56]_i_1_n_18 ;
  wire \empty_83_fu_106_reg[56]_i_1_n_19 ;
  wire [32:0]\empty_83_fu_106_reg[63] ;
  wire [7:0]\empty_83_fu_106_reg[7] ;
  wire \empty_83_fu_106_reg[8]_i_1_n_12 ;
  wire \empty_83_fu_106_reg[8]_i_1_n_13 ;
  wire \empty_83_fu_106_reg[8]_i_1_n_14 ;
  wire \empty_83_fu_106_reg[8]_i_1_n_15 ;
  wire \empty_83_fu_106_reg[8]_i_1_n_16 ;
  wire \empty_83_fu_106_reg[8]_i_1_n_17 ;
  wire \empty_83_fu_106_reg[8]_i_1_n_18 ;
  wire \empty_83_fu_106_reg[8]_i_1_n_19 ;
  wire \empty_84_fu_110[0]_i_2_n_12 ;
  wire \empty_84_fu_110[0]_i_3_n_12 ;
  wire \empty_84_fu_110[0]_i_4_n_12 ;
  wire \empty_84_fu_110[0]_i_5_n_12 ;
  wire \empty_84_fu_110[0]_i_6_n_12 ;
  wire \empty_84_fu_110[0]_i_7_n_12 ;
  wire \empty_84_fu_110[0]_i_8_n_12 ;
  wire \empty_84_fu_110[0]_i_9_n_12 ;
  wire \empty_84_fu_110[16]_i_2_n_12 ;
  wire \empty_84_fu_110[16]_i_3_n_12 ;
  wire \empty_84_fu_110[16]_i_4_n_12 ;
  wire \empty_84_fu_110[16]_i_5_n_12 ;
  wire \empty_84_fu_110[16]_i_6_n_12 ;
  wire \empty_84_fu_110[16]_i_7_n_12 ;
  wire \empty_84_fu_110[16]_i_8_n_12 ;
  wire \empty_84_fu_110[16]_i_9_n_12 ;
  wire \empty_84_fu_110[24]_i_10_n_12 ;
  wire \empty_84_fu_110[24]_i_2_n_12 ;
  wire \empty_84_fu_110[24]_i_3_n_12 ;
  wire \empty_84_fu_110[24]_i_4_n_12 ;
  wire \empty_84_fu_110[24]_i_5_n_12 ;
  wire \empty_84_fu_110[24]_i_6_n_12 ;
  wire \empty_84_fu_110[24]_i_7_n_12 ;
  wire \empty_84_fu_110[24]_i_8_n_12 ;
  wire \empty_84_fu_110[24]_i_9_n_12 ;
  wire \empty_84_fu_110[32]_i_10_n_12 ;
  wire \empty_84_fu_110[32]_i_11_n_12 ;
  wire \empty_84_fu_110[32]_i_12_n_12 ;
  wire \empty_84_fu_110[32]_i_13_n_12 ;
  wire \empty_84_fu_110[32]_i_14_n_12 ;
  wire \empty_84_fu_110[32]_i_15_n_12 ;
  wire \empty_84_fu_110[32]_i_16_n_12 ;
  wire \empty_84_fu_110[32]_i_17_n_12 ;
  wire \empty_84_fu_110[32]_i_2_n_12 ;
  wire \empty_84_fu_110[32]_i_3_n_12 ;
  wire \empty_84_fu_110[32]_i_4_n_12 ;
  wire \empty_84_fu_110[32]_i_5_n_12 ;
  wire \empty_84_fu_110[32]_i_6_n_12 ;
  wire \empty_84_fu_110[32]_i_7_n_12 ;
  wire \empty_84_fu_110[32]_i_8_n_12 ;
  wire \empty_84_fu_110[32]_i_9_n_12 ;
  wire \empty_84_fu_110[40]_i_10_n_12 ;
  wire \empty_84_fu_110[40]_i_11_n_12 ;
  wire \empty_84_fu_110[40]_i_12_n_12 ;
  wire \empty_84_fu_110[40]_i_13_n_12 ;
  wire \empty_84_fu_110[40]_i_14_n_12 ;
  wire \empty_84_fu_110[40]_i_15_n_12 ;
  wire \empty_84_fu_110[40]_i_16_n_12 ;
  wire \empty_84_fu_110[40]_i_17_n_12 ;
  wire \empty_84_fu_110[40]_i_2_n_12 ;
  wire \empty_84_fu_110[40]_i_3_n_12 ;
  wire \empty_84_fu_110[40]_i_4_n_12 ;
  wire \empty_84_fu_110[40]_i_5_n_12 ;
  wire \empty_84_fu_110[40]_i_6_n_12 ;
  wire \empty_84_fu_110[40]_i_7_n_12 ;
  wire \empty_84_fu_110[40]_i_8_n_12 ;
  wire \empty_84_fu_110[40]_i_9_n_12 ;
  wire \empty_84_fu_110[48]_i_10_n_12 ;
  wire \empty_84_fu_110[48]_i_11_n_12 ;
  wire \empty_84_fu_110[48]_i_12_n_12 ;
  wire \empty_84_fu_110[48]_i_13_n_12 ;
  wire \empty_84_fu_110[48]_i_14_n_12 ;
  wire \empty_84_fu_110[48]_i_15_n_12 ;
  wire \empty_84_fu_110[48]_i_16_n_12 ;
  wire \empty_84_fu_110[48]_i_17_n_12 ;
  wire \empty_84_fu_110[48]_i_2_n_12 ;
  wire \empty_84_fu_110[48]_i_3_n_12 ;
  wire \empty_84_fu_110[48]_i_4_n_12 ;
  wire \empty_84_fu_110[48]_i_5_n_12 ;
  wire \empty_84_fu_110[48]_i_6_n_12 ;
  wire \empty_84_fu_110[48]_i_7_n_12 ;
  wire \empty_84_fu_110[48]_i_8_n_12 ;
  wire \empty_84_fu_110[48]_i_9_n_12 ;
  wire \empty_84_fu_110[56]_i_10_n_12 ;
  wire \empty_84_fu_110[56]_i_11_n_12 ;
  wire \empty_84_fu_110[56]_i_12_n_12 ;
  wire \empty_84_fu_110[56]_i_13_n_12 ;
  wire \empty_84_fu_110[56]_i_14_n_12 ;
  wire \empty_84_fu_110[56]_i_15_n_12 ;
  wire \empty_84_fu_110[56]_i_16_n_12 ;
  wire \empty_84_fu_110[56]_i_2_n_12 ;
  wire \empty_84_fu_110[56]_i_3_n_12 ;
  wire \empty_84_fu_110[56]_i_4_n_12 ;
  wire \empty_84_fu_110[56]_i_5_n_12 ;
  wire \empty_84_fu_110[56]_i_6_n_12 ;
  wire \empty_84_fu_110[56]_i_7_n_12 ;
  wire \empty_84_fu_110[56]_i_8_n_12 ;
  wire \empty_84_fu_110[56]_i_9_n_12 ;
  wire \empty_84_fu_110[8]_i_2_n_12 ;
  wire \empty_84_fu_110[8]_i_3_n_12 ;
  wire \empty_84_fu_110[8]_i_4_n_12 ;
  wire \empty_84_fu_110[8]_i_5_n_12 ;
  wire \empty_84_fu_110[8]_i_6_n_12 ;
  wire \empty_84_fu_110[8]_i_7_n_12 ;
  wire \empty_84_fu_110[8]_i_8_n_12 ;
  wire \empty_84_fu_110[8]_i_9_n_12 ;
  wire \empty_84_fu_110_reg[0]_i_1_n_12 ;
  wire \empty_84_fu_110_reg[0]_i_1_n_13 ;
  wire \empty_84_fu_110_reg[0]_i_1_n_14 ;
  wire \empty_84_fu_110_reg[0]_i_1_n_15 ;
  wire \empty_84_fu_110_reg[0]_i_1_n_16 ;
  wire \empty_84_fu_110_reg[0]_i_1_n_17 ;
  wire \empty_84_fu_110_reg[0]_i_1_n_18 ;
  wire \empty_84_fu_110_reg[0]_i_1_n_19 ;
  wire [7:0]\empty_84_fu_110_reg[15] ;
  wire \empty_84_fu_110_reg[16]_i_1_n_12 ;
  wire \empty_84_fu_110_reg[16]_i_1_n_13 ;
  wire \empty_84_fu_110_reg[16]_i_1_n_14 ;
  wire \empty_84_fu_110_reg[16]_i_1_n_15 ;
  wire \empty_84_fu_110_reg[16]_i_1_n_16 ;
  wire \empty_84_fu_110_reg[16]_i_1_n_17 ;
  wire \empty_84_fu_110_reg[16]_i_1_n_18 ;
  wire \empty_84_fu_110_reg[16]_i_1_n_19 ;
  wire [7:0]\empty_84_fu_110_reg[23] ;
  wire \empty_84_fu_110_reg[24]_i_1_n_12 ;
  wire \empty_84_fu_110_reg[24]_i_1_n_13 ;
  wire \empty_84_fu_110_reg[24]_i_1_n_14 ;
  wire \empty_84_fu_110_reg[24]_i_1_n_15 ;
  wire \empty_84_fu_110_reg[24]_i_1_n_16 ;
  wire \empty_84_fu_110_reg[24]_i_1_n_17 ;
  wire \empty_84_fu_110_reg[24]_i_1_n_18 ;
  wire \empty_84_fu_110_reg[24]_i_1_n_19 ;
  wire [6:0]\empty_84_fu_110_reg[31] ;
  wire \empty_84_fu_110_reg[32]_i_1_n_12 ;
  wire \empty_84_fu_110_reg[32]_i_1_n_13 ;
  wire \empty_84_fu_110_reg[32]_i_1_n_14 ;
  wire \empty_84_fu_110_reg[32]_i_1_n_15 ;
  wire \empty_84_fu_110_reg[32]_i_1_n_16 ;
  wire \empty_84_fu_110_reg[32]_i_1_n_17 ;
  wire \empty_84_fu_110_reg[32]_i_1_n_18 ;
  wire \empty_84_fu_110_reg[32]_i_1_n_19 ;
  wire \empty_84_fu_110_reg[40]_i_1_n_12 ;
  wire \empty_84_fu_110_reg[40]_i_1_n_13 ;
  wire \empty_84_fu_110_reg[40]_i_1_n_14 ;
  wire \empty_84_fu_110_reg[40]_i_1_n_15 ;
  wire \empty_84_fu_110_reg[40]_i_1_n_16 ;
  wire \empty_84_fu_110_reg[40]_i_1_n_17 ;
  wire \empty_84_fu_110_reg[40]_i_1_n_18 ;
  wire \empty_84_fu_110_reg[40]_i_1_n_19 ;
  wire \empty_84_fu_110_reg[48]_i_1_n_12 ;
  wire \empty_84_fu_110_reg[48]_i_1_n_13 ;
  wire \empty_84_fu_110_reg[48]_i_1_n_14 ;
  wire \empty_84_fu_110_reg[48]_i_1_n_15 ;
  wire \empty_84_fu_110_reg[48]_i_1_n_16 ;
  wire \empty_84_fu_110_reg[48]_i_1_n_17 ;
  wire \empty_84_fu_110_reg[48]_i_1_n_18 ;
  wire \empty_84_fu_110_reg[48]_i_1_n_19 ;
  wire \empty_84_fu_110_reg[56]_i_1_n_13 ;
  wire \empty_84_fu_110_reg[56]_i_1_n_14 ;
  wire \empty_84_fu_110_reg[56]_i_1_n_15 ;
  wire \empty_84_fu_110_reg[56]_i_1_n_16 ;
  wire \empty_84_fu_110_reg[56]_i_1_n_17 ;
  wire \empty_84_fu_110_reg[56]_i_1_n_18 ;
  wire \empty_84_fu_110_reg[56]_i_1_n_19 ;
  wire [32:0]\empty_84_fu_110_reg[63] ;
  wire [7:0]\empty_84_fu_110_reg[7] ;
  wire \empty_84_fu_110_reg[8]_i_1_n_12 ;
  wire \empty_84_fu_110_reg[8]_i_1_n_13 ;
  wire \empty_84_fu_110_reg[8]_i_1_n_14 ;
  wire \empty_84_fu_110_reg[8]_i_1_n_15 ;
  wire \empty_84_fu_110_reg[8]_i_1_n_16 ;
  wire \empty_84_fu_110_reg[8]_i_1_n_17 ;
  wire \empty_84_fu_110_reg[8]_i_1_n_18 ;
  wire \empty_84_fu_110_reg[8]_i_1_n_19 ;
  wire empty_85_fu_114;
  wire \empty_85_fu_114[0]_i_10_n_12 ;
  wire \empty_85_fu_114[0]_i_3_n_12 ;
  wire \empty_85_fu_114[0]_i_4_n_12 ;
  wire \empty_85_fu_114[0]_i_5_n_12 ;
  wire \empty_85_fu_114[0]_i_6_n_12 ;
  wire \empty_85_fu_114[0]_i_7_n_12 ;
  wire \empty_85_fu_114[0]_i_8_n_12 ;
  wire \empty_85_fu_114[0]_i_9_n_12 ;
  wire \empty_85_fu_114[16]_i_2_n_12 ;
  wire \empty_85_fu_114[16]_i_3_n_12 ;
  wire \empty_85_fu_114[16]_i_4_n_12 ;
  wire \empty_85_fu_114[16]_i_5_n_12 ;
  wire \empty_85_fu_114[16]_i_6_n_12 ;
  wire \empty_85_fu_114[16]_i_7_n_12 ;
  wire \empty_85_fu_114[16]_i_8_n_12 ;
  wire \empty_85_fu_114[16]_i_9_n_12 ;
  wire \empty_85_fu_114[24]_i_10_n_12 ;
  wire \empty_85_fu_114[24]_i_2_n_12 ;
  wire \empty_85_fu_114[24]_i_3_n_12 ;
  wire \empty_85_fu_114[24]_i_4_n_12 ;
  wire \empty_85_fu_114[24]_i_5_n_12 ;
  wire \empty_85_fu_114[24]_i_6_n_12 ;
  wire \empty_85_fu_114[24]_i_7_n_12 ;
  wire \empty_85_fu_114[24]_i_8_n_12 ;
  wire \empty_85_fu_114[24]_i_9_n_12 ;
  wire \empty_85_fu_114[32]_i_10_n_12 ;
  wire \empty_85_fu_114[32]_i_11_n_12 ;
  wire \empty_85_fu_114[32]_i_12_n_12 ;
  wire \empty_85_fu_114[32]_i_13_n_12 ;
  wire \empty_85_fu_114[32]_i_14_n_12 ;
  wire \empty_85_fu_114[32]_i_15_n_12 ;
  wire \empty_85_fu_114[32]_i_16_n_12 ;
  wire \empty_85_fu_114[32]_i_17_n_12 ;
  wire \empty_85_fu_114[32]_i_2_n_12 ;
  wire \empty_85_fu_114[32]_i_3_n_12 ;
  wire \empty_85_fu_114[32]_i_4_n_12 ;
  wire \empty_85_fu_114[32]_i_5_n_12 ;
  wire \empty_85_fu_114[32]_i_6_n_12 ;
  wire \empty_85_fu_114[32]_i_7_n_12 ;
  wire \empty_85_fu_114[32]_i_8_n_12 ;
  wire \empty_85_fu_114[32]_i_9_n_12 ;
  wire \empty_85_fu_114[40]_i_10_n_12 ;
  wire \empty_85_fu_114[40]_i_11_n_12 ;
  wire \empty_85_fu_114[40]_i_12_n_12 ;
  wire \empty_85_fu_114[40]_i_13_n_12 ;
  wire \empty_85_fu_114[40]_i_14_n_12 ;
  wire \empty_85_fu_114[40]_i_15_n_12 ;
  wire \empty_85_fu_114[40]_i_16_n_12 ;
  wire \empty_85_fu_114[40]_i_17_n_12 ;
  wire \empty_85_fu_114[40]_i_18_n_12 ;
  wire \empty_85_fu_114[40]_i_2_n_12 ;
  wire \empty_85_fu_114[40]_i_3_n_12 ;
  wire \empty_85_fu_114[40]_i_4_n_12 ;
  wire \empty_85_fu_114[40]_i_5_n_12 ;
  wire \empty_85_fu_114[40]_i_6_n_12 ;
  wire \empty_85_fu_114[40]_i_7_n_12 ;
  wire \empty_85_fu_114[40]_i_8_n_12 ;
  wire \empty_85_fu_114[40]_i_9_n_12 ;
  wire \empty_85_fu_114[48]_i_10_n_12 ;
  wire \empty_85_fu_114[48]_i_11_n_12 ;
  wire \empty_85_fu_114[48]_i_12_n_12 ;
  wire \empty_85_fu_114[48]_i_13_n_12 ;
  wire \empty_85_fu_114[48]_i_14_n_12 ;
  wire \empty_85_fu_114[48]_i_15_n_12 ;
  wire \empty_85_fu_114[48]_i_16_n_12 ;
  wire \empty_85_fu_114[48]_i_17_n_12 ;
  wire \empty_85_fu_114[48]_i_2_n_12 ;
  wire \empty_85_fu_114[48]_i_3_n_12 ;
  wire \empty_85_fu_114[48]_i_4_n_12 ;
  wire \empty_85_fu_114[48]_i_5_n_12 ;
  wire \empty_85_fu_114[48]_i_6_n_12 ;
  wire \empty_85_fu_114[48]_i_7_n_12 ;
  wire \empty_85_fu_114[48]_i_8_n_12 ;
  wire \empty_85_fu_114[48]_i_9_n_12 ;
  wire \empty_85_fu_114[56]_i_10_n_12 ;
  wire \empty_85_fu_114[56]_i_11_n_12 ;
  wire \empty_85_fu_114[56]_i_12_n_12 ;
  wire \empty_85_fu_114[56]_i_13_n_12 ;
  wire \empty_85_fu_114[56]_i_14_n_12 ;
  wire \empty_85_fu_114[56]_i_15_n_12 ;
  wire \empty_85_fu_114[56]_i_16_n_12 ;
  wire \empty_85_fu_114[56]_i_2_n_12 ;
  wire \empty_85_fu_114[56]_i_3_n_12 ;
  wire \empty_85_fu_114[56]_i_4_n_12 ;
  wire \empty_85_fu_114[56]_i_5_n_12 ;
  wire \empty_85_fu_114[56]_i_6_n_12 ;
  wire \empty_85_fu_114[56]_i_7_n_12 ;
  wire \empty_85_fu_114[56]_i_8_n_12 ;
  wire \empty_85_fu_114[56]_i_9_n_12 ;
  wire \empty_85_fu_114[8]_i_2_n_12 ;
  wire \empty_85_fu_114[8]_i_3_n_12 ;
  wire \empty_85_fu_114[8]_i_4_n_12 ;
  wire \empty_85_fu_114[8]_i_5_n_12 ;
  wire \empty_85_fu_114[8]_i_6_n_12 ;
  wire \empty_85_fu_114[8]_i_7_n_12 ;
  wire \empty_85_fu_114[8]_i_8_n_12 ;
  wire \empty_85_fu_114[8]_i_9_n_12 ;
  wire \empty_85_fu_114_reg[0]_i_2_n_12 ;
  wire \empty_85_fu_114_reg[0]_i_2_n_13 ;
  wire \empty_85_fu_114_reg[0]_i_2_n_14 ;
  wire \empty_85_fu_114_reg[0]_i_2_n_15 ;
  wire \empty_85_fu_114_reg[0]_i_2_n_16 ;
  wire \empty_85_fu_114_reg[0]_i_2_n_17 ;
  wire \empty_85_fu_114_reg[0]_i_2_n_18 ;
  wire \empty_85_fu_114_reg[0]_i_2_n_19 ;
  wire [7:0]\empty_85_fu_114_reg[15] ;
  wire \empty_85_fu_114_reg[16]_i_1_n_12 ;
  wire \empty_85_fu_114_reg[16]_i_1_n_13 ;
  wire \empty_85_fu_114_reg[16]_i_1_n_14 ;
  wire \empty_85_fu_114_reg[16]_i_1_n_15 ;
  wire \empty_85_fu_114_reg[16]_i_1_n_16 ;
  wire \empty_85_fu_114_reg[16]_i_1_n_17 ;
  wire \empty_85_fu_114_reg[16]_i_1_n_18 ;
  wire \empty_85_fu_114_reg[16]_i_1_n_19 ;
  wire [7:0]\empty_85_fu_114_reg[23] ;
  wire \empty_85_fu_114_reg[24]_i_1_n_12 ;
  wire \empty_85_fu_114_reg[24]_i_1_n_13 ;
  wire \empty_85_fu_114_reg[24]_i_1_n_14 ;
  wire \empty_85_fu_114_reg[24]_i_1_n_15 ;
  wire \empty_85_fu_114_reg[24]_i_1_n_16 ;
  wire \empty_85_fu_114_reg[24]_i_1_n_17 ;
  wire \empty_85_fu_114_reg[24]_i_1_n_18 ;
  wire \empty_85_fu_114_reg[24]_i_1_n_19 ;
  wire [6:0]\empty_85_fu_114_reg[31] ;
  wire \empty_85_fu_114_reg[32]_i_1_n_12 ;
  wire \empty_85_fu_114_reg[32]_i_1_n_13 ;
  wire \empty_85_fu_114_reg[32]_i_1_n_14 ;
  wire \empty_85_fu_114_reg[32]_i_1_n_15 ;
  wire \empty_85_fu_114_reg[32]_i_1_n_16 ;
  wire \empty_85_fu_114_reg[32]_i_1_n_17 ;
  wire \empty_85_fu_114_reg[32]_i_1_n_18 ;
  wire \empty_85_fu_114_reg[32]_i_1_n_19 ;
  wire \empty_85_fu_114_reg[40]_i_1_n_12 ;
  wire \empty_85_fu_114_reg[40]_i_1_n_13 ;
  wire \empty_85_fu_114_reg[40]_i_1_n_14 ;
  wire \empty_85_fu_114_reg[40]_i_1_n_15 ;
  wire \empty_85_fu_114_reg[40]_i_1_n_16 ;
  wire \empty_85_fu_114_reg[40]_i_1_n_17 ;
  wire \empty_85_fu_114_reg[40]_i_1_n_18 ;
  wire \empty_85_fu_114_reg[40]_i_1_n_19 ;
  wire \empty_85_fu_114_reg[48]_i_1_n_12 ;
  wire \empty_85_fu_114_reg[48]_i_1_n_13 ;
  wire \empty_85_fu_114_reg[48]_i_1_n_14 ;
  wire \empty_85_fu_114_reg[48]_i_1_n_15 ;
  wire \empty_85_fu_114_reg[48]_i_1_n_16 ;
  wire \empty_85_fu_114_reg[48]_i_1_n_17 ;
  wire \empty_85_fu_114_reg[48]_i_1_n_18 ;
  wire \empty_85_fu_114_reg[48]_i_1_n_19 ;
  wire \empty_85_fu_114_reg[56]_i_1_n_13 ;
  wire \empty_85_fu_114_reg[56]_i_1_n_14 ;
  wire \empty_85_fu_114_reg[56]_i_1_n_15 ;
  wire \empty_85_fu_114_reg[56]_i_1_n_16 ;
  wire \empty_85_fu_114_reg[56]_i_1_n_17 ;
  wire \empty_85_fu_114_reg[56]_i_1_n_18 ;
  wire \empty_85_fu_114_reg[56]_i_1_n_19 ;
  wire [32:0]\empty_85_fu_114_reg[63] ;
  wire [7:0]\empty_85_fu_114_reg[7] ;
  wire \empty_85_fu_114_reg[8]_i_1_n_12 ;
  wire \empty_85_fu_114_reg[8]_i_1_n_13 ;
  wire \empty_85_fu_114_reg[8]_i_1_n_14 ;
  wire \empty_85_fu_114_reg[8]_i_1_n_15 ;
  wire \empty_85_fu_114_reg[8]_i_1_n_16 ;
  wire \empty_85_fu_114_reg[8]_i_1_n_17 ;
  wire \empty_85_fu_114_reg[8]_i_1_n_18 ;
  wire \empty_85_fu_114_reg[8]_i_1_n_19 ;
  wire \empty_86_fu_118[0]_i_2_n_12 ;
  wire \empty_86_fu_118[0]_i_3_n_12 ;
  wire \empty_86_fu_118[0]_i_4_n_12 ;
  wire \empty_86_fu_118[0]_i_5_n_12 ;
  wire \empty_86_fu_118[0]_i_6_n_12 ;
  wire \empty_86_fu_118[0]_i_7_n_12 ;
  wire \empty_86_fu_118[0]_i_8_n_12 ;
  wire \empty_86_fu_118[0]_i_9_n_12 ;
  wire \empty_86_fu_118[16]_i_2_n_12 ;
  wire \empty_86_fu_118[16]_i_3_n_12 ;
  wire \empty_86_fu_118[16]_i_4_n_12 ;
  wire \empty_86_fu_118[16]_i_5_n_12 ;
  wire \empty_86_fu_118[16]_i_6_n_12 ;
  wire \empty_86_fu_118[16]_i_7_n_12 ;
  wire \empty_86_fu_118[16]_i_8_n_12 ;
  wire \empty_86_fu_118[16]_i_9_n_12 ;
  wire \empty_86_fu_118[24]_i_10_n_12 ;
  wire \empty_86_fu_118[24]_i_2_n_12 ;
  wire \empty_86_fu_118[24]_i_3_n_12 ;
  wire \empty_86_fu_118[24]_i_4_n_12 ;
  wire \empty_86_fu_118[24]_i_5_n_12 ;
  wire \empty_86_fu_118[24]_i_6_n_12 ;
  wire \empty_86_fu_118[24]_i_7_n_12 ;
  wire \empty_86_fu_118[24]_i_8_n_12 ;
  wire \empty_86_fu_118[24]_i_9_n_12 ;
  wire \empty_86_fu_118[32]_i_10_n_12 ;
  wire \empty_86_fu_118[32]_i_11_n_12 ;
  wire \empty_86_fu_118[32]_i_12_n_12 ;
  wire \empty_86_fu_118[32]_i_13_n_12 ;
  wire \empty_86_fu_118[32]_i_14_n_12 ;
  wire \empty_86_fu_118[32]_i_15_n_12 ;
  wire \empty_86_fu_118[32]_i_16_n_12 ;
  wire \empty_86_fu_118[32]_i_17_n_12 ;
  wire \empty_86_fu_118[32]_i_2_n_12 ;
  wire \empty_86_fu_118[32]_i_3_n_12 ;
  wire \empty_86_fu_118[32]_i_4_n_12 ;
  wire \empty_86_fu_118[32]_i_5_n_12 ;
  wire \empty_86_fu_118[32]_i_6_n_12 ;
  wire \empty_86_fu_118[32]_i_7_n_12 ;
  wire \empty_86_fu_118[32]_i_8_n_12 ;
  wire \empty_86_fu_118[32]_i_9_n_12 ;
  wire \empty_86_fu_118[40]_i_10_n_12 ;
  wire \empty_86_fu_118[40]_i_11_n_12 ;
  wire \empty_86_fu_118[40]_i_12_n_12 ;
  wire \empty_86_fu_118[40]_i_13_n_12 ;
  wire \empty_86_fu_118[40]_i_14_n_12 ;
  wire \empty_86_fu_118[40]_i_15_n_12 ;
  wire \empty_86_fu_118[40]_i_16_n_12 ;
  wire \empty_86_fu_118[40]_i_17_n_12 ;
  wire \empty_86_fu_118[40]_i_2_n_12 ;
  wire \empty_86_fu_118[40]_i_3_n_12 ;
  wire \empty_86_fu_118[40]_i_4_n_12 ;
  wire \empty_86_fu_118[40]_i_5_n_12 ;
  wire \empty_86_fu_118[40]_i_6_n_12 ;
  wire \empty_86_fu_118[40]_i_7_n_12 ;
  wire \empty_86_fu_118[40]_i_8_n_12 ;
  wire \empty_86_fu_118[40]_i_9_n_12 ;
  wire \empty_86_fu_118[48]_i_10_n_12 ;
  wire \empty_86_fu_118[48]_i_11_n_12 ;
  wire \empty_86_fu_118[48]_i_12_n_12 ;
  wire \empty_86_fu_118[48]_i_13_n_12 ;
  wire \empty_86_fu_118[48]_i_14_n_12 ;
  wire \empty_86_fu_118[48]_i_15_n_12 ;
  wire \empty_86_fu_118[48]_i_16_n_12 ;
  wire \empty_86_fu_118[48]_i_17_n_12 ;
  wire \empty_86_fu_118[48]_i_2_n_12 ;
  wire \empty_86_fu_118[48]_i_3_n_12 ;
  wire \empty_86_fu_118[48]_i_4_n_12 ;
  wire \empty_86_fu_118[48]_i_5_n_12 ;
  wire \empty_86_fu_118[48]_i_6_n_12 ;
  wire \empty_86_fu_118[48]_i_7_n_12 ;
  wire \empty_86_fu_118[48]_i_8_n_12 ;
  wire \empty_86_fu_118[48]_i_9_n_12 ;
  wire \empty_86_fu_118[56]_i_10_n_12 ;
  wire \empty_86_fu_118[56]_i_11_n_12 ;
  wire \empty_86_fu_118[56]_i_12_n_12 ;
  wire \empty_86_fu_118[56]_i_13_n_12 ;
  wire \empty_86_fu_118[56]_i_14_n_12 ;
  wire \empty_86_fu_118[56]_i_15_n_12 ;
  wire \empty_86_fu_118[56]_i_16_n_12 ;
  wire \empty_86_fu_118[56]_i_2_n_12 ;
  wire \empty_86_fu_118[56]_i_3_n_12 ;
  wire \empty_86_fu_118[56]_i_4_n_12 ;
  wire \empty_86_fu_118[56]_i_5_n_12 ;
  wire \empty_86_fu_118[56]_i_6_n_12 ;
  wire \empty_86_fu_118[56]_i_7_n_12 ;
  wire \empty_86_fu_118[56]_i_8_n_12 ;
  wire \empty_86_fu_118[56]_i_9_n_12 ;
  wire \empty_86_fu_118[8]_i_2_n_12 ;
  wire \empty_86_fu_118[8]_i_3_n_12 ;
  wire \empty_86_fu_118[8]_i_4_n_12 ;
  wire \empty_86_fu_118[8]_i_5_n_12 ;
  wire \empty_86_fu_118[8]_i_6_n_12 ;
  wire \empty_86_fu_118[8]_i_7_n_12 ;
  wire \empty_86_fu_118[8]_i_8_n_12 ;
  wire \empty_86_fu_118[8]_i_9_n_12 ;
  wire \empty_86_fu_118_reg[0]_i_1_n_12 ;
  wire \empty_86_fu_118_reg[0]_i_1_n_13 ;
  wire \empty_86_fu_118_reg[0]_i_1_n_14 ;
  wire \empty_86_fu_118_reg[0]_i_1_n_15 ;
  wire \empty_86_fu_118_reg[0]_i_1_n_16 ;
  wire \empty_86_fu_118_reg[0]_i_1_n_17 ;
  wire \empty_86_fu_118_reg[0]_i_1_n_18 ;
  wire \empty_86_fu_118_reg[0]_i_1_n_19 ;
  wire [7:0]\empty_86_fu_118_reg[15] ;
  wire \empty_86_fu_118_reg[16]_i_1_n_12 ;
  wire \empty_86_fu_118_reg[16]_i_1_n_13 ;
  wire \empty_86_fu_118_reg[16]_i_1_n_14 ;
  wire \empty_86_fu_118_reg[16]_i_1_n_15 ;
  wire \empty_86_fu_118_reg[16]_i_1_n_16 ;
  wire \empty_86_fu_118_reg[16]_i_1_n_17 ;
  wire \empty_86_fu_118_reg[16]_i_1_n_18 ;
  wire \empty_86_fu_118_reg[16]_i_1_n_19 ;
  wire [7:0]\empty_86_fu_118_reg[23] ;
  wire \empty_86_fu_118_reg[24]_i_1_n_12 ;
  wire \empty_86_fu_118_reg[24]_i_1_n_13 ;
  wire \empty_86_fu_118_reg[24]_i_1_n_14 ;
  wire \empty_86_fu_118_reg[24]_i_1_n_15 ;
  wire \empty_86_fu_118_reg[24]_i_1_n_16 ;
  wire \empty_86_fu_118_reg[24]_i_1_n_17 ;
  wire \empty_86_fu_118_reg[24]_i_1_n_18 ;
  wire \empty_86_fu_118_reg[24]_i_1_n_19 ;
  wire [6:0]\empty_86_fu_118_reg[31] ;
  wire \empty_86_fu_118_reg[32]_i_1_n_12 ;
  wire \empty_86_fu_118_reg[32]_i_1_n_13 ;
  wire \empty_86_fu_118_reg[32]_i_1_n_14 ;
  wire \empty_86_fu_118_reg[32]_i_1_n_15 ;
  wire \empty_86_fu_118_reg[32]_i_1_n_16 ;
  wire \empty_86_fu_118_reg[32]_i_1_n_17 ;
  wire \empty_86_fu_118_reg[32]_i_1_n_18 ;
  wire \empty_86_fu_118_reg[32]_i_1_n_19 ;
  wire \empty_86_fu_118_reg[40]_i_1_n_12 ;
  wire \empty_86_fu_118_reg[40]_i_1_n_13 ;
  wire \empty_86_fu_118_reg[40]_i_1_n_14 ;
  wire \empty_86_fu_118_reg[40]_i_1_n_15 ;
  wire \empty_86_fu_118_reg[40]_i_1_n_16 ;
  wire \empty_86_fu_118_reg[40]_i_1_n_17 ;
  wire \empty_86_fu_118_reg[40]_i_1_n_18 ;
  wire \empty_86_fu_118_reg[40]_i_1_n_19 ;
  wire \empty_86_fu_118_reg[48]_i_1_n_12 ;
  wire \empty_86_fu_118_reg[48]_i_1_n_13 ;
  wire \empty_86_fu_118_reg[48]_i_1_n_14 ;
  wire \empty_86_fu_118_reg[48]_i_1_n_15 ;
  wire \empty_86_fu_118_reg[48]_i_1_n_16 ;
  wire \empty_86_fu_118_reg[48]_i_1_n_17 ;
  wire \empty_86_fu_118_reg[48]_i_1_n_18 ;
  wire \empty_86_fu_118_reg[48]_i_1_n_19 ;
  wire \empty_86_fu_118_reg[56]_i_1_n_13 ;
  wire \empty_86_fu_118_reg[56]_i_1_n_14 ;
  wire \empty_86_fu_118_reg[56]_i_1_n_15 ;
  wire \empty_86_fu_118_reg[56]_i_1_n_16 ;
  wire \empty_86_fu_118_reg[56]_i_1_n_17 ;
  wire \empty_86_fu_118_reg[56]_i_1_n_18 ;
  wire \empty_86_fu_118_reg[56]_i_1_n_19 ;
  wire [32:0]\empty_86_fu_118_reg[63] ;
  wire [7:0]\empty_86_fu_118_reg[7] ;
  wire \empty_86_fu_118_reg[8]_i_1_n_12 ;
  wire \empty_86_fu_118_reg[8]_i_1_n_13 ;
  wire \empty_86_fu_118_reg[8]_i_1_n_14 ;
  wire \empty_86_fu_118_reg[8]_i_1_n_15 ;
  wire \empty_86_fu_118_reg[8]_i_1_n_16 ;
  wire \empty_86_fu_118_reg[8]_i_1_n_17 ;
  wire \empty_86_fu_118_reg[8]_i_1_n_18 ;
  wire \empty_86_fu_118_reg[8]_i_1_n_19 ;
  wire empty_87_fu_122;
  wire \empty_87_fu_122[0]_i_10_n_12 ;
  wire \empty_87_fu_122[0]_i_3_n_12 ;
  wire \empty_87_fu_122[0]_i_4_n_12 ;
  wire \empty_87_fu_122[0]_i_5_n_12 ;
  wire \empty_87_fu_122[0]_i_6_n_12 ;
  wire \empty_87_fu_122[0]_i_7_n_12 ;
  wire \empty_87_fu_122[0]_i_8_n_12 ;
  wire \empty_87_fu_122[0]_i_9_n_12 ;
  wire \empty_87_fu_122[16]_i_2_n_12 ;
  wire \empty_87_fu_122[16]_i_3_n_12 ;
  wire \empty_87_fu_122[16]_i_4_n_12 ;
  wire \empty_87_fu_122[16]_i_5_n_12 ;
  wire \empty_87_fu_122[16]_i_6_n_12 ;
  wire \empty_87_fu_122[16]_i_7_n_12 ;
  wire \empty_87_fu_122[16]_i_8_n_12 ;
  wire \empty_87_fu_122[16]_i_9_n_12 ;
  wire \empty_87_fu_122[24]_i_10_n_12 ;
  wire \empty_87_fu_122[24]_i_2_n_12 ;
  wire \empty_87_fu_122[24]_i_3_n_12 ;
  wire \empty_87_fu_122[24]_i_4_n_12 ;
  wire \empty_87_fu_122[24]_i_5_n_12 ;
  wire \empty_87_fu_122[24]_i_6_n_12 ;
  wire \empty_87_fu_122[24]_i_7_n_12 ;
  wire \empty_87_fu_122[24]_i_8_n_12 ;
  wire \empty_87_fu_122[24]_i_9_n_12 ;
  wire \empty_87_fu_122[32]_i_10_n_12 ;
  wire \empty_87_fu_122[32]_i_11_n_12 ;
  wire \empty_87_fu_122[32]_i_12_n_12 ;
  wire \empty_87_fu_122[32]_i_13_n_12 ;
  wire \empty_87_fu_122[32]_i_14_n_12 ;
  wire \empty_87_fu_122[32]_i_15_n_12 ;
  wire \empty_87_fu_122[32]_i_16_n_12 ;
  wire \empty_87_fu_122[32]_i_17_n_12 ;
  wire \empty_87_fu_122[32]_i_2_n_12 ;
  wire \empty_87_fu_122[32]_i_3_n_12 ;
  wire \empty_87_fu_122[32]_i_4_n_12 ;
  wire \empty_87_fu_122[32]_i_5_n_12 ;
  wire \empty_87_fu_122[32]_i_6_n_12 ;
  wire \empty_87_fu_122[32]_i_7_n_12 ;
  wire \empty_87_fu_122[32]_i_8_n_12 ;
  wire \empty_87_fu_122[32]_i_9_n_12 ;
  wire \empty_87_fu_122[40]_i_10_n_12 ;
  wire \empty_87_fu_122[40]_i_11_n_12 ;
  wire \empty_87_fu_122[40]_i_12_n_12 ;
  wire \empty_87_fu_122[40]_i_13_n_12 ;
  wire \empty_87_fu_122[40]_i_14_n_12 ;
  wire \empty_87_fu_122[40]_i_15_n_12 ;
  wire \empty_87_fu_122[40]_i_16_n_12 ;
  wire \empty_87_fu_122[40]_i_17_n_12 ;
  wire \empty_87_fu_122[40]_i_2_n_12 ;
  wire \empty_87_fu_122[40]_i_3_n_12 ;
  wire \empty_87_fu_122[40]_i_4_n_12 ;
  wire \empty_87_fu_122[40]_i_5_n_12 ;
  wire \empty_87_fu_122[40]_i_6_n_12 ;
  wire \empty_87_fu_122[40]_i_7_n_12 ;
  wire \empty_87_fu_122[40]_i_8_n_12 ;
  wire \empty_87_fu_122[40]_i_9_n_12 ;
  wire \empty_87_fu_122[48]_i_10_n_12 ;
  wire \empty_87_fu_122[48]_i_11_n_12 ;
  wire \empty_87_fu_122[48]_i_12_n_12 ;
  wire \empty_87_fu_122[48]_i_13_n_12 ;
  wire \empty_87_fu_122[48]_i_14_n_12 ;
  wire \empty_87_fu_122[48]_i_15_n_12 ;
  wire \empty_87_fu_122[48]_i_16_n_12 ;
  wire \empty_87_fu_122[48]_i_17_n_12 ;
  wire \empty_87_fu_122[48]_i_18_n_12 ;
  wire \empty_87_fu_122[48]_i_2_n_12 ;
  wire \empty_87_fu_122[48]_i_3_n_12 ;
  wire \empty_87_fu_122[48]_i_4_n_12 ;
  wire \empty_87_fu_122[48]_i_5_n_12 ;
  wire \empty_87_fu_122[48]_i_6_n_12 ;
  wire \empty_87_fu_122[48]_i_7_n_12 ;
  wire \empty_87_fu_122[48]_i_8_n_12 ;
  wire \empty_87_fu_122[48]_i_9_n_12 ;
  wire \empty_87_fu_122[56]_i_10_n_12 ;
  wire \empty_87_fu_122[56]_i_11_n_12 ;
  wire \empty_87_fu_122[56]_i_12_n_12 ;
  wire \empty_87_fu_122[56]_i_13_n_12 ;
  wire \empty_87_fu_122[56]_i_14_n_12 ;
  wire \empty_87_fu_122[56]_i_15_n_12 ;
  wire \empty_87_fu_122[56]_i_16_n_12 ;
  wire \empty_87_fu_122[56]_i_2_n_12 ;
  wire \empty_87_fu_122[56]_i_3_n_12 ;
  wire \empty_87_fu_122[56]_i_4_n_12 ;
  wire \empty_87_fu_122[56]_i_5_n_12 ;
  wire \empty_87_fu_122[56]_i_6_n_12 ;
  wire \empty_87_fu_122[56]_i_7_n_12 ;
  wire \empty_87_fu_122[56]_i_8_n_12 ;
  wire \empty_87_fu_122[56]_i_9_n_12 ;
  wire \empty_87_fu_122[8]_i_2_n_12 ;
  wire \empty_87_fu_122[8]_i_3_n_12 ;
  wire \empty_87_fu_122[8]_i_4_n_12 ;
  wire \empty_87_fu_122[8]_i_5_n_12 ;
  wire \empty_87_fu_122[8]_i_6_n_12 ;
  wire \empty_87_fu_122[8]_i_7_n_12 ;
  wire \empty_87_fu_122[8]_i_8_n_12 ;
  wire \empty_87_fu_122[8]_i_9_n_12 ;
  wire \empty_87_fu_122_reg[0]_i_2_n_12 ;
  wire \empty_87_fu_122_reg[0]_i_2_n_13 ;
  wire \empty_87_fu_122_reg[0]_i_2_n_14 ;
  wire \empty_87_fu_122_reg[0]_i_2_n_15 ;
  wire \empty_87_fu_122_reg[0]_i_2_n_16 ;
  wire \empty_87_fu_122_reg[0]_i_2_n_17 ;
  wire \empty_87_fu_122_reg[0]_i_2_n_18 ;
  wire \empty_87_fu_122_reg[0]_i_2_n_19 ;
  wire [7:0]\empty_87_fu_122_reg[15] ;
  wire \empty_87_fu_122_reg[16]_i_1_n_12 ;
  wire \empty_87_fu_122_reg[16]_i_1_n_13 ;
  wire \empty_87_fu_122_reg[16]_i_1_n_14 ;
  wire \empty_87_fu_122_reg[16]_i_1_n_15 ;
  wire \empty_87_fu_122_reg[16]_i_1_n_16 ;
  wire \empty_87_fu_122_reg[16]_i_1_n_17 ;
  wire \empty_87_fu_122_reg[16]_i_1_n_18 ;
  wire \empty_87_fu_122_reg[16]_i_1_n_19 ;
  wire [7:0]\empty_87_fu_122_reg[23] ;
  wire \empty_87_fu_122_reg[24]_i_1_n_12 ;
  wire \empty_87_fu_122_reg[24]_i_1_n_13 ;
  wire \empty_87_fu_122_reg[24]_i_1_n_14 ;
  wire \empty_87_fu_122_reg[24]_i_1_n_15 ;
  wire \empty_87_fu_122_reg[24]_i_1_n_16 ;
  wire \empty_87_fu_122_reg[24]_i_1_n_17 ;
  wire \empty_87_fu_122_reg[24]_i_1_n_18 ;
  wire \empty_87_fu_122_reg[24]_i_1_n_19 ;
  wire [6:0]\empty_87_fu_122_reg[31] ;
  wire \empty_87_fu_122_reg[32]_i_1_n_12 ;
  wire \empty_87_fu_122_reg[32]_i_1_n_13 ;
  wire \empty_87_fu_122_reg[32]_i_1_n_14 ;
  wire \empty_87_fu_122_reg[32]_i_1_n_15 ;
  wire \empty_87_fu_122_reg[32]_i_1_n_16 ;
  wire \empty_87_fu_122_reg[32]_i_1_n_17 ;
  wire \empty_87_fu_122_reg[32]_i_1_n_18 ;
  wire \empty_87_fu_122_reg[32]_i_1_n_19 ;
  wire \empty_87_fu_122_reg[40]_i_1_n_12 ;
  wire \empty_87_fu_122_reg[40]_i_1_n_13 ;
  wire \empty_87_fu_122_reg[40]_i_1_n_14 ;
  wire \empty_87_fu_122_reg[40]_i_1_n_15 ;
  wire \empty_87_fu_122_reg[40]_i_1_n_16 ;
  wire \empty_87_fu_122_reg[40]_i_1_n_17 ;
  wire \empty_87_fu_122_reg[40]_i_1_n_18 ;
  wire \empty_87_fu_122_reg[40]_i_1_n_19 ;
  wire \empty_87_fu_122_reg[48]_i_1_n_12 ;
  wire \empty_87_fu_122_reg[48]_i_1_n_13 ;
  wire \empty_87_fu_122_reg[48]_i_1_n_14 ;
  wire \empty_87_fu_122_reg[48]_i_1_n_15 ;
  wire \empty_87_fu_122_reg[48]_i_1_n_16 ;
  wire \empty_87_fu_122_reg[48]_i_1_n_17 ;
  wire \empty_87_fu_122_reg[48]_i_1_n_18 ;
  wire \empty_87_fu_122_reg[48]_i_1_n_19 ;
  wire \empty_87_fu_122_reg[56]_i_1_n_13 ;
  wire \empty_87_fu_122_reg[56]_i_1_n_14 ;
  wire \empty_87_fu_122_reg[56]_i_1_n_15 ;
  wire \empty_87_fu_122_reg[56]_i_1_n_16 ;
  wire \empty_87_fu_122_reg[56]_i_1_n_17 ;
  wire \empty_87_fu_122_reg[56]_i_1_n_18 ;
  wire \empty_87_fu_122_reg[56]_i_1_n_19 ;
  wire [32:0]\empty_87_fu_122_reg[63] ;
  wire [7:0]\empty_87_fu_122_reg[7] ;
  wire \empty_87_fu_122_reg[8]_i_1_n_12 ;
  wire \empty_87_fu_122_reg[8]_i_1_n_13 ;
  wire \empty_87_fu_122_reg[8]_i_1_n_14 ;
  wire \empty_87_fu_122_reg[8]_i_1_n_15 ;
  wire \empty_87_fu_122_reg[8]_i_1_n_16 ;
  wire \empty_87_fu_122_reg[8]_i_1_n_17 ;
  wire \empty_87_fu_122_reg[8]_i_1_n_18 ;
  wire \empty_87_fu_122_reg[8]_i_1_n_19 ;
  wire empty_88_fu_126;
  wire \empty_88_fu_126[0]_i_10_n_12 ;
  wire \empty_88_fu_126[0]_i_3_n_12 ;
  wire \empty_88_fu_126[0]_i_4_n_12 ;
  wire \empty_88_fu_126[0]_i_5_n_12 ;
  wire \empty_88_fu_126[0]_i_6_n_12 ;
  wire \empty_88_fu_126[0]_i_7_n_12 ;
  wire \empty_88_fu_126[0]_i_8_n_12 ;
  wire \empty_88_fu_126[0]_i_9_n_12 ;
  wire \empty_88_fu_126[16]_i_2_n_12 ;
  wire \empty_88_fu_126[16]_i_3_n_12 ;
  wire \empty_88_fu_126[16]_i_4_n_12 ;
  wire \empty_88_fu_126[16]_i_5_n_12 ;
  wire \empty_88_fu_126[16]_i_6_n_12 ;
  wire \empty_88_fu_126[16]_i_7_n_12 ;
  wire \empty_88_fu_126[16]_i_8_n_12 ;
  wire \empty_88_fu_126[16]_i_9_n_12 ;
  wire \empty_88_fu_126[24]_i_2_n_12 ;
  wire \empty_88_fu_126[24]_i_3_n_12 ;
  wire \empty_88_fu_126[24]_i_4_n_12 ;
  wire \empty_88_fu_126[24]_i_5_n_12 ;
  wire \empty_88_fu_126[24]_i_6_n_12 ;
  wire \empty_88_fu_126[24]_i_7_n_12 ;
  wire \empty_88_fu_126[24]_i_8_n_12 ;
  wire \empty_88_fu_126[24]_i_9_n_12 ;
  wire \empty_88_fu_126[32]_i_2_n_12 ;
  wire \empty_88_fu_126[32]_i_3_n_12 ;
  wire \empty_88_fu_126[32]_i_4_n_12 ;
  wire \empty_88_fu_126[32]_i_5_n_12 ;
  wire \empty_88_fu_126[32]_i_6_n_12 ;
  wire \empty_88_fu_126[32]_i_7_n_12 ;
  wire \empty_88_fu_126[32]_i_8_n_12 ;
  wire \empty_88_fu_126[32]_i_9_n_12 ;
  wire \empty_88_fu_126[40]_i_2_n_12 ;
  wire \empty_88_fu_126[40]_i_3_n_12 ;
  wire \empty_88_fu_126[40]_i_4_n_12 ;
  wire \empty_88_fu_126[40]_i_5_n_12 ;
  wire \empty_88_fu_126[40]_i_6_n_12 ;
  wire \empty_88_fu_126[40]_i_7_n_12 ;
  wire \empty_88_fu_126[40]_i_8_n_12 ;
  wire \empty_88_fu_126[40]_i_9_n_12 ;
  wire \empty_88_fu_126[48]_i_2_n_12 ;
  wire \empty_88_fu_126[48]_i_3_n_12 ;
  wire \empty_88_fu_126[48]_i_4_n_12 ;
  wire \empty_88_fu_126[48]_i_5_n_12 ;
  wire \empty_88_fu_126[48]_i_6_n_12 ;
  wire \empty_88_fu_126[48]_i_7_n_12 ;
  wire \empty_88_fu_126[48]_i_8_n_12 ;
  wire \empty_88_fu_126[48]_i_9_n_12 ;
  wire \empty_88_fu_126[56]_i_2_n_12 ;
  wire \empty_88_fu_126[56]_i_3_n_12 ;
  wire \empty_88_fu_126[56]_i_4_n_12 ;
  wire \empty_88_fu_126[56]_i_5_n_12 ;
  wire \empty_88_fu_126[56]_i_6_n_12 ;
  wire \empty_88_fu_126[56]_i_7_n_12 ;
  wire \empty_88_fu_126[56]_i_8_n_12 ;
  wire \empty_88_fu_126[8]_i_2_n_12 ;
  wire \empty_88_fu_126[8]_i_3_n_12 ;
  wire \empty_88_fu_126[8]_i_4_n_12 ;
  wire \empty_88_fu_126[8]_i_5_n_12 ;
  wire \empty_88_fu_126[8]_i_6_n_12 ;
  wire \empty_88_fu_126[8]_i_7_n_12 ;
  wire \empty_88_fu_126[8]_i_8_n_12 ;
  wire \empty_88_fu_126[8]_i_9_n_12 ;
  wire \empty_88_fu_126_reg[0]_i_2_n_12 ;
  wire \empty_88_fu_126_reg[0]_i_2_n_13 ;
  wire \empty_88_fu_126_reg[0]_i_2_n_14 ;
  wire \empty_88_fu_126_reg[0]_i_2_n_15 ;
  wire \empty_88_fu_126_reg[0]_i_2_n_16 ;
  wire \empty_88_fu_126_reg[0]_i_2_n_17 ;
  wire \empty_88_fu_126_reg[0]_i_2_n_18 ;
  wire \empty_88_fu_126_reg[0]_i_2_n_19 ;
  wire [7:0]\empty_88_fu_126_reg[15] ;
  wire \empty_88_fu_126_reg[16]_i_1_n_12 ;
  wire \empty_88_fu_126_reg[16]_i_1_n_13 ;
  wire \empty_88_fu_126_reg[16]_i_1_n_14 ;
  wire \empty_88_fu_126_reg[16]_i_1_n_15 ;
  wire \empty_88_fu_126_reg[16]_i_1_n_16 ;
  wire \empty_88_fu_126_reg[16]_i_1_n_17 ;
  wire \empty_88_fu_126_reg[16]_i_1_n_18 ;
  wire \empty_88_fu_126_reg[16]_i_1_n_19 ;
  wire [7:0]\empty_88_fu_126_reg[23] ;
  wire \empty_88_fu_126_reg[24]_i_1_n_12 ;
  wire \empty_88_fu_126_reg[24]_i_1_n_13 ;
  wire \empty_88_fu_126_reg[24]_i_1_n_14 ;
  wire \empty_88_fu_126_reg[24]_i_1_n_15 ;
  wire \empty_88_fu_126_reg[24]_i_1_n_16 ;
  wire \empty_88_fu_126_reg[24]_i_1_n_17 ;
  wire \empty_88_fu_126_reg[24]_i_1_n_18 ;
  wire \empty_88_fu_126_reg[24]_i_1_n_19 ;
  wire [7:0]\empty_88_fu_126_reg[31] ;
  wire \empty_88_fu_126_reg[32]_i_1_n_12 ;
  wire \empty_88_fu_126_reg[32]_i_1_n_13 ;
  wire \empty_88_fu_126_reg[32]_i_1_n_14 ;
  wire \empty_88_fu_126_reg[32]_i_1_n_15 ;
  wire \empty_88_fu_126_reg[32]_i_1_n_16 ;
  wire \empty_88_fu_126_reg[32]_i_1_n_17 ;
  wire \empty_88_fu_126_reg[32]_i_1_n_18 ;
  wire \empty_88_fu_126_reg[32]_i_1_n_19 ;
  wire [7:0]\empty_88_fu_126_reg[39] ;
  wire \empty_88_fu_126_reg[40]_i_1_n_12 ;
  wire \empty_88_fu_126_reg[40]_i_1_n_13 ;
  wire \empty_88_fu_126_reg[40]_i_1_n_14 ;
  wire \empty_88_fu_126_reg[40]_i_1_n_15 ;
  wire \empty_88_fu_126_reg[40]_i_1_n_16 ;
  wire \empty_88_fu_126_reg[40]_i_1_n_17 ;
  wire \empty_88_fu_126_reg[40]_i_1_n_18 ;
  wire \empty_88_fu_126_reg[40]_i_1_n_19 ;
  wire [7:0]\empty_88_fu_126_reg[47] ;
  wire \empty_88_fu_126_reg[48]_i_1_n_12 ;
  wire \empty_88_fu_126_reg[48]_i_1_n_13 ;
  wire \empty_88_fu_126_reg[48]_i_1_n_14 ;
  wire \empty_88_fu_126_reg[48]_i_1_n_15 ;
  wire \empty_88_fu_126_reg[48]_i_1_n_16 ;
  wire \empty_88_fu_126_reg[48]_i_1_n_17 ;
  wire \empty_88_fu_126_reg[48]_i_1_n_18 ;
  wire \empty_88_fu_126_reg[48]_i_1_n_19 ;
  wire [7:0]\empty_88_fu_126_reg[55] ;
  wire \empty_88_fu_126_reg[56]_i_1_n_13 ;
  wire \empty_88_fu_126_reg[56]_i_1_n_14 ;
  wire \empty_88_fu_126_reg[56]_i_1_n_15 ;
  wire \empty_88_fu_126_reg[56]_i_1_n_16 ;
  wire \empty_88_fu_126_reg[56]_i_1_n_17 ;
  wire \empty_88_fu_126_reg[56]_i_1_n_18 ;
  wire \empty_88_fu_126_reg[56]_i_1_n_19 ;
  wire [31:0]\empty_88_fu_126_reg[63] ;
  wire [7:0]\empty_88_fu_126_reg[63]_0 ;
  wire \empty_88_fu_126_reg[8]_i_1_n_12 ;
  wire \empty_88_fu_126_reg[8]_i_1_n_13 ;
  wire \empty_88_fu_126_reg[8]_i_1_n_14 ;
  wire \empty_88_fu_126_reg[8]_i_1_n_15 ;
  wire \empty_88_fu_126_reg[8]_i_1_n_16 ;
  wire \empty_88_fu_126_reg[8]_i_1_n_17 ;
  wire \empty_88_fu_126_reg[8]_i_1_n_18 ;
  wire \empty_88_fu_126_reg[8]_i_1_n_19 ;
  wire empty_fu_94;
  wire \empty_fu_94[0]_i_2_n_12 ;
  wire \empty_fu_94[0]_i_3_n_12 ;
  wire \empty_fu_94[0]_i_4_n_12 ;
  wire \empty_fu_94[0]_i_5_n_12 ;
  wire \empty_fu_94[0]_i_6_n_12 ;
  wire \empty_fu_94[0]_i_7_n_12 ;
  wire \empty_fu_94[0]_i_8_n_12 ;
  wire \empty_fu_94[0]_i_9_n_12 ;
  wire \empty_fu_94[16]_i_2_n_12 ;
  wire \empty_fu_94[16]_i_3_n_12 ;
  wire \empty_fu_94[16]_i_4_n_12 ;
  wire \empty_fu_94[16]_i_5_n_12 ;
  wire \empty_fu_94[16]_i_6_n_12 ;
  wire \empty_fu_94[16]_i_7_n_12 ;
  wire \empty_fu_94[16]_i_8_n_12 ;
  wire \empty_fu_94[16]_i_9_n_12 ;
  wire \empty_fu_94[24]_i_2_n_12 ;
  wire \empty_fu_94[24]_i_3_n_12 ;
  wire \empty_fu_94[24]_i_4_n_12 ;
  wire \empty_fu_94[24]_i_5_n_12 ;
  wire \empty_fu_94[24]_i_6_n_12 ;
  wire \empty_fu_94[24]_i_7_n_12 ;
  wire \empty_fu_94[24]_i_8_n_12 ;
  wire \empty_fu_94[24]_i_9_n_12 ;
  wire \empty_fu_94[32]_i_2_n_12 ;
  wire \empty_fu_94[32]_i_3_n_12 ;
  wire \empty_fu_94[32]_i_4_n_12 ;
  wire \empty_fu_94[32]_i_5_n_12 ;
  wire \empty_fu_94[32]_i_6_n_12 ;
  wire \empty_fu_94[32]_i_7_n_12 ;
  wire \empty_fu_94[32]_i_8_n_12 ;
  wire \empty_fu_94[32]_i_9_n_12 ;
  wire \empty_fu_94[40]_i_2_n_12 ;
  wire \empty_fu_94[40]_i_3_n_12 ;
  wire \empty_fu_94[40]_i_4_n_12 ;
  wire \empty_fu_94[40]_i_5_n_12 ;
  wire \empty_fu_94[40]_i_6_n_12 ;
  wire \empty_fu_94[40]_i_7_n_12 ;
  wire \empty_fu_94[40]_i_8_n_12 ;
  wire \empty_fu_94[40]_i_9_n_12 ;
  wire \empty_fu_94[48]_i_2_n_12 ;
  wire \empty_fu_94[48]_i_3_n_12 ;
  wire \empty_fu_94[48]_i_4_n_12 ;
  wire \empty_fu_94[48]_i_5_n_12 ;
  wire \empty_fu_94[48]_i_6_n_12 ;
  wire \empty_fu_94[48]_i_7_n_12 ;
  wire \empty_fu_94[48]_i_8_n_12 ;
  wire \empty_fu_94[48]_i_9_n_12 ;
  wire \empty_fu_94[56]_i_2_n_12 ;
  wire \empty_fu_94[56]_i_3_n_12 ;
  wire \empty_fu_94[56]_i_4_n_12 ;
  wire \empty_fu_94[56]_i_5_n_12 ;
  wire \empty_fu_94[56]_i_6_n_12 ;
  wire \empty_fu_94[56]_i_7_n_12 ;
  wire \empty_fu_94[56]_i_8_n_12 ;
  wire \empty_fu_94[56]_i_9_n_12 ;
  wire \empty_fu_94[8]_i_2_n_12 ;
  wire \empty_fu_94[8]_i_3_n_12 ;
  wire \empty_fu_94[8]_i_4_n_12 ;
  wire \empty_fu_94[8]_i_5_n_12 ;
  wire \empty_fu_94[8]_i_6_n_12 ;
  wire \empty_fu_94[8]_i_7_n_12 ;
  wire \empty_fu_94[8]_i_8_n_12 ;
  wire \empty_fu_94[8]_i_9_n_12 ;
  wire \empty_fu_94_reg[0]_i_1_n_12 ;
  wire \empty_fu_94_reg[0]_i_1_n_13 ;
  wire \empty_fu_94_reg[0]_i_1_n_14 ;
  wire \empty_fu_94_reg[0]_i_1_n_15 ;
  wire \empty_fu_94_reg[0]_i_1_n_16 ;
  wire \empty_fu_94_reg[0]_i_1_n_17 ;
  wire \empty_fu_94_reg[0]_i_1_n_18 ;
  wire \empty_fu_94_reg[0]_i_1_n_19 ;
  wire [7:0]\empty_fu_94_reg[15] ;
  wire \empty_fu_94_reg[16]_i_1_n_12 ;
  wire \empty_fu_94_reg[16]_i_1_n_13 ;
  wire \empty_fu_94_reg[16]_i_1_n_14 ;
  wire \empty_fu_94_reg[16]_i_1_n_15 ;
  wire \empty_fu_94_reg[16]_i_1_n_16 ;
  wire \empty_fu_94_reg[16]_i_1_n_17 ;
  wire \empty_fu_94_reg[16]_i_1_n_18 ;
  wire \empty_fu_94_reg[16]_i_1_n_19 ;
  wire [7:0]\empty_fu_94_reg[23] ;
  wire \empty_fu_94_reg[24]_i_1_n_12 ;
  wire \empty_fu_94_reg[24]_i_1_n_13 ;
  wire \empty_fu_94_reg[24]_i_1_n_14 ;
  wire \empty_fu_94_reg[24]_i_1_n_15 ;
  wire \empty_fu_94_reg[24]_i_1_n_16 ;
  wire \empty_fu_94_reg[24]_i_1_n_17 ;
  wire \empty_fu_94_reg[24]_i_1_n_18 ;
  wire \empty_fu_94_reg[24]_i_1_n_19 ;
  wire [7:0]\empty_fu_94_reg[31] ;
  wire \empty_fu_94_reg[32]_i_1_n_12 ;
  wire \empty_fu_94_reg[32]_i_1_n_13 ;
  wire \empty_fu_94_reg[32]_i_1_n_14 ;
  wire \empty_fu_94_reg[32]_i_1_n_15 ;
  wire \empty_fu_94_reg[32]_i_1_n_16 ;
  wire \empty_fu_94_reg[32]_i_1_n_17 ;
  wire \empty_fu_94_reg[32]_i_1_n_18 ;
  wire \empty_fu_94_reg[32]_i_1_n_19 ;
  wire [7:0]\empty_fu_94_reg[39] ;
  wire \empty_fu_94_reg[40]_i_1_n_12 ;
  wire \empty_fu_94_reg[40]_i_1_n_13 ;
  wire \empty_fu_94_reg[40]_i_1_n_14 ;
  wire \empty_fu_94_reg[40]_i_1_n_15 ;
  wire \empty_fu_94_reg[40]_i_1_n_16 ;
  wire \empty_fu_94_reg[40]_i_1_n_17 ;
  wire \empty_fu_94_reg[40]_i_1_n_18 ;
  wire \empty_fu_94_reg[40]_i_1_n_19 ;
  wire [7:0]\empty_fu_94_reg[47] ;
  wire \empty_fu_94_reg[48]_i_1_n_12 ;
  wire \empty_fu_94_reg[48]_i_1_n_13 ;
  wire \empty_fu_94_reg[48]_i_1_n_14 ;
  wire \empty_fu_94_reg[48]_i_1_n_15 ;
  wire \empty_fu_94_reg[48]_i_1_n_16 ;
  wire \empty_fu_94_reg[48]_i_1_n_17 ;
  wire \empty_fu_94_reg[48]_i_1_n_18 ;
  wire \empty_fu_94_reg[48]_i_1_n_19 ;
  wire [7:0]\empty_fu_94_reg[55] ;
  wire \empty_fu_94_reg[56]_i_1_n_13 ;
  wire \empty_fu_94_reg[56]_i_1_n_14 ;
  wire \empty_fu_94_reg[56]_i_1_n_15 ;
  wire \empty_fu_94_reg[56]_i_1_n_16 ;
  wire \empty_fu_94_reg[56]_i_1_n_17 ;
  wire \empty_fu_94_reg[56]_i_1_n_18 ;
  wire \empty_fu_94_reg[56]_i_1_n_19 ;
  wire [0:0]\empty_fu_94_reg[63] ;
  wire [31:0]\empty_fu_94_reg[63]_0 ;
  wire [6:0]\empty_fu_94_reg[63]_1 ;
  wire [7:0]\empty_fu_94_reg[7] ;
  wire \empty_fu_94_reg[8]_i_1_n_12 ;
  wire \empty_fu_94_reg[8]_i_1_n_13 ;
  wire \empty_fu_94_reg[8]_i_1_n_14 ;
  wire \empty_fu_94_reg[8]_i_1_n_15 ;
  wire \empty_fu_94_reg[8]_i_1_n_16 ;
  wire \empty_fu_94_reg[8]_i_1_n_17 ;
  wire \empty_fu_94_reg[8]_i_1_n_18 ;
  wire \empty_fu_94_reg[8]_i_1_n_19 ;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1;
  wire [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10;
  wire [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4;
  wire [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5;
  wire [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6;
  wire [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7;
  wire [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8;
  wire [7:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9;
  wire [5:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0;
  wire [3:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1;
  wire [32:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1;
  wire [32:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2;
  wire [32:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3;
  wire [32:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4;
  wire [32:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5;
  wire [32:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0;
  wire [0:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1;
  wire [6:0]i_11_fu_417_p2;
  wire i_fu_90;
  wire [7:0]i_fu_90_reg;
  wire i_fu_90_reg_0_sn_1;
  wire i_fu_90_reg_1_sn_1;
  wire i_fu_90_reg_3_sn_1;
  wire i_fu_90_reg_5_sn_1;
  wire i_fu_90_reg_6_sn_1;
  wire \icmp_ln124_reg_875[0]_i_2_n_12 ;
  wire \icmp_ln124_reg_875_reg[0] ;
  wire [1:0]\idx_fu_86_reg[3] ;
  wire [7:0]idx_load_reg_864;
  wire \idx_load_reg_864_reg[0] ;
  wire \idx_load_reg_864_reg[4] ;
  wire \idx_load_reg_864_reg[5] ;
  wire \idx_load_reg_864_reg[7] ;
  wire [0:0]indata_address0;
  wire \indata_address0[1]_INST_0_i_4_n_12 ;
  wire \indata_address0[1]_INST_0_i_5_n_12 ;
  wire \indata_address0[2] ;
  wire \indata_address0[2]_0 ;
  wire \indata_address0[2]_1 ;
  wire \indata_address0[2]_2 ;
  wire \indata_address0[2]_INST_0_i_11_n_12 ;
  wire \indata_address0[2]_INST_0_i_13_n_12 ;
  wire \indata_address0[2]_INST_0_i_2_0 ;
  wire \indata_address0[2]_INST_0_i_2_1 ;
  wire \indata_address0[2]_INST_0_i_2_2 ;
  wire \indata_address0[2]_INST_0_i_2_n_12 ;
  wire \indata_address0[2]_INST_0_i_5_n_12 ;
  wire \indata_address0[2]_INST_0_i_6_n_12 ;
  wire \indata_address0[2]_INST_0_i_7_n_12 ;
  wire \indata_address0[2]_INST_0_i_9_n_12 ;
  wire \indata_address0[3]_INST_0_i_1 ;
  wire \indata_address0[3]_INST_0_i_1_0 ;
  wire \indata_address0[3]_INST_0_i_4_n_12 ;
  wire \indata_address0[3]_INST_0_i_5_n_12 ;
  wire \indata_address0[4]_INST_0_i_4_n_12 ;
  wire \indata_address0[5]_INST_0_i_1 ;
  wire \indata_address0[5]_INST_0_i_4_n_12 ;
  wire \indata_address0[6]_INST_0_i_3_0 ;
  wire \indata_address0[6]_INST_0_i_4_n_12 ;
  wire \indata_address0[7]_INST_0_i_1 ;
  wire \indata_address0[7]_INST_0_i_13_n_12 ;
  wire \indata_address0[7]_INST_0_i_5_0 ;
  wire \indata_address0[7]_INST_0_i_7_n_12 ;
  wire \indata_address1[0] ;
  wire \indata_address1[2]_INST_0_i_4_n_12 ;
  wire \indata_address1[2]_INST_0_i_5_n_12 ;
  wire \indata_address1[2]_INST_0_i_6_n_12 ;
  wire \indata_address1[2]_INST_0_i_7_n_12 ;
  wire \indata_address1[3]_INST_0_i_4_n_12 ;
  wire \indata_address1[4] ;
  wire \indata_address1[4]_0 ;
  wire \indata_address1[4]_INST_0_i_2_n_12 ;
  wire \indata_address1[5] ;
  wire \indata_address1[5]_INST_0_i_2_n_12 ;
  wire \indata_address1[5]_INST_0_i_3_n_12 ;
  wire \indata_address1[6] ;
  wire \indata_address1[6]_0 ;
  wire \indata_address1[6]_INST_0_i_4_n_12 ;
  wire \indata_address1[6]_INST_0_i_8_n_12 ;
  wire \indata_address1[7] ;
  wire \indata_address1[7]_0 ;
  wire \indata_address1[7]_INST_0_i_3_n_12 ;
  wire \indata_address1[7]_INST_0_i_6_n_12 ;
  wire [7:7]\NLW_empty_81_fu_98_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_empty_82_fu_102_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_empty_83_fu_106_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_empty_84_fu_110_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_empty_85_fu_114_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_empty_86_fu_118_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_empty_87_fu_122_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_empty_88_fu_126_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_empty_fu_94_reg[56]_i_1_CO_UNCONNECTED ;

  assign i_fu_90_reg_0_sn_1 = i_fu_90_reg_0_sp_1;
  assign i_fu_90_reg_1_sp_1 = i_fu_90_reg_1_sn_1;
  assign i_fu_90_reg_3_sp_1 = i_fu_90_reg_3_sn_1;
  assign i_fu_90_reg_5_sn_1 = i_fu_90_reg_5_sp_1;
  assign i_fu_90_reg_6_sn_1 = i_fu_90_reg_6_sp_1;
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(\ap_CS_fsm_reg[14]_0 [0]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I2(ap_done_cache),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready),
        .I4(\ap_CS_fsm_reg[14]_0 [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h80008000AAAA8000)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(\ap_CS_fsm_reg[14]_0 [1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_loop_init_int_reg_0[3]),
        .I3(ap_done_cache_reg_0),
        .I4(ap_done_cache),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8880FFFF88800080)) 
    ap_done_cache_i_1__1
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int_reg_0[3]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_loop_init_int_reg_0[0]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_12),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8F0F8F0)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_loop_init_int_reg_0[3]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_rst),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_loop_init_int_reg_0[4]),
        .I5(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__1_n_12));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_loop_init_int_i_2
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_12),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A808FFFFFFFF)) 
    \empty_81_fu_98[0]_i_1 
       (.I0(ap_loop_init_int_reg_0[1]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I4(ap_done_cache_reg_0),
        .I5(\indata_address1[3]_INST_0_i_4_n_12 ),
        .O(empty_fu_94));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[0]_i_10 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [0]),
        .O(\empty_81_fu_98[0]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[0]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [7]),
        .O(\empty_81_fu_98[0]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[0]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [6]),
        .O(\empty_81_fu_98[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[0]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [5]),
        .O(\empty_81_fu_98[0]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[0]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [4]),
        .O(\empty_81_fu_98[0]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[0]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [3]),
        .O(\empty_81_fu_98[0]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[0]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [2]),
        .O(\empty_81_fu_98[0]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[0]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [1]),
        .O(\empty_81_fu_98[0]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[16]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [23]),
        .O(\empty_81_fu_98[16]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[16]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [22]),
        .O(\empty_81_fu_98[16]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[16]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [21]),
        .O(\empty_81_fu_98[16]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[16]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [20]),
        .O(\empty_81_fu_98[16]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[16]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [19]),
        .O(\empty_81_fu_98[16]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[16]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [18]),
        .O(\empty_81_fu_98[16]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[16]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [17]),
        .O(\empty_81_fu_98[16]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[16]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [16]),
        .O(\empty_81_fu_98[16]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[24]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[24]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[24]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [30]),
        .O(\empty_81_fu_98[24]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[24]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [29]),
        .O(\empty_81_fu_98[24]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[24]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [28]),
        .O(\empty_81_fu_98[24]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[24]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [27]),
        .O(\empty_81_fu_98[24]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[24]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [26]),
        .O(\empty_81_fu_98[24]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[24]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [25]),
        .O(\empty_81_fu_98[24]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[24]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [24]),
        .O(\empty_81_fu_98[24]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \empty_81_fu_98[32]_i_18 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[32]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[32]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[32]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[32]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[32]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[32]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[32]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[32]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[32]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[32]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[32]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[32]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[32]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[32]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[32]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[32]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[40]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[40]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[40]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[40]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[40]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[40]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[40]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[40]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[40]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[40]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[40]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[40]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[40]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[40]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[40]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[40]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[48]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[48]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[48]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[48]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[48]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[48]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[48]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[48]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[48]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[48]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[48]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[48]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[48]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[48]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[48]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[48]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[56]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[56]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[56]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[56]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[56]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[56]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[56]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[56]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[56]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[56]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[56]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[56]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[56]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[56]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h2EE2)) 
    \empty_81_fu_98[56]_i_9 
       (.I0(\empty_81_fu_98_reg[63] ),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7),
        .I3(\empty_81_fu_98_reg[63]_0 [31]),
        .O(\empty_81_fu_98[56]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[8]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [15]),
        .O(\empty_81_fu_98[8]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[8]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [14]),
        .O(\empty_81_fu_98[8]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[8]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [13]),
        .O(\empty_81_fu_98[8]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[8]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [12]),
        .O(\empty_81_fu_98[8]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[8]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [11]),
        .O(\empty_81_fu_98[8]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[8]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [10]),
        .O(\empty_81_fu_98[8]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[8]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [9]),
        .O(\empty_81_fu_98[8]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_81_fu_98[8]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(\empty_81_fu_98_reg[63]_0 [8]),
        .O(\empty_81_fu_98[8]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_81_fu_98_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_98_reg[0]_i_2_n_12 ,\empty_81_fu_98_reg[0]_i_2_n_13 ,\empty_81_fu_98_reg[0]_i_2_n_14 ,\empty_81_fu_98_reg[0]_i_2_n_15 ,\empty_81_fu_98_reg[0]_i_2_n_16 ,\empty_81_fu_98_reg[0]_i_2_n_17 ,\empty_81_fu_98_reg[0]_i_2_n_18 ,\empty_81_fu_98_reg[0]_i_2_n_19 }),
        .DI({\empty_81_fu_98[0]_i_3_n_12 ,\empty_81_fu_98[0]_i_4_n_12 ,\empty_81_fu_98[0]_i_5_n_12 ,\empty_81_fu_98[0]_i_6_n_12 ,\empty_81_fu_98[0]_i_7_n_12 ,\empty_81_fu_98[0]_i_8_n_12 ,\empty_81_fu_98[0]_i_9_n_12 ,\empty_81_fu_98[0]_i_10_n_12 }),
        .O(\add_ln116_reg_1714_reg[7] ),
        .S(\empty_81_fu_98_reg[7] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_81_fu_98_reg[16]_i_1 
       (.CI(\empty_81_fu_98_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_98_reg[16]_i_1_n_12 ,\empty_81_fu_98_reg[16]_i_1_n_13 ,\empty_81_fu_98_reg[16]_i_1_n_14 ,\empty_81_fu_98_reg[16]_i_1_n_15 ,\empty_81_fu_98_reg[16]_i_1_n_16 ,\empty_81_fu_98_reg[16]_i_1_n_17 ,\empty_81_fu_98_reg[16]_i_1_n_18 ,\empty_81_fu_98_reg[16]_i_1_n_19 }),
        .DI({\empty_81_fu_98[16]_i_2_n_12 ,\empty_81_fu_98[16]_i_3_n_12 ,\empty_81_fu_98[16]_i_4_n_12 ,\empty_81_fu_98[16]_i_5_n_12 ,\empty_81_fu_98[16]_i_6_n_12 ,\empty_81_fu_98[16]_i_7_n_12 ,\empty_81_fu_98[16]_i_8_n_12 ,\empty_81_fu_98[16]_i_9_n_12 }),
        .O(\add_ln116_reg_1714_reg[23] ),
        .S(\empty_81_fu_98_reg[23] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_81_fu_98_reg[24]_i_1 
       (.CI(\empty_81_fu_98_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_98_reg[24]_i_1_n_12 ,\empty_81_fu_98_reg[24]_i_1_n_13 ,\empty_81_fu_98_reg[24]_i_1_n_14 ,\empty_81_fu_98_reg[24]_i_1_n_15 ,\empty_81_fu_98_reg[24]_i_1_n_16 ,\empty_81_fu_98_reg[24]_i_1_n_17 ,\empty_81_fu_98_reg[24]_i_1_n_18 ,\empty_81_fu_98_reg[24]_i_1_n_19 }),
        .DI({\empty_81_fu_98[24]_i_2_n_12 ,\empty_81_fu_98[24]_i_3_n_12 ,\empty_81_fu_98[24]_i_4_n_12 ,\empty_81_fu_98[24]_i_5_n_12 ,\empty_81_fu_98[24]_i_6_n_12 ,\empty_81_fu_98[24]_i_7_n_12 ,\empty_81_fu_98[24]_i_8_n_12 ,\empty_81_fu_98[24]_i_9_n_12 }),
        .O(\add_ln116_reg_1714_reg[31] ),
        .S(\empty_81_fu_98_reg[31] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_81_fu_98_reg[32]_i_1 
       (.CI(\empty_81_fu_98_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_98_reg[32]_i_1_n_12 ,\empty_81_fu_98_reg[32]_i_1_n_13 ,\empty_81_fu_98_reg[32]_i_1_n_14 ,\empty_81_fu_98_reg[32]_i_1_n_15 ,\empty_81_fu_98_reg[32]_i_1_n_16 ,\empty_81_fu_98_reg[32]_i_1_n_17 ,\empty_81_fu_98_reg[32]_i_1_n_18 ,\empty_81_fu_98_reg[32]_i_1_n_19 }),
        .DI({\empty_81_fu_98[32]_i_2_n_12 ,\empty_81_fu_98[32]_i_3_n_12 ,\empty_81_fu_98[32]_i_4_n_12 ,\empty_81_fu_98[32]_i_5_n_12 ,\empty_81_fu_98[32]_i_6_n_12 ,\empty_81_fu_98[32]_i_7_n_12 ,\empty_81_fu_98[32]_i_8_n_12 ,\empty_81_fu_98[32]_i_9_n_12 }),
        .O(\add_ln116_reg_1714_reg[39] ),
        .S(\empty_81_fu_98_reg[39] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_81_fu_98_reg[40]_i_1 
       (.CI(\empty_81_fu_98_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_98_reg[40]_i_1_n_12 ,\empty_81_fu_98_reg[40]_i_1_n_13 ,\empty_81_fu_98_reg[40]_i_1_n_14 ,\empty_81_fu_98_reg[40]_i_1_n_15 ,\empty_81_fu_98_reg[40]_i_1_n_16 ,\empty_81_fu_98_reg[40]_i_1_n_17 ,\empty_81_fu_98_reg[40]_i_1_n_18 ,\empty_81_fu_98_reg[40]_i_1_n_19 }),
        .DI({\empty_81_fu_98[40]_i_2_n_12 ,\empty_81_fu_98[40]_i_3_n_12 ,\empty_81_fu_98[40]_i_4_n_12 ,\empty_81_fu_98[40]_i_5_n_12 ,\empty_81_fu_98[40]_i_6_n_12 ,\empty_81_fu_98[40]_i_7_n_12 ,\empty_81_fu_98[40]_i_8_n_12 ,\empty_81_fu_98[40]_i_9_n_12 }),
        .O(\add_ln116_reg_1714_reg[47] ),
        .S(\empty_81_fu_98_reg[47] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_81_fu_98_reg[48]_i_1 
       (.CI(\empty_81_fu_98_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_98_reg[48]_i_1_n_12 ,\empty_81_fu_98_reg[48]_i_1_n_13 ,\empty_81_fu_98_reg[48]_i_1_n_14 ,\empty_81_fu_98_reg[48]_i_1_n_15 ,\empty_81_fu_98_reg[48]_i_1_n_16 ,\empty_81_fu_98_reg[48]_i_1_n_17 ,\empty_81_fu_98_reg[48]_i_1_n_18 ,\empty_81_fu_98_reg[48]_i_1_n_19 }),
        .DI({\empty_81_fu_98[48]_i_2_n_12 ,\empty_81_fu_98[48]_i_3_n_12 ,\empty_81_fu_98[48]_i_4_n_12 ,\empty_81_fu_98[48]_i_5_n_12 ,\empty_81_fu_98[48]_i_6_n_12 ,\empty_81_fu_98[48]_i_7_n_12 ,\empty_81_fu_98[48]_i_8_n_12 ,\empty_81_fu_98[48]_i_9_n_12 }),
        .O(\add_ln116_reg_1714_reg[55] ),
        .S(\empty_81_fu_98_reg[55] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_81_fu_98_reg[56]_i_1 
       (.CI(\empty_81_fu_98_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_81_fu_98_reg[56]_i_1_CO_UNCONNECTED [7],\empty_81_fu_98_reg[56]_i_1_n_13 ,\empty_81_fu_98_reg[56]_i_1_n_14 ,\empty_81_fu_98_reg[56]_i_1_n_15 ,\empty_81_fu_98_reg[56]_i_1_n_16 ,\empty_81_fu_98_reg[56]_i_1_n_17 ,\empty_81_fu_98_reg[56]_i_1_n_18 ,\empty_81_fu_98_reg[56]_i_1_n_19 }),
        .DI({1'b0,\empty_81_fu_98[56]_i_2_n_12 ,\empty_81_fu_98[56]_i_3_n_12 ,\empty_81_fu_98[56]_i_4_n_12 ,\empty_81_fu_98[56]_i_5_n_12 ,\empty_81_fu_98[56]_i_6_n_12 ,\empty_81_fu_98[56]_i_7_n_12 ,\empty_81_fu_98[56]_i_8_n_12 }),
        .O(\add_ln116_reg_1714_reg[63] ),
        .S({\empty_81_fu_98[56]_i_9_n_12 ,\empty_81_fu_98_reg[63]_1 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_81_fu_98_reg[8]_i_1 
       (.CI(\empty_81_fu_98_reg[0]_i_2_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_98_reg[8]_i_1_n_12 ,\empty_81_fu_98_reg[8]_i_1_n_13 ,\empty_81_fu_98_reg[8]_i_1_n_14 ,\empty_81_fu_98_reg[8]_i_1_n_15 ,\empty_81_fu_98_reg[8]_i_1_n_16 ,\empty_81_fu_98_reg[8]_i_1_n_17 ,\empty_81_fu_98_reg[8]_i_1_n_18 ,\empty_81_fu_98_reg[8]_i_1_n_19 }),
        .DI({\empty_81_fu_98[8]_i_2_n_12 ,\empty_81_fu_98[8]_i_3_n_12 ,\empty_81_fu_98[8]_i_4_n_12 ,\empty_81_fu_98[8]_i_5_n_12 ,\empty_81_fu_98[8]_i_6_n_12 ,\empty_81_fu_98[8]_i_7_n_12 ,\empty_81_fu_98[8]_i_8_n_12 ,\empty_81_fu_98[8]_i_9_n_12 }),
        .O(\add_ln116_reg_1714_reg[15] ),
        .S(\empty_81_fu_98_reg[15] ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[0]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[7]),
        .O(\empty_82_fu_102[0]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[0]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[6]),
        .O(\empty_82_fu_102[0]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[0]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[5]),
        .O(\empty_82_fu_102[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[0]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[4]),
        .O(\empty_82_fu_102[0]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[0]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[3]),
        .O(\empty_82_fu_102[0]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[0]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[2]),
        .O(\empty_82_fu_102[0]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[0]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[1]),
        .O(\empty_82_fu_102[0]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[0]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[0]),
        .O(\empty_82_fu_102[0]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[16]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[23]),
        .O(\empty_82_fu_102[16]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[16]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[22]),
        .O(\empty_82_fu_102[16]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[16]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[21]),
        .O(\empty_82_fu_102[16]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[16]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[20]),
        .O(\empty_82_fu_102[16]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[16]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[19]),
        .O(\empty_82_fu_102[16]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[16]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[18]),
        .O(\empty_82_fu_102[16]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[16]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[17]),
        .O(\empty_82_fu_102[16]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[16]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[16]),
        .O(\empty_82_fu_102[16]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[24]_i_10 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [0]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[0]),
        .O(\empty_82_fu_102[24]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[24]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[31]),
        .O(\empty_82_fu_102[24]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[24]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[30]),
        .O(\empty_82_fu_102[24]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[24]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[29]),
        .O(\empty_82_fu_102[24]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[24]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[28]),
        .O(\empty_82_fu_102[24]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[24]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[27]),
        .O(\empty_82_fu_102[24]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[24]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[26]),
        .O(\empty_82_fu_102[24]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[24]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[25]),
        .O(\empty_82_fu_102[24]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[24]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[24]),
        .O(\empty_82_fu_102[24]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[32]_i_10 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [8]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[8]),
        .O(\empty_82_fu_102[32]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[32]_i_11 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [7]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[7]),
        .O(\empty_82_fu_102[32]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[32]_i_12 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [6]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[6]),
        .O(\empty_82_fu_102[32]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[32]_i_13 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [5]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[5]),
        .O(\empty_82_fu_102[32]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[32]_i_14 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [4]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[4]),
        .O(\empty_82_fu_102[32]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[32]_i_15 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [3]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[3]),
        .O(\empty_82_fu_102[32]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[32]_i_16 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [2]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[2]),
        .O(\empty_82_fu_102[32]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[32]_i_17 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [1]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[1]),
        .O(\empty_82_fu_102[32]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[32]_i_2 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[32]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[32]_i_3 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[32]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[32]_i_4 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[32]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[32]_i_5 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[32]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[32]_i_6 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[32]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[32]_i_7 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[32]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[32]_i_8 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[32]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[32]_i_9 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[32]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[40]_i_10 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [16]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[16]),
        .O(\empty_82_fu_102[40]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[40]_i_11 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [15]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[15]),
        .O(\empty_82_fu_102[40]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[40]_i_12 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [14]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[14]),
        .O(\empty_82_fu_102[40]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[40]_i_13 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [13]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[13]),
        .O(\empty_82_fu_102[40]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[40]_i_14 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [12]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[12]),
        .O(\empty_82_fu_102[40]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[40]_i_15 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [11]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[11]),
        .O(\empty_82_fu_102[40]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[40]_i_16 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [10]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[10]),
        .O(\empty_82_fu_102[40]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[40]_i_17 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [9]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[9]),
        .O(\empty_82_fu_102[40]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[40]_i_2 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[40]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[40]_i_3 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[40]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[40]_i_4 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[40]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[40]_i_5 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[40]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[40]_i_6 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[40]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[40]_i_7 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[40]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[40]_i_8 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[40]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[40]_i_9 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[40]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[48]_i_10 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [24]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[24]),
        .O(\empty_82_fu_102[48]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[48]_i_11 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [23]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[23]),
        .O(\empty_82_fu_102[48]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[48]_i_12 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [22]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[22]),
        .O(\empty_82_fu_102[48]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[48]_i_13 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [21]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[21]),
        .O(\empty_82_fu_102[48]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[48]_i_14 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [20]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[20]),
        .O(\empty_82_fu_102[48]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[48]_i_15 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [19]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[19]),
        .O(\empty_82_fu_102[48]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[48]_i_16 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [18]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[18]),
        .O(\empty_82_fu_102[48]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[48]_i_17 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [17]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[17]),
        .O(\empty_82_fu_102[48]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[48]_i_2 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[48]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[48]_i_3 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[48]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[48]_i_4 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[48]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[48]_i_5 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[48]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[48]_i_6 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[48]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[48]_i_7 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[48]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[48]_i_8 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[48]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[48]_i_9 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[48]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[56]_i_10 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [31]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[31]),
        .O(\empty_82_fu_102[56]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[56]_i_11 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [30]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[30]),
        .O(\empty_82_fu_102[56]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[56]_i_12 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [29]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[29]),
        .O(\empty_82_fu_102[56]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[56]_i_13 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [28]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[28]),
        .O(\empty_82_fu_102[56]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[56]_i_14 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [27]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[27]),
        .O(\empty_82_fu_102[56]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[56]_i_15 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [26]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[26]),
        .O(\empty_82_fu_102[56]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[56]_i_16 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [25]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[25]),
        .O(\empty_82_fu_102[56]_i_16_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[56]_i_2 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[56]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[56]_i_3 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[56]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[56]_i_4 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[56]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[56]_i_5 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[56]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[56]_i_6 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[56]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[56]_i_7 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[56]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[56]_i_8 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .O(\empty_82_fu_102[56]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_82_fu_102[56]_i_9 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_82_fu_102_reg[63] [32]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[32]),
        .O(\empty_82_fu_102[56]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \empty_82_fu_102[8]_i_18 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[8]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[15]),
        .O(\empty_82_fu_102[8]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[8]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[14]),
        .O(\empty_82_fu_102[8]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[8]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[13]),
        .O(\empty_82_fu_102[8]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[8]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[12]),
        .O(\empty_82_fu_102[8]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[8]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[11]),
        .O(\empty_82_fu_102[8]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[8]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[10]),
        .O(\empty_82_fu_102[8]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[8]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[9]),
        .O(\empty_82_fu_102[8]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_82_fu_102[8]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg),
        .I1(P[8]),
        .O(\empty_82_fu_102[8]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_82_fu_102_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_102_reg[0]_i_1_n_12 ,\empty_82_fu_102_reg[0]_i_1_n_13 ,\empty_82_fu_102_reg[0]_i_1_n_14 ,\empty_82_fu_102_reg[0]_i_1_n_15 ,\empty_82_fu_102_reg[0]_i_1_n_16 ,\empty_82_fu_102_reg[0]_i_1_n_17 ,\empty_82_fu_102_reg[0]_i_1_n_18 ,\empty_82_fu_102_reg[0]_i_1_n_19 }),
        .DI({\empty_82_fu_102[0]_i_2_n_12 ,\empty_82_fu_102[0]_i_3_n_12 ,\empty_82_fu_102[0]_i_4_n_12 ,\empty_82_fu_102[0]_i_5_n_12 ,\empty_82_fu_102[0]_i_6_n_12 ,\empty_82_fu_102[0]_i_7_n_12 ,\empty_82_fu_102[0]_i_8_n_12 ,\empty_82_fu_102[0]_i_9_n_12 }),
        .O(\add_ln117_reg_1719_reg[7] ),
        .S(\empty_82_fu_102_reg[7] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_82_fu_102_reg[16]_i_1 
       (.CI(\empty_82_fu_102_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_102_reg[16]_i_1_n_12 ,\empty_82_fu_102_reg[16]_i_1_n_13 ,\empty_82_fu_102_reg[16]_i_1_n_14 ,\empty_82_fu_102_reg[16]_i_1_n_15 ,\empty_82_fu_102_reg[16]_i_1_n_16 ,\empty_82_fu_102_reg[16]_i_1_n_17 ,\empty_82_fu_102_reg[16]_i_1_n_18 ,\empty_82_fu_102_reg[16]_i_1_n_19 }),
        .DI({\empty_82_fu_102[16]_i_2_n_12 ,\empty_82_fu_102[16]_i_3_n_12 ,\empty_82_fu_102[16]_i_4_n_12 ,\empty_82_fu_102[16]_i_5_n_12 ,\empty_82_fu_102[16]_i_6_n_12 ,\empty_82_fu_102[16]_i_7_n_12 ,\empty_82_fu_102[16]_i_8_n_12 ,\empty_82_fu_102[16]_i_9_n_12 }),
        .O(\add_ln117_reg_1719_reg[23] ),
        .S(\empty_82_fu_102_reg[23] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_82_fu_102_reg[24]_i_1 
       (.CI(\empty_82_fu_102_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_102_reg[24]_i_1_n_12 ,\empty_82_fu_102_reg[24]_i_1_n_13 ,\empty_82_fu_102_reg[24]_i_1_n_14 ,\empty_82_fu_102_reg[24]_i_1_n_15 ,\empty_82_fu_102_reg[24]_i_1_n_16 ,\empty_82_fu_102_reg[24]_i_1_n_17 ,\empty_82_fu_102_reg[24]_i_1_n_18 ,\empty_82_fu_102_reg[24]_i_1_n_19 }),
        .DI({\empty_82_fu_102[24]_i_2_n_12 ,\empty_82_fu_102[24]_i_3_n_12 ,\empty_82_fu_102[24]_i_4_n_12 ,\empty_82_fu_102[24]_i_5_n_12 ,\empty_82_fu_102[24]_i_6_n_12 ,\empty_82_fu_102[24]_i_7_n_12 ,\empty_82_fu_102[24]_i_8_n_12 ,\empty_82_fu_102[24]_i_9_n_12 }),
        .O(\add_ln117_reg_1719_reg[31] ),
        .S({\empty_82_fu_102[24]_i_10_n_12 ,\empty_82_fu_102_reg[31] }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_82_fu_102_reg[32]_i_1 
       (.CI(\empty_82_fu_102_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_102_reg[32]_i_1_n_12 ,\empty_82_fu_102_reg[32]_i_1_n_13 ,\empty_82_fu_102_reg[32]_i_1_n_14 ,\empty_82_fu_102_reg[32]_i_1_n_15 ,\empty_82_fu_102_reg[32]_i_1_n_16 ,\empty_82_fu_102_reg[32]_i_1_n_17 ,\empty_82_fu_102_reg[32]_i_1_n_18 ,\empty_82_fu_102_reg[32]_i_1_n_19 }),
        .DI({\empty_82_fu_102[32]_i_2_n_12 ,\empty_82_fu_102[32]_i_3_n_12 ,\empty_82_fu_102[32]_i_4_n_12 ,\empty_82_fu_102[32]_i_5_n_12 ,\empty_82_fu_102[32]_i_6_n_12 ,\empty_82_fu_102[32]_i_7_n_12 ,\empty_82_fu_102[32]_i_8_n_12 ,\empty_82_fu_102[32]_i_9_n_12 }),
        .O(\add_ln117_reg_1719_reg[39] ),
        .S({\empty_82_fu_102[32]_i_10_n_12 ,\empty_82_fu_102[32]_i_11_n_12 ,\empty_82_fu_102[32]_i_12_n_12 ,\empty_82_fu_102[32]_i_13_n_12 ,\empty_82_fu_102[32]_i_14_n_12 ,\empty_82_fu_102[32]_i_15_n_12 ,\empty_82_fu_102[32]_i_16_n_12 ,\empty_82_fu_102[32]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_82_fu_102_reg[40]_i_1 
       (.CI(\empty_82_fu_102_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_102_reg[40]_i_1_n_12 ,\empty_82_fu_102_reg[40]_i_1_n_13 ,\empty_82_fu_102_reg[40]_i_1_n_14 ,\empty_82_fu_102_reg[40]_i_1_n_15 ,\empty_82_fu_102_reg[40]_i_1_n_16 ,\empty_82_fu_102_reg[40]_i_1_n_17 ,\empty_82_fu_102_reg[40]_i_1_n_18 ,\empty_82_fu_102_reg[40]_i_1_n_19 }),
        .DI({\empty_82_fu_102[40]_i_2_n_12 ,\empty_82_fu_102[40]_i_3_n_12 ,\empty_82_fu_102[40]_i_4_n_12 ,\empty_82_fu_102[40]_i_5_n_12 ,\empty_82_fu_102[40]_i_6_n_12 ,\empty_82_fu_102[40]_i_7_n_12 ,\empty_82_fu_102[40]_i_8_n_12 ,\empty_82_fu_102[40]_i_9_n_12 }),
        .O(\add_ln117_reg_1719_reg[47] ),
        .S({\empty_82_fu_102[40]_i_10_n_12 ,\empty_82_fu_102[40]_i_11_n_12 ,\empty_82_fu_102[40]_i_12_n_12 ,\empty_82_fu_102[40]_i_13_n_12 ,\empty_82_fu_102[40]_i_14_n_12 ,\empty_82_fu_102[40]_i_15_n_12 ,\empty_82_fu_102[40]_i_16_n_12 ,\empty_82_fu_102[40]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_82_fu_102_reg[48]_i_1 
       (.CI(\empty_82_fu_102_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_102_reg[48]_i_1_n_12 ,\empty_82_fu_102_reg[48]_i_1_n_13 ,\empty_82_fu_102_reg[48]_i_1_n_14 ,\empty_82_fu_102_reg[48]_i_1_n_15 ,\empty_82_fu_102_reg[48]_i_1_n_16 ,\empty_82_fu_102_reg[48]_i_1_n_17 ,\empty_82_fu_102_reg[48]_i_1_n_18 ,\empty_82_fu_102_reg[48]_i_1_n_19 }),
        .DI({\empty_82_fu_102[48]_i_2_n_12 ,\empty_82_fu_102[48]_i_3_n_12 ,\empty_82_fu_102[48]_i_4_n_12 ,\empty_82_fu_102[48]_i_5_n_12 ,\empty_82_fu_102[48]_i_6_n_12 ,\empty_82_fu_102[48]_i_7_n_12 ,\empty_82_fu_102[48]_i_8_n_12 ,\empty_82_fu_102[48]_i_9_n_12 }),
        .O(\add_ln117_reg_1719_reg[55] ),
        .S({\empty_82_fu_102[48]_i_10_n_12 ,\empty_82_fu_102[48]_i_11_n_12 ,\empty_82_fu_102[48]_i_12_n_12 ,\empty_82_fu_102[48]_i_13_n_12 ,\empty_82_fu_102[48]_i_14_n_12 ,\empty_82_fu_102[48]_i_15_n_12 ,\empty_82_fu_102[48]_i_16_n_12 ,\empty_82_fu_102[48]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_82_fu_102_reg[56]_i_1 
       (.CI(\empty_82_fu_102_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_82_fu_102_reg[56]_i_1_CO_UNCONNECTED [7],\empty_82_fu_102_reg[56]_i_1_n_13 ,\empty_82_fu_102_reg[56]_i_1_n_14 ,\empty_82_fu_102_reg[56]_i_1_n_15 ,\empty_82_fu_102_reg[56]_i_1_n_16 ,\empty_82_fu_102_reg[56]_i_1_n_17 ,\empty_82_fu_102_reg[56]_i_1_n_18 ,\empty_82_fu_102_reg[56]_i_1_n_19 }),
        .DI({1'b0,\empty_82_fu_102[56]_i_2_n_12 ,\empty_82_fu_102[56]_i_3_n_12 ,\empty_82_fu_102[56]_i_4_n_12 ,\empty_82_fu_102[56]_i_5_n_12 ,\empty_82_fu_102[56]_i_6_n_12 ,\empty_82_fu_102[56]_i_7_n_12 ,\empty_82_fu_102[56]_i_8_n_12 }),
        .O(\add_ln117_reg_1719_reg[63] ),
        .S({\empty_82_fu_102[56]_i_9_n_12 ,\empty_82_fu_102[56]_i_10_n_12 ,\empty_82_fu_102[56]_i_11_n_12 ,\empty_82_fu_102[56]_i_12_n_12 ,\empty_82_fu_102[56]_i_13_n_12 ,\empty_82_fu_102[56]_i_14_n_12 ,\empty_82_fu_102[56]_i_15_n_12 ,\empty_82_fu_102[56]_i_16_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_82_fu_102_reg[8]_i_1 
       (.CI(\empty_82_fu_102_reg[0]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_102_reg[8]_i_1_n_12 ,\empty_82_fu_102_reg[8]_i_1_n_13 ,\empty_82_fu_102_reg[8]_i_1_n_14 ,\empty_82_fu_102_reg[8]_i_1_n_15 ,\empty_82_fu_102_reg[8]_i_1_n_16 ,\empty_82_fu_102_reg[8]_i_1_n_17 ,\empty_82_fu_102_reg[8]_i_1_n_18 ,\empty_82_fu_102_reg[8]_i_1_n_19 }),
        .DI({\empty_82_fu_102[8]_i_2_n_12 ,\empty_82_fu_102[8]_i_3_n_12 ,\empty_82_fu_102[8]_i_4_n_12 ,\empty_82_fu_102[8]_i_5_n_12 ,\empty_82_fu_102[8]_i_6_n_12 ,\empty_82_fu_102[8]_i_7_n_12 ,\empty_82_fu_102[8]_i_8_n_12 ,\empty_82_fu_102[8]_i_9_n_12 }),
        .O(\add_ln117_reg_1719_reg[15] ),
        .S(\empty_82_fu_102_reg[15] ));
  LUT6 #(
    .INIT(64'h0000A808FFFFFFFF)) 
    \empty_83_fu_106[0]_i_1 
       (.I0(ap_loop_init_int_reg_0[2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I4(ap_done_cache_reg_0),
        .I5(\indata_address1[3]_INST_0_i_4_n_12 ),
        .O(empty_83_fu_106));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[0]_i_10 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [0]),
        .O(\empty_83_fu_106[0]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[0]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [7]),
        .O(\empty_83_fu_106[0]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[0]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [6]),
        .O(\empty_83_fu_106[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[0]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [5]),
        .O(\empty_83_fu_106[0]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[0]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [4]),
        .O(\empty_83_fu_106[0]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[0]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [3]),
        .O(\empty_83_fu_106[0]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[0]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [2]),
        .O(\empty_83_fu_106[0]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[0]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [1]),
        .O(\empty_83_fu_106[0]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[16]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [23]),
        .O(\empty_83_fu_106[16]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[16]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [22]),
        .O(\empty_83_fu_106[16]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[16]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [21]),
        .O(\empty_83_fu_106[16]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[16]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [20]),
        .O(\empty_83_fu_106[16]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[16]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [19]),
        .O(\empty_83_fu_106[16]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[16]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [18]),
        .O(\empty_83_fu_106[16]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[16]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [17]),
        .O(\empty_83_fu_106[16]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[16]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [16]),
        .O(\empty_83_fu_106[16]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[24]_i_10 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [0]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[0]),
        .O(\empty_83_fu_106[24]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[24]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[24]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[24]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [30]),
        .O(\empty_83_fu_106[24]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[24]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [29]),
        .O(\empty_83_fu_106[24]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[24]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [28]),
        .O(\empty_83_fu_106[24]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[24]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [27]),
        .O(\empty_83_fu_106[24]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[24]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [26]),
        .O(\empty_83_fu_106[24]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[24]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [25]),
        .O(\empty_83_fu_106[24]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[24]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [24]),
        .O(\empty_83_fu_106[24]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[32]_i_10 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [8]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[8]),
        .O(\empty_83_fu_106[32]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[32]_i_11 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [7]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[7]),
        .O(\empty_83_fu_106[32]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[32]_i_12 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [6]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[6]),
        .O(\empty_83_fu_106[32]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[32]_i_13 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [5]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[5]),
        .O(\empty_83_fu_106[32]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[32]_i_14 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [4]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[4]),
        .O(\empty_83_fu_106[32]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[32]_i_15 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [3]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[3]),
        .O(\empty_83_fu_106[32]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[32]_i_16 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [2]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[2]),
        .O(\empty_83_fu_106[32]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[32]_i_17 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [1]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[1]),
        .O(\empty_83_fu_106[32]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[32]_i_2 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[32]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[32]_i_3 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[32]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[32]_i_4 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[32]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[32]_i_5 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[32]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[32]_i_6 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[32]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[32]_i_7 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[32]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[32]_i_8 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[32]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[32]_i_9 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[32]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[40]_i_10 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [16]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[16]),
        .O(\empty_83_fu_106[40]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[40]_i_11 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [15]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[15]),
        .O(\empty_83_fu_106[40]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[40]_i_12 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [14]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[14]),
        .O(\empty_83_fu_106[40]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[40]_i_13 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [13]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[13]),
        .O(\empty_83_fu_106[40]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[40]_i_14 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [12]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[12]),
        .O(\empty_83_fu_106[40]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[40]_i_15 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [11]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[11]),
        .O(\empty_83_fu_106[40]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[40]_i_16 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [10]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[10]),
        .O(\empty_83_fu_106[40]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[40]_i_17 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [9]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[9]),
        .O(\empty_83_fu_106[40]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[40]_i_2 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[40]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[40]_i_3 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[40]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[40]_i_4 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[40]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[40]_i_5 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[40]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[40]_i_6 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[40]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[40]_i_7 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[40]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[40]_i_8 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[40]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[40]_i_9 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[40]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[48]_i_10 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [24]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[24]),
        .O(\empty_83_fu_106[48]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[48]_i_11 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [23]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[23]),
        .O(\empty_83_fu_106[48]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[48]_i_12 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [22]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[22]),
        .O(\empty_83_fu_106[48]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[48]_i_13 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [21]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[21]),
        .O(\empty_83_fu_106[48]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[48]_i_14 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [20]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[20]),
        .O(\empty_83_fu_106[48]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[48]_i_15 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [19]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[19]),
        .O(\empty_83_fu_106[48]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[48]_i_16 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [18]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[18]),
        .O(\empty_83_fu_106[48]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[48]_i_17 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [17]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[17]),
        .O(\empty_83_fu_106[48]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[48]_i_2 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[48]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[48]_i_3 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[48]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[48]_i_4 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[48]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[48]_i_5 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[48]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[48]_i_6 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[48]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[48]_i_7 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[48]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[48]_i_8 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[48]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[48]_i_9 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[48]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[56]_i_10 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [31]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[31]),
        .O(\empty_83_fu_106[56]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[56]_i_11 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [30]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[30]),
        .O(\empty_83_fu_106[56]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[56]_i_12 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [29]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[29]),
        .O(\empty_83_fu_106[56]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[56]_i_13 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [28]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[28]),
        .O(\empty_83_fu_106[56]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[56]_i_14 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [27]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[27]),
        .O(\empty_83_fu_106[56]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[56]_i_15 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [26]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[26]),
        .O(\empty_83_fu_106[56]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[56]_i_16 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [25]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[25]),
        .O(\empty_83_fu_106[56]_i_16_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[56]_i_2 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[56]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[56]_i_3 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[56]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[56]_i_4 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[56]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[56]_i_5 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[56]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[56]_i_6 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[56]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[56]_i_7 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[56]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[56]_i_8 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_83_fu_106[56]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_83_fu_106[56]_i_9 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_83_fu_106_reg[63] [32]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[32]),
        .O(\empty_83_fu_106[56]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[8]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [15]),
        .O(\empty_83_fu_106[8]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[8]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [14]),
        .O(\empty_83_fu_106[8]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[8]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [13]),
        .O(\empty_83_fu_106[8]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[8]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [12]),
        .O(\empty_83_fu_106[8]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[8]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [11]),
        .O(\empty_83_fu_106[8]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[8]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [10]),
        .O(\empty_83_fu_106[8]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[8]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [9]),
        .O(\empty_83_fu_106[8]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_83_fu_106[8]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(\empty_88_fu_126_reg[63] [8]),
        .O(\empty_83_fu_106[8]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_83_fu_106_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_106_reg[0]_i_2_n_12 ,\empty_83_fu_106_reg[0]_i_2_n_13 ,\empty_83_fu_106_reg[0]_i_2_n_14 ,\empty_83_fu_106_reg[0]_i_2_n_15 ,\empty_83_fu_106_reg[0]_i_2_n_16 ,\empty_83_fu_106_reg[0]_i_2_n_17 ,\empty_83_fu_106_reg[0]_i_2_n_18 ,\empty_83_fu_106_reg[0]_i_2_n_19 }),
        .DI({\empty_83_fu_106[0]_i_3_n_12 ,\empty_83_fu_106[0]_i_4_n_12 ,\empty_83_fu_106[0]_i_5_n_12 ,\empty_83_fu_106[0]_i_6_n_12 ,\empty_83_fu_106[0]_i_7_n_12 ,\empty_83_fu_106[0]_i_8_n_12 ,\empty_83_fu_106[0]_i_9_n_12 ,\empty_83_fu_106[0]_i_10_n_12 }),
        .O(\add_ln118_reg_1724_reg[7] ),
        .S(\empty_83_fu_106_reg[7] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_83_fu_106_reg[16]_i_1 
       (.CI(\empty_83_fu_106_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_106_reg[16]_i_1_n_12 ,\empty_83_fu_106_reg[16]_i_1_n_13 ,\empty_83_fu_106_reg[16]_i_1_n_14 ,\empty_83_fu_106_reg[16]_i_1_n_15 ,\empty_83_fu_106_reg[16]_i_1_n_16 ,\empty_83_fu_106_reg[16]_i_1_n_17 ,\empty_83_fu_106_reg[16]_i_1_n_18 ,\empty_83_fu_106_reg[16]_i_1_n_19 }),
        .DI({\empty_83_fu_106[16]_i_2_n_12 ,\empty_83_fu_106[16]_i_3_n_12 ,\empty_83_fu_106[16]_i_4_n_12 ,\empty_83_fu_106[16]_i_5_n_12 ,\empty_83_fu_106[16]_i_6_n_12 ,\empty_83_fu_106[16]_i_7_n_12 ,\empty_83_fu_106[16]_i_8_n_12 ,\empty_83_fu_106[16]_i_9_n_12 }),
        .O(\add_ln118_reg_1724_reg[23] ),
        .S(\empty_83_fu_106_reg[23] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_83_fu_106_reg[24]_i_1 
       (.CI(\empty_83_fu_106_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_106_reg[24]_i_1_n_12 ,\empty_83_fu_106_reg[24]_i_1_n_13 ,\empty_83_fu_106_reg[24]_i_1_n_14 ,\empty_83_fu_106_reg[24]_i_1_n_15 ,\empty_83_fu_106_reg[24]_i_1_n_16 ,\empty_83_fu_106_reg[24]_i_1_n_17 ,\empty_83_fu_106_reg[24]_i_1_n_18 ,\empty_83_fu_106_reg[24]_i_1_n_19 }),
        .DI({\empty_83_fu_106[24]_i_2_n_12 ,\empty_83_fu_106[24]_i_3_n_12 ,\empty_83_fu_106[24]_i_4_n_12 ,\empty_83_fu_106[24]_i_5_n_12 ,\empty_83_fu_106[24]_i_6_n_12 ,\empty_83_fu_106[24]_i_7_n_12 ,\empty_83_fu_106[24]_i_8_n_12 ,\empty_83_fu_106[24]_i_9_n_12 }),
        .O(\add_ln118_reg_1724_reg[31] ),
        .S({\empty_83_fu_106[24]_i_10_n_12 ,\empty_83_fu_106_reg[31] }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_83_fu_106_reg[32]_i_1 
       (.CI(\empty_83_fu_106_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_106_reg[32]_i_1_n_12 ,\empty_83_fu_106_reg[32]_i_1_n_13 ,\empty_83_fu_106_reg[32]_i_1_n_14 ,\empty_83_fu_106_reg[32]_i_1_n_15 ,\empty_83_fu_106_reg[32]_i_1_n_16 ,\empty_83_fu_106_reg[32]_i_1_n_17 ,\empty_83_fu_106_reg[32]_i_1_n_18 ,\empty_83_fu_106_reg[32]_i_1_n_19 }),
        .DI({\empty_83_fu_106[32]_i_2_n_12 ,\empty_83_fu_106[32]_i_3_n_12 ,\empty_83_fu_106[32]_i_4_n_12 ,\empty_83_fu_106[32]_i_5_n_12 ,\empty_83_fu_106[32]_i_6_n_12 ,\empty_83_fu_106[32]_i_7_n_12 ,\empty_83_fu_106[32]_i_8_n_12 ,\empty_83_fu_106[32]_i_9_n_12 }),
        .O(\add_ln118_reg_1724_reg[39] ),
        .S({\empty_83_fu_106[32]_i_10_n_12 ,\empty_83_fu_106[32]_i_11_n_12 ,\empty_83_fu_106[32]_i_12_n_12 ,\empty_83_fu_106[32]_i_13_n_12 ,\empty_83_fu_106[32]_i_14_n_12 ,\empty_83_fu_106[32]_i_15_n_12 ,\empty_83_fu_106[32]_i_16_n_12 ,\empty_83_fu_106[32]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_83_fu_106_reg[40]_i_1 
       (.CI(\empty_83_fu_106_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_106_reg[40]_i_1_n_12 ,\empty_83_fu_106_reg[40]_i_1_n_13 ,\empty_83_fu_106_reg[40]_i_1_n_14 ,\empty_83_fu_106_reg[40]_i_1_n_15 ,\empty_83_fu_106_reg[40]_i_1_n_16 ,\empty_83_fu_106_reg[40]_i_1_n_17 ,\empty_83_fu_106_reg[40]_i_1_n_18 ,\empty_83_fu_106_reg[40]_i_1_n_19 }),
        .DI({\empty_83_fu_106[40]_i_2_n_12 ,\empty_83_fu_106[40]_i_3_n_12 ,\empty_83_fu_106[40]_i_4_n_12 ,\empty_83_fu_106[40]_i_5_n_12 ,\empty_83_fu_106[40]_i_6_n_12 ,\empty_83_fu_106[40]_i_7_n_12 ,\empty_83_fu_106[40]_i_8_n_12 ,\empty_83_fu_106[40]_i_9_n_12 }),
        .O(\add_ln118_reg_1724_reg[47] ),
        .S({\empty_83_fu_106[40]_i_10_n_12 ,\empty_83_fu_106[40]_i_11_n_12 ,\empty_83_fu_106[40]_i_12_n_12 ,\empty_83_fu_106[40]_i_13_n_12 ,\empty_83_fu_106[40]_i_14_n_12 ,\empty_83_fu_106[40]_i_15_n_12 ,\empty_83_fu_106[40]_i_16_n_12 ,\empty_83_fu_106[40]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_83_fu_106_reg[48]_i_1 
       (.CI(\empty_83_fu_106_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_106_reg[48]_i_1_n_12 ,\empty_83_fu_106_reg[48]_i_1_n_13 ,\empty_83_fu_106_reg[48]_i_1_n_14 ,\empty_83_fu_106_reg[48]_i_1_n_15 ,\empty_83_fu_106_reg[48]_i_1_n_16 ,\empty_83_fu_106_reg[48]_i_1_n_17 ,\empty_83_fu_106_reg[48]_i_1_n_18 ,\empty_83_fu_106_reg[48]_i_1_n_19 }),
        .DI({\empty_83_fu_106[48]_i_2_n_12 ,\empty_83_fu_106[48]_i_3_n_12 ,\empty_83_fu_106[48]_i_4_n_12 ,\empty_83_fu_106[48]_i_5_n_12 ,\empty_83_fu_106[48]_i_6_n_12 ,\empty_83_fu_106[48]_i_7_n_12 ,\empty_83_fu_106[48]_i_8_n_12 ,\empty_83_fu_106[48]_i_9_n_12 }),
        .O(\add_ln118_reg_1724_reg[55] ),
        .S({\empty_83_fu_106[48]_i_10_n_12 ,\empty_83_fu_106[48]_i_11_n_12 ,\empty_83_fu_106[48]_i_12_n_12 ,\empty_83_fu_106[48]_i_13_n_12 ,\empty_83_fu_106[48]_i_14_n_12 ,\empty_83_fu_106[48]_i_15_n_12 ,\empty_83_fu_106[48]_i_16_n_12 ,\empty_83_fu_106[48]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_83_fu_106_reg[56]_i_1 
       (.CI(\empty_83_fu_106_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_83_fu_106_reg[56]_i_1_CO_UNCONNECTED [7],\empty_83_fu_106_reg[56]_i_1_n_13 ,\empty_83_fu_106_reg[56]_i_1_n_14 ,\empty_83_fu_106_reg[56]_i_1_n_15 ,\empty_83_fu_106_reg[56]_i_1_n_16 ,\empty_83_fu_106_reg[56]_i_1_n_17 ,\empty_83_fu_106_reg[56]_i_1_n_18 ,\empty_83_fu_106_reg[56]_i_1_n_19 }),
        .DI({1'b0,\empty_83_fu_106[56]_i_2_n_12 ,\empty_83_fu_106[56]_i_3_n_12 ,\empty_83_fu_106[56]_i_4_n_12 ,\empty_83_fu_106[56]_i_5_n_12 ,\empty_83_fu_106[56]_i_6_n_12 ,\empty_83_fu_106[56]_i_7_n_12 ,\empty_83_fu_106[56]_i_8_n_12 }),
        .O(\add_ln118_reg_1724_reg[63] ),
        .S({\empty_83_fu_106[56]_i_9_n_12 ,\empty_83_fu_106[56]_i_10_n_12 ,\empty_83_fu_106[56]_i_11_n_12 ,\empty_83_fu_106[56]_i_12_n_12 ,\empty_83_fu_106[56]_i_13_n_12 ,\empty_83_fu_106[56]_i_14_n_12 ,\empty_83_fu_106[56]_i_15_n_12 ,\empty_83_fu_106[56]_i_16_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_83_fu_106_reg[8]_i_1 
       (.CI(\empty_83_fu_106_reg[0]_i_2_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_106_reg[8]_i_1_n_12 ,\empty_83_fu_106_reg[8]_i_1_n_13 ,\empty_83_fu_106_reg[8]_i_1_n_14 ,\empty_83_fu_106_reg[8]_i_1_n_15 ,\empty_83_fu_106_reg[8]_i_1_n_16 ,\empty_83_fu_106_reg[8]_i_1_n_17 ,\empty_83_fu_106_reg[8]_i_1_n_18 ,\empty_83_fu_106_reg[8]_i_1_n_19 }),
        .DI({\empty_83_fu_106[8]_i_2_n_12 ,\empty_83_fu_106[8]_i_3_n_12 ,\empty_83_fu_106[8]_i_4_n_12 ,\empty_83_fu_106[8]_i_5_n_12 ,\empty_83_fu_106[8]_i_6_n_12 ,\empty_83_fu_106[8]_i_7_n_12 ,\empty_83_fu_106[8]_i_8_n_12 ,\empty_83_fu_106[8]_i_9_n_12 }),
        .O(\add_ln118_reg_1724_reg[15] ),
        .S(\empty_83_fu_106_reg[15] ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[0]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[7]),
        .O(\empty_84_fu_110[0]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[0]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[6]),
        .O(\empty_84_fu_110[0]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[0]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[5]),
        .O(\empty_84_fu_110[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[0]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[4]),
        .O(\empty_84_fu_110[0]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[0]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[3]),
        .O(\empty_84_fu_110[0]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[0]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[2]),
        .O(\empty_84_fu_110[0]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[0]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[1]),
        .O(\empty_84_fu_110[0]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[0]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[0]),
        .O(\empty_84_fu_110[0]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \empty_84_fu_110[16]_i_18 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[16]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[23]),
        .O(\empty_84_fu_110[16]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[16]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[22]),
        .O(\empty_84_fu_110[16]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[16]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[21]),
        .O(\empty_84_fu_110[16]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[16]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[20]),
        .O(\empty_84_fu_110[16]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[16]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[19]),
        .O(\empty_84_fu_110[16]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[16]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[18]),
        .O(\empty_84_fu_110[16]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[16]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[17]),
        .O(\empty_84_fu_110[16]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[16]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[16]),
        .O(\empty_84_fu_110[16]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[24]_i_10 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [0]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[0]),
        .O(\empty_84_fu_110[24]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[24]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[31]),
        .O(\empty_84_fu_110[24]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[24]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[30]),
        .O(\empty_84_fu_110[24]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[24]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[29]),
        .O(\empty_84_fu_110[24]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[24]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[28]),
        .O(\empty_84_fu_110[24]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[24]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[27]),
        .O(\empty_84_fu_110[24]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[24]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[26]),
        .O(\empty_84_fu_110[24]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[24]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[25]),
        .O(\empty_84_fu_110[24]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[24]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0),
        .I1(P[24]),
        .O(\empty_84_fu_110[24]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[32]_i_10 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [8]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[8]),
        .O(\empty_84_fu_110[32]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[32]_i_11 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [7]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[7]),
        .O(\empty_84_fu_110[32]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[32]_i_12 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [6]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[6]),
        .O(\empty_84_fu_110[32]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[32]_i_13 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [5]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[5]),
        .O(\empty_84_fu_110[32]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[32]_i_14 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [4]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[4]),
        .O(\empty_84_fu_110[32]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[32]_i_15 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [3]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[3]),
        .O(\empty_84_fu_110[32]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[32]_i_16 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [2]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[2]),
        .O(\empty_84_fu_110[32]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[32]_i_17 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [1]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[1]),
        .O(\empty_84_fu_110[32]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[32]_i_2 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[32]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[32]_i_3 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[32]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[32]_i_4 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[32]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[32]_i_5 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[32]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[32]_i_6 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[32]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[32]_i_7 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[32]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[32]_i_8 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[32]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[32]_i_9 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[32]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[40]_i_10 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [16]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[16]),
        .O(\empty_84_fu_110[40]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[40]_i_11 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [15]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[15]),
        .O(\empty_84_fu_110[40]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[40]_i_12 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [14]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[14]),
        .O(\empty_84_fu_110[40]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[40]_i_13 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [13]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[13]),
        .O(\empty_84_fu_110[40]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[40]_i_14 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [12]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[12]),
        .O(\empty_84_fu_110[40]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[40]_i_15 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [11]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[11]),
        .O(\empty_84_fu_110[40]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[40]_i_16 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [10]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[10]),
        .O(\empty_84_fu_110[40]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[40]_i_17 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [9]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[9]),
        .O(\empty_84_fu_110[40]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[40]_i_2 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[40]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[40]_i_3 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[40]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[40]_i_4 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[40]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[40]_i_5 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[40]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[40]_i_6 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[40]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[40]_i_7 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[40]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[40]_i_8 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[40]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[40]_i_9 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[40]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[48]_i_10 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [24]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[24]),
        .O(\empty_84_fu_110[48]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[48]_i_11 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [23]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[23]),
        .O(\empty_84_fu_110[48]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[48]_i_12 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [22]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[22]),
        .O(\empty_84_fu_110[48]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[48]_i_13 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [21]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[21]),
        .O(\empty_84_fu_110[48]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[48]_i_14 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [20]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[20]),
        .O(\empty_84_fu_110[48]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[48]_i_15 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [19]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[19]),
        .O(\empty_84_fu_110[48]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[48]_i_16 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [18]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[18]),
        .O(\empty_84_fu_110[48]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[48]_i_17 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [17]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[17]),
        .O(\empty_84_fu_110[48]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[48]_i_2 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[48]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[48]_i_3 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[48]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[48]_i_4 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[48]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[48]_i_5 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[48]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[48]_i_6 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[48]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[48]_i_7 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[48]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[48]_i_8 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[48]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[48]_i_9 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[48]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[56]_i_10 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [31]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[31]),
        .O(\empty_84_fu_110[56]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[56]_i_11 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [30]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[30]),
        .O(\empty_84_fu_110[56]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[56]_i_12 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [29]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[29]),
        .O(\empty_84_fu_110[56]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[56]_i_13 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [28]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[28]),
        .O(\empty_84_fu_110[56]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[56]_i_14 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [27]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[27]),
        .O(\empty_84_fu_110[56]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[56]_i_15 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [26]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[26]),
        .O(\empty_84_fu_110[56]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[56]_i_16 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [25]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[25]),
        .O(\empty_84_fu_110[56]_i_16_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[56]_i_2 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[56]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[56]_i_3 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[56]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[56]_i_4 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[56]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[56]_i_5 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[56]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[56]_i_6 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[56]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[56]_i_7 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[56]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[56]_i_8 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_84_fu_110[56]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_84_fu_110[56]_i_9 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_110_reg[63] [32]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[32]),
        .O(\empty_84_fu_110[56]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[8]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[15]),
        .O(\empty_84_fu_110[8]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[8]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[14]),
        .O(\empty_84_fu_110[8]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[8]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[13]),
        .O(\empty_84_fu_110[8]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[8]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[12]),
        .O(\empty_84_fu_110[8]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[8]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[11]),
        .O(\empty_84_fu_110[8]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[8]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[10]),
        .O(\empty_84_fu_110[8]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[8]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[9]),
        .O(\empty_84_fu_110[8]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_84_fu_110[8]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[8]),
        .O(\empty_84_fu_110[8]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_84_fu_110_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_110_reg[0]_i_1_n_12 ,\empty_84_fu_110_reg[0]_i_1_n_13 ,\empty_84_fu_110_reg[0]_i_1_n_14 ,\empty_84_fu_110_reg[0]_i_1_n_15 ,\empty_84_fu_110_reg[0]_i_1_n_16 ,\empty_84_fu_110_reg[0]_i_1_n_17 ,\empty_84_fu_110_reg[0]_i_1_n_18 ,\empty_84_fu_110_reg[0]_i_1_n_19 }),
        .DI({\empty_84_fu_110[0]_i_2_n_12 ,\empty_84_fu_110[0]_i_3_n_12 ,\empty_84_fu_110[0]_i_4_n_12 ,\empty_84_fu_110[0]_i_5_n_12 ,\empty_84_fu_110[0]_i_6_n_12 ,\empty_84_fu_110[0]_i_7_n_12 ,\empty_84_fu_110[0]_i_8_n_12 ,\empty_84_fu_110[0]_i_9_n_12 }),
        .O(\add_ln119_reg_1729_reg[7] ),
        .S(\empty_84_fu_110_reg[7] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_84_fu_110_reg[16]_i_1 
       (.CI(\empty_84_fu_110_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_110_reg[16]_i_1_n_12 ,\empty_84_fu_110_reg[16]_i_1_n_13 ,\empty_84_fu_110_reg[16]_i_1_n_14 ,\empty_84_fu_110_reg[16]_i_1_n_15 ,\empty_84_fu_110_reg[16]_i_1_n_16 ,\empty_84_fu_110_reg[16]_i_1_n_17 ,\empty_84_fu_110_reg[16]_i_1_n_18 ,\empty_84_fu_110_reg[16]_i_1_n_19 }),
        .DI({\empty_84_fu_110[16]_i_2_n_12 ,\empty_84_fu_110[16]_i_3_n_12 ,\empty_84_fu_110[16]_i_4_n_12 ,\empty_84_fu_110[16]_i_5_n_12 ,\empty_84_fu_110[16]_i_6_n_12 ,\empty_84_fu_110[16]_i_7_n_12 ,\empty_84_fu_110[16]_i_8_n_12 ,\empty_84_fu_110[16]_i_9_n_12 }),
        .O(\add_ln119_reg_1729_reg[23] ),
        .S(\empty_84_fu_110_reg[23] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_84_fu_110_reg[24]_i_1 
       (.CI(\empty_84_fu_110_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_110_reg[24]_i_1_n_12 ,\empty_84_fu_110_reg[24]_i_1_n_13 ,\empty_84_fu_110_reg[24]_i_1_n_14 ,\empty_84_fu_110_reg[24]_i_1_n_15 ,\empty_84_fu_110_reg[24]_i_1_n_16 ,\empty_84_fu_110_reg[24]_i_1_n_17 ,\empty_84_fu_110_reg[24]_i_1_n_18 ,\empty_84_fu_110_reg[24]_i_1_n_19 }),
        .DI({\empty_84_fu_110[24]_i_2_n_12 ,\empty_84_fu_110[24]_i_3_n_12 ,\empty_84_fu_110[24]_i_4_n_12 ,\empty_84_fu_110[24]_i_5_n_12 ,\empty_84_fu_110[24]_i_6_n_12 ,\empty_84_fu_110[24]_i_7_n_12 ,\empty_84_fu_110[24]_i_8_n_12 ,\empty_84_fu_110[24]_i_9_n_12 }),
        .O(\add_ln119_reg_1729_reg[31] ),
        .S({\empty_84_fu_110[24]_i_10_n_12 ,\empty_84_fu_110_reg[31] }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_84_fu_110_reg[32]_i_1 
       (.CI(\empty_84_fu_110_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_110_reg[32]_i_1_n_12 ,\empty_84_fu_110_reg[32]_i_1_n_13 ,\empty_84_fu_110_reg[32]_i_1_n_14 ,\empty_84_fu_110_reg[32]_i_1_n_15 ,\empty_84_fu_110_reg[32]_i_1_n_16 ,\empty_84_fu_110_reg[32]_i_1_n_17 ,\empty_84_fu_110_reg[32]_i_1_n_18 ,\empty_84_fu_110_reg[32]_i_1_n_19 }),
        .DI({\empty_84_fu_110[32]_i_2_n_12 ,\empty_84_fu_110[32]_i_3_n_12 ,\empty_84_fu_110[32]_i_4_n_12 ,\empty_84_fu_110[32]_i_5_n_12 ,\empty_84_fu_110[32]_i_6_n_12 ,\empty_84_fu_110[32]_i_7_n_12 ,\empty_84_fu_110[32]_i_8_n_12 ,\empty_84_fu_110[32]_i_9_n_12 }),
        .O(\add_ln119_reg_1729_reg[39] ),
        .S({\empty_84_fu_110[32]_i_10_n_12 ,\empty_84_fu_110[32]_i_11_n_12 ,\empty_84_fu_110[32]_i_12_n_12 ,\empty_84_fu_110[32]_i_13_n_12 ,\empty_84_fu_110[32]_i_14_n_12 ,\empty_84_fu_110[32]_i_15_n_12 ,\empty_84_fu_110[32]_i_16_n_12 ,\empty_84_fu_110[32]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_84_fu_110_reg[40]_i_1 
       (.CI(\empty_84_fu_110_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_110_reg[40]_i_1_n_12 ,\empty_84_fu_110_reg[40]_i_1_n_13 ,\empty_84_fu_110_reg[40]_i_1_n_14 ,\empty_84_fu_110_reg[40]_i_1_n_15 ,\empty_84_fu_110_reg[40]_i_1_n_16 ,\empty_84_fu_110_reg[40]_i_1_n_17 ,\empty_84_fu_110_reg[40]_i_1_n_18 ,\empty_84_fu_110_reg[40]_i_1_n_19 }),
        .DI({\empty_84_fu_110[40]_i_2_n_12 ,\empty_84_fu_110[40]_i_3_n_12 ,\empty_84_fu_110[40]_i_4_n_12 ,\empty_84_fu_110[40]_i_5_n_12 ,\empty_84_fu_110[40]_i_6_n_12 ,\empty_84_fu_110[40]_i_7_n_12 ,\empty_84_fu_110[40]_i_8_n_12 ,\empty_84_fu_110[40]_i_9_n_12 }),
        .O(\add_ln119_reg_1729_reg[47] ),
        .S({\empty_84_fu_110[40]_i_10_n_12 ,\empty_84_fu_110[40]_i_11_n_12 ,\empty_84_fu_110[40]_i_12_n_12 ,\empty_84_fu_110[40]_i_13_n_12 ,\empty_84_fu_110[40]_i_14_n_12 ,\empty_84_fu_110[40]_i_15_n_12 ,\empty_84_fu_110[40]_i_16_n_12 ,\empty_84_fu_110[40]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_84_fu_110_reg[48]_i_1 
       (.CI(\empty_84_fu_110_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_110_reg[48]_i_1_n_12 ,\empty_84_fu_110_reg[48]_i_1_n_13 ,\empty_84_fu_110_reg[48]_i_1_n_14 ,\empty_84_fu_110_reg[48]_i_1_n_15 ,\empty_84_fu_110_reg[48]_i_1_n_16 ,\empty_84_fu_110_reg[48]_i_1_n_17 ,\empty_84_fu_110_reg[48]_i_1_n_18 ,\empty_84_fu_110_reg[48]_i_1_n_19 }),
        .DI({\empty_84_fu_110[48]_i_2_n_12 ,\empty_84_fu_110[48]_i_3_n_12 ,\empty_84_fu_110[48]_i_4_n_12 ,\empty_84_fu_110[48]_i_5_n_12 ,\empty_84_fu_110[48]_i_6_n_12 ,\empty_84_fu_110[48]_i_7_n_12 ,\empty_84_fu_110[48]_i_8_n_12 ,\empty_84_fu_110[48]_i_9_n_12 }),
        .O(\add_ln119_reg_1729_reg[55] ),
        .S({\empty_84_fu_110[48]_i_10_n_12 ,\empty_84_fu_110[48]_i_11_n_12 ,\empty_84_fu_110[48]_i_12_n_12 ,\empty_84_fu_110[48]_i_13_n_12 ,\empty_84_fu_110[48]_i_14_n_12 ,\empty_84_fu_110[48]_i_15_n_12 ,\empty_84_fu_110[48]_i_16_n_12 ,\empty_84_fu_110[48]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_84_fu_110_reg[56]_i_1 
       (.CI(\empty_84_fu_110_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_84_fu_110_reg[56]_i_1_CO_UNCONNECTED [7],\empty_84_fu_110_reg[56]_i_1_n_13 ,\empty_84_fu_110_reg[56]_i_1_n_14 ,\empty_84_fu_110_reg[56]_i_1_n_15 ,\empty_84_fu_110_reg[56]_i_1_n_16 ,\empty_84_fu_110_reg[56]_i_1_n_17 ,\empty_84_fu_110_reg[56]_i_1_n_18 ,\empty_84_fu_110_reg[56]_i_1_n_19 }),
        .DI({1'b0,\empty_84_fu_110[56]_i_2_n_12 ,\empty_84_fu_110[56]_i_3_n_12 ,\empty_84_fu_110[56]_i_4_n_12 ,\empty_84_fu_110[56]_i_5_n_12 ,\empty_84_fu_110[56]_i_6_n_12 ,\empty_84_fu_110[56]_i_7_n_12 ,\empty_84_fu_110[56]_i_8_n_12 }),
        .O(\add_ln119_reg_1729_reg[63] ),
        .S({\empty_84_fu_110[56]_i_9_n_12 ,\empty_84_fu_110[56]_i_10_n_12 ,\empty_84_fu_110[56]_i_11_n_12 ,\empty_84_fu_110[56]_i_12_n_12 ,\empty_84_fu_110[56]_i_13_n_12 ,\empty_84_fu_110[56]_i_14_n_12 ,\empty_84_fu_110[56]_i_15_n_12 ,\empty_84_fu_110[56]_i_16_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_84_fu_110_reg[8]_i_1 
       (.CI(\empty_84_fu_110_reg[0]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_110_reg[8]_i_1_n_12 ,\empty_84_fu_110_reg[8]_i_1_n_13 ,\empty_84_fu_110_reg[8]_i_1_n_14 ,\empty_84_fu_110_reg[8]_i_1_n_15 ,\empty_84_fu_110_reg[8]_i_1_n_16 ,\empty_84_fu_110_reg[8]_i_1_n_17 ,\empty_84_fu_110_reg[8]_i_1_n_18 ,\empty_84_fu_110_reg[8]_i_1_n_19 }),
        .DI({\empty_84_fu_110[8]_i_2_n_12 ,\empty_84_fu_110[8]_i_3_n_12 ,\empty_84_fu_110[8]_i_4_n_12 ,\empty_84_fu_110[8]_i_5_n_12 ,\empty_84_fu_110[8]_i_6_n_12 ,\empty_84_fu_110[8]_i_7_n_12 ,\empty_84_fu_110[8]_i_8_n_12 ,\empty_84_fu_110[8]_i_9_n_12 }),
        .O(\add_ln119_reg_1729_reg[15] ),
        .S(\empty_84_fu_110_reg[15] ));
  LUT6 #(
    .INIT(64'h0000A808FFFFFFFF)) 
    \empty_85_fu_114[0]_i_1 
       (.I0(ap_loop_init_int_reg_0[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I4(ap_done_cache_reg_0),
        .I5(\indata_address1[3]_INST_0_i_4_n_12 ),
        .O(empty_85_fu_114));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[0]_i_10 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [0]),
        .O(\empty_85_fu_114[0]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[0]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [7]),
        .O(\empty_85_fu_114[0]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[0]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [6]),
        .O(\empty_85_fu_114[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[0]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [5]),
        .O(\empty_85_fu_114[0]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[0]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [4]),
        .O(\empty_85_fu_114[0]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[0]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [3]),
        .O(\empty_85_fu_114[0]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[0]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [2]),
        .O(\empty_85_fu_114[0]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[0]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [1]),
        .O(\empty_85_fu_114[0]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[16]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [23]),
        .O(\empty_85_fu_114[16]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[16]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [22]),
        .O(\empty_85_fu_114[16]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[16]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [21]),
        .O(\empty_85_fu_114[16]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[16]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [20]),
        .O(\empty_85_fu_114[16]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[16]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [19]),
        .O(\empty_85_fu_114[16]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[16]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [18]),
        .O(\empty_85_fu_114[16]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[16]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [17]),
        .O(\empty_85_fu_114[16]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[16]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [16]),
        .O(\empty_85_fu_114[16]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[24]_i_10 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [0]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[0]),
        .O(\empty_85_fu_114[24]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[24]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[24]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[24]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [30]),
        .O(\empty_85_fu_114[24]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[24]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [29]),
        .O(\empty_85_fu_114[24]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[24]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [28]),
        .O(\empty_85_fu_114[24]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[24]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [27]),
        .O(\empty_85_fu_114[24]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[24]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [26]),
        .O(\empty_85_fu_114[24]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[24]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [25]),
        .O(\empty_85_fu_114[24]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[24]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [24]),
        .O(\empty_85_fu_114[24]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[32]_i_10 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [8]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[8]),
        .O(\empty_85_fu_114[32]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[32]_i_11 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [7]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[7]),
        .O(\empty_85_fu_114[32]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[32]_i_12 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [6]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[6]),
        .O(\empty_85_fu_114[32]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[32]_i_13 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [5]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[5]),
        .O(\empty_85_fu_114[32]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[32]_i_14 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [4]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[4]),
        .O(\empty_85_fu_114[32]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[32]_i_15 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [3]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[3]),
        .O(\empty_85_fu_114[32]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[32]_i_16 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [2]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[2]),
        .O(\empty_85_fu_114[32]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[32]_i_17 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [1]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[1]),
        .O(\empty_85_fu_114[32]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[32]_i_2 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[32]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[32]_i_3 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[32]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[32]_i_4 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[32]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[32]_i_5 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[32]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[32]_i_6 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[32]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[32]_i_7 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[32]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[32]_i_8 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[32]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[32]_i_9 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[32]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[40]_i_10 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [16]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[16]),
        .O(\empty_85_fu_114[40]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[40]_i_11 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [15]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[15]),
        .O(\empty_85_fu_114[40]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[40]_i_12 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [14]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[14]),
        .O(\empty_85_fu_114[40]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[40]_i_13 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [13]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[13]),
        .O(\empty_85_fu_114[40]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[40]_i_14 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [12]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[12]),
        .O(\empty_85_fu_114[40]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[40]_i_15 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [11]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[11]),
        .O(\empty_85_fu_114[40]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[40]_i_16 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [10]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[10]),
        .O(\empty_85_fu_114[40]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[40]_i_17 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [9]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[9]),
        .O(\empty_85_fu_114[40]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \empty_85_fu_114[40]_i_18 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .O(\empty_85_fu_114[40]_i_18_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[40]_i_2 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[40]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[40]_i_3 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[40]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[40]_i_4 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[40]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[40]_i_5 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[40]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[40]_i_6 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[40]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[40]_i_7 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[40]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[40]_i_8 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[40]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[40]_i_9 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[40]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[48]_i_10 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [24]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[24]),
        .O(\empty_85_fu_114[48]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[48]_i_11 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [23]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[23]),
        .O(\empty_85_fu_114[48]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[48]_i_12 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [22]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[22]),
        .O(\empty_85_fu_114[48]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[48]_i_13 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [21]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[21]),
        .O(\empty_85_fu_114[48]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[48]_i_14 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [20]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[20]),
        .O(\empty_85_fu_114[48]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[48]_i_15 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [19]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[19]),
        .O(\empty_85_fu_114[48]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[48]_i_16 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [18]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[18]),
        .O(\empty_85_fu_114[48]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[48]_i_17 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [17]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[17]),
        .O(\empty_85_fu_114[48]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[48]_i_2 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[48]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[48]_i_3 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[48]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[48]_i_4 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[48]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[48]_i_5 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[48]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[48]_i_6 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[48]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[48]_i_7 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[48]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[48]_i_8 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[48]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[48]_i_9 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[48]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[56]_i_10 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [31]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[31]),
        .O(\empty_85_fu_114[56]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[56]_i_11 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [30]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[30]),
        .O(\empty_85_fu_114[56]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[56]_i_12 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [29]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[29]),
        .O(\empty_85_fu_114[56]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[56]_i_13 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [28]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[28]),
        .O(\empty_85_fu_114[56]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[56]_i_14 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [27]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[27]),
        .O(\empty_85_fu_114[56]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[56]_i_15 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [26]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[26]),
        .O(\empty_85_fu_114[56]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[56]_i_16 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [25]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[25]),
        .O(\empty_85_fu_114[56]_i_16_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[56]_i_2 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[56]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[56]_i_3 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[56]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[56]_i_4 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[56]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[56]_i_5 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[56]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[56]_i_6 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[56]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[56]_i_7 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[56]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[56]_i_8 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_85_fu_114[56]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_85_fu_114[56]_i_9 
       (.I0(\empty_85_fu_114[40]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_85_fu_114_reg[63] [32]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[32]),
        .O(\empty_85_fu_114[56]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[8]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [15]),
        .O(\empty_85_fu_114[8]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[8]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [14]),
        .O(\empty_85_fu_114[8]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[8]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [13]),
        .O(\empty_85_fu_114[8]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[8]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [12]),
        .O(\empty_85_fu_114[8]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[8]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [11]),
        .O(\empty_85_fu_114[8]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[8]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [10]),
        .O(\empty_85_fu_114[8]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[8]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [9]),
        .O(\empty_85_fu_114[8]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_85_fu_114[8]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(\empty_88_fu_126_reg[63] [8]),
        .O(\empty_85_fu_114[8]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_85_fu_114_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_114_reg[0]_i_2_n_12 ,\empty_85_fu_114_reg[0]_i_2_n_13 ,\empty_85_fu_114_reg[0]_i_2_n_14 ,\empty_85_fu_114_reg[0]_i_2_n_15 ,\empty_85_fu_114_reg[0]_i_2_n_16 ,\empty_85_fu_114_reg[0]_i_2_n_17 ,\empty_85_fu_114_reg[0]_i_2_n_18 ,\empty_85_fu_114_reg[0]_i_2_n_19 }),
        .DI({\empty_85_fu_114[0]_i_3_n_12 ,\empty_85_fu_114[0]_i_4_n_12 ,\empty_85_fu_114[0]_i_5_n_12 ,\empty_85_fu_114[0]_i_6_n_12 ,\empty_85_fu_114[0]_i_7_n_12 ,\empty_85_fu_114[0]_i_8_n_12 ,\empty_85_fu_114[0]_i_9_n_12 ,\empty_85_fu_114[0]_i_10_n_12 }),
        .O(\add_ln120_reg_1688_reg[7] ),
        .S(\empty_85_fu_114_reg[7] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_85_fu_114_reg[16]_i_1 
       (.CI(\empty_85_fu_114_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_114_reg[16]_i_1_n_12 ,\empty_85_fu_114_reg[16]_i_1_n_13 ,\empty_85_fu_114_reg[16]_i_1_n_14 ,\empty_85_fu_114_reg[16]_i_1_n_15 ,\empty_85_fu_114_reg[16]_i_1_n_16 ,\empty_85_fu_114_reg[16]_i_1_n_17 ,\empty_85_fu_114_reg[16]_i_1_n_18 ,\empty_85_fu_114_reg[16]_i_1_n_19 }),
        .DI({\empty_85_fu_114[16]_i_2_n_12 ,\empty_85_fu_114[16]_i_3_n_12 ,\empty_85_fu_114[16]_i_4_n_12 ,\empty_85_fu_114[16]_i_5_n_12 ,\empty_85_fu_114[16]_i_6_n_12 ,\empty_85_fu_114[16]_i_7_n_12 ,\empty_85_fu_114[16]_i_8_n_12 ,\empty_85_fu_114[16]_i_9_n_12 }),
        .O(\add_ln120_reg_1688_reg[23] ),
        .S(\empty_85_fu_114_reg[23] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_85_fu_114_reg[24]_i_1 
       (.CI(\empty_85_fu_114_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_114_reg[24]_i_1_n_12 ,\empty_85_fu_114_reg[24]_i_1_n_13 ,\empty_85_fu_114_reg[24]_i_1_n_14 ,\empty_85_fu_114_reg[24]_i_1_n_15 ,\empty_85_fu_114_reg[24]_i_1_n_16 ,\empty_85_fu_114_reg[24]_i_1_n_17 ,\empty_85_fu_114_reg[24]_i_1_n_18 ,\empty_85_fu_114_reg[24]_i_1_n_19 }),
        .DI({\empty_85_fu_114[24]_i_2_n_12 ,\empty_85_fu_114[24]_i_3_n_12 ,\empty_85_fu_114[24]_i_4_n_12 ,\empty_85_fu_114[24]_i_5_n_12 ,\empty_85_fu_114[24]_i_6_n_12 ,\empty_85_fu_114[24]_i_7_n_12 ,\empty_85_fu_114[24]_i_8_n_12 ,\empty_85_fu_114[24]_i_9_n_12 }),
        .O(\add_ln120_reg_1688_reg[31] ),
        .S({\empty_85_fu_114[24]_i_10_n_12 ,\empty_85_fu_114_reg[31] }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_85_fu_114_reg[32]_i_1 
       (.CI(\empty_85_fu_114_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_114_reg[32]_i_1_n_12 ,\empty_85_fu_114_reg[32]_i_1_n_13 ,\empty_85_fu_114_reg[32]_i_1_n_14 ,\empty_85_fu_114_reg[32]_i_1_n_15 ,\empty_85_fu_114_reg[32]_i_1_n_16 ,\empty_85_fu_114_reg[32]_i_1_n_17 ,\empty_85_fu_114_reg[32]_i_1_n_18 ,\empty_85_fu_114_reg[32]_i_1_n_19 }),
        .DI({\empty_85_fu_114[32]_i_2_n_12 ,\empty_85_fu_114[32]_i_3_n_12 ,\empty_85_fu_114[32]_i_4_n_12 ,\empty_85_fu_114[32]_i_5_n_12 ,\empty_85_fu_114[32]_i_6_n_12 ,\empty_85_fu_114[32]_i_7_n_12 ,\empty_85_fu_114[32]_i_8_n_12 ,\empty_85_fu_114[32]_i_9_n_12 }),
        .O(\add_ln120_reg_1688_reg[39] ),
        .S({\empty_85_fu_114[32]_i_10_n_12 ,\empty_85_fu_114[32]_i_11_n_12 ,\empty_85_fu_114[32]_i_12_n_12 ,\empty_85_fu_114[32]_i_13_n_12 ,\empty_85_fu_114[32]_i_14_n_12 ,\empty_85_fu_114[32]_i_15_n_12 ,\empty_85_fu_114[32]_i_16_n_12 ,\empty_85_fu_114[32]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_85_fu_114_reg[40]_i_1 
       (.CI(\empty_85_fu_114_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_114_reg[40]_i_1_n_12 ,\empty_85_fu_114_reg[40]_i_1_n_13 ,\empty_85_fu_114_reg[40]_i_1_n_14 ,\empty_85_fu_114_reg[40]_i_1_n_15 ,\empty_85_fu_114_reg[40]_i_1_n_16 ,\empty_85_fu_114_reg[40]_i_1_n_17 ,\empty_85_fu_114_reg[40]_i_1_n_18 ,\empty_85_fu_114_reg[40]_i_1_n_19 }),
        .DI({\empty_85_fu_114[40]_i_2_n_12 ,\empty_85_fu_114[40]_i_3_n_12 ,\empty_85_fu_114[40]_i_4_n_12 ,\empty_85_fu_114[40]_i_5_n_12 ,\empty_85_fu_114[40]_i_6_n_12 ,\empty_85_fu_114[40]_i_7_n_12 ,\empty_85_fu_114[40]_i_8_n_12 ,\empty_85_fu_114[40]_i_9_n_12 }),
        .O(\add_ln120_reg_1688_reg[47] ),
        .S({\empty_85_fu_114[40]_i_10_n_12 ,\empty_85_fu_114[40]_i_11_n_12 ,\empty_85_fu_114[40]_i_12_n_12 ,\empty_85_fu_114[40]_i_13_n_12 ,\empty_85_fu_114[40]_i_14_n_12 ,\empty_85_fu_114[40]_i_15_n_12 ,\empty_85_fu_114[40]_i_16_n_12 ,\empty_85_fu_114[40]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_85_fu_114_reg[48]_i_1 
       (.CI(\empty_85_fu_114_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_114_reg[48]_i_1_n_12 ,\empty_85_fu_114_reg[48]_i_1_n_13 ,\empty_85_fu_114_reg[48]_i_1_n_14 ,\empty_85_fu_114_reg[48]_i_1_n_15 ,\empty_85_fu_114_reg[48]_i_1_n_16 ,\empty_85_fu_114_reg[48]_i_1_n_17 ,\empty_85_fu_114_reg[48]_i_1_n_18 ,\empty_85_fu_114_reg[48]_i_1_n_19 }),
        .DI({\empty_85_fu_114[48]_i_2_n_12 ,\empty_85_fu_114[48]_i_3_n_12 ,\empty_85_fu_114[48]_i_4_n_12 ,\empty_85_fu_114[48]_i_5_n_12 ,\empty_85_fu_114[48]_i_6_n_12 ,\empty_85_fu_114[48]_i_7_n_12 ,\empty_85_fu_114[48]_i_8_n_12 ,\empty_85_fu_114[48]_i_9_n_12 }),
        .O(\add_ln120_reg_1688_reg[55] ),
        .S({\empty_85_fu_114[48]_i_10_n_12 ,\empty_85_fu_114[48]_i_11_n_12 ,\empty_85_fu_114[48]_i_12_n_12 ,\empty_85_fu_114[48]_i_13_n_12 ,\empty_85_fu_114[48]_i_14_n_12 ,\empty_85_fu_114[48]_i_15_n_12 ,\empty_85_fu_114[48]_i_16_n_12 ,\empty_85_fu_114[48]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_85_fu_114_reg[56]_i_1 
       (.CI(\empty_85_fu_114_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_85_fu_114_reg[56]_i_1_CO_UNCONNECTED [7],\empty_85_fu_114_reg[56]_i_1_n_13 ,\empty_85_fu_114_reg[56]_i_1_n_14 ,\empty_85_fu_114_reg[56]_i_1_n_15 ,\empty_85_fu_114_reg[56]_i_1_n_16 ,\empty_85_fu_114_reg[56]_i_1_n_17 ,\empty_85_fu_114_reg[56]_i_1_n_18 ,\empty_85_fu_114_reg[56]_i_1_n_19 }),
        .DI({1'b0,\empty_85_fu_114[56]_i_2_n_12 ,\empty_85_fu_114[56]_i_3_n_12 ,\empty_85_fu_114[56]_i_4_n_12 ,\empty_85_fu_114[56]_i_5_n_12 ,\empty_85_fu_114[56]_i_6_n_12 ,\empty_85_fu_114[56]_i_7_n_12 ,\empty_85_fu_114[56]_i_8_n_12 }),
        .O(\add_ln120_reg_1688_reg[63] ),
        .S({\empty_85_fu_114[56]_i_9_n_12 ,\empty_85_fu_114[56]_i_10_n_12 ,\empty_85_fu_114[56]_i_11_n_12 ,\empty_85_fu_114[56]_i_12_n_12 ,\empty_85_fu_114[56]_i_13_n_12 ,\empty_85_fu_114[56]_i_14_n_12 ,\empty_85_fu_114[56]_i_15_n_12 ,\empty_85_fu_114[56]_i_16_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_85_fu_114_reg[8]_i_1 
       (.CI(\empty_85_fu_114_reg[0]_i_2_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_114_reg[8]_i_1_n_12 ,\empty_85_fu_114_reg[8]_i_1_n_13 ,\empty_85_fu_114_reg[8]_i_1_n_14 ,\empty_85_fu_114_reg[8]_i_1_n_15 ,\empty_85_fu_114_reg[8]_i_1_n_16 ,\empty_85_fu_114_reg[8]_i_1_n_17 ,\empty_85_fu_114_reg[8]_i_1_n_18 ,\empty_85_fu_114_reg[8]_i_1_n_19 }),
        .DI({\empty_85_fu_114[8]_i_2_n_12 ,\empty_85_fu_114[8]_i_3_n_12 ,\empty_85_fu_114[8]_i_4_n_12 ,\empty_85_fu_114[8]_i_5_n_12 ,\empty_85_fu_114[8]_i_6_n_12 ,\empty_85_fu_114[8]_i_7_n_12 ,\empty_85_fu_114[8]_i_8_n_12 ,\empty_85_fu_114[8]_i_9_n_12 }),
        .O(\add_ln120_reg_1688_reg[15] ),
        .S(\empty_85_fu_114_reg[15] ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[0]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[7]),
        .O(\empty_86_fu_118[0]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[0]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[6]),
        .O(\empty_86_fu_118[0]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[0]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[5]),
        .O(\empty_86_fu_118[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[0]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[4]),
        .O(\empty_86_fu_118[0]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[0]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[3]),
        .O(\empty_86_fu_118[0]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[0]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[2]),
        .O(\empty_86_fu_118[0]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[0]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[1]),
        .O(\empty_86_fu_118[0]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[0]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[0]),
        .O(\empty_86_fu_118[0]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[16]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[23]),
        .O(\empty_86_fu_118[16]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[16]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[22]),
        .O(\empty_86_fu_118[16]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[16]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[21]),
        .O(\empty_86_fu_118[16]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[16]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[20]),
        .O(\empty_86_fu_118[16]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[16]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[19]),
        .O(\empty_86_fu_118[16]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[16]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[18]),
        .O(\empty_86_fu_118[16]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[16]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[17]),
        .O(\empty_86_fu_118[16]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[16]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[16]),
        .O(\empty_86_fu_118[16]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[24]_i_10 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [0]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[0]),
        .O(\empty_86_fu_118[24]_i_10_n_12 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \empty_86_fu_118[24]_i_18 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[24]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[31]),
        .O(\empty_86_fu_118[24]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[24]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[30]),
        .O(\empty_86_fu_118[24]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[24]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[29]),
        .O(\empty_86_fu_118[24]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[24]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[28]),
        .O(\empty_86_fu_118[24]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[24]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[27]),
        .O(\empty_86_fu_118[24]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[24]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[26]),
        .O(\empty_86_fu_118[24]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[24]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[25]),
        .O(\empty_86_fu_118[24]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[24]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1),
        .I1(P[24]),
        .O(\empty_86_fu_118[24]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[32]_i_10 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [8]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[8]),
        .O(\empty_86_fu_118[32]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[32]_i_11 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [7]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[7]),
        .O(\empty_86_fu_118[32]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[32]_i_12 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [6]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[6]),
        .O(\empty_86_fu_118[32]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[32]_i_13 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [5]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[5]),
        .O(\empty_86_fu_118[32]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[32]_i_14 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [4]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[4]),
        .O(\empty_86_fu_118[32]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[32]_i_15 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [3]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[3]),
        .O(\empty_86_fu_118[32]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[32]_i_16 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [2]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[2]),
        .O(\empty_86_fu_118[32]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[32]_i_17 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [1]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[1]),
        .O(\empty_86_fu_118[32]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[32]_i_2 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[32]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[32]_i_3 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[32]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[32]_i_4 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[32]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[32]_i_5 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[32]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[32]_i_6 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[32]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[32]_i_7 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[32]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[32]_i_8 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[32]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[32]_i_9 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[32]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[40]_i_10 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [16]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[16]),
        .O(\empty_86_fu_118[40]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[40]_i_11 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [15]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[15]),
        .O(\empty_86_fu_118[40]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[40]_i_12 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [14]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[14]),
        .O(\empty_86_fu_118[40]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[40]_i_13 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [13]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[13]),
        .O(\empty_86_fu_118[40]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[40]_i_14 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [12]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[12]),
        .O(\empty_86_fu_118[40]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[40]_i_15 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [11]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[11]),
        .O(\empty_86_fu_118[40]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[40]_i_16 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [10]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[10]),
        .O(\empty_86_fu_118[40]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[40]_i_17 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [9]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[9]),
        .O(\empty_86_fu_118[40]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[40]_i_2 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[40]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[40]_i_3 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[40]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[40]_i_4 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[40]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[40]_i_5 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[40]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[40]_i_6 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[40]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[40]_i_7 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[40]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[40]_i_8 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[40]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[40]_i_9 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[40]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[48]_i_10 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [24]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[24]),
        .O(\empty_86_fu_118[48]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[48]_i_11 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [23]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[23]),
        .O(\empty_86_fu_118[48]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[48]_i_12 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [22]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[22]),
        .O(\empty_86_fu_118[48]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[48]_i_13 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [21]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[21]),
        .O(\empty_86_fu_118[48]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[48]_i_14 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [20]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[20]),
        .O(\empty_86_fu_118[48]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[48]_i_15 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [19]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[19]),
        .O(\empty_86_fu_118[48]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[48]_i_16 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [18]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[18]),
        .O(\empty_86_fu_118[48]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[48]_i_17 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [17]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[17]),
        .O(\empty_86_fu_118[48]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[48]_i_2 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[48]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[48]_i_3 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[48]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[48]_i_4 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[48]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[48]_i_5 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[48]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[48]_i_6 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[48]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[48]_i_7 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[48]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[48]_i_8 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[48]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[48]_i_9 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[48]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[56]_i_10 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [31]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[31]),
        .O(\empty_86_fu_118[56]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[56]_i_11 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [30]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[30]),
        .O(\empty_86_fu_118[56]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[56]_i_12 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [29]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[29]),
        .O(\empty_86_fu_118[56]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[56]_i_13 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [28]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[28]),
        .O(\empty_86_fu_118[56]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[56]_i_14 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [27]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[27]),
        .O(\empty_86_fu_118[56]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[56]_i_15 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [26]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[26]),
        .O(\empty_86_fu_118[56]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[56]_i_16 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [25]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[25]),
        .O(\empty_86_fu_118[56]_i_16_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[56]_i_2 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[56]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[56]_i_3 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[56]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[56]_i_4 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[56]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[56]_i_5 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[56]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[56]_i_6 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[56]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[56]_i_7 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[56]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[56]_i_8 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .O(\empty_86_fu_118[56]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_86_fu_118[56]_i_9 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_118_reg[63] [32]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[32]),
        .O(\empty_86_fu_118[56]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[8]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[15]),
        .O(\empty_86_fu_118[8]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[8]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[14]),
        .O(\empty_86_fu_118[8]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[8]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[13]),
        .O(\empty_86_fu_118[8]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[8]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[12]),
        .O(\empty_86_fu_118[8]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[8]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[11]),
        .O(\empty_86_fu_118[8]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[8]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[10]),
        .O(\empty_86_fu_118[8]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[8]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[9]),
        .O(\empty_86_fu_118[8]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_86_fu_118[8]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(P[8]),
        .O(\empty_86_fu_118[8]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_86_fu_118_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_118_reg[0]_i_1_n_12 ,\empty_86_fu_118_reg[0]_i_1_n_13 ,\empty_86_fu_118_reg[0]_i_1_n_14 ,\empty_86_fu_118_reg[0]_i_1_n_15 ,\empty_86_fu_118_reg[0]_i_1_n_16 ,\empty_86_fu_118_reg[0]_i_1_n_17 ,\empty_86_fu_118_reg[0]_i_1_n_18 ,\empty_86_fu_118_reg[0]_i_1_n_19 }),
        .DI({\empty_86_fu_118[0]_i_2_n_12 ,\empty_86_fu_118[0]_i_3_n_12 ,\empty_86_fu_118[0]_i_4_n_12 ,\empty_86_fu_118[0]_i_5_n_12 ,\empty_86_fu_118[0]_i_6_n_12 ,\empty_86_fu_118[0]_i_7_n_12 ,\empty_86_fu_118[0]_i_8_n_12 ,\empty_86_fu_118[0]_i_9_n_12 }),
        .O(\add_ln121_reg_1734_reg[7] ),
        .S(\empty_86_fu_118_reg[7] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_86_fu_118_reg[16]_i_1 
       (.CI(\empty_86_fu_118_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_118_reg[16]_i_1_n_12 ,\empty_86_fu_118_reg[16]_i_1_n_13 ,\empty_86_fu_118_reg[16]_i_1_n_14 ,\empty_86_fu_118_reg[16]_i_1_n_15 ,\empty_86_fu_118_reg[16]_i_1_n_16 ,\empty_86_fu_118_reg[16]_i_1_n_17 ,\empty_86_fu_118_reg[16]_i_1_n_18 ,\empty_86_fu_118_reg[16]_i_1_n_19 }),
        .DI({\empty_86_fu_118[16]_i_2_n_12 ,\empty_86_fu_118[16]_i_3_n_12 ,\empty_86_fu_118[16]_i_4_n_12 ,\empty_86_fu_118[16]_i_5_n_12 ,\empty_86_fu_118[16]_i_6_n_12 ,\empty_86_fu_118[16]_i_7_n_12 ,\empty_86_fu_118[16]_i_8_n_12 ,\empty_86_fu_118[16]_i_9_n_12 }),
        .O(\add_ln121_reg_1734_reg[23] ),
        .S(\empty_86_fu_118_reg[23] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_86_fu_118_reg[24]_i_1 
       (.CI(\empty_86_fu_118_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_118_reg[24]_i_1_n_12 ,\empty_86_fu_118_reg[24]_i_1_n_13 ,\empty_86_fu_118_reg[24]_i_1_n_14 ,\empty_86_fu_118_reg[24]_i_1_n_15 ,\empty_86_fu_118_reg[24]_i_1_n_16 ,\empty_86_fu_118_reg[24]_i_1_n_17 ,\empty_86_fu_118_reg[24]_i_1_n_18 ,\empty_86_fu_118_reg[24]_i_1_n_19 }),
        .DI({\empty_86_fu_118[24]_i_2_n_12 ,\empty_86_fu_118[24]_i_3_n_12 ,\empty_86_fu_118[24]_i_4_n_12 ,\empty_86_fu_118[24]_i_5_n_12 ,\empty_86_fu_118[24]_i_6_n_12 ,\empty_86_fu_118[24]_i_7_n_12 ,\empty_86_fu_118[24]_i_8_n_12 ,\empty_86_fu_118[24]_i_9_n_12 }),
        .O(\add_ln121_reg_1734_reg[31] ),
        .S({\empty_86_fu_118[24]_i_10_n_12 ,\empty_86_fu_118_reg[31] }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_86_fu_118_reg[32]_i_1 
       (.CI(\empty_86_fu_118_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_118_reg[32]_i_1_n_12 ,\empty_86_fu_118_reg[32]_i_1_n_13 ,\empty_86_fu_118_reg[32]_i_1_n_14 ,\empty_86_fu_118_reg[32]_i_1_n_15 ,\empty_86_fu_118_reg[32]_i_1_n_16 ,\empty_86_fu_118_reg[32]_i_1_n_17 ,\empty_86_fu_118_reg[32]_i_1_n_18 ,\empty_86_fu_118_reg[32]_i_1_n_19 }),
        .DI({\empty_86_fu_118[32]_i_2_n_12 ,\empty_86_fu_118[32]_i_3_n_12 ,\empty_86_fu_118[32]_i_4_n_12 ,\empty_86_fu_118[32]_i_5_n_12 ,\empty_86_fu_118[32]_i_6_n_12 ,\empty_86_fu_118[32]_i_7_n_12 ,\empty_86_fu_118[32]_i_8_n_12 ,\empty_86_fu_118[32]_i_9_n_12 }),
        .O(\add_ln121_reg_1734_reg[39] ),
        .S({\empty_86_fu_118[32]_i_10_n_12 ,\empty_86_fu_118[32]_i_11_n_12 ,\empty_86_fu_118[32]_i_12_n_12 ,\empty_86_fu_118[32]_i_13_n_12 ,\empty_86_fu_118[32]_i_14_n_12 ,\empty_86_fu_118[32]_i_15_n_12 ,\empty_86_fu_118[32]_i_16_n_12 ,\empty_86_fu_118[32]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_86_fu_118_reg[40]_i_1 
       (.CI(\empty_86_fu_118_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_118_reg[40]_i_1_n_12 ,\empty_86_fu_118_reg[40]_i_1_n_13 ,\empty_86_fu_118_reg[40]_i_1_n_14 ,\empty_86_fu_118_reg[40]_i_1_n_15 ,\empty_86_fu_118_reg[40]_i_1_n_16 ,\empty_86_fu_118_reg[40]_i_1_n_17 ,\empty_86_fu_118_reg[40]_i_1_n_18 ,\empty_86_fu_118_reg[40]_i_1_n_19 }),
        .DI({\empty_86_fu_118[40]_i_2_n_12 ,\empty_86_fu_118[40]_i_3_n_12 ,\empty_86_fu_118[40]_i_4_n_12 ,\empty_86_fu_118[40]_i_5_n_12 ,\empty_86_fu_118[40]_i_6_n_12 ,\empty_86_fu_118[40]_i_7_n_12 ,\empty_86_fu_118[40]_i_8_n_12 ,\empty_86_fu_118[40]_i_9_n_12 }),
        .O(\add_ln121_reg_1734_reg[47] ),
        .S({\empty_86_fu_118[40]_i_10_n_12 ,\empty_86_fu_118[40]_i_11_n_12 ,\empty_86_fu_118[40]_i_12_n_12 ,\empty_86_fu_118[40]_i_13_n_12 ,\empty_86_fu_118[40]_i_14_n_12 ,\empty_86_fu_118[40]_i_15_n_12 ,\empty_86_fu_118[40]_i_16_n_12 ,\empty_86_fu_118[40]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_86_fu_118_reg[48]_i_1 
       (.CI(\empty_86_fu_118_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_118_reg[48]_i_1_n_12 ,\empty_86_fu_118_reg[48]_i_1_n_13 ,\empty_86_fu_118_reg[48]_i_1_n_14 ,\empty_86_fu_118_reg[48]_i_1_n_15 ,\empty_86_fu_118_reg[48]_i_1_n_16 ,\empty_86_fu_118_reg[48]_i_1_n_17 ,\empty_86_fu_118_reg[48]_i_1_n_18 ,\empty_86_fu_118_reg[48]_i_1_n_19 }),
        .DI({\empty_86_fu_118[48]_i_2_n_12 ,\empty_86_fu_118[48]_i_3_n_12 ,\empty_86_fu_118[48]_i_4_n_12 ,\empty_86_fu_118[48]_i_5_n_12 ,\empty_86_fu_118[48]_i_6_n_12 ,\empty_86_fu_118[48]_i_7_n_12 ,\empty_86_fu_118[48]_i_8_n_12 ,\empty_86_fu_118[48]_i_9_n_12 }),
        .O(\add_ln121_reg_1734_reg[55] ),
        .S({\empty_86_fu_118[48]_i_10_n_12 ,\empty_86_fu_118[48]_i_11_n_12 ,\empty_86_fu_118[48]_i_12_n_12 ,\empty_86_fu_118[48]_i_13_n_12 ,\empty_86_fu_118[48]_i_14_n_12 ,\empty_86_fu_118[48]_i_15_n_12 ,\empty_86_fu_118[48]_i_16_n_12 ,\empty_86_fu_118[48]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_86_fu_118_reg[56]_i_1 
       (.CI(\empty_86_fu_118_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_86_fu_118_reg[56]_i_1_CO_UNCONNECTED [7],\empty_86_fu_118_reg[56]_i_1_n_13 ,\empty_86_fu_118_reg[56]_i_1_n_14 ,\empty_86_fu_118_reg[56]_i_1_n_15 ,\empty_86_fu_118_reg[56]_i_1_n_16 ,\empty_86_fu_118_reg[56]_i_1_n_17 ,\empty_86_fu_118_reg[56]_i_1_n_18 ,\empty_86_fu_118_reg[56]_i_1_n_19 }),
        .DI({1'b0,\empty_86_fu_118[56]_i_2_n_12 ,\empty_86_fu_118[56]_i_3_n_12 ,\empty_86_fu_118[56]_i_4_n_12 ,\empty_86_fu_118[56]_i_5_n_12 ,\empty_86_fu_118[56]_i_6_n_12 ,\empty_86_fu_118[56]_i_7_n_12 ,\empty_86_fu_118[56]_i_8_n_12 }),
        .O(\add_ln121_reg_1734_reg[63] ),
        .S({\empty_86_fu_118[56]_i_9_n_12 ,\empty_86_fu_118[56]_i_10_n_12 ,\empty_86_fu_118[56]_i_11_n_12 ,\empty_86_fu_118[56]_i_12_n_12 ,\empty_86_fu_118[56]_i_13_n_12 ,\empty_86_fu_118[56]_i_14_n_12 ,\empty_86_fu_118[56]_i_15_n_12 ,\empty_86_fu_118[56]_i_16_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_86_fu_118_reg[8]_i_1 
       (.CI(\empty_86_fu_118_reg[0]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_118_reg[8]_i_1_n_12 ,\empty_86_fu_118_reg[8]_i_1_n_13 ,\empty_86_fu_118_reg[8]_i_1_n_14 ,\empty_86_fu_118_reg[8]_i_1_n_15 ,\empty_86_fu_118_reg[8]_i_1_n_16 ,\empty_86_fu_118_reg[8]_i_1_n_17 ,\empty_86_fu_118_reg[8]_i_1_n_18 ,\empty_86_fu_118_reg[8]_i_1_n_19 }),
        .DI({\empty_86_fu_118[8]_i_2_n_12 ,\empty_86_fu_118[8]_i_3_n_12 ,\empty_86_fu_118[8]_i_4_n_12 ,\empty_86_fu_118[8]_i_5_n_12 ,\empty_86_fu_118[8]_i_6_n_12 ,\empty_86_fu_118[8]_i_7_n_12 ,\empty_86_fu_118[8]_i_8_n_12 ,\empty_86_fu_118[8]_i_9_n_12 }),
        .O(\add_ln121_reg_1734_reg[15] ),
        .S(\empty_86_fu_118_reg[15] ));
  LUT6 #(
    .INIT(64'h0000A808FFFFFFFF)) 
    \empty_87_fu_122[0]_i_1 
       (.I0(ap_loop_init_int_reg_0[4]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I4(ap_done_cache_reg_0),
        .I5(\indata_address1[3]_INST_0_i_4_n_12 ),
        .O(empty_87_fu_122));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[0]_i_10 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [0]),
        .O(\empty_87_fu_122[0]_i_10_n_12 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \empty_87_fu_122[0]_i_19 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[0]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [7]),
        .O(\empty_87_fu_122[0]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[0]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [6]),
        .O(\empty_87_fu_122[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[0]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [5]),
        .O(\empty_87_fu_122[0]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[0]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [4]),
        .O(\empty_87_fu_122[0]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[0]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [3]),
        .O(\empty_87_fu_122[0]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[0]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [2]),
        .O(\empty_87_fu_122[0]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[0]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [1]),
        .O(\empty_87_fu_122[0]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[16]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [23]),
        .O(\empty_87_fu_122[16]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[16]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [22]),
        .O(\empty_87_fu_122[16]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[16]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [21]),
        .O(\empty_87_fu_122[16]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[16]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [20]),
        .O(\empty_87_fu_122[16]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[16]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [19]),
        .O(\empty_87_fu_122[16]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[16]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [18]),
        .O(\empty_87_fu_122[16]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[16]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [17]),
        .O(\empty_87_fu_122[16]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[16]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [16]),
        .O(\empty_87_fu_122[16]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[24]_i_10 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [0]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[0]),
        .O(\empty_87_fu_122[24]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[24]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[24]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[24]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [30]),
        .O(\empty_87_fu_122[24]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[24]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [29]),
        .O(\empty_87_fu_122[24]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[24]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [28]),
        .O(\empty_87_fu_122[24]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[24]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [27]),
        .O(\empty_87_fu_122[24]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[24]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [26]),
        .O(\empty_87_fu_122[24]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[24]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [25]),
        .O(\empty_87_fu_122[24]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[24]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [24]),
        .O(\empty_87_fu_122[24]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[32]_i_10 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [8]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[8]),
        .O(\empty_87_fu_122[32]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[32]_i_11 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [7]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[7]),
        .O(\empty_87_fu_122[32]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[32]_i_12 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [6]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[6]),
        .O(\empty_87_fu_122[32]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[32]_i_13 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [5]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[5]),
        .O(\empty_87_fu_122[32]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[32]_i_14 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [4]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[4]),
        .O(\empty_87_fu_122[32]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[32]_i_15 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [3]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[3]),
        .O(\empty_87_fu_122[32]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[32]_i_16 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [2]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[2]),
        .O(\empty_87_fu_122[32]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[32]_i_17 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [1]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[1]),
        .O(\empty_87_fu_122[32]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[32]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[32]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[32]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[32]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[32]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[32]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[32]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[32]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[32]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[32]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[32]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[32]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[32]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[32]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[32]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[32]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[40]_i_10 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [16]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[16]),
        .O(\empty_87_fu_122[40]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[40]_i_11 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [15]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[15]),
        .O(\empty_87_fu_122[40]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[40]_i_12 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [14]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[14]),
        .O(\empty_87_fu_122[40]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[40]_i_13 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [13]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[13]),
        .O(\empty_87_fu_122[40]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[40]_i_14 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [12]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[12]),
        .O(\empty_87_fu_122[40]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[40]_i_15 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [11]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[11]),
        .O(\empty_87_fu_122[40]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[40]_i_16 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [10]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[10]),
        .O(\empty_87_fu_122[40]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[40]_i_17 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [9]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[9]),
        .O(\empty_87_fu_122[40]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[40]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[40]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[40]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[40]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[40]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[40]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[40]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[40]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[40]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[40]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[40]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[40]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[40]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[40]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[40]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[40]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[48]_i_10 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [24]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[24]),
        .O(\empty_87_fu_122[48]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[48]_i_11 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [23]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[23]),
        .O(\empty_87_fu_122[48]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[48]_i_12 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [22]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[22]),
        .O(\empty_87_fu_122[48]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[48]_i_13 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [21]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[21]),
        .O(\empty_87_fu_122[48]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[48]_i_14 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [20]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[20]),
        .O(\empty_87_fu_122[48]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[48]_i_15 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [19]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[19]),
        .O(\empty_87_fu_122[48]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[48]_i_16 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [18]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[18]),
        .O(\empty_87_fu_122[48]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[48]_i_17 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [17]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[17]),
        .O(\empty_87_fu_122[48]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \empty_87_fu_122[48]_i_18 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .O(\empty_87_fu_122[48]_i_18_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[48]_i_2 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[48]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[48]_i_3 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[48]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[48]_i_4 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[48]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[48]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[48]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[48]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[48]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[48]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[48]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[48]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[48]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[48]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[48]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[56]_i_10 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [31]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[31]),
        .O(\empty_87_fu_122[56]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[56]_i_11 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [30]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[30]),
        .O(\empty_87_fu_122[56]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[56]_i_12 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [29]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[29]),
        .O(\empty_87_fu_122[56]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[56]_i_13 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [28]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[28]),
        .O(\empty_87_fu_122[56]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[56]_i_14 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [27]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[27]),
        .O(\empty_87_fu_122[56]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[56]_i_15 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [26]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[26]),
        .O(\empty_87_fu_122[56]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[56]_i_16 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [25]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[25]),
        .O(\empty_87_fu_122[56]_i_16_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[56]_i_2 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[56]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[56]_i_3 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[56]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[56]_i_4 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[56]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[56]_i_5 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[56]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[56]_i_6 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[56]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[56]_i_7 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[56]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[56]_i_8 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_87_fu_122[56]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h72D8)) 
    \empty_87_fu_122[56]_i_9 
       (.I0(\empty_87_fu_122[48]_i_18_n_12 ),
        .I1(\empty_88_fu_126_reg[63] [31]),
        .I2(\empty_87_fu_122_reg[63] [32]),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[32]),
        .O(\empty_87_fu_122[56]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[8]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [15]),
        .O(\empty_87_fu_122[8]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[8]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [14]),
        .O(\empty_87_fu_122[8]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[8]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [13]),
        .O(\empty_87_fu_122[8]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[8]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [12]),
        .O(\empty_87_fu_122[8]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[8]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [11]),
        .O(\empty_87_fu_122[8]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[8]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [10]),
        .O(\empty_87_fu_122[8]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[8]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [9]),
        .O(\empty_87_fu_122[8]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_87_fu_122[8]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3),
        .I1(\empty_88_fu_126_reg[63] [8]),
        .O(\empty_87_fu_122[8]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_122_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_122_reg[0]_i_2_n_12 ,\empty_87_fu_122_reg[0]_i_2_n_13 ,\empty_87_fu_122_reg[0]_i_2_n_14 ,\empty_87_fu_122_reg[0]_i_2_n_15 ,\empty_87_fu_122_reg[0]_i_2_n_16 ,\empty_87_fu_122_reg[0]_i_2_n_17 ,\empty_87_fu_122_reg[0]_i_2_n_18 ,\empty_87_fu_122_reg[0]_i_2_n_19 }),
        .DI({\empty_87_fu_122[0]_i_3_n_12 ,\empty_87_fu_122[0]_i_4_n_12 ,\empty_87_fu_122[0]_i_5_n_12 ,\empty_87_fu_122[0]_i_6_n_12 ,\empty_87_fu_122[0]_i_7_n_12 ,\empty_87_fu_122[0]_i_8_n_12 ,\empty_87_fu_122[0]_i_9_n_12 ,\empty_87_fu_122[0]_i_10_n_12 }),
        .O(\add_ln122_reg_1739_reg[7] ),
        .S(\empty_87_fu_122_reg[7] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_122_reg[16]_i_1 
       (.CI(\empty_87_fu_122_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_122_reg[16]_i_1_n_12 ,\empty_87_fu_122_reg[16]_i_1_n_13 ,\empty_87_fu_122_reg[16]_i_1_n_14 ,\empty_87_fu_122_reg[16]_i_1_n_15 ,\empty_87_fu_122_reg[16]_i_1_n_16 ,\empty_87_fu_122_reg[16]_i_1_n_17 ,\empty_87_fu_122_reg[16]_i_1_n_18 ,\empty_87_fu_122_reg[16]_i_1_n_19 }),
        .DI({\empty_87_fu_122[16]_i_2_n_12 ,\empty_87_fu_122[16]_i_3_n_12 ,\empty_87_fu_122[16]_i_4_n_12 ,\empty_87_fu_122[16]_i_5_n_12 ,\empty_87_fu_122[16]_i_6_n_12 ,\empty_87_fu_122[16]_i_7_n_12 ,\empty_87_fu_122[16]_i_8_n_12 ,\empty_87_fu_122[16]_i_9_n_12 }),
        .O(\add_ln122_reg_1739_reg[23] ),
        .S(\empty_87_fu_122_reg[23] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_122_reg[24]_i_1 
       (.CI(\empty_87_fu_122_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_122_reg[24]_i_1_n_12 ,\empty_87_fu_122_reg[24]_i_1_n_13 ,\empty_87_fu_122_reg[24]_i_1_n_14 ,\empty_87_fu_122_reg[24]_i_1_n_15 ,\empty_87_fu_122_reg[24]_i_1_n_16 ,\empty_87_fu_122_reg[24]_i_1_n_17 ,\empty_87_fu_122_reg[24]_i_1_n_18 ,\empty_87_fu_122_reg[24]_i_1_n_19 }),
        .DI({\empty_87_fu_122[24]_i_2_n_12 ,\empty_87_fu_122[24]_i_3_n_12 ,\empty_87_fu_122[24]_i_4_n_12 ,\empty_87_fu_122[24]_i_5_n_12 ,\empty_87_fu_122[24]_i_6_n_12 ,\empty_87_fu_122[24]_i_7_n_12 ,\empty_87_fu_122[24]_i_8_n_12 ,\empty_87_fu_122[24]_i_9_n_12 }),
        .O(\add_ln122_reg_1739_reg[31] ),
        .S({\empty_87_fu_122[24]_i_10_n_12 ,\empty_87_fu_122_reg[31] }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_122_reg[32]_i_1 
       (.CI(\empty_87_fu_122_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_122_reg[32]_i_1_n_12 ,\empty_87_fu_122_reg[32]_i_1_n_13 ,\empty_87_fu_122_reg[32]_i_1_n_14 ,\empty_87_fu_122_reg[32]_i_1_n_15 ,\empty_87_fu_122_reg[32]_i_1_n_16 ,\empty_87_fu_122_reg[32]_i_1_n_17 ,\empty_87_fu_122_reg[32]_i_1_n_18 ,\empty_87_fu_122_reg[32]_i_1_n_19 }),
        .DI({\empty_87_fu_122[32]_i_2_n_12 ,\empty_87_fu_122[32]_i_3_n_12 ,\empty_87_fu_122[32]_i_4_n_12 ,\empty_87_fu_122[32]_i_5_n_12 ,\empty_87_fu_122[32]_i_6_n_12 ,\empty_87_fu_122[32]_i_7_n_12 ,\empty_87_fu_122[32]_i_8_n_12 ,\empty_87_fu_122[32]_i_9_n_12 }),
        .O(\add_ln122_reg_1739_reg[39] ),
        .S({\empty_87_fu_122[32]_i_10_n_12 ,\empty_87_fu_122[32]_i_11_n_12 ,\empty_87_fu_122[32]_i_12_n_12 ,\empty_87_fu_122[32]_i_13_n_12 ,\empty_87_fu_122[32]_i_14_n_12 ,\empty_87_fu_122[32]_i_15_n_12 ,\empty_87_fu_122[32]_i_16_n_12 ,\empty_87_fu_122[32]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_122_reg[40]_i_1 
       (.CI(\empty_87_fu_122_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_122_reg[40]_i_1_n_12 ,\empty_87_fu_122_reg[40]_i_1_n_13 ,\empty_87_fu_122_reg[40]_i_1_n_14 ,\empty_87_fu_122_reg[40]_i_1_n_15 ,\empty_87_fu_122_reg[40]_i_1_n_16 ,\empty_87_fu_122_reg[40]_i_1_n_17 ,\empty_87_fu_122_reg[40]_i_1_n_18 ,\empty_87_fu_122_reg[40]_i_1_n_19 }),
        .DI({\empty_87_fu_122[40]_i_2_n_12 ,\empty_87_fu_122[40]_i_3_n_12 ,\empty_87_fu_122[40]_i_4_n_12 ,\empty_87_fu_122[40]_i_5_n_12 ,\empty_87_fu_122[40]_i_6_n_12 ,\empty_87_fu_122[40]_i_7_n_12 ,\empty_87_fu_122[40]_i_8_n_12 ,\empty_87_fu_122[40]_i_9_n_12 }),
        .O(\add_ln122_reg_1739_reg[47] ),
        .S({\empty_87_fu_122[40]_i_10_n_12 ,\empty_87_fu_122[40]_i_11_n_12 ,\empty_87_fu_122[40]_i_12_n_12 ,\empty_87_fu_122[40]_i_13_n_12 ,\empty_87_fu_122[40]_i_14_n_12 ,\empty_87_fu_122[40]_i_15_n_12 ,\empty_87_fu_122[40]_i_16_n_12 ,\empty_87_fu_122[40]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_122_reg[48]_i_1 
       (.CI(\empty_87_fu_122_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_122_reg[48]_i_1_n_12 ,\empty_87_fu_122_reg[48]_i_1_n_13 ,\empty_87_fu_122_reg[48]_i_1_n_14 ,\empty_87_fu_122_reg[48]_i_1_n_15 ,\empty_87_fu_122_reg[48]_i_1_n_16 ,\empty_87_fu_122_reg[48]_i_1_n_17 ,\empty_87_fu_122_reg[48]_i_1_n_18 ,\empty_87_fu_122_reg[48]_i_1_n_19 }),
        .DI({\empty_87_fu_122[48]_i_2_n_12 ,\empty_87_fu_122[48]_i_3_n_12 ,\empty_87_fu_122[48]_i_4_n_12 ,\empty_87_fu_122[48]_i_5_n_12 ,\empty_87_fu_122[48]_i_6_n_12 ,\empty_87_fu_122[48]_i_7_n_12 ,\empty_87_fu_122[48]_i_8_n_12 ,\empty_87_fu_122[48]_i_9_n_12 }),
        .O(\add_ln122_reg_1739_reg[55] ),
        .S({\empty_87_fu_122[48]_i_10_n_12 ,\empty_87_fu_122[48]_i_11_n_12 ,\empty_87_fu_122[48]_i_12_n_12 ,\empty_87_fu_122[48]_i_13_n_12 ,\empty_87_fu_122[48]_i_14_n_12 ,\empty_87_fu_122[48]_i_15_n_12 ,\empty_87_fu_122[48]_i_16_n_12 ,\empty_87_fu_122[48]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_122_reg[56]_i_1 
       (.CI(\empty_87_fu_122_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_87_fu_122_reg[56]_i_1_CO_UNCONNECTED [7],\empty_87_fu_122_reg[56]_i_1_n_13 ,\empty_87_fu_122_reg[56]_i_1_n_14 ,\empty_87_fu_122_reg[56]_i_1_n_15 ,\empty_87_fu_122_reg[56]_i_1_n_16 ,\empty_87_fu_122_reg[56]_i_1_n_17 ,\empty_87_fu_122_reg[56]_i_1_n_18 ,\empty_87_fu_122_reg[56]_i_1_n_19 }),
        .DI({1'b0,\empty_87_fu_122[56]_i_2_n_12 ,\empty_87_fu_122[56]_i_3_n_12 ,\empty_87_fu_122[56]_i_4_n_12 ,\empty_87_fu_122[56]_i_5_n_12 ,\empty_87_fu_122[56]_i_6_n_12 ,\empty_87_fu_122[56]_i_7_n_12 ,\empty_87_fu_122[56]_i_8_n_12 }),
        .O(\add_ln122_reg_1739_reg[63] ),
        .S({\empty_87_fu_122[56]_i_9_n_12 ,\empty_87_fu_122[56]_i_10_n_12 ,\empty_87_fu_122[56]_i_11_n_12 ,\empty_87_fu_122[56]_i_12_n_12 ,\empty_87_fu_122[56]_i_13_n_12 ,\empty_87_fu_122[56]_i_14_n_12 ,\empty_87_fu_122[56]_i_15_n_12 ,\empty_87_fu_122[56]_i_16_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_122_reg[8]_i_1 
       (.CI(\empty_87_fu_122_reg[0]_i_2_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_122_reg[8]_i_1_n_12 ,\empty_87_fu_122_reg[8]_i_1_n_13 ,\empty_87_fu_122_reg[8]_i_1_n_14 ,\empty_87_fu_122_reg[8]_i_1_n_15 ,\empty_87_fu_122_reg[8]_i_1_n_16 ,\empty_87_fu_122_reg[8]_i_1_n_17 ,\empty_87_fu_122_reg[8]_i_1_n_18 ,\empty_87_fu_122_reg[8]_i_1_n_19 }),
        .DI({\empty_87_fu_122[8]_i_2_n_12 ,\empty_87_fu_122[8]_i_3_n_12 ,\empty_87_fu_122[8]_i_4_n_12 ,\empty_87_fu_122[8]_i_5_n_12 ,\empty_87_fu_122[8]_i_6_n_12 ,\empty_87_fu_122[8]_i_7_n_12 ,\empty_87_fu_122[8]_i_8_n_12 ,\empty_87_fu_122[8]_i_9_n_12 }),
        .O(\add_ln122_reg_1739_reg[15] ),
        .S(\empty_87_fu_122_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \empty_88_fu_126[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(\indata_address1[3]_INST_0_i_4_n_12 ),
        .O(empty_88_fu_126));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[0]_i_10 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [0]),
        .O(\empty_88_fu_126[0]_i_10_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[0]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [7]),
        .O(\empty_88_fu_126[0]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[0]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [6]),
        .O(\empty_88_fu_126[0]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[0]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [5]),
        .O(\empty_88_fu_126[0]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[0]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [4]),
        .O(\empty_88_fu_126[0]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[0]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [3]),
        .O(\empty_88_fu_126[0]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[0]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [2]),
        .O(\empty_88_fu_126[0]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[0]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [1]),
        .O(\empty_88_fu_126[0]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[16]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [23]),
        .O(\empty_88_fu_126[16]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[16]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [22]),
        .O(\empty_88_fu_126[16]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[16]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [21]),
        .O(\empty_88_fu_126[16]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[16]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [20]),
        .O(\empty_88_fu_126[16]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[16]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [19]),
        .O(\empty_88_fu_126[16]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[16]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [18]),
        .O(\empty_88_fu_126[16]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[16]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [17]),
        .O(\empty_88_fu_126[16]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[16]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [16]),
        .O(\empty_88_fu_126[16]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[24]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[24]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[24]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [30]),
        .O(\empty_88_fu_126[24]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[24]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [29]),
        .O(\empty_88_fu_126[24]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[24]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [28]),
        .O(\empty_88_fu_126[24]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[24]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [27]),
        .O(\empty_88_fu_126[24]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[24]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [26]),
        .O(\empty_88_fu_126[24]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[24]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [25]),
        .O(\empty_88_fu_126[24]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[24]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [24]),
        .O(\empty_88_fu_126[24]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[32]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[32]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[32]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[32]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[32]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[32]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[32]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[32]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[32]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[32]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[32]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[32]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[32]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[32]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[32]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[32]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[40]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[40]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[40]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[40]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[40]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[40]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[40]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[40]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[40]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[40]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[40]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[40]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[40]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[40]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[40]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[40]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[48]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[48]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[48]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[48]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[48]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[48]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[48]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[48]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[48]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[48]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[48]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[48]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[48]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[48]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[48]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[48]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[56]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[56]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[56]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[56]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[56]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[56]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[56]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[56]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[56]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[56]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[56]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[56]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[56]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [31]),
        .O(\empty_88_fu_126[56]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[8]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [15]),
        .O(\empty_88_fu_126[8]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[8]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [14]),
        .O(\empty_88_fu_126[8]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[8]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [13]),
        .O(\empty_88_fu_126[8]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[8]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [12]),
        .O(\empty_88_fu_126[8]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[8]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [11]),
        .O(\empty_88_fu_126[8]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[8]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [10]),
        .O(\empty_88_fu_126[8]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[8]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [9]),
        .O(\empty_88_fu_126[8]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'h70)) 
    \empty_88_fu_126[8]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\empty_88_fu_126_reg[63] [8]),
        .O(\empty_88_fu_126[8]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_88_fu_126_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_126_reg[0]_i_2_n_12 ,\empty_88_fu_126_reg[0]_i_2_n_13 ,\empty_88_fu_126_reg[0]_i_2_n_14 ,\empty_88_fu_126_reg[0]_i_2_n_15 ,\empty_88_fu_126_reg[0]_i_2_n_16 ,\empty_88_fu_126_reg[0]_i_2_n_17 ,\empty_88_fu_126_reg[0]_i_2_n_18 ,\empty_88_fu_126_reg[0]_i_2_n_19 }),
        .DI({\empty_88_fu_126[0]_i_3_n_12 ,\empty_88_fu_126[0]_i_4_n_12 ,\empty_88_fu_126[0]_i_5_n_12 ,\empty_88_fu_126[0]_i_6_n_12 ,\empty_88_fu_126[0]_i_7_n_12 ,\empty_88_fu_126[0]_i_8_n_12 ,\empty_88_fu_126[0]_i_9_n_12 ,\empty_88_fu_126[0]_i_10_n_12 }),
        .O(O),
        .S(S));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_88_fu_126_reg[16]_i_1 
       (.CI(\empty_88_fu_126_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_126_reg[16]_i_1_n_12 ,\empty_88_fu_126_reg[16]_i_1_n_13 ,\empty_88_fu_126_reg[16]_i_1_n_14 ,\empty_88_fu_126_reg[16]_i_1_n_15 ,\empty_88_fu_126_reg[16]_i_1_n_16 ,\empty_88_fu_126_reg[16]_i_1_n_17 ,\empty_88_fu_126_reg[16]_i_1_n_18 ,\empty_88_fu_126_reg[16]_i_1_n_19 }),
        .DI({\empty_88_fu_126[16]_i_2_n_12 ,\empty_88_fu_126[16]_i_3_n_12 ,\empty_88_fu_126[16]_i_4_n_12 ,\empty_88_fu_126[16]_i_5_n_12 ,\empty_88_fu_126[16]_i_6_n_12 ,\empty_88_fu_126[16]_i_7_n_12 ,\empty_88_fu_126[16]_i_8_n_12 ,\empty_88_fu_126[16]_i_9_n_12 }),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6),
        .S(\empty_88_fu_126_reg[23] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_88_fu_126_reg[24]_i_1 
       (.CI(\empty_88_fu_126_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_126_reg[24]_i_1_n_12 ,\empty_88_fu_126_reg[24]_i_1_n_13 ,\empty_88_fu_126_reg[24]_i_1_n_14 ,\empty_88_fu_126_reg[24]_i_1_n_15 ,\empty_88_fu_126_reg[24]_i_1_n_16 ,\empty_88_fu_126_reg[24]_i_1_n_17 ,\empty_88_fu_126_reg[24]_i_1_n_18 ,\empty_88_fu_126_reg[24]_i_1_n_19 }),
        .DI({\empty_88_fu_126[24]_i_2_n_12 ,\empty_88_fu_126[24]_i_3_n_12 ,\empty_88_fu_126[24]_i_4_n_12 ,\empty_88_fu_126[24]_i_5_n_12 ,\empty_88_fu_126[24]_i_6_n_12 ,\empty_88_fu_126[24]_i_7_n_12 ,\empty_88_fu_126[24]_i_8_n_12 ,\empty_88_fu_126[24]_i_9_n_12 }),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7),
        .S(\empty_88_fu_126_reg[31] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_88_fu_126_reg[32]_i_1 
       (.CI(\empty_88_fu_126_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_126_reg[32]_i_1_n_12 ,\empty_88_fu_126_reg[32]_i_1_n_13 ,\empty_88_fu_126_reg[32]_i_1_n_14 ,\empty_88_fu_126_reg[32]_i_1_n_15 ,\empty_88_fu_126_reg[32]_i_1_n_16 ,\empty_88_fu_126_reg[32]_i_1_n_17 ,\empty_88_fu_126_reg[32]_i_1_n_18 ,\empty_88_fu_126_reg[32]_i_1_n_19 }),
        .DI({\empty_88_fu_126[32]_i_2_n_12 ,\empty_88_fu_126[32]_i_3_n_12 ,\empty_88_fu_126[32]_i_4_n_12 ,\empty_88_fu_126[32]_i_5_n_12 ,\empty_88_fu_126[32]_i_6_n_12 ,\empty_88_fu_126[32]_i_7_n_12 ,\empty_88_fu_126[32]_i_8_n_12 ,\empty_88_fu_126[32]_i_9_n_12 }),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8),
        .S(\empty_88_fu_126_reg[39] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_88_fu_126_reg[40]_i_1 
       (.CI(\empty_88_fu_126_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_126_reg[40]_i_1_n_12 ,\empty_88_fu_126_reg[40]_i_1_n_13 ,\empty_88_fu_126_reg[40]_i_1_n_14 ,\empty_88_fu_126_reg[40]_i_1_n_15 ,\empty_88_fu_126_reg[40]_i_1_n_16 ,\empty_88_fu_126_reg[40]_i_1_n_17 ,\empty_88_fu_126_reg[40]_i_1_n_18 ,\empty_88_fu_126_reg[40]_i_1_n_19 }),
        .DI({\empty_88_fu_126[40]_i_2_n_12 ,\empty_88_fu_126[40]_i_3_n_12 ,\empty_88_fu_126[40]_i_4_n_12 ,\empty_88_fu_126[40]_i_5_n_12 ,\empty_88_fu_126[40]_i_6_n_12 ,\empty_88_fu_126[40]_i_7_n_12 ,\empty_88_fu_126[40]_i_8_n_12 ,\empty_88_fu_126[40]_i_9_n_12 }),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9),
        .S(\empty_88_fu_126_reg[47] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_88_fu_126_reg[48]_i_1 
       (.CI(\empty_88_fu_126_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_126_reg[48]_i_1_n_12 ,\empty_88_fu_126_reg[48]_i_1_n_13 ,\empty_88_fu_126_reg[48]_i_1_n_14 ,\empty_88_fu_126_reg[48]_i_1_n_15 ,\empty_88_fu_126_reg[48]_i_1_n_16 ,\empty_88_fu_126_reg[48]_i_1_n_17 ,\empty_88_fu_126_reg[48]_i_1_n_18 ,\empty_88_fu_126_reg[48]_i_1_n_19 }),
        .DI({\empty_88_fu_126[48]_i_2_n_12 ,\empty_88_fu_126[48]_i_3_n_12 ,\empty_88_fu_126[48]_i_4_n_12 ,\empty_88_fu_126[48]_i_5_n_12 ,\empty_88_fu_126[48]_i_6_n_12 ,\empty_88_fu_126[48]_i_7_n_12 ,\empty_88_fu_126[48]_i_8_n_12 ,\empty_88_fu_126[48]_i_9_n_12 }),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10),
        .S(\empty_88_fu_126_reg[55] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_88_fu_126_reg[56]_i_1 
       (.CI(\empty_88_fu_126_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_88_fu_126_reg[56]_i_1_CO_UNCONNECTED [7],\empty_88_fu_126_reg[56]_i_1_n_13 ,\empty_88_fu_126_reg[56]_i_1_n_14 ,\empty_88_fu_126_reg[56]_i_1_n_15 ,\empty_88_fu_126_reg[56]_i_1_n_16 ,\empty_88_fu_126_reg[56]_i_1_n_17 ,\empty_88_fu_126_reg[56]_i_1_n_18 ,\empty_88_fu_126_reg[56]_i_1_n_19 }),
        .DI({1'b0,\empty_88_fu_126[56]_i_2_n_12 ,\empty_88_fu_126[56]_i_3_n_12 ,\empty_88_fu_126[56]_i_4_n_12 ,\empty_88_fu_126[56]_i_5_n_12 ,\empty_88_fu_126[56]_i_6_n_12 ,\empty_88_fu_126[56]_i_7_n_12 ,\empty_88_fu_126[56]_i_8_n_12 }),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11),
        .S(\empty_88_fu_126_reg[63]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_88_fu_126_reg[8]_i_1 
       (.CI(\empty_88_fu_126_reg[0]_i_2_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_126_reg[8]_i_1_n_12 ,\empty_88_fu_126_reg[8]_i_1_n_13 ,\empty_88_fu_126_reg[8]_i_1_n_14 ,\empty_88_fu_126_reg[8]_i_1_n_15 ,\empty_88_fu_126_reg[8]_i_1_n_16 ,\empty_88_fu_126_reg[8]_i_1_n_17 ,\empty_88_fu_126_reg[8]_i_1_n_18 ,\empty_88_fu_126_reg[8]_i_1_n_19 }),
        .DI({\empty_88_fu_126[8]_i_2_n_12 ,\empty_88_fu_126[8]_i_3_n_12 ,\empty_88_fu_126[8]_i_4_n_12 ,\empty_88_fu_126[8]_i_5_n_12 ,\empty_88_fu_126[8]_i_6_n_12 ,\empty_88_fu_126[8]_i_7_n_12 ,\empty_88_fu_126[8]_i_8_n_12 ,\empty_88_fu_126[8]_i_9_n_12 }),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5),
        .S(\empty_88_fu_126_reg[15] ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[0]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [7]),
        .O(\empty_fu_94[0]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[0]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [6]),
        .O(\empty_fu_94[0]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[0]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [5]),
        .O(\empty_fu_94[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[0]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [4]),
        .O(\empty_fu_94[0]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[0]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [3]),
        .O(\empty_fu_94[0]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[0]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [2]),
        .O(\empty_fu_94[0]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[0]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [1]),
        .O(\empty_fu_94[0]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[0]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [0]),
        .O(\empty_fu_94[0]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[16]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [23]),
        .O(\empty_fu_94[16]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[16]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [22]),
        .O(\empty_fu_94[16]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[16]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [21]),
        .O(\empty_fu_94[16]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[16]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [20]),
        .O(\empty_fu_94[16]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[16]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [19]),
        .O(\empty_fu_94[16]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[16]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [18]),
        .O(\empty_fu_94[16]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[16]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [17]),
        .O(\empty_fu_94[16]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[16]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [16]),
        .O(\empty_fu_94[16]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[24]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[24]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[24]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [30]),
        .O(\empty_fu_94[24]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[24]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [29]),
        .O(\empty_fu_94[24]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[24]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [28]),
        .O(\empty_fu_94[24]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[24]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [27]),
        .O(\empty_fu_94[24]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[24]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [26]),
        .O(\empty_fu_94[24]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[24]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [25]),
        .O(\empty_fu_94[24]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[24]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [24]),
        .O(\empty_fu_94[24]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[32]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[32]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[32]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[32]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[32]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[32]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[32]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[32]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[32]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[32]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[32]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[32]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[32]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[32]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[32]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[32]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[40]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[40]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[40]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[40]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[40]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[40]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[40]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[40]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[40]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[40]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[40]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[40]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[40]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[40]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[40]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[40]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[48]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[48]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[48]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[48]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[48]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[48]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[48]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[48]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[48]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[48]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[48]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[48]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[48]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[48]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[48]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[48]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[56]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[56]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[56]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[56]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[56]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[56]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[56]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[56]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[56]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[56]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[56]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[56]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[56]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[56]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h2EE2)) 
    \empty_fu_94[56]_i_9 
       (.I0(\empty_fu_94_reg[63] ),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8),
        .I3(\empty_fu_94_reg[63]_0 [31]),
        .O(\empty_fu_94[56]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[8]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [15]),
        .O(\empty_fu_94[8]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[8]_i_3 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [14]),
        .O(\empty_fu_94[8]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[8]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [13]),
        .O(\empty_fu_94[8]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[8]_i_5 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [12]),
        .O(\empty_fu_94[8]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[8]_i_6 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [11]),
        .O(\empty_fu_94[8]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[8]_i_7 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [10]),
        .O(\empty_fu_94[8]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[8]_i_8 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [9]),
        .O(\empty_fu_94[8]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_fu_94[8]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4),
        .I1(\empty_fu_94_reg[63]_0 [8]),
        .O(\empty_fu_94[8]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_fu_94_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_fu_94_reg[0]_i_1_n_12 ,\empty_fu_94_reg[0]_i_1_n_13 ,\empty_fu_94_reg[0]_i_1_n_14 ,\empty_fu_94_reg[0]_i_1_n_15 ,\empty_fu_94_reg[0]_i_1_n_16 ,\empty_fu_94_reg[0]_i_1_n_17 ,\empty_fu_94_reg[0]_i_1_n_18 ,\empty_fu_94_reg[0]_i_1_n_19 }),
        .DI({\empty_fu_94[0]_i_2_n_12 ,\empty_fu_94[0]_i_3_n_12 ,\empty_fu_94[0]_i_4_n_12 ,\empty_fu_94[0]_i_5_n_12 ,\empty_fu_94[0]_i_6_n_12 ,\empty_fu_94[0]_i_7_n_12 ,\empty_fu_94[0]_i_8_n_12 ,\empty_fu_94[0]_i_9_n_12 }),
        .O(\add_ln115_reg_1709_reg[7] ),
        .S(\empty_fu_94_reg[7] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_fu_94_reg[16]_i_1 
       (.CI(\empty_fu_94_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_fu_94_reg[16]_i_1_n_12 ,\empty_fu_94_reg[16]_i_1_n_13 ,\empty_fu_94_reg[16]_i_1_n_14 ,\empty_fu_94_reg[16]_i_1_n_15 ,\empty_fu_94_reg[16]_i_1_n_16 ,\empty_fu_94_reg[16]_i_1_n_17 ,\empty_fu_94_reg[16]_i_1_n_18 ,\empty_fu_94_reg[16]_i_1_n_19 }),
        .DI({\empty_fu_94[16]_i_2_n_12 ,\empty_fu_94[16]_i_3_n_12 ,\empty_fu_94[16]_i_4_n_12 ,\empty_fu_94[16]_i_5_n_12 ,\empty_fu_94[16]_i_6_n_12 ,\empty_fu_94[16]_i_7_n_12 ,\empty_fu_94[16]_i_8_n_12 ,\empty_fu_94[16]_i_9_n_12 }),
        .O(\add_ln115_reg_1709_reg[23] ),
        .S(\empty_fu_94_reg[23] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_fu_94_reg[24]_i_1 
       (.CI(\empty_fu_94_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_fu_94_reg[24]_i_1_n_12 ,\empty_fu_94_reg[24]_i_1_n_13 ,\empty_fu_94_reg[24]_i_1_n_14 ,\empty_fu_94_reg[24]_i_1_n_15 ,\empty_fu_94_reg[24]_i_1_n_16 ,\empty_fu_94_reg[24]_i_1_n_17 ,\empty_fu_94_reg[24]_i_1_n_18 ,\empty_fu_94_reg[24]_i_1_n_19 }),
        .DI({\empty_fu_94[24]_i_2_n_12 ,\empty_fu_94[24]_i_3_n_12 ,\empty_fu_94[24]_i_4_n_12 ,\empty_fu_94[24]_i_5_n_12 ,\empty_fu_94[24]_i_6_n_12 ,\empty_fu_94[24]_i_7_n_12 ,\empty_fu_94[24]_i_8_n_12 ,\empty_fu_94[24]_i_9_n_12 }),
        .O(\add_ln115_reg_1709_reg[31] ),
        .S(\empty_fu_94_reg[31] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_fu_94_reg[32]_i_1 
       (.CI(\empty_fu_94_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_fu_94_reg[32]_i_1_n_12 ,\empty_fu_94_reg[32]_i_1_n_13 ,\empty_fu_94_reg[32]_i_1_n_14 ,\empty_fu_94_reg[32]_i_1_n_15 ,\empty_fu_94_reg[32]_i_1_n_16 ,\empty_fu_94_reg[32]_i_1_n_17 ,\empty_fu_94_reg[32]_i_1_n_18 ,\empty_fu_94_reg[32]_i_1_n_19 }),
        .DI({\empty_fu_94[32]_i_2_n_12 ,\empty_fu_94[32]_i_3_n_12 ,\empty_fu_94[32]_i_4_n_12 ,\empty_fu_94[32]_i_5_n_12 ,\empty_fu_94[32]_i_6_n_12 ,\empty_fu_94[32]_i_7_n_12 ,\empty_fu_94[32]_i_8_n_12 ,\empty_fu_94[32]_i_9_n_12 }),
        .O(\add_ln115_reg_1709_reg[39] ),
        .S(\empty_fu_94_reg[39] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_fu_94_reg[40]_i_1 
       (.CI(\empty_fu_94_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_fu_94_reg[40]_i_1_n_12 ,\empty_fu_94_reg[40]_i_1_n_13 ,\empty_fu_94_reg[40]_i_1_n_14 ,\empty_fu_94_reg[40]_i_1_n_15 ,\empty_fu_94_reg[40]_i_1_n_16 ,\empty_fu_94_reg[40]_i_1_n_17 ,\empty_fu_94_reg[40]_i_1_n_18 ,\empty_fu_94_reg[40]_i_1_n_19 }),
        .DI({\empty_fu_94[40]_i_2_n_12 ,\empty_fu_94[40]_i_3_n_12 ,\empty_fu_94[40]_i_4_n_12 ,\empty_fu_94[40]_i_5_n_12 ,\empty_fu_94[40]_i_6_n_12 ,\empty_fu_94[40]_i_7_n_12 ,\empty_fu_94[40]_i_8_n_12 ,\empty_fu_94[40]_i_9_n_12 }),
        .O(\add_ln115_reg_1709_reg[47] ),
        .S(\empty_fu_94_reg[47] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_fu_94_reg[48]_i_1 
       (.CI(\empty_fu_94_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_fu_94_reg[48]_i_1_n_12 ,\empty_fu_94_reg[48]_i_1_n_13 ,\empty_fu_94_reg[48]_i_1_n_14 ,\empty_fu_94_reg[48]_i_1_n_15 ,\empty_fu_94_reg[48]_i_1_n_16 ,\empty_fu_94_reg[48]_i_1_n_17 ,\empty_fu_94_reg[48]_i_1_n_18 ,\empty_fu_94_reg[48]_i_1_n_19 }),
        .DI({\empty_fu_94[48]_i_2_n_12 ,\empty_fu_94[48]_i_3_n_12 ,\empty_fu_94[48]_i_4_n_12 ,\empty_fu_94[48]_i_5_n_12 ,\empty_fu_94[48]_i_6_n_12 ,\empty_fu_94[48]_i_7_n_12 ,\empty_fu_94[48]_i_8_n_12 ,\empty_fu_94[48]_i_9_n_12 }),
        .O(\add_ln115_reg_1709_reg[55] ),
        .S(\empty_fu_94_reg[55] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_fu_94_reg[56]_i_1 
       (.CI(\empty_fu_94_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_fu_94_reg[56]_i_1_CO_UNCONNECTED [7],\empty_fu_94_reg[56]_i_1_n_13 ,\empty_fu_94_reg[56]_i_1_n_14 ,\empty_fu_94_reg[56]_i_1_n_15 ,\empty_fu_94_reg[56]_i_1_n_16 ,\empty_fu_94_reg[56]_i_1_n_17 ,\empty_fu_94_reg[56]_i_1_n_18 ,\empty_fu_94_reg[56]_i_1_n_19 }),
        .DI({1'b0,\empty_fu_94[56]_i_2_n_12 ,\empty_fu_94[56]_i_3_n_12 ,\empty_fu_94[56]_i_4_n_12 ,\empty_fu_94[56]_i_5_n_12 ,\empty_fu_94[56]_i_6_n_12 ,\empty_fu_94[56]_i_7_n_12 ,\empty_fu_94[56]_i_8_n_12 }),
        .O(\add_ln115_reg_1709_reg[63] ),
        .S({\empty_fu_94[56]_i_9_n_12 ,\empty_fu_94_reg[63]_1 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_fu_94_reg[8]_i_1 
       (.CI(\empty_fu_94_reg[0]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_fu_94_reg[8]_i_1_n_12 ,\empty_fu_94_reg[8]_i_1_n_13 ,\empty_fu_94_reg[8]_i_1_n_14 ,\empty_fu_94_reg[8]_i_1_n_15 ,\empty_fu_94_reg[8]_i_1_n_16 ,\empty_fu_94_reg[8]_i_1_n_17 ,\empty_fu_94_reg[8]_i_1_n_18 ,\empty_fu_94_reg[8]_i_1_n_19 }),
        .DI({\empty_fu_94[8]_i_2_n_12 ,\empty_fu_94[8]_i_3_n_12 ,\empty_fu_94[8]_i_4_n_12 ,\empty_fu_94[8]_i_5_n_12 ,\empty_fu_94[8]_i_6_n_12 ,\empty_fu_94[8]_i_7_n_12 ,\empty_fu_94[8]_i_8_n_12 ,\empty_fu_94[8]_i_9_n_12 }),
        .O(\add_ln115_reg_1709_reg[15] ),
        .S(\empty_fu_94_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_fu_90[0]_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(i_fu_90_reg[0]),
        .O(i_11_fu_417_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \i_fu_90[1]_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(i_fu_90_reg[0]),
        .I2(i_fu_90_reg[1]),
        .O(i_11_fu_417_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \i_fu_90[2]_i_1 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I1(i_fu_90_reg[1]),
        .I2(i_fu_90_reg[0]),
        .I3(i_fu_90_reg[2]),
        .O(i_11_fu_417_p2[2]));
  LUT6 #(
    .INIT(64'h6AAAFFFFAAAAAAAA)) 
    \i_fu_90[3]_i_1 
       (.I0(i_fu_90_reg[3]),
        .I1(i_fu_90_reg[1]),
        .I2(i_fu_90_reg[0]),
        .I3(i_fu_90_reg[2]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I5(i_fu_90),
        .O(i_fu_90_reg_3_sn_1));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \i_fu_90[4]_i_1 
       (.I0(i_fu_90_reg[2]),
        .I1(i_fu_90_reg[0]),
        .I2(i_fu_90_reg[1]),
        .I3(i_fu_90_reg[3]),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I5(i_fu_90_reg[4]),
        .O(i_11_fu_417_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \i_fu_90[5]_i_1 
       (.I0(i_fu_90_reg_5_sn_1),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I2(i_fu_90_reg[5]),
        .O(i_11_fu_417_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \i_fu_90[6]_i_1 
       (.I0(i_fu_90_reg_6_sn_1),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I2(i_fu_90_reg[6]),
        .O(i_11_fu_417_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \i_fu_90[7]_i_1 
       (.I0(ap_loop_init_int_reg_0[0]),
        .I1(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I2(i_fu_90_reg_0_sn_1),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .O(i_fu_90));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hD020)) 
    \i_fu_90[7]_i_2 
       (.I0(i_fu_90_reg[6]),
        .I1(i_fu_90_reg_6_sn_1),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2),
        .I3(i_fu_90_reg[7]),
        .O(i_11_fu_417_p2[6]));
  LUT3 #(
    .INIT(8'h7F)) 
    \i_fu_90[7]_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln124_reg_875[0]_i_1 
       (.I0(\icmp_ln124_reg_875[0]_i_2_n_12 ),
        .I1(\icmp_ln124_reg_875_reg[0] ),
        .I2(i_fu_90_reg[1]),
        .I3(i_fu_90_reg[0]),
        .I4(i_fu_90_reg[3]),
        .I5(i_fu_90_reg[2]),
        .O(i_fu_90_reg_1_sn_1));
  LUT3 #(
    .INIT(8'h7F)) 
    \icmp_ln124_reg_875[0]_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .O(\icmp_ln124_reg_875[0]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \idx_fu_86[7]_i_1 
       (.I0(ap_loop_init_int_reg_0[0]),
        .I1(ap_loop_init_int),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx_load_reg_864[0]_i_1 
       (.I0(Q[0]),
        .I1(\indata_address1[3]_INST_0_i_4_n_12 ),
        .O(\idx_fu_86_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx_load_reg_864[3]_i_1 
       (.I0(Q[3]),
        .I1(\indata_address1[3]_INST_0_i_4_n_12 ),
        .O(\idx_fu_86_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx_load_reg_864[7]_i_1 
       (.I0(ap_loop_init_int_reg_0[0]),
        .I1(\indata_address1[3]_INST_0_i_4_n_12 ),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h5F5F5F5FF7D5D5D5)) 
    \indata_address0[0]_INST_0_i_3 
       (.I0(\ap_CS_fsm_reg[14]_0 [1]),
        .I1(\indata_address1[0] ),
        .I2(idx_load_reg_864[0]),
        .I3(Q[0]),
        .I4(\indata_address1[3]_INST_0_i_4_n_12 ),
        .I5(ap_loop_init_int_reg_0[4]),
        .O(\ap_CS_fsm_reg[14] ));
  LUT6 #(
    .INIT(64'hF02FF020F0F2F002)) 
    \indata_address0[1]_INST_0_i_3 
       (.I0(\indata_address0[1]_INST_0_i_4_n_12 ),
        .I1(ap_loop_init_int_reg_0[3]),
        .I2(idx_load_reg_864[1]),
        .I3(ap_loop_init_int_reg_0[4]),
        .I4(\indata_address0[1]_INST_0_i_5_n_12 ),
        .I5(idx_load_reg_864[0]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFF4155)) 
    \indata_address0[1]_INST_0_i_4 
       (.I0(ap_loop_init_int_reg_0[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\indata_address1[3]_INST_0_i_4_n_12 ),
        .I4(ap_loop_init_int_reg_0[2]),
        .O(\indata_address0[1]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFF00FF00FFFFFF9F)) 
    \indata_address0[1]_INST_0_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\indata_address1[3]_INST_0_i_4_n_12 ),
        .I3(ap_loop_init_int_reg_0[3]),
        .I4(ap_loop_init_int_reg_0[1]),
        .I5(ap_loop_init_int_reg_0[2]),
        .O(\indata_address0[1]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h80FF80FFFFFF80FF)) 
    \indata_address0[2]_INST_0 
       (.I0(\indata_address0[2] ),
        .I1(\indata_address0[2]_INST_0_i_2_n_12 ),
        .I2(\indata_address0[2]_0 ),
        .I3(\indata_address0[2]_1 ),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0),
        .I5(\indata_address0[2]_2 ),
        .O(indata_address0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hDDD7)) 
    \indata_address0[2]_INST_0_i_11 
       (.I0(\indata_address1[3]_INST_0_i_4_n_12 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\indata_address0[2]_INST_0_i_11_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFFE1FF)) 
    \indata_address0[2]_INST_0_i_13 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\indata_address1[3]_INST_0_i_4_n_12 ),
        .I4(ap_loop_init_int_reg_0[1]),
        .O(\indata_address0[2]_INST_0_i_13_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFFFFFFF)) 
    \indata_address0[2]_INST_0_i_2 
       (.I0(\indata_address0[2]_INST_0_i_5_n_12 ),
        .I1(idx_load_reg_864[2]),
        .I2(ap_loop_init_int_reg_0[4]),
        .I3(\indata_address0[2]_INST_0_i_6_n_12 ),
        .I4(\indata_address0[2]_INST_0_i_7_n_12 ),
        .I5(\ap_CS_fsm_reg[14]_0 [1]),
        .O(\indata_address0[2]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h00FCFCFE00000000)) 
    \indata_address0[2]_INST_0_i_5 
       (.I0(ap_loop_init_int_reg_0[2]),
        .I1(\indata_address0[2]_INST_0_i_9_n_12 ),
        .I2(ap_loop_init_int_reg_0[3]),
        .I3(idx_load_reg_864[1]),
        .I4(idx_load_reg_864[0]),
        .I5(idx_load_reg_864[2]),
        .O(\indata_address0[2]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8FFB8A8A8)) 
    \indata_address0[2]_INST_0_i_6 
       (.I0(\indata_address0[2]_INST_0_i_2_0 ),
        .I1(ap_loop_init_int_reg_0[1]),
        .I2(\indata_address0[2]_INST_0_i_11_n_12 ),
        .I3(ap_loop_init_int_reg_0[3]),
        .I4(\indata_address0[2]_INST_0_i_2_1 ),
        .I5(idx_load_reg_864[2]),
        .O(\indata_address0[2]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h0000AAE000000000)) 
    \indata_address0[2]_INST_0_i_7 
       (.I0(ap_loop_init_int_reg_0[2]),
        .I1(\indata_address0[2]_INST_0_i_13_n_12 ),
        .I2(idx_load_reg_864[0]),
        .I3(idx_load_reg_864[1]),
        .I4(ap_loop_init_int_reg_0[4]),
        .I5(\indata_address0[2]_INST_0_i_2_2 ),
        .O(\indata_address0[2]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h000000000000E1FF)) 
    \indata_address0[2]_INST_0_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\indata_address1[3]_INST_0_i_4_n_12 ),
        .I4(ap_loop_init_int_reg_0[2]),
        .I5(ap_loop_init_int_reg_0[1]),
        .O(\indata_address0[2]_INST_0_i_9_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2E2E2FFE2)) 
    \indata_address0[3]_INST_0_i_3 
       (.I0(\indata_address0[3]_INST_0_i_1_0 ),
        .I1(idx_load_reg_864[3]),
        .I2(\indata_address0[3]_INST_0_i_1 ),
        .I3(\indata_address0[3]_INST_0_i_4_n_12 ),
        .I4(Q[3]),
        .I5(\indata_address0[3]_INST_0_i_5_n_12 ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h11111110)) 
    \indata_address0[3]_INST_0_i_4 
       (.I0(ap_loop_init_int_reg_0[4]),
        .I1(\indata_address1[6]_INST_0_i_8_n_12 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\indata_address0[3]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \indata_address0[3]_INST_0_i_5 
       (.I0(ap_loop_init_int_reg_0[4]),
        .I1(\indata_address1[6]_INST_0_i_8_n_12 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\indata_address0[3]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFCFFFEF0FCF0FEF0)) 
    \indata_address0[4]_INST_0_i_3 
       (.I0(\indata_address1[0] ),
        .I1(\indata_address0[3]_INST_0_i_1 ),
        .I2(\indata_address0[4]_INST_0_i_4_n_12 ),
        .I3(idx_load_reg_864[4]),
        .I4(idx_load_reg_864[3]),
        .I5(\indata_address0[3]_INST_0_i_1_0 ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[2]));
  LUT6 #(
    .INIT(64'h60606060606060C0)) 
    \indata_address0[4]_INST_0_i_4 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\indata_address0[7]_INST_0_i_13_n_12 ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\indata_address0[4]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFEF0FCFFFEF0FCF0)) 
    \indata_address0[5]_INST_0_i_3 
       (.I0(\indata_address1[0] ),
        .I1(\indata_address0[3]_INST_0_i_1 ),
        .I2(\indata_address0[5]_INST_0_i_4_n_12 ),
        .I3(idx_load_reg_864[5]),
        .I4(\indata_address0[5]_INST_0_i_1 ),
        .I5(\indata_address0[3]_INST_0_i_1_0 ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[3]));
  LUT6 #(
    .INIT(64'h00000078000000F0)) 
    \indata_address0[5]_INST_0_i_4 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(ap_loop_init_int_reg_0[4]),
        .I4(\indata_address1[6]_INST_0_i_8_n_12 ),
        .I5(\indata_address0[6]_INST_0_i_3_0 ),
        .O(\indata_address0[5]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFEF0FCFFFEF0FCF0)) 
    \indata_address0[6]_INST_0_i_3 
       (.I0(\indata_address1[0] ),
        .I1(\indata_address0[3]_INST_0_i_1 ),
        .I2(\indata_address0[6]_INST_0_i_4_n_12 ),
        .I3(idx_load_reg_864[6]),
        .I4(\indata_address1[6]_0 ),
        .I5(\indata_address0[3]_INST_0_i_1_0 ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[4]));
  LUT6 #(
    .INIT(64'h7F800000FF000000)) 
    \indata_address0[6]_INST_0_i_4 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\indata_address0[7]_INST_0_i_13_n_12 ),
        .I5(\indata_address0[6]_INST_0_i_3_0 ),
        .O(\indata_address0[6]_INST_0_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \indata_address0[7]_INST_0_i_13 
       (.I0(\indata_address1[3]_INST_0_i_4_n_12 ),
        .I1(ap_loop_init_int_reg_0[3]),
        .I2(ap_loop_init_int_reg_0[2]),
        .I3(ap_loop_init_int_reg_0[1]),
        .I4(ap_loop_init_int_reg_0[4]),
        .O(\indata_address0[7]_INST_0_i_13_n_12 ));
  LUT6 #(
    .INIT(64'hFEF0FCFFFEF0FCF0)) 
    \indata_address0[7]_INST_0_i_5 
       (.I0(\indata_address1[0] ),
        .I1(\indata_address0[3]_INST_0_i_1 ),
        .I2(\indata_address0[7]_INST_0_i_7_n_12 ),
        .I3(idx_load_reg_864[7]),
        .I4(\indata_address0[7]_INST_0_i_1 ),
        .I5(\indata_address0[3]_INST_0_i_1_0 ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[5]));
  LUT6 #(
    .INIT(64'h90909090909090C0)) 
    \indata_address0[7]_INST_0_i_7 
       (.I0(\indata_address0[7]_INST_0_i_5_0 ),
        .I1(Q[7]),
        .I2(\indata_address0[7]_INST_0_i_13_n_12 ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\indata_address0[7]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hACA00000ACA0FFFF)) 
    \indata_address1[0]_INST_0_i_2 
       (.I0(idx_load_reg_864[0]),
        .I1(Q[0]),
        .I2(\indata_address1[0] ),
        .I3(\indata_address1[3]_INST_0_i_4_n_12 ),
        .I4(\ap_CS_fsm_reg[14]_0 [1]),
        .I5(add_ln64_fu_89_p2),
        .O(\idx_load_reg_864_reg[0] ));
  LUT6 #(
    .INIT(64'h5555A5A55555ACA0)) 
    \indata_address1[1]_INST_0_i_3 
       (.I0(idx_load_reg_864[1]),
        .I1(Q[1]),
        .I2(ap_loop_init_int_reg_0[2]),
        .I3(\indata_address1[3]_INST_0_i_4_n_12 ),
        .I4(ap_loop_init_int_reg_0[3]),
        .I5(ap_loop_init_int_reg_0[1]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1[0]));
  LUT6 #(
    .INIT(64'hBABAAAAABABAFFAA)) 
    \indata_address1[2]_INST_0_i_3 
       (.I0(\indata_address1[2]_INST_0_i_4_n_12 ),
        .I1(idx_load_reg_864[1]),
        .I2(\indata_address1[2]_INST_0_i_5_n_12 ),
        .I3(ap_loop_init_int_reg_0[2]),
        .I4(idx_load_reg_864[2]),
        .I5(ap_loop_init_int_reg_0[3]),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF01090000)) 
    \indata_address1[2]_INST_0_i_4 
       (.I0(idx_load_reg_864[1]),
        .I1(idx_load_reg_864[2]),
        .I2(ap_loop_init_int_reg_0[3]),
        .I3(ap_loop_init_int_reg_0[2]),
        .I4(\indata_address1[2]_INST_0_i_6_n_12 ),
        .I5(\indata_address1[2]_INST_0_i_7_n_12 ),
        .O(\indata_address1[2]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    \indata_address1[2]_INST_0_i_5 
       (.I0(\indata_address1[3]_INST_0_i_4_n_12 ),
        .I1(Q[2]),
        .I2(ap_loop_init_int_reg_0[2]),
        .I3(ap_loop_init_int_reg_0[1]),
        .I4(ap_loop_init_int_reg_0[3]),
        .O(\indata_address1[2]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \indata_address1[2]_INST_0_i_6 
       (.I0(Q[2]),
        .I1(\indata_address1[3]_INST_0_i_4_n_12 ),
        .I2(ap_loop_init_int_reg_0[1]),
        .O(\indata_address1[2]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    \indata_address1[2]_INST_0_i_7 
       (.I0(idx_load_reg_864[2]),
        .I1(idx_load_reg_864[1]),
        .I2(ap_loop_init_int_reg_0[3]),
        .I3(ap_loop_init_int_reg_0[1]),
        .I4(Q[2]),
        .I5(\indata_address1[3]_INST_0_i_4_n_12 ),
        .O(\indata_address1[2]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFF07FFFFFF070707)) 
    \indata_address1[3]_INST_0_i_2 
       (.I0(Q[3]),
        .I1(\indata_address1[3]_INST_0_i_4_n_12 ),
        .I2(\indata_address1[0] ),
        .I3(\indata_address1[4]_0 ),
        .I4(idx_load_reg_864[3]),
        .I5(\indata_address1[6] ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \indata_address1[3]_INST_0_i_4 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .O(\indata_address1[3]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \indata_address1[4]_INST_0_i_1 
       (.I0(\indata_address1[4]_INST_0_i_2_n_12 ),
        .I1(\indata_address1[4] ),
        .I2(idx_load_reg_864[4]),
        .I3(\indata_address1[4]_0 ),
        .I4(\ap_CS_fsm_reg[14]_0 [1]),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1),
        .O(\idx_load_reg_864_reg[4] ));
  LUT6 #(
    .INIT(64'h06060606FF060606)) 
    \indata_address1[4]_INST_0_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\indata_address1[6]_INST_0_i_8_n_12 ),
        .I3(\indata_address1[6] ),
        .I4(idx_load_reg_864[3]),
        .I5(idx_load_reg_864[4]),
        .O(\indata_address1[4]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hEAFFEA00EA00EA00)) 
    \indata_address1[5]_INST_0_i_1 
       (.I0(\indata_address1[5]_INST_0_i_2_n_12 ),
        .I1(idx_load_reg_864[5]),
        .I2(\indata_address1[4]_0 ),
        .I3(\ap_CS_fsm_reg[14]_0 [1]),
        .I4(\indata_address1[7] ),
        .I5(\indata_address1[5] ),
        .O(\idx_load_reg_864_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF38880888)) 
    \indata_address1[5]_INST_0_i_2 
       (.I0(\indata_address1[0] ),
        .I1(idx_load_reg_864[5]),
        .I2(idx_load_reg_864[3]),
        .I3(idx_load_reg_864[4]),
        .I4(\indata_address1[6] ),
        .I5(\indata_address1[5]_INST_0_i_3_n_12 ),
        .O(\indata_address1[5]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \indata_address1[5]_INST_0_i_3 
       (.I0(\indata_address1[6]_INST_0_i_8_n_12 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(\indata_address1[5]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFAEAEFAAAAEAE)) 
    \indata_address1[6]_INST_0_i_2 
       (.I0(\indata_address1[6]_INST_0_i_4_n_12 ),
        .I1(\indata_address1[6] ),
        .I2(\indata_address1[6]_0 ),
        .I3(\indata_address1[0] ),
        .I4(idx_load_reg_864[6]),
        .I5(\indata_address1[4]_0 ),
        .O(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \indata_address1[6]_INST_0_i_4 
       (.I0(\indata_address1[6]_INST_0_i_8_n_12 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\indata_address1[6]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \indata_address1[6]_INST_0_i_8 
       (.I0(ap_loop_init_int_reg_0[1]),
        .I1(ap_loop_init_int_reg_0[2]),
        .I2(ap_loop_init_int_reg_0[3]),
        .I3(\indata_address1[3]_INST_0_i_4_n_12 ),
        .O(\indata_address1[6]_INST_0_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hEAFFEA00EA00EA00)) 
    \indata_address1[7]_INST_0_i_1 
       (.I0(\indata_address1[7]_INST_0_i_3_n_12 ),
        .I1(idx_load_reg_864[7]),
        .I2(\indata_address1[4]_0 ),
        .I3(\ap_CS_fsm_reg[14]_0 [1]),
        .I4(\indata_address1[7] ),
        .I5(\indata_address1[7]_0 ),
        .O(\idx_load_reg_864_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF83888088)) 
    \indata_address1[7]_INST_0_i_3 
       (.I0(\indata_address1[0] ),
        .I1(idx_load_reg_864[7]),
        .I2(\indata_address1[6]_0 ),
        .I3(idx_load_reg_864[6]),
        .I4(\indata_address1[6] ),
        .I5(\indata_address1[7]_INST_0_i_6_n_12 ),
        .O(\indata_address1[7]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \indata_address1[7]_INST_0_i_6 
       (.I0(\indata_address1[6]_INST_0_i_8_n_12 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\indata_address1[7]_INST_0_i_6_n_12 ));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_34
   (D,
    \indata_addr_reg_143_pp0_iter3_reg_reg[1]__0 ,
    \ap_CS_fsm_reg[14] ,
    ap_loop_init_int_reg_0,
    k_fu_500,
    add_ln49_fu_93_p2,
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg,
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0,
    SR,
    ap_clk,
    ap_rst,
    grp_Autocorrelation_fu_103_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0,
    icmp_ln62_1_reg_1381,
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
    \k_fu_50_reg[4] ,
    \k_fu_50_reg[4]_0 ,
    \k_fu_50_reg[4]_1 ,
    \k_fu_50_reg[4]_2 ,
    \k_fu_50_reg[5] ,
    \k_fu_50_reg[4]_3 ,
    \k_fu_50_reg[7] ,
    \k_fu_50_reg[7]_0 ,
    \k_fu_50_reg[7]_1 ,
    \k_fu_50_reg[5]_0 );
  output [1:0]D;
  output \indata_addr_reg_143_pp0_iter3_reg_reg[1]__0 ;
  output \ap_CS_fsm_reg[14] ;
  output ap_loop_init_int_reg_0;
  output k_fu_500;
  output [6:0]add_ln49_fu_93_p2;
  output [0:0]grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg;
  output [4:0]grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0;
  output [0:0]SR;
  input ap_clk;
  input ap_rst;
  input grp_Autocorrelation_fu_103_ap_start_reg;
  input [7:0]Q;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input [1:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0;
  input icmp_ln62_1_reg_1381;
  input grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg;
  input \k_fu_50_reg[4] ;
  input \k_fu_50_reg[4]_0 ;
  input \k_fu_50_reg[4]_1 ;
  input \k_fu_50_reg[4]_2 ;
  input \k_fu_50_reg[5] ;
  input \k_fu_50_reg[4]_3 ;
  input \k_fu_50_reg[7] ;
  input \k_fu_50_reg[7]_0 ;
  input \k_fu_50_reg[7]_1 ;
  input \k_fu_50_reg[5]_0 ;

  wire [1:0]D;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [6:0]add_ln49_fu_93_p2;
  wire \ap_CS_fsm[1]_i_2_n_12 ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_12;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_12;
  wire ap_loop_init_int_reg_0;
  wire ap_rst;
  wire grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg;
  wire [0:0]grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg;
  wire [4:0]grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0;
  wire [1:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0;
  wire grp_Autocorrelation_fu_103_ap_start_reg;
  wire icmp_ln62_1_reg_1381;
  wire \indata_addr_reg_143_pp0_iter3_reg_reg[1]__0 ;
  wire \indata_address0[2]_INST_0_i_8_n_12 ;
  wire k_fu_500;
  wire \k_fu_50[7]_i_3_n_12 ;
  wire \k_fu_50[7]_i_5_n_12 ;
  wire \k_fu_50_reg[4] ;
  wire \k_fu_50_reg[4]_0 ;
  wire \k_fu_50_reg[4]_1 ;
  wire \k_fu_50_reg[4]_2 ;
  wire \k_fu_50_reg[4]_3 ;
  wire \k_fu_50_reg[5] ;
  wire \k_fu_50_reg[5]_0 ;
  wire \k_fu_50_reg[7] ;
  wire \k_fu_50_reg[7]_0 ;
  wire \k_fu_50_reg[7]_1 ;

  LUT5 #(
    .INIT(32'h888F8888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(grp_Autocorrelation_fu_103_ap_start_reg),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\ap_CS_fsm[1]_i_2_n_12 ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(\ap_CS_fsm_reg[1]_1 ),
        .I3(D[1]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\ap_CS_fsm[1]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h37000400)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .I2(\k_fu_50[7]_i_3_n_12 ),
        .I3(Q[1]),
        .I4(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h3704)) 
    ap_done_cache_i_1__5
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .I2(\k_fu_50[7]_i_3_n_12 ),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_12),
        .Q(ap_done_cache),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFF26)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .I2(\k_fu_50[7]_i_3_n_12 ),
        .I3(ap_rst),
        .O(ap_loop_init_int_i_1__5_n_12));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_12),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFC8C8C8)) 
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .I2(\k_fu_50[7]_i_3_n_12 ),
        .I3(grp_Autocorrelation_fu_103_ap_start_reg),
        .I4(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h80BFBFBF80808080)) 
    \indata_address0[1]_INST_0_i_2 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0[0]),
        .I1(icmp_ln62_1_reg_1381),
        .I2(Q[2]),
        .I3(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\k_fu_50_reg[4] ),
        .O(\indata_addr_reg_143_pp0_iter3_reg_reg[1]__0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAEAEAEA)) 
    \indata_address0[2]_INST_0_i_3 
       (.I0(Q[3]),
        .I1(\k_fu_50_reg[4]_0 ),
        .I2(\indata_address0[2]_INST_0_i_8_n_12 ),
        .I3(Q[2]),
        .I4(icmp_ln62_1_reg_1381),
        .I5(grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0[1]),
        .O(\ap_CS_fsm_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \indata_address0[2]_INST_0_i_8 
       (.I0(ap_loop_init_int),
        .I1(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .O(\indata_address0[2]_INST_0_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \indata_address0[3]_INST_0_i_2 
       (.I0(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_fu_50_reg[4]_1 ),
        .O(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \indata_address0[4]_INST_0_i_2 
       (.I0(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_fu_50_reg[4]_3 ),
        .O(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \indata_address0[5]_INST_0_i_2 
       (.I0(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_fu_50_reg[5] ),
        .O(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \indata_address0[6]_INST_0_i_2 
       (.I0(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_fu_50_reg[7]_0 ),
        .O(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \indata_address0[7]_INST_0_i_4 
       (.I0(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_fu_50_reg[7] ),
        .O(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \k_fu_50[0]_i_1 
       (.I0(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\k_fu_50_reg[4]_2 ),
        .O(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \k_fu_50[1]_i_1 
       (.I0(\k_fu_50_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(\k_fu_50_reg[4]_2 ),
        .O(add_ln49_fu_93_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \k_fu_50[2]_i_1 
       (.I0(\k_fu_50_reg[4]_2 ),
        .I1(\k_fu_50_reg[4] ),
        .I2(ap_loop_init_int),
        .I3(\k_fu_50_reg[4]_0 ),
        .O(add_ln49_fu_93_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \k_fu_50[3]_i_1 
       (.I0(\k_fu_50_reg[4] ),
        .I1(\k_fu_50_reg[4]_2 ),
        .I2(\k_fu_50_reg[4]_0 ),
        .I3(ap_loop_init_int),
        .I4(\k_fu_50_reg[4]_1 ),
        .O(add_ln49_fu_93_p2[2]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \k_fu_50[4]_i_1 
       (.I0(\k_fu_50_reg[4]_0 ),
        .I1(\k_fu_50_reg[4]_2 ),
        .I2(\k_fu_50_reg[4] ),
        .I3(\k_fu_50_reg[4]_1 ),
        .I4(\indata_address0[2]_INST_0_i_8_n_12 ),
        .I5(\k_fu_50_reg[4]_3 ),
        .O(add_ln49_fu_93_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \k_fu_50[5]_i_1 
       (.I0(\k_fu_50_reg[5]_0 ),
        .I1(ap_loop_init_int),
        .I2(\k_fu_50_reg[5] ),
        .O(add_ln49_fu_93_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \k_fu_50[6]_i_1 
       (.I0(\k_fu_50_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(\k_fu_50_reg[7]_0 ),
        .O(add_ln49_fu_93_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \k_fu_50[7]_i_1 
       (.I0(\k_fu_50[7]_i_3_n_12 ),
        .I1(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(k_fu_500));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \k_fu_50[7]_i_2 
       (.I0(\k_fu_50_reg[7]_0 ),
        .I1(\k_fu_50_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(\k_fu_50_reg[7] ),
        .O(add_ln49_fu_93_p2[6]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \k_fu_50[7]_i_3 
       (.I0(\k_fu_50_reg[4]_0 ),
        .I1(\k_fu_50_reg[4]_1 ),
        .I2(\k_fu_50_reg[4]_2 ),
        .I3(\k_fu_50_reg[4] ),
        .I4(\k_fu_50[7]_i_5_n_12 ),
        .O(\k_fu_50[7]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \k_fu_50[7]_i_5 
       (.I0(\k_fu_50_reg[5] ),
        .I1(\k_fu_50_reg[4]_3 ),
        .I2(\k_fu_50_reg[7] ),
        .I3(\k_fu_50_reg[7]_0 ),
        .O(\k_fu_50[7]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \smax_fu_46[15]_i_1 
       (.I0(grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1
   (indata_d0,
    ap_clk,
    indata_q1,
    DSP_ALU_INST);
  output [15:0]indata_d0;
  input ap_clk;
  input [15:0]indata_q1;
  input [3:0]DSP_ALU_INST;

  wire [3:0]DSP_ALU_INST;
  wire ap_clk;
  wire [15:0]indata_d0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0 Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .ap_clk(ap_clk),
        .indata_d0(indata_d0),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0
   (indata_d0,
    ap_clk,
    indata_q1,
    DSP_ALU_INST);
  output [15:0]indata_d0;
  input ap_clk;
  input [15:0]indata_q1;
  input [3:0]DSP_ALU_INST;

  wire [3:0]DSP_ALU_INST;
  wire ap_clk;
  wire [15:0]indata_d0;
  wire [15:0]indata_q1;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],indata_d0,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1
   (B,
    d0,
    \q0_reg[14] ,
    \ap_CS_fsm_reg[21] ,
    \q0_reg[8] ,
    \q0_reg[7] ,
    \q0_reg[6] ,
    \ap_CS_fsm_reg[21]_0 ,
    \ap_CS_fsm_reg[21]_1 ,
    \q0_reg[3] ,
    \q0_reg[2] ,
    \div_3_loc_fu_134_reg[15] ,
    DI,
    S,
    \L_denum_reg_1601_reg[14] ,
    \q0_reg[1] ,
    \icmp_ln55_reg_1636_reg[0] ,
    \icmp_ln55_reg_1636_reg[0]_0 ,
    \L_denum_reg_1601_reg[15] ,
    \icmp_ln55_reg_1636_reg[0]_1 ,
    Q,
    ap_clk,
    D,
    DSP_ALU_INST,
    CO,
    add_ln39_fu_1024_p2,
    O,
    \q0_reg[15] ,
    ram_reg_0_15_14_14_i_1,
    ram_reg_0_15_14_14_i_1_0,
    \q0_reg[13] ,
    \q0_reg[12] ,
    \q0_reg[11] ,
    \q0_reg[9] ,
    \q0_reg[0] ,
    \LARc_d0[15]_INST_0_i_4 ,
    \LARc_d0[15]_INST_0_i_4_0 ,
    \retval_0_i43_reg_380_reg[15] ,
    \retval_0_i43_reg_380_reg[15]_0 ,
    \retval_0_i43_reg_380_reg[15]_1 ,
    sum_fu_1029_p2_carry__0,
    sum_fu_1029_p2_carry__0_0,
    L_denum_reg_1601);
  output [0:0]B;
  output [5:0]d0;
  output \q0_reg[14] ;
  output \ap_CS_fsm_reg[21] ;
  output \q0_reg[8] ;
  output \q0_reg[7] ;
  output \q0_reg[6] ;
  output \ap_CS_fsm_reg[21]_0 ;
  output \ap_CS_fsm_reg[21]_1 ;
  output \q0_reg[3] ;
  output \q0_reg[2] ;
  output [3:0]\div_3_loc_fu_134_reg[15] ;
  output [0:0]DI;
  output [1:0]S;
  output [0:0]\L_denum_reg_1601_reg[14] ;
  output \q0_reg[1] ;
  output [7:0]\icmp_ln55_reg_1636_reg[0] ;
  output [7:0]\icmp_ln55_reg_1636_reg[0]_0 ;
  output [7:0]\L_denum_reg_1601_reg[15] ;
  output [7:0]\icmp_ln55_reg_1636_reg[0]_1 ;
  input [2:0]Q;
  input ap_clk;
  input [15:0]D;
  input [14:0]DSP_ALU_INST;
  input [0:0]CO;
  input [15:0]add_ln39_fu_1024_p2;
  input [1:0]O;
  input \q0_reg[15] ;
  input [9:0]ram_reg_0_15_14_14_i_1;
  input [0:0]ram_reg_0_15_14_14_i_1_0;
  input \q0_reg[13] ;
  input \q0_reg[12] ;
  input \q0_reg[11] ;
  input \q0_reg[9] ;
  input \q0_reg[0] ;
  input \LARc_d0[15]_INST_0_i_4 ;
  input [0:0]\LARc_d0[15]_INST_0_i_4_0 ;
  input [3:0]\retval_0_i43_reg_380_reg[15] ;
  input \retval_0_i43_reg_380_reg[15]_0 ;
  input [3:0]\retval_0_i43_reg_380_reg[15]_1 ;
  input sum_fu_1029_p2_carry__0;
  input sum_fu_1029_p2_carry__0_0;
  input [15:0]L_denum_reg_1601;

  wire [0:0]B;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [14:0]DSP_ALU_INST;
  wire \LARc_d0[15]_INST_0_i_4 ;
  wire [0:0]\LARc_d0[15]_INST_0_i_4_0 ;
  wire [15:0]L_denum_reg_1601;
  wire [0:0]\L_denum_reg_1601_reg[14] ;
  wire [7:0]\L_denum_reg_1601_reg[15] ;
  wire [1:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire [15:0]add_ln39_fu_1024_p2;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire \ap_CS_fsm_reg[21]_1 ;
  wire ap_clk;
  wire [5:0]d0;
  wire [3:0]\div_3_loc_fu_134_reg[15] ;
  wire [7:0]\icmp_ln55_reg_1636_reg[0] ;
  wire [7:0]\icmp_ln55_reg_1636_reg[0]_0 ;
  wire [7:0]\icmp_ln55_reg_1636_reg[0]_1 ;
  wire \q0_reg[0] ;
  wire \q0_reg[11] ;
  wire \q0_reg[12] ;
  wire \q0_reg[13] ;
  wire \q0_reg[14] ;
  wire \q0_reg[15] ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire \q0_reg[9] ;
  wire [9:0]ram_reg_0_15_14_14_i_1;
  wire [0:0]ram_reg_0_15_14_14_i_1_0;
  wire [3:0]\retval_0_i43_reg_380_reg[15] ;
  wire \retval_0_i43_reg_380_reg[15]_0 ;
  wire [3:0]\retval_0_i43_reg_380_reg[15]_1 ;
  wire sum_fu_1029_p2_carry__0;
  wire sum_fu_1029_p2_carry__0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_5 Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U
       (.A(B),
        .CO(CO),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .\LARc_d0[15]_INST_0_i_4 (\LARc_d0[15]_INST_0_i_4 ),
        .\LARc_d0[15]_INST_0_i_4_0 (\LARc_d0[15]_INST_0_i_4_0 ),
        .L_denum_reg_1601(L_denum_reg_1601),
        .\L_denum_reg_1601_reg[14] (\L_denum_reg_1601_reg[14] ),
        .\L_denum_reg_1601_reg[15] (\L_denum_reg_1601_reg[15] ),
        .O(O),
        .Q(Q),
        .S(S),
        .add_ln39_fu_1024_p2(add_ln39_fu_1024_p2),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .\ap_CS_fsm_reg[21]_0 (\ap_CS_fsm_reg[21]_0 ),
        .\ap_CS_fsm_reg[21]_1 (\ap_CS_fsm_reg[21]_1 ),
        .ap_clk(ap_clk),
        .d0(d0),
        .\div_3_loc_fu_134_reg[15] (\div_3_loc_fu_134_reg[15] ),
        .\icmp_ln55_reg_1636_reg[0] (\icmp_ln55_reg_1636_reg[0] ),
        .\icmp_ln55_reg_1636_reg[0]_0 (\icmp_ln55_reg_1636_reg[0]_0 ),
        .\icmp_ln55_reg_1636_reg[0]_1 (\icmp_ln55_reg_1636_reg[0]_1 ),
        .\q0_reg[0] (\q0_reg[0] ),
        .\q0_reg[11] (\q0_reg[11] ),
        .\q0_reg[12] (\q0_reg[12] ),
        .\q0_reg[13] (\q0_reg[13] ),
        .\q0_reg[14] (\q0_reg[14] ),
        .\q0_reg[15] (\q0_reg[15] ),
        .\q0_reg[1] (\q0_reg[1] ),
        .\q0_reg[2] (\q0_reg[2] ),
        .\q0_reg[3] (\q0_reg[3] ),
        .\q0_reg[6] (\q0_reg[6] ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[8] (\q0_reg[8] ),
        .\q0_reg[9] (\q0_reg[9] ),
        .ram_reg_0_15_14_14_i_1(ram_reg_0_15_14_14_i_1),
        .ram_reg_0_15_14_14_i_1_0(ram_reg_0_15_14_14_i_1_0),
        .\retval_0_i43_reg_380_reg[15] (\retval_0_i43_reg_380_reg[15] ),
        .\retval_0_i43_reg_380_reg[15]_0 (\retval_0_i43_reg_380_reg[15]_0 ),
        .\retval_0_i43_reg_380_reg[15]_1 (\retval_0_i43_reg_380_reg[15]_1 ),
        .sum_fu_1029_p2_carry__0(sum_fu_1029_p2_carry__0),
        .sum_fu_1029_p2_carry__0_0(sum_fu_1029_p2_carry__0_0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_2
   (\retval_0_i43_reg_380_reg[14] ,
    \ap_CS_fsm_reg[21] ,
    d0,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[16]_1 ,
    \ap_CS_fsm_reg[16]_2 ,
    \ap_CS_fsm_reg[21]_0 ,
    \icmp_ln134_reg_1617_reg[0] ,
    \div_3_loc_fu_134_reg[10] ,
    D,
    DI,
    S,
    \K_load_reg_1683_reg[3] ,
    ram_reg_0_15_1_1_i_2,
    \P_load_reg_1695_reg[14] ,
    \P_load_reg_1695_reg[15] ,
    \P_load_reg_1695_reg[7] ,
    \P_load_reg_1695_reg[15]_0 ,
    \P_load_reg_1695_reg[7]_0 ,
    E,
    Q,
    ap_clk,
    B,
    q00,
    CO,
    add_ln39_2_fu_1185_p2,
    \q0_reg[1] ,
    ram_reg_0_15_15_15_i_1,
    O,
    \q0_reg[14] ,
    \q0_reg[10] ,
    \q0_reg[8] ,
    \q0_reg[7] ,
    \q0_reg[6] ,
    \q0_reg[5] ,
    \q0_reg[4] ,
    \q0_reg[3] ,
    \q0_reg[2] ,
    \LARc_d0[14] ,
    \LARc_d0[14]_0 ,
    \LARc_d0[14]_1 ,
    icmp_ln134_reg_1617,
    icmp_ln162_reg_1423,
    icmp_ln194_reg_1571,
    icmp_ln198_reg_1608,
    icmp_ln209_fu_956_p2_carry,
    sum_1_fu_1190_p2_carry__0,
    \q0_reg[1]_0 ,
    add_ln39_2_fu_1185_p2_carry__0);
  output [14:0]\retval_0_i43_reg_380_reg[14] ;
  output \ap_CS_fsm_reg[21] ;
  output [9:0]d0;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[16]_0 ;
  output \ap_CS_fsm_reg[16]_1 ;
  output \ap_CS_fsm_reg[16]_2 ;
  output \ap_CS_fsm_reg[21]_0 ;
  output \icmp_ln134_reg_1617_reg[0] ;
  output \div_3_loc_fu_134_reg[10] ;
  output [9:0]D;
  output [7:0]DI;
  output [7:0]S;
  output [0:0]\K_load_reg_1683_reg[3] ;
  output [1:0]ram_reg_0_15_1_1_i_2;
  output [0:0]\P_load_reg_1695_reg[14] ;
  output [7:0]\P_load_reg_1695_reg[15] ;
  output [7:0]\P_load_reg_1695_reg[7] ;
  output [7:0]\P_load_reg_1695_reg[15]_0 ;
  output [7:0]\P_load_reg_1695_reg[7]_0 ;
  input [0:0]E;
  input [2:0]Q;
  input ap_clk;
  input [0:0]B;
  input [15:0]q00;
  input [0:0]CO;
  input [15:0]add_ln39_2_fu_1185_p2;
  input [0:0]\q0_reg[1] ;
  input [5:0]ram_reg_0_15_15_15_i_1;
  input [1:0]O;
  input \q0_reg[14] ;
  input \q0_reg[10] ;
  input \q0_reg[8] ;
  input \q0_reg[7] ;
  input \q0_reg[6] ;
  input \q0_reg[5] ;
  input \q0_reg[4] ;
  input \q0_reg[3] ;
  input \q0_reg[2] ;
  input [14:0]\LARc_d0[14] ;
  input [14:0]\LARc_d0[14]_0 ;
  input [0:0]\LARc_d0[14]_1 ;
  input icmp_ln134_reg_1617;
  input icmp_ln162_reg_1423;
  input icmp_ln194_reg_1571;
  input icmp_ln198_reg_1608;
  input [15:0]icmp_ln209_fu_956_p2_carry;
  input sum_1_fu_1190_p2_carry__0;
  input \q0_reg[1]_0 ;
  input [15:0]add_ln39_2_fu_1185_p2_carry__0;

  wire [0:0]B;
  wire [0:0]CO;
  wire [9:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire [0:0]\K_load_reg_1683_reg[3] ;
  wire [14:0]\LARc_d0[14] ;
  wire [14:0]\LARc_d0[14]_0 ;
  wire [0:0]\LARc_d0[14]_1 ;
  wire [1:0]O;
  wire [0:0]\P_load_reg_1695_reg[14] ;
  wire [7:0]\P_load_reg_1695_reg[15] ;
  wire [7:0]\P_load_reg_1695_reg[15]_0 ;
  wire [7:0]\P_load_reg_1695_reg[7] ;
  wire [7:0]\P_load_reg_1695_reg[7]_0 ;
  wire [2:0]Q;
  wire [7:0]S;
  wire [15:0]add_ln39_2_fu_1185_p2;
  wire [15:0]add_ln39_2_fu_1185_p2_carry__0;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[16]_1 ;
  wire \ap_CS_fsm_reg[16]_2 ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire ap_clk;
  wire [9:0]d0;
  wire \div_3_loc_fu_134_reg[10] ;
  wire icmp_ln134_reg_1617;
  wire \icmp_ln134_reg_1617_reg[0] ;
  wire icmp_ln162_reg_1423;
  wire icmp_ln194_reg_1571;
  wire icmp_ln198_reg_1608;
  wire [15:0]icmp_ln209_fu_956_p2_carry;
  wire [15:0]q00;
  wire \q0_reg[10] ;
  wire \q0_reg[14] ;
  wire [0:0]\q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire [5:0]ram_reg_0_15_15_15_i_1;
  wire [1:0]ram_reg_0_15_1_1_i_2;
  wire [14:0]\retval_0_i43_reg_380_reg[14] ;
  wire sum_1_fu_1190_p2_carry__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_4 Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U
       (.B(B),
        .CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .\K_load_reg_1683_reg[3] (\K_load_reg_1683_reg[3] ),
        .\LARc_d0[14] (\LARc_d0[14] ),
        .\LARc_d0[14]_0 (\LARc_d0[14]_0 ),
        .\LARc_d0[14]_1 (\LARc_d0[14]_1 ),
        .O(O),
        .\P_load_reg_1695_reg[14] (\P_load_reg_1695_reg[14] ),
        .\P_load_reg_1695_reg[15] (\P_load_reg_1695_reg[15] ),
        .\P_load_reg_1695_reg[15]_0 (\P_load_reg_1695_reg[15]_0 ),
        .\P_load_reg_1695_reg[7] (\P_load_reg_1695_reg[7] ),
        .\P_load_reg_1695_reg[7]_0 (\P_load_reg_1695_reg[7]_0 ),
        .Q(Q),
        .S(S),
        .add_ln39_2_fu_1185_p2(add_ln39_2_fu_1185_p2),
        .add_ln39_2_fu_1185_p2_carry__0(add_ln39_2_fu_1185_p2_carry__0),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[16]_0 (\ap_CS_fsm_reg[16]_0 ),
        .\ap_CS_fsm_reg[16]_1 (\ap_CS_fsm_reg[16]_1 ),
        .\ap_CS_fsm_reg[16]_2 (\ap_CS_fsm_reg[16]_2 ),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .\ap_CS_fsm_reg[21]_0 (\ap_CS_fsm_reg[21]_0 ),
        .ap_clk(ap_clk),
        .d0(d0),
        .\div_3_loc_fu_134_reg[10] (\div_3_loc_fu_134_reg[10] ),
        .icmp_ln134_reg_1617(icmp_ln134_reg_1617),
        .\icmp_ln134_reg_1617_reg[0] (\icmp_ln134_reg_1617_reg[0] ),
        .icmp_ln162_reg_1423(icmp_ln162_reg_1423),
        .icmp_ln194_reg_1571(icmp_ln194_reg_1571),
        .icmp_ln198_reg_1608(icmp_ln198_reg_1608),
        .icmp_ln209_fu_956_p2_carry(icmp_ln209_fu_956_p2_carry),
        .q00(q00),
        .\q0_reg[10] (\q0_reg[10] ),
        .\q0_reg[14] (\q0_reg[14] ),
        .\q0_reg[1] (\q0_reg[1] ),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[2] (\q0_reg[2] ),
        .\q0_reg[3] (\q0_reg[3] ),
        .\q0_reg[4] (\q0_reg[4] ),
        .\q0_reg[5] (\q0_reg[5] ),
        .\q0_reg[6] (\q0_reg[6] ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[8] (\q0_reg[8] ),
        .ram_reg_0_15_15_15_i_1(ram_reg_0_15_15_15_i_1),
        .ram_reg_0_15_1_1_i_2_0(ram_reg_0_15_1_1_i_2),
        .\retval_0_i43_reg_380_reg[14] (\retval_0_i43_reg_380_reg[14] ),
        .sum_1_fu_1190_p2_carry__0(sum_1_fu_1190_p2_carry__0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3
   (DI,
    S,
    \K_load_reg_1683_reg[14] ,
    d0,
    \K_load_reg_1683_reg[15] ,
    \K_load_reg_1683_reg[7] ,
    \K_load_reg_1683_reg[15]_0 ,
    \K_load_reg_1683_reg[7]_0 ,
    DSP_ALU_INST,
    Q,
    ap_clk,
    B,
    q00,
    CO,
    sum_2_fu_1277_p2_carry__0,
    O,
    add_ln39_4_fu_1272_p2,
    \q0_reg[15] ,
    \q0_reg[15]_0 ,
    add_ln39_4_fu_1272_p2_carry__0);
  output [0:0]DI;
  output [1:0]S;
  output [0:0]\K_load_reg_1683_reg[14] ;
  output [15:0]d0;
  output [7:0]\K_load_reg_1683_reg[15] ;
  output [7:0]\K_load_reg_1683_reg[7] ;
  output [7:0]\K_load_reg_1683_reg[15]_0 ;
  output [7:0]\K_load_reg_1683_reg[7]_0 ;
  input [0:0]DSP_ALU_INST;
  input [1:0]Q;
  input ap_clk;
  input [15:0]B;
  input [15:0]q00;
  input [0:0]CO;
  input sum_2_fu_1277_p2_carry__0;
  input [1:0]O;
  input [15:0]add_ln39_4_fu_1272_p2;
  input [0:0]\q0_reg[15] ;
  input [15:0]\q0_reg[15]_0 ;
  input [15:0]add_ln39_4_fu_1272_p2_carry__0;

  wire [15:0]B;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]DSP_ALU_INST;
  wire [0:0]\K_load_reg_1683_reg[14] ;
  wire [7:0]\K_load_reg_1683_reg[15] ;
  wire [7:0]\K_load_reg_1683_reg[15]_0 ;
  wire [7:0]\K_load_reg_1683_reg[7] ;
  wire [7:0]\K_load_reg_1683_reg[7]_0 ;
  wire [1:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire [15:0]add_ln39_4_fu_1272_p2;
  wire [15:0]add_ln39_4_fu_1272_p2_carry__0;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q00;
  wire [0:0]\q0_reg[15] ;
  wire [15:0]\q0_reg[15]_0 ;
  wire sum_2_fu_1277_p2_carry__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6 Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U
       (.B(B),
        .CO(CO),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .\K_load_reg_1683_reg[14] (\K_load_reg_1683_reg[14] ),
        .\K_load_reg_1683_reg[15] (\K_load_reg_1683_reg[15] ),
        .\K_load_reg_1683_reg[15]_0 (\K_load_reg_1683_reg[15]_0 ),
        .\K_load_reg_1683_reg[7] (\K_load_reg_1683_reg[7] ),
        .\K_load_reg_1683_reg[7]_0 (\K_load_reg_1683_reg[7]_0 ),
        .O(O),
        .Q(Q),
        .S(S),
        .add_ln39_4_fu_1272_p2(add_ln39_4_fu_1272_p2),
        .add_ln39_4_fu_1272_p2_carry__0(add_ln39_4_fu_1272_p2_carry__0),
        .ap_clk(ap_clk),
        .d0(d0),
        .q00(q00),
        .\q0_reg[15] (\q0_reg[15] ),
        .\q0_reg[15]_0 (\q0_reg[15]_0 ),
        .sum_2_fu_1277_p2_carry__0(sum_2_fu_1277_p2_carry__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6
   (DI,
    S,
    \K_load_reg_1683_reg[14] ,
    d0,
    \K_load_reg_1683_reg[15] ,
    \K_load_reg_1683_reg[7] ,
    \K_load_reg_1683_reg[15]_0 ,
    \K_load_reg_1683_reg[7]_0 ,
    DSP_ALU_INST,
    Q,
    ap_clk,
    B,
    q00,
    CO,
    sum_2_fu_1277_p2_carry__0,
    O,
    add_ln39_4_fu_1272_p2,
    \q0_reg[15] ,
    \q0_reg[15]_0 ,
    add_ln39_4_fu_1272_p2_carry__0);
  output [0:0]DI;
  output [1:0]S;
  output [0:0]\K_load_reg_1683_reg[14] ;
  output [15:0]d0;
  output [7:0]\K_load_reg_1683_reg[15] ;
  output [7:0]\K_load_reg_1683_reg[7] ;
  output [7:0]\K_load_reg_1683_reg[15]_0 ;
  output [7:0]\K_load_reg_1683_reg[7]_0 ;
  input [0:0]DSP_ALU_INST;
  input [1:0]Q;
  input ap_clk;
  input [15:0]B;
  input [15:0]q00;
  input [0:0]CO;
  input sum_2_fu_1277_p2_carry__0;
  input [1:0]O;
  input [15:0]add_ln39_4_fu_1272_p2;
  input [0:0]\q0_reg[15] ;
  input [15:0]\q0_reg[15]_0 ;
  input [15:0]add_ln39_4_fu_1272_p2_carry__0;

  wire [15:0]B;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]DSP_ALU_INST;
  wire [0:0]\K_load_reg_1683_reg[14] ;
  wire [7:0]\K_load_reg_1683_reg[15] ;
  wire [7:0]\K_load_reg_1683_reg[15]_0 ;
  wire [7:0]\K_load_reg_1683_reg[7] ;
  wire [7:0]\K_load_reg_1683_reg[7]_0 ;
  wire [1:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire [15:0]add_ln39_4_fu_1272_p2;
  wire [15:0]add_ln39_4_fu_1272_p2_carry__0;
  wire ap_clk;
  wire [15:0]d0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire [0:0]\q0_reg[15] ;
  wire [15:0]\q0_reg[15]_0 ;
  wire ram_reg_0_15_0_0_i_7__0_n_19;
  wire sum_2_fu_1277_p2_carry__0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_ram_reg_0_15_0_0_i_7__0_CO_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_15_0_0_i_7__0_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h9A)) 
    add_ln39_4_fu_1272_p2_carry__0_i_1
       (.I0(add_ln39_4_fu_1272_p2_carry__0[15]),
        .I1(sum_2_fu_1277_p2_carry__0),
        .I2(p_reg_reg_n_87),
        .O(\K_load_reg_1683_reg[15]_0 [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry__0_i_2
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_88),
        .I2(add_ln39_4_fu_1272_p2_carry__0[14]),
        .O(\K_load_reg_1683_reg[15]_0 [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry__0_i_3
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_89),
        .I2(add_ln39_4_fu_1272_p2_carry__0[13]),
        .O(\K_load_reg_1683_reg[15]_0 [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry__0_i_4
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_90),
        .I2(add_ln39_4_fu_1272_p2_carry__0[12]),
        .O(\K_load_reg_1683_reg[15]_0 [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry__0_i_5
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_91),
        .I2(add_ln39_4_fu_1272_p2_carry__0[11]),
        .O(\K_load_reg_1683_reg[15]_0 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry__0_i_6
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_92),
        .I2(add_ln39_4_fu_1272_p2_carry__0[10]),
        .O(\K_load_reg_1683_reg[15]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry__0_i_7
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_93),
        .I2(add_ln39_4_fu_1272_p2_carry__0[9]),
        .O(\K_load_reg_1683_reg[15]_0 [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry__0_i_8
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_94),
        .I2(add_ln39_4_fu_1272_p2_carry__0[8]),
        .O(\K_load_reg_1683_reg[15]_0 [0]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry_i_1
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_95),
        .I2(add_ln39_4_fu_1272_p2_carry__0[7]),
        .O(\K_load_reg_1683_reg[7]_0 [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry_i_2
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_96),
        .I2(add_ln39_4_fu_1272_p2_carry__0[6]),
        .O(\K_load_reg_1683_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry_i_3
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_97),
        .I2(add_ln39_4_fu_1272_p2_carry__0[5]),
        .O(\K_load_reg_1683_reg[7]_0 [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry_i_4
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_98),
        .I2(add_ln39_4_fu_1272_p2_carry__0[4]),
        .O(\K_load_reg_1683_reg[7]_0 [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry_i_5
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_99),
        .I2(add_ln39_4_fu_1272_p2_carry__0[3]),
        .O(\K_load_reg_1683_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry_i_6
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_100),
        .I2(add_ln39_4_fu_1272_p2_carry__0[2]),
        .O(\K_load_reg_1683_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry_i_7
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_101),
        .I2(add_ln39_4_fu_1272_p2_carry__0[1]),
        .O(\K_load_reg_1683_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1272_p2_carry_i_8
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_102),
        .I2(add_ln39_4_fu_1272_p2_carry__0[0]),
        .O(\K_load_reg_1683_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_4_fu_1283_p2_carry_i_1
       (.I0(O[1]),
        .O(\K_load_reg_1683_reg[14] ));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_4_fu_1283_p2_carry_i_2
       (.I0(ram_reg_0_15_0_0_i_7__0_n_19),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln40_4_fu_1283_p2_carry_i_3
       (.I0(O[1]),
        .I1(O[0]),
        .O(S[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(DSP_ALU_INST),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_0_0_i_1__1
       (.I0(add_ln39_4_fu_1272_p2[0]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [0]),
        .O(d0[0]));
  CARRY8 ram_reg_0_15_0_0_i_7__0
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_15_0_0_i_7__0_CO_UNCONNECTED[7:1],ram_reg_0_15_0_0_i_7__0_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_15_0_0_i_7__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_10_10_i_1__1
       (.I0(add_ln39_4_fu_1272_p2[10]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [10]),
        .O(d0[10]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_11_11_i_1__1
       (.I0(add_ln39_4_fu_1272_p2[11]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [11]),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_12_12_i_1__0
       (.I0(add_ln39_4_fu_1272_p2[12]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [12]),
        .O(d0[12]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_13_13_i_1__0
       (.I0(add_ln39_4_fu_1272_p2[13]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [13]),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_14_14_i_1__1
       (.I0(add_ln39_4_fu_1272_p2[14]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [14]),
        .O(d0[14]));
  LUT6 #(
    .INIT(64'hFFFFAAAA0CCCAAAA)) 
    ram_reg_0_15_15_15_i_1__1
       (.I0(\q0_reg[15]_0 [15]),
        .I1(add_ln39_4_fu_1272_p2[15]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__0_n_19),
        .I4(Q[1]),
        .I5(\q0_reg[15] ),
        .O(d0[15]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_1_1_i_1__0
       (.I0(add_ln39_4_fu_1272_p2[1]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [1]),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_2_2_i_1__0
       (.I0(add_ln39_4_fu_1272_p2[2]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [2]),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_3_3_i_1__0
       (.I0(add_ln39_4_fu_1272_p2[3]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [3]),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_4_4_i_1__0
       (.I0(add_ln39_4_fu_1272_p2[4]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [4]),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_5_5_i_1__0
       (.I0(add_ln39_4_fu_1272_p2[5]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [5]),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_6_6_i_1__1
       (.I0(add_ln39_4_fu_1272_p2[6]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [6]),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_7_7_i_1__1
       (.I0(add_ln39_4_fu_1272_p2[7]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [7]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_8_8_i_1__1
       (.I0(add_ln39_4_fu_1272_p2[8]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [8]),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_9_9_i_1__1
       (.I0(add_ln39_4_fu_1272_p2[9]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [9]),
        .O(d0[9]));
  LUT2 #(
    .INIT(4'hB)) 
    sum_2_fu_1277_p2_carry__0_i_1
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_87),
        .O(DI));
  LUT3 #(
    .INIT(8'hB4)) 
    sum_2_fu_1277_p2_carry__0_i_2
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_87),
        .I2(add_ln39_4_fu_1272_p2_carry__0[15]),
        .O(\K_load_reg_1683_reg[15] [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry__0_i_3
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_88),
        .I2(add_ln39_4_fu_1272_p2_carry__0[14]),
        .O(\K_load_reg_1683_reg[15] [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry__0_i_4
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_89),
        .I2(add_ln39_4_fu_1272_p2_carry__0[13]),
        .O(\K_load_reg_1683_reg[15] [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry__0_i_5
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_90),
        .I2(add_ln39_4_fu_1272_p2_carry__0[12]),
        .O(\K_load_reg_1683_reg[15] [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry__0_i_6
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_91),
        .I2(add_ln39_4_fu_1272_p2_carry__0[11]),
        .O(\K_load_reg_1683_reg[15] [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry__0_i_7
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_92),
        .I2(add_ln39_4_fu_1272_p2_carry__0[10]),
        .O(\K_load_reg_1683_reg[15] [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry__0_i_8
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_93),
        .I2(add_ln39_4_fu_1272_p2_carry__0[9]),
        .O(\K_load_reg_1683_reg[15] [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry__0_i_9
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_94),
        .I2(add_ln39_4_fu_1272_p2_carry__0[8]),
        .O(\K_load_reg_1683_reg[15] [0]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry_i_1
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_95),
        .I2(add_ln39_4_fu_1272_p2_carry__0[7]),
        .O(\K_load_reg_1683_reg[7] [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry_i_2
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_96),
        .I2(add_ln39_4_fu_1272_p2_carry__0[6]),
        .O(\K_load_reg_1683_reg[7] [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry_i_3
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_97),
        .I2(add_ln39_4_fu_1272_p2_carry__0[5]),
        .O(\K_load_reg_1683_reg[7] [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry_i_4
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_98),
        .I2(add_ln39_4_fu_1272_p2_carry__0[4]),
        .O(\K_load_reg_1683_reg[7] [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry_i_5
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_99),
        .I2(add_ln39_4_fu_1272_p2_carry__0[3]),
        .O(\K_load_reg_1683_reg[7] [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry_i_6
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_100),
        .I2(add_ln39_4_fu_1272_p2_carry__0[2]),
        .O(\K_load_reg_1683_reg[7] [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry_i_7
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_101),
        .I2(add_ln39_4_fu_1272_p2_carry__0[1]),
        .O(\K_load_reg_1683_reg[7] [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1277_p2_carry_i_8
       (.I0(sum_2_fu_1277_p2_carry__0),
        .I1(p_reg_reg_n_102),
        .I2(add_ln39_4_fu_1272_p2_carry__0[0]),
        .O(\K_load_reg_1683_reg[7] [0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_4
   (\retval_0_i43_reg_380_reg[14] ,
    \ap_CS_fsm_reg[21] ,
    d0,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[16]_1 ,
    \ap_CS_fsm_reg[16]_2 ,
    \ap_CS_fsm_reg[21]_0 ,
    \icmp_ln134_reg_1617_reg[0] ,
    \div_3_loc_fu_134_reg[10] ,
    D,
    DI,
    S,
    \K_load_reg_1683_reg[3] ,
    ram_reg_0_15_1_1_i_2_0,
    \P_load_reg_1695_reg[14] ,
    \P_load_reg_1695_reg[15] ,
    \P_load_reg_1695_reg[7] ,
    \P_load_reg_1695_reg[15]_0 ,
    \P_load_reg_1695_reg[7]_0 ,
    E,
    Q,
    ap_clk,
    B,
    q00,
    CO,
    add_ln39_2_fu_1185_p2,
    \q0_reg[1] ,
    ram_reg_0_15_15_15_i_1,
    O,
    \q0_reg[14] ,
    \q0_reg[10] ,
    \q0_reg[8] ,
    \q0_reg[7] ,
    \q0_reg[6] ,
    \q0_reg[5] ,
    \q0_reg[4] ,
    \q0_reg[3] ,
    \q0_reg[2] ,
    \LARc_d0[14] ,
    \LARc_d0[14]_0 ,
    \LARc_d0[14]_1 ,
    icmp_ln134_reg_1617,
    icmp_ln162_reg_1423,
    icmp_ln194_reg_1571,
    icmp_ln198_reg_1608,
    icmp_ln209_fu_956_p2_carry,
    sum_1_fu_1190_p2_carry__0,
    \q0_reg[1]_0 ,
    add_ln39_2_fu_1185_p2_carry__0);
  output [14:0]\retval_0_i43_reg_380_reg[14] ;
  output \ap_CS_fsm_reg[21] ;
  output [9:0]d0;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[16]_0 ;
  output \ap_CS_fsm_reg[16]_1 ;
  output \ap_CS_fsm_reg[16]_2 ;
  output \ap_CS_fsm_reg[21]_0 ;
  output \icmp_ln134_reg_1617_reg[0] ;
  output \div_3_loc_fu_134_reg[10] ;
  output [9:0]D;
  output [7:0]DI;
  output [7:0]S;
  output [0:0]\K_load_reg_1683_reg[3] ;
  output [1:0]ram_reg_0_15_1_1_i_2_0;
  output [0:0]\P_load_reg_1695_reg[14] ;
  output [7:0]\P_load_reg_1695_reg[15] ;
  output [7:0]\P_load_reg_1695_reg[7] ;
  output [7:0]\P_load_reg_1695_reg[15]_0 ;
  output [7:0]\P_load_reg_1695_reg[7]_0 ;
  input [0:0]E;
  input [2:0]Q;
  input ap_clk;
  input [0:0]B;
  input [15:0]q00;
  input [0:0]CO;
  input [15:0]add_ln39_2_fu_1185_p2;
  input [0:0]\q0_reg[1] ;
  input [5:0]ram_reg_0_15_15_15_i_1;
  input [1:0]O;
  input \q0_reg[14] ;
  input \q0_reg[10] ;
  input \q0_reg[8] ;
  input \q0_reg[7] ;
  input \q0_reg[6] ;
  input \q0_reg[5] ;
  input \q0_reg[4] ;
  input \q0_reg[3] ;
  input \q0_reg[2] ;
  input [14:0]\LARc_d0[14] ;
  input [14:0]\LARc_d0[14]_0 ;
  input [0:0]\LARc_d0[14]_1 ;
  input icmp_ln134_reg_1617;
  input icmp_ln162_reg_1423;
  input icmp_ln194_reg_1571;
  input icmp_ln198_reg_1608;
  input [15:0]icmp_ln209_fu_956_p2_carry;
  input sum_1_fu_1190_p2_carry__0;
  input \q0_reg[1]_0 ;
  input [15:0]add_ln39_2_fu_1185_p2_carry__0;

  wire [0:0]B;
  wire [0:0]CO;
  wire [9:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire [0:0]\K_load_reg_1683_reg[3] ;
  wire \LARc_d0[10]_INST_0_i_4_n_12 ;
  wire \LARc_d0[11]_INST_0_i_4_n_12 ;
  wire \LARc_d0[13]_INST_0_i_4_n_12 ;
  wire [14:0]\LARc_d0[14] ;
  wire [14:0]\LARc_d0[14]_0 ;
  wire [0:0]\LARc_d0[14]_1 ;
  wire \LARc_d0[14]_INST_0_i_4_n_12 ;
  wire \LARc_d0[7]_INST_0_i_4_n_12 ;
  wire \LARc_d0[7]_INST_0_i_6_n_12 ;
  wire \LARc_d0[8]_INST_0_i_4_n_12 ;
  wire \LARc_d0[9]_INST_0_i_4_n_12 ;
  wire [1:0]O;
  wire [0:0]\P_load_reg_1695_reg[14] ;
  wire [7:0]\P_load_reg_1695_reg[15] ;
  wire [7:0]\P_load_reg_1695_reg[15]_0 ;
  wire [7:0]\P_load_reg_1695_reg[7] ;
  wire [7:0]\P_load_reg_1695_reg[7]_0 ;
  wire [2:0]Q;
  wire [7:0]S;
  wire [15:0]add_ln39_2_fu_1185_p2;
  wire [15:0]add_ln39_2_fu_1185_p2_carry__0;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[16]_1 ;
  wire \ap_CS_fsm_reg[16]_2 ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire ap_clk;
  wire [9:0]d0;
  wire \div_3_loc_fu_134_reg[10] ;
  wire icmp_ln134_reg_1617;
  wire \icmp_ln134_reg_1617_reg[0] ;
  wire icmp_ln162_reg_1423;
  wire icmp_ln194_reg_1571;
  wire icmp_ln198_reg_1608;
  wire [15:0]icmp_ln209_fu_956_p2_carry;
  wire p_reg_reg_i_10__0_n_12;
  wire p_reg_reg_i_11__0_n_12;
  wire p_reg_reg_i_7__0_n_12;
  wire p_reg_reg_i_8__0_n_12;
  wire p_reg_reg_i_9__0_n_12;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire \q0_reg[10] ;
  wire \q0_reg[14] ;
  wire [0:0]\q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire ram_reg_0_15_0_0_i_12__0_n_12;
  wire [5:0]ram_reg_0_15_15_15_i_1;
  wire [1:0]ram_reg_0_15_1_1_i_2_0;
  wire ram_reg_0_15_1_1_i_2_n_19;
  wire [14:0]\retval_0_i43_reg_380_reg[14] ;
  wire sum_1_fu_1190_p2_carry__0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_ram_reg_0_15_1_1_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_15_1_1_i_2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \LARc_d0[10]_INST_0_i_1 
       (.I0(\LARc_d0[14] [10]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14]_0 [10]),
        .I3(\LARc_d0[10]_INST_0_i_4_n_12 ),
        .I4(\LARc_d0[14]_1 ),
        .O(\retval_0_i43_reg_380_reg[14] [10]));
  LUT6 #(
    .INIT(64'h0000000000044404)) 
    \LARc_d0[10]_INST_0_i_4 
       (.I0(D[6]),
        .I1(\LARc_d0[7]_INST_0_i_4_n_12 ),
        .I2(\LARc_d0[14] [7]),
        .I3(\icmp_ln134_reg_1617_reg[0] ),
        .I4(\LARc_d0[14]_0 [7]),
        .I5(D[7]),
        .O(\LARc_d0[10]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \LARc_d0[11]_INST_0_i_1 
       (.I0(\LARc_d0[14] [11]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14]_0 [11]),
        .I3(\LARc_d0[11]_INST_0_i_4_n_12 ),
        .I4(\LARc_d0[14]_1 ),
        .O(\retval_0_i43_reg_380_reg[14] [11]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \LARc_d0[11]_INST_0_i_4 
       (.I0(D[7]),
        .I1(D[5]),
        .I2(\LARc_d0[7]_INST_0_i_4_n_12 ),
        .I3(D[6]),
        .I4(D[8]),
        .O(\LARc_d0[11]_INST_0_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \LARc_d0[12]_INST_0_i_1 
       (.I0(\LARc_d0[14] [12]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14]_0 [12]),
        .I3(\div_3_loc_fu_134_reg[10] ),
        .I4(\LARc_d0[14]_1 ),
        .O(\retval_0_i43_reg_380_reg[14] [12]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \LARc_d0[12]_INST_0_i_4 
       (.I0(D[8]),
        .I1(D[6]),
        .I2(\LARc_d0[7]_INST_0_i_4_n_12 ),
        .I3(D[5]),
        .I4(D[7]),
        .I5(D[9]),
        .O(\div_3_loc_fu_134_reg[10] ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \LARc_d0[13]_INST_0_i_1 
       (.I0(\LARc_d0[14] [13]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14]_0 [13]),
        .I3(\LARc_d0[13]_INST_0_i_4_n_12 ),
        .I4(\LARc_d0[14]_1 ),
        .O(\retval_0_i43_reg_380_reg[14] [13]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \LARc_d0[13]_INST_0_i_4 
       (.I0(\LARc_d0[14]_0 [11]),
        .I1(\LARc_d0[14] [11]),
        .I2(\LARc_d0[11]_INST_0_i_4_n_12 ),
        .I3(\LARc_d0[14] [12]),
        .I4(\icmp_ln134_reg_1617_reg[0] ),
        .I5(\LARc_d0[14]_0 [12]),
        .O(\LARc_d0[13]_INST_0_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \LARc_d0[14]_INST_0_i_2 
       (.I0(\LARc_d0[14] [14]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14]_0 [14]),
        .I3(\LARc_d0[14]_INST_0_i_4_n_12 ),
        .I4(\LARc_d0[14]_1 ),
        .O(\retval_0_i43_reg_380_reg[14] [14]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \LARc_d0[14]_INST_0_i_3 
       (.I0(icmp_ln134_reg_1617),
        .I1(Q[0]),
        .I2(icmp_ln162_reg_1423),
        .I3(icmp_ln194_reg_1571),
        .I4(icmp_ln198_reg_1608),
        .O(\icmp_ln134_reg_1617_reg[0] ));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \LARc_d0[14]_INST_0_i_4 
       (.I0(\LARc_d0[14]_0 [12]),
        .I1(\LARc_d0[14] [12]),
        .I2(\div_3_loc_fu_134_reg[10] ),
        .I3(\LARc_d0[14] [13]),
        .I4(\icmp_ln134_reg_1617_reg[0] ),
        .I5(\LARc_d0[14]_0 [13]),
        .O(\LARc_d0[14]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h3F3F5FA0C0C05FA0)) 
    \LARc_d0[1]_INST_0_i_4 
       (.I0(\LARc_d0[14] [0]),
        .I1(\LARc_d0[14]_0 [0]),
        .I2(\LARc_d0[14]_1 ),
        .I3(\LARc_d0[14] [1]),
        .I4(\icmp_ln134_reg_1617_reg[0] ),
        .I5(\LARc_d0[14]_0 [1]),
        .O(\retval_0_i43_reg_380_reg[14] [1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \LARc_d0[7]_INST_0_i_1 
       (.I0(\LARc_d0[14] [7]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14]_0 [7]),
        .I3(\LARc_d0[7]_INST_0_i_4_n_12 ),
        .I4(\LARc_d0[14]_1 ),
        .O(\retval_0_i43_reg_380_reg[14] [7]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \LARc_d0[7]_INST_0_i_4 
       (.I0(D[3]),
        .I1(D[1]),
        .I2(\LARc_d0[7]_INST_0_i_6_n_12 ),
        .I3(D[0]),
        .I4(D[2]),
        .I5(D[4]),
        .O(\LARc_d0[7]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \LARc_d0[7]_INST_0_i_6 
       (.I0(\LARc_d0[14] [1]),
        .I1(\LARc_d0[14]_0 [1]),
        .I2(\LARc_d0[14] [0]),
        .I3(\icmp_ln134_reg_1617_reg[0] ),
        .I4(\LARc_d0[14]_0 [0]),
        .O(\LARc_d0[7]_INST_0_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \LARc_d0[8]_INST_0_i_1 
       (.I0(\LARc_d0[14] [8]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14]_0 [8]),
        .I3(\LARc_d0[8]_INST_0_i_4_n_12 ),
        .I4(\LARc_d0[14]_1 ),
        .O(\retval_0_i43_reg_380_reg[14] [8]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \LARc_d0[8]_INST_0_i_4 
       (.I0(\LARc_d0[14]_0 [6]),
        .I1(\LARc_d0[14] [6]),
        .I2(p_reg_reg_i_7__0_n_12),
        .I3(\LARc_d0[14] [7]),
        .I4(\icmp_ln134_reg_1617_reg[0] ),
        .I5(\LARc_d0[14]_0 [7]),
        .O(\LARc_d0[8]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \LARc_d0[9]_INST_0_i_1 
       (.I0(\LARc_d0[14] [9]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14]_0 [9]),
        .I3(\LARc_d0[9]_INST_0_i_4_n_12 ),
        .I4(\LARc_d0[14]_1 ),
        .O(\retval_0_i43_reg_380_reg[14] [9]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \LARc_d0[9]_INST_0_i_4 
       (.I0(\LARc_d0[14]_0 [7]),
        .I1(\LARc_d0[14] [7]),
        .I2(\LARc_d0[7]_INST_0_i_4_n_12 ),
        .I3(\LARc_d0[14] [8]),
        .I4(\icmp_ln134_reg_1617_reg[0] ),
        .I5(\LARc_d0[14]_0 [8]),
        .O(\LARc_d0[9]_INST_0_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h9A)) 
    add_ln39_2_fu_1185_p2_carry__0_i_1
       (.I0(add_ln39_2_fu_1185_p2_carry__0[15]),
        .I1(sum_1_fu_1190_p2_carry__0),
        .I2(p_reg_reg_n_87),
        .O(\P_load_reg_1695_reg[15]_0 [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry__0_i_2
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_88),
        .I2(add_ln39_2_fu_1185_p2_carry__0[14]),
        .O(\P_load_reg_1695_reg[15]_0 [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry__0_i_3
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_89),
        .I2(add_ln39_2_fu_1185_p2_carry__0[13]),
        .O(\P_load_reg_1695_reg[15]_0 [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry__0_i_4
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_90),
        .I2(add_ln39_2_fu_1185_p2_carry__0[12]),
        .O(\P_load_reg_1695_reg[15]_0 [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry__0_i_5
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_91),
        .I2(add_ln39_2_fu_1185_p2_carry__0[11]),
        .O(\P_load_reg_1695_reg[15]_0 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry__0_i_6
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_92),
        .I2(add_ln39_2_fu_1185_p2_carry__0[10]),
        .O(\P_load_reg_1695_reg[15]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry__0_i_7
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_93),
        .I2(add_ln39_2_fu_1185_p2_carry__0[9]),
        .O(\P_load_reg_1695_reg[15]_0 [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry__0_i_8
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_94),
        .I2(add_ln39_2_fu_1185_p2_carry__0[8]),
        .O(\P_load_reg_1695_reg[15]_0 [0]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry_i_1
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_95),
        .I2(add_ln39_2_fu_1185_p2_carry__0[7]),
        .O(\P_load_reg_1695_reg[7]_0 [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry_i_2
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_96),
        .I2(add_ln39_2_fu_1185_p2_carry__0[6]),
        .O(\P_load_reg_1695_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry_i_3
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_97),
        .I2(add_ln39_2_fu_1185_p2_carry__0[5]),
        .O(\P_load_reg_1695_reg[7]_0 [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry_i_4
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_98),
        .I2(add_ln39_2_fu_1185_p2_carry__0[4]),
        .O(\P_load_reg_1695_reg[7]_0 [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry_i_5
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_99),
        .I2(add_ln39_2_fu_1185_p2_carry__0[3]),
        .O(\P_load_reg_1695_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry_i_6
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_100),
        .I2(add_ln39_2_fu_1185_p2_carry__0[2]),
        .O(\P_load_reg_1695_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry_i_7
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_101),
        .I2(add_ln39_2_fu_1185_p2_carry__0[1]),
        .O(\P_load_reg_1695_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1185_p2_carry_i_8
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_102),
        .I2(add_ln39_2_fu_1185_p2_carry__0[0]),
        .O(\P_load_reg_1695_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln209_fu_956_p2_carry_i_1
       (.I0(icmp_ln209_fu_956_p2_carry[14]),
        .I1(icmp_ln209_fu_956_p2_carry[15]),
        .O(DI[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln209_fu_956_p2_carry_i_10
       (.I0(icmp_ln209_fu_956_p2_carry[13]),
        .I1(icmp_ln209_fu_956_p2_carry[12]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln209_fu_956_p2_carry_i_11
       (.I0(icmp_ln209_fu_956_p2_carry[11]),
        .I1(icmp_ln209_fu_956_p2_carry[10]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln209_fu_956_p2_carry_i_12
       (.I0(icmp_ln209_fu_956_p2_carry[9]),
        .I1(icmp_ln209_fu_956_p2_carry[8]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln209_fu_956_p2_carry_i_13
       (.I0(icmp_ln209_fu_956_p2_carry[7]),
        .I1(icmp_ln209_fu_956_p2_carry[6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln209_fu_956_p2_carry_i_14
       (.I0(icmp_ln209_fu_956_p2_carry[5]),
        .I1(icmp_ln209_fu_956_p2_carry[4]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln209_fu_956_p2_carry_i_15
       (.I0(icmp_ln209_fu_956_p2_carry[3]),
        .I1(icmp_ln209_fu_956_p2_carry[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln209_fu_956_p2_carry_i_16
       (.I0(icmp_ln209_fu_956_p2_carry[1]),
        .I1(icmp_ln209_fu_956_p2_carry[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln209_fu_956_p2_carry_i_2
       (.I0(icmp_ln209_fu_956_p2_carry[12]),
        .I1(icmp_ln209_fu_956_p2_carry[13]),
        .O(DI[6]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln209_fu_956_p2_carry_i_3
       (.I0(icmp_ln209_fu_956_p2_carry[10]),
        .I1(icmp_ln209_fu_956_p2_carry[11]),
        .O(DI[5]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln209_fu_956_p2_carry_i_4
       (.I0(icmp_ln209_fu_956_p2_carry[8]),
        .I1(icmp_ln209_fu_956_p2_carry[9]),
        .O(DI[4]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln209_fu_956_p2_carry_i_5
       (.I0(icmp_ln209_fu_956_p2_carry[6]),
        .I1(icmp_ln209_fu_956_p2_carry[7]),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln209_fu_956_p2_carry_i_6
       (.I0(icmp_ln209_fu_956_p2_carry[4]),
        .I1(icmp_ln209_fu_956_p2_carry[5]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln209_fu_956_p2_carry_i_7
       (.I0(icmp_ln209_fu_956_p2_carry[2]),
        .I1(icmp_ln209_fu_956_p2_carry[3]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln209_fu_956_p2_carry_i_8
       (.I0(icmp_ln209_fu_956_p2_carry[0]),
        .I1(icmp_ln209_fu_956_p2_carry[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln209_fu_956_p2_carry_i_9
       (.I0(icmp_ln209_fu_956_p2_carry[15]),
        .I1(icmp_ln209_fu_956_p2_carry[14]),
        .O(S[7]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_2_fu_1196_p2_carry_i_1
       (.I0(O[1]),
        .O(\P_load_reg_1695_reg[14] ));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_2_fu_1196_p2_carry_i_2
       (.I0(ram_reg_0_15_1_1_i_2_n_19),
        .O(ram_reg_0_15_1_1_i_2_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln40_2_fu_1196_p2_carry_i_3
       (.I0(O[1]),
        .I1(O[0]),
        .O(ram_reg_0_15_1_1_i_2_0[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,\retval_0_i43_reg_380_reg[14] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h0000000511110005)) 
    p_reg_reg_i_10__0
       (.I0(\retval_0_i43_reg_380_reg[14] [0]),
        .I1(\LARc_d0[14]_0 [1]),
        .I2(\LARc_d0[14] [1]),
        .I3(\LARc_d0[14] [2]),
        .I4(\icmp_ln134_reg_1617_reg[0] ),
        .I5(\LARc_d0[14]_0 [2]),
        .O(p_reg_reg_i_10__0_n_12));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h47)) 
    p_reg_reg_i_11__0
       (.I0(\LARc_d0[14]_0 [1]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14] [1]),
        .O(p_reg_reg_i_11__0_n_12));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    p_reg_reg_i_2__0
       (.I0(\LARc_d0[14] [6]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14]_0 [6]),
        .I3(p_reg_reg_i_7__0_n_12),
        .I4(\LARc_d0[14]_1 ),
        .O(\retval_0_i43_reg_380_reg[14] [6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    p_reg_reg_i_3__0
       (.I0(\LARc_d0[14] [5]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14]_0 [5]),
        .I3(p_reg_reg_i_8__0_n_12),
        .I4(\LARc_d0[14]_1 ),
        .O(\retval_0_i43_reg_380_reg[14] [5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    p_reg_reg_i_4__0
       (.I0(\LARc_d0[14] [4]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14]_0 [4]),
        .I3(p_reg_reg_i_9__0_n_12),
        .I4(\LARc_d0[14]_1 ),
        .O(\retval_0_i43_reg_380_reg[14] [4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    p_reg_reg_i_5__0
       (.I0(\LARc_d0[14] [3]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14]_0 [3]),
        .I3(p_reg_reg_i_10__0_n_12),
        .I4(\LARc_d0[14]_1 ),
        .O(\retval_0_i43_reg_380_reg[14] [3]));
  LUT6 #(
    .INIT(64'h1D1DE21DE2E2E2E2)) 
    p_reg_reg_i_6__0
       (.I0(\LARc_d0[14] [2]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14]_0 [2]),
        .I3(p_reg_reg_i_11__0_n_12),
        .I4(\retval_0_i43_reg_380_reg[14] [0]),
        .I5(\LARc_d0[14]_1 ),
        .O(\retval_0_i43_reg_380_reg[14] [2]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    p_reg_reg_i_7__0
       (.I0(D[2]),
        .I1(D[0]),
        .I2(p_reg_reg_i_11__0_n_12),
        .I3(\retval_0_i43_reg_380_reg[14] [0]),
        .I4(D[1]),
        .I5(D[3]),
        .O(p_reg_reg_i_7__0_n_12));
  LUT6 #(
    .INIT(64'h0000000000044404)) 
    p_reg_reg_i_8__0
       (.I0(D[1]),
        .I1(\LARc_d0[7]_INST_0_i_6_n_12 ),
        .I2(\LARc_d0[14] [2]),
        .I3(\icmp_ln134_reg_1617_reg[0] ),
        .I4(\LARc_d0[14]_0 [2]),
        .I5(D[2]),
        .O(p_reg_reg_i_8__0_n_12));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    p_reg_reg_i_9__0
       (.I0(\LARc_d0[14]_0 [2]),
        .I1(\LARc_d0[14] [2]),
        .I2(\LARc_d0[7]_INST_0_i_6_n_12 ),
        .I3(\LARc_d0[14] [3]),
        .I4(\icmp_ln134_reg_1617_reg[0] ),
        .I5(\LARc_d0[14]_0 [3]),
        .O(p_reg_reg_i_9__0_n_12));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_0_0_i_12__0
       (.I0(ram_reg_0_15_1_1_i_2_n_19),
        .I1(O[1]),
        .O(ram_reg_0_15_0_0_i_12__0_n_12));
  LUT6 #(
    .INIT(64'h0E000EFF0E000E00)) 
    ram_reg_0_15_0_0_i_9
       (.I0(add_ln39_2_fu_1185_p2[0]),
        .I1(ram_reg_0_15_0_0_i_12__0_n_12),
        .I2(\q0_reg[1] ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ram_reg_0_15_15_15_i_1[0]),
        .O(\ap_CS_fsm_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_10_10_i_1
       (.I0(add_ln39_2_fu_1185_p2[10]),
        .I1(O[1]),
        .I2(ram_reg_0_15_1_1_i_2_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[1] ),
        .I5(\q0_reg[10] ),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'h00004444FFF04444)) 
    ram_reg_0_15_11_11_i_2
       (.I0(Q[1]),
        .I1(ram_reg_0_15_15_15_i_1[2]),
        .I2(add_ln39_2_fu_1185_p2[11]),
        .I3(ram_reg_0_15_0_0_i_12__0_n_12),
        .I4(Q[2]),
        .I5(\q0_reg[1] ),
        .O(\ap_CS_fsm_reg[16]_1 ));
  LUT6 #(
    .INIT(64'h00004444FFF04444)) 
    ram_reg_0_15_12_12_i_2
       (.I0(Q[1]),
        .I1(ram_reg_0_15_15_15_i_1[3]),
        .I2(add_ln39_2_fu_1185_p2[12]),
        .I3(ram_reg_0_15_0_0_i_12__0_n_12),
        .I4(Q[2]),
        .I5(\q0_reg[1] ),
        .O(\ap_CS_fsm_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h00004444FFF04444)) 
    ram_reg_0_15_13_13_i_2
       (.I0(Q[1]),
        .I1(ram_reg_0_15_15_15_i_1[4]),
        .I2(add_ln39_2_fu_1185_p2[13]),
        .I3(ram_reg_0_15_0_0_i_12__0_n_12),
        .I4(Q[2]),
        .I5(\q0_reg[1] ),
        .O(\ap_CS_fsm_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_14_14_i_1
       (.I0(add_ln39_2_fu_1185_p2[14]),
        .I1(O[1]),
        .I2(ram_reg_0_15_1_1_i_2_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[1] ),
        .I5(\q0_reg[14] ),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'h0D000D000D000DFF)) 
    ram_reg_0_15_15_15_i_2
       (.I0(add_ln39_2_fu_1185_p2[15]),
        .I1(ram_reg_0_15_0_0_i_12__0_n_12),
        .I2(\q0_reg[1] ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ram_reg_0_15_15_15_i_1[5]),
        .O(\ap_CS_fsm_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_1_1_i_1__1
       (.I0(add_ln39_2_fu_1185_p2[1]),
        .I1(O[1]),
        .I2(ram_reg_0_15_1_1_i_2_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[1] ),
        .I5(\q0_reg[1]_0 ),
        .O(d0[0]));
  CARRY8 ram_reg_0_15_1_1_i_2
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_15_1_1_i_2_CO_UNCONNECTED[7:1],ram_reg_0_15_1_1_i_2_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_15_1_1_i_2_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_2_2_i_1
       (.I0(add_ln39_2_fu_1185_p2[2]),
        .I1(O[1]),
        .I2(ram_reg_0_15_1_1_i_2_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[1] ),
        .I5(\q0_reg[2] ),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_3_3_i_1
       (.I0(add_ln39_2_fu_1185_p2[3]),
        .I1(O[1]),
        .I2(ram_reg_0_15_1_1_i_2_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[1] ),
        .I5(\q0_reg[3] ),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_4_4_i_1
       (.I0(add_ln39_2_fu_1185_p2[4]),
        .I1(O[1]),
        .I2(ram_reg_0_15_1_1_i_2_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[1] ),
        .I5(\q0_reg[4] ),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_5_5_i_1
       (.I0(add_ln39_2_fu_1185_p2[5]),
        .I1(O[1]),
        .I2(ram_reg_0_15_1_1_i_2_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[1] ),
        .I5(\q0_reg[5] ),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_6_6_i_1
       (.I0(add_ln39_2_fu_1185_p2[6]),
        .I1(O[1]),
        .I2(ram_reg_0_15_1_1_i_2_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[1] ),
        .I5(\q0_reg[6] ),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_7_7_i_1
       (.I0(add_ln39_2_fu_1185_p2[7]),
        .I1(O[1]),
        .I2(ram_reg_0_15_1_1_i_2_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[1] ),
        .I5(\q0_reg[7] ),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_8_8_i_1
       (.I0(add_ln39_2_fu_1185_p2[8]),
        .I1(O[1]),
        .I2(ram_reg_0_15_1_1_i_2_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[1] ),
        .I5(\q0_reg[8] ),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'h00004444FFF04444)) 
    ram_reg_0_15_9_9_i_2
       (.I0(Q[1]),
        .I1(ram_reg_0_15_15_15_i_1[1]),
        .I2(add_ln39_2_fu_1185_p2[9]),
        .I3(ram_reg_0_15_0_0_i_12__0_n_12),
        .I4(Q[2]),
        .I5(\q0_reg[1] ),
        .O(\ap_CS_fsm_reg[16]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[0]_i_1 
       (.I0(\LARc_d0[14]_0 [0]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14] [0]),
        .O(\retval_0_i43_reg_380_reg[14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[10]_i_1 
       (.I0(\LARc_d0[14]_0 [10]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14] [10]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[11]_i_1 
       (.I0(\LARc_d0[14]_0 [11]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14] [11]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[2]_i_1 
       (.I0(\LARc_d0[14]_0 [2]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14] [2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[3]_i_1 
       (.I0(\LARc_d0[14]_0 [3]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[4]_i_1 
       (.I0(\LARc_d0[14]_0 [4]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14] [4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[5]_i_1 
       (.I0(\LARc_d0[14]_0 [5]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14] [5]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[6]_i_1 
       (.I0(\LARc_d0[14]_0 [6]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14] [6]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[7]_i_1 
       (.I0(\LARc_d0[14]_0 [7]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14] [7]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[8]_i_1 
       (.I0(\LARc_d0[14]_0 [8]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14] [8]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[9]_i_1 
       (.I0(\LARc_d0[14]_0 [9]),
        .I1(\icmp_ln134_reg_1617_reg[0] ),
        .I2(\LARc_d0[14] [9]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'hB)) 
    sum_1_fu_1190_p2_carry__0_i_1
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_87),
        .O(\K_load_reg_1683_reg[3] ));
  LUT3 #(
    .INIT(8'hB4)) 
    sum_1_fu_1190_p2_carry__0_i_2
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_87),
        .I2(add_ln39_2_fu_1185_p2_carry__0[15]),
        .O(\P_load_reg_1695_reg[15] [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry__0_i_3
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_88),
        .I2(add_ln39_2_fu_1185_p2_carry__0[14]),
        .O(\P_load_reg_1695_reg[15] [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry__0_i_4
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_89),
        .I2(add_ln39_2_fu_1185_p2_carry__0[13]),
        .O(\P_load_reg_1695_reg[15] [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry__0_i_5
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_90),
        .I2(add_ln39_2_fu_1185_p2_carry__0[12]),
        .O(\P_load_reg_1695_reg[15] [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry__0_i_6
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_91),
        .I2(add_ln39_2_fu_1185_p2_carry__0[11]),
        .O(\P_load_reg_1695_reg[15] [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry__0_i_7
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_92),
        .I2(add_ln39_2_fu_1185_p2_carry__0[10]),
        .O(\P_load_reg_1695_reg[15] [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry__0_i_8
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_93),
        .I2(add_ln39_2_fu_1185_p2_carry__0[9]),
        .O(\P_load_reg_1695_reg[15] [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry__0_i_9
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_94),
        .I2(add_ln39_2_fu_1185_p2_carry__0[8]),
        .O(\P_load_reg_1695_reg[15] [0]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry_i_1
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_95),
        .I2(add_ln39_2_fu_1185_p2_carry__0[7]),
        .O(\P_load_reg_1695_reg[7] [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry_i_2
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_96),
        .I2(add_ln39_2_fu_1185_p2_carry__0[6]),
        .O(\P_load_reg_1695_reg[7] [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry_i_3
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_97),
        .I2(add_ln39_2_fu_1185_p2_carry__0[5]),
        .O(\P_load_reg_1695_reg[7] [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry_i_4
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_98),
        .I2(add_ln39_2_fu_1185_p2_carry__0[4]),
        .O(\P_load_reg_1695_reg[7] [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry_i_5
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_99),
        .I2(add_ln39_2_fu_1185_p2_carry__0[3]),
        .O(\P_load_reg_1695_reg[7] [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry_i_6
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_100),
        .I2(add_ln39_2_fu_1185_p2_carry__0[2]),
        .O(\P_load_reg_1695_reg[7] [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry_i_7
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_101),
        .I2(add_ln39_2_fu_1185_p2_carry__0[1]),
        .O(\P_load_reg_1695_reg[7] [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1190_p2_carry_i_8
       (.I0(sum_1_fu_1190_p2_carry__0),
        .I1(p_reg_reg_n_102),
        .I2(add_ln39_2_fu_1185_p2_carry__0[0]),
        .O(\P_load_reg_1695_reg[7] [0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_5
   (A,
    d0,
    \q0_reg[14] ,
    \ap_CS_fsm_reg[21] ,
    \q0_reg[8] ,
    \q0_reg[7] ,
    \q0_reg[6] ,
    \ap_CS_fsm_reg[21]_0 ,
    \ap_CS_fsm_reg[21]_1 ,
    \q0_reg[3] ,
    \q0_reg[2] ,
    \div_3_loc_fu_134_reg[15] ,
    DI,
    S,
    \L_denum_reg_1601_reg[14] ,
    \q0_reg[1] ,
    \icmp_ln55_reg_1636_reg[0] ,
    \icmp_ln55_reg_1636_reg[0]_0 ,
    \L_denum_reg_1601_reg[15] ,
    \icmp_ln55_reg_1636_reg[0]_1 ,
    Q,
    ap_clk,
    D,
    DSP_ALU_INST,
    CO,
    add_ln39_fu_1024_p2,
    O,
    \q0_reg[15] ,
    ram_reg_0_15_14_14_i_1,
    ram_reg_0_15_14_14_i_1_0,
    \q0_reg[13] ,
    \q0_reg[12] ,
    \q0_reg[11] ,
    \q0_reg[9] ,
    \q0_reg[0] ,
    \LARc_d0[15]_INST_0_i_4 ,
    \LARc_d0[15]_INST_0_i_4_0 ,
    \retval_0_i43_reg_380_reg[15] ,
    \retval_0_i43_reg_380_reg[15]_0 ,
    \retval_0_i43_reg_380_reg[15]_1 ,
    sum_fu_1029_p2_carry__0,
    sum_fu_1029_p2_carry__0_0,
    L_denum_reg_1601);
  output [0:0]A;
  output [5:0]d0;
  output \q0_reg[14] ;
  output \ap_CS_fsm_reg[21] ;
  output \q0_reg[8] ;
  output \q0_reg[7] ;
  output \q0_reg[6] ;
  output \ap_CS_fsm_reg[21]_0 ;
  output \ap_CS_fsm_reg[21]_1 ;
  output \q0_reg[3] ;
  output \q0_reg[2] ;
  output [3:0]\div_3_loc_fu_134_reg[15] ;
  output [0:0]DI;
  output [1:0]S;
  output [0:0]\L_denum_reg_1601_reg[14] ;
  output \q0_reg[1] ;
  output [7:0]\icmp_ln55_reg_1636_reg[0] ;
  output [7:0]\icmp_ln55_reg_1636_reg[0]_0 ;
  output [7:0]\L_denum_reg_1601_reg[15] ;
  output [7:0]\icmp_ln55_reg_1636_reg[0]_1 ;
  input [2:0]Q;
  input ap_clk;
  input [15:0]D;
  input [14:0]DSP_ALU_INST;
  input [0:0]CO;
  input [15:0]add_ln39_fu_1024_p2;
  input [1:0]O;
  input \q0_reg[15] ;
  input [9:0]ram_reg_0_15_14_14_i_1;
  input [0:0]ram_reg_0_15_14_14_i_1_0;
  input \q0_reg[13] ;
  input \q0_reg[12] ;
  input \q0_reg[11] ;
  input \q0_reg[9] ;
  input \q0_reg[0] ;
  input \LARc_d0[15]_INST_0_i_4 ;
  input [0:0]\LARc_d0[15]_INST_0_i_4_0 ;
  input [3:0]\retval_0_i43_reg_380_reg[15] ;
  input \retval_0_i43_reg_380_reg[15]_0 ;
  input [3:0]\retval_0_i43_reg_380_reg[15]_1 ;
  input sum_fu_1029_p2_carry__0;
  input sum_fu_1029_p2_carry__0_0;
  input [15:0]L_denum_reg_1601;

  wire [0:0]A;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [14:0]DSP_ALU_INST;
  wire \LARc_d0[15]_INST_0_i_4 ;
  wire [0:0]\LARc_d0[15]_INST_0_i_4_0 ;
  wire [15:0]L_denum_reg_1601;
  wire [0:0]\L_denum_reg_1601_reg[14] ;
  wire [7:0]\L_denum_reg_1601_reg[15] ;
  wire [1:0]O;
  wire [2:0]Q;
  wire [1:0]S;
  wire [15:0]add_ln39_fu_1024_p2;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire \ap_CS_fsm_reg[21]_1 ;
  wire ap_clk;
  wire [5:0]d0;
  wire [3:0]\div_3_loc_fu_134_reg[15] ;
  wire [7:0]\icmp_ln55_reg_1636_reg[0] ;
  wire [7:0]\icmp_ln55_reg_1636_reg[0]_0 ;
  wire [7:0]\icmp_ln55_reg_1636_reg[0]_1 ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \q0_reg[0] ;
  wire \q0_reg[11] ;
  wire \q0_reg[12] ;
  wire \q0_reg[13] ;
  wire \q0_reg[14] ;
  wire \q0_reg[15] ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire \q0_reg[9] ;
  wire ram_reg_0_15_0_0_i_7_n_19;
  wire ram_reg_0_15_0_0_i_8__0_n_12;
  wire [9:0]ram_reg_0_15_14_14_i_1;
  wire [0:0]ram_reg_0_15_14_14_i_1_0;
  wire ram_reg_0_15_1_1_i_4_n_12;
  wire [3:0]\retval_0_i43_reg_380_reg[15] ;
  wire \retval_0_i43_reg_380_reg[15]_0 ;
  wire [3:0]\retval_0_i43_reg_380_reg[15]_1 ;
  wire sum_fu_1029_p2_carry__0;
  wire sum_fu_1029_p2_carry__0_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_ram_reg_0_15_0_0_i_7_CO_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_15_0_0_i_7_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h95AA)) 
    add_ln39_fu_1024_p2_carry__0_i_1
       (.I0(L_denum_reg_1601[15]),
        .I1(sum_fu_1029_p2_carry__0),
        .I2(sum_fu_1029_p2_carry__0_0),
        .I3(p_reg_reg_n_87),
        .O(\L_denum_reg_1601_reg[15] [7]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry__0_i_2
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_88),
        .I3(L_denum_reg_1601[14]),
        .O(\L_denum_reg_1601_reg[15] [6]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry__0_i_3
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_89),
        .I3(L_denum_reg_1601[13]),
        .O(\L_denum_reg_1601_reg[15] [5]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry__0_i_4
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_90),
        .I3(L_denum_reg_1601[12]),
        .O(\L_denum_reg_1601_reg[15] [4]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry__0_i_5
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_91),
        .I3(L_denum_reg_1601[11]),
        .O(\L_denum_reg_1601_reg[15] [3]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry__0_i_6
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_92),
        .I3(L_denum_reg_1601[10]),
        .O(\L_denum_reg_1601_reg[15] [2]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry__0_i_7
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_93),
        .I3(L_denum_reg_1601[9]),
        .O(\L_denum_reg_1601_reg[15] [1]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry__0_i_8
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_94),
        .I3(L_denum_reg_1601[8]),
        .O(\L_denum_reg_1601_reg[15] [0]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry_i_1
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_95),
        .I3(L_denum_reg_1601[7]),
        .O(\icmp_ln55_reg_1636_reg[0]_1 [7]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry_i_2
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_96),
        .I3(L_denum_reg_1601[6]),
        .O(\icmp_ln55_reg_1636_reg[0]_1 [6]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry_i_3
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_97),
        .I3(L_denum_reg_1601[5]),
        .O(\icmp_ln55_reg_1636_reg[0]_1 [5]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry_i_4
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_98),
        .I3(L_denum_reg_1601[4]),
        .O(\icmp_ln55_reg_1636_reg[0]_1 [4]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry_i_5
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_99),
        .I3(L_denum_reg_1601[3]),
        .O(\icmp_ln55_reg_1636_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry_i_6
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_100),
        .I3(L_denum_reg_1601[2]),
        .O(\icmp_ln55_reg_1636_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry_i_7
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_101),
        .I3(L_denum_reg_1601[1]),
        .O(\icmp_ln55_reg_1636_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1024_p2_carry_i_8
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_102),
        .I3(L_denum_reg_1601[0]),
        .O(\icmp_ln55_reg_1636_reg[0]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_fu_1034_p2_carry_i_1
       (.I0(O[1]),
        .O(\L_denum_reg_1601_reg[14] ));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_fu_1034_p2_carry_i_2
       (.I0(ram_reg_0_15_0_0_i_7_n_19),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln40_fu_1034_p2_carry_i_3
       (.I0(O[1]),
        .I1(O[0]),
        .O(S[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[15],D[15],D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h55555565AAAAAAAA)) 
    p_reg_reg_i_1__1
       (.I0(\div_3_loc_fu_134_reg[15] [3]),
        .I1(\div_3_loc_fu_134_reg[15] [1]),
        .I2(\LARc_d0[15]_INST_0_i_4 ),
        .I3(\div_3_loc_fu_134_reg[15] [0]),
        .I4(\div_3_loc_fu_134_reg[15] [2]),
        .I5(\LARc_d0[15]_INST_0_i_4_0 ),
        .O(A));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_0_0_i_1
       (.I0(add_ln39_fu_1024_p2[0]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(ram_reg_0_15_0_0_i_8__0_n_12),
        .I4(\q0_reg[0] ),
        .O(d0[0]));
  CARRY8 ram_reg_0_15_0_0_i_7
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_15_0_0_i_7_CO_UNCONNECTED[7:1],ram_reg_0_15_0_0_i_7_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_15_0_0_i_7_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_0_15_0_0_i_8__0
       (.I0(ram_reg_0_15_14_14_i_1_0),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(ram_reg_0_15_0_0_i_8__0_n_12));
  LUT6 #(
    .INIT(64'h000E00FF000E0000)) 
    ram_reg_0_15_10_10_i_2
       (.I0(add_ln39_fu_1024_p2[10]),
        .I1(ram_reg_0_15_1_1_i_4_n_12),
        .I2(ram_reg_0_15_14_14_i_1_0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ram_reg_0_15_14_14_i_1[8]),
        .O(\ap_CS_fsm_reg[21] ));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_11_11_i_1
       (.I0(add_ln39_fu_1024_p2[11]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(ram_reg_0_15_0_0_i_8__0_n_12),
        .I4(\q0_reg[11] ),
        .O(d0[2]));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_12_12_i_1
       (.I0(add_ln39_fu_1024_p2[12]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(ram_reg_0_15_0_0_i_8__0_n_12),
        .I4(\q0_reg[12] ),
        .O(d0[3]));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_13_13_i_1
       (.I0(add_ln39_fu_1024_p2[13]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(ram_reg_0_15_0_0_i_8__0_n_12),
        .I4(\q0_reg[13] ),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_14_14_i_2
       (.I0(ram_reg_0_15_14_14_i_1[9]),
        .I1(add_ln39_fu_1024_p2[14]),
        .I2(ram_reg_0_15_1_1_i_4_n_12),
        .I3(ram_reg_0_15_14_14_i_1_0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[14] ));
  LUT5 #(
    .INIT(32'h00005DDD)) 
    ram_reg_0_15_15_15_i_1
       (.I0(ram_reg_0_15_0_0_i_8__0_n_12),
        .I1(add_ln39_fu_1024_p2[15]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7_n_19),
        .I4(\q0_reg[15] ),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_1_1_i_3__0
       (.I0(ram_reg_0_15_14_14_i_1[0]),
        .I1(add_ln39_fu_1024_p2[1]),
        .I2(ram_reg_0_15_1_1_i_4_n_12),
        .I3(ram_reg_0_15_14_14_i_1_0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[1] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_1_1_i_4
       (.I0(ram_reg_0_15_0_0_i_7_n_19),
        .I1(O[1]),
        .O(ram_reg_0_15_1_1_i_4_n_12));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_2_2_i_2
       (.I0(ram_reg_0_15_14_14_i_1[1]),
        .I1(add_ln39_fu_1024_p2[2]),
        .I2(ram_reg_0_15_1_1_i_4_n_12),
        .I3(ram_reg_0_15_14_14_i_1_0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_3_3_i_2
       (.I0(ram_reg_0_15_14_14_i_1[2]),
        .I1(add_ln39_fu_1024_p2[3]),
        .I2(ram_reg_0_15_1_1_i_4_n_12),
        .I3(ram_reg_0_15_14_14_i_1_0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[3] ));
  LUT6 #(
    .INIT(64'h000E00FF000E0000)) 
    ram_reg_0_15_4_4_i_2
       (.I0(add_ln39_fu_1024_p2[4]),
        .I1(ram_reg_0_15_1_1_i_4_n_12),
        .I2(ram_reg_0_15_14_14_i_1_0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ram_reg_0_15_14_14_i_1[3]),
        .O(\ap_CS_fsm_reg[21]_1 ));
  LUT6 #(
    .INIT(64'h000E00FF000E0000)) 
    ram_reg_0_15_5_5_i_2
       (.I0(add_ln39_fu_1024_p2[5]),
        .I1(ram_reg_0_15_1_1_i_4_n_12),
        .I2(ram_reg_0_15_14_14_i_1_0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ram_reg_0_15_14_14_i_1[4]),
        .O(\ap_CS_fsm_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_6_6_i_2
       (.I0(ram_reg_0_15_14_14_i_1[5]),
        .I1(add_ln39_fu_1024_p2[6]),
        .I2(ram_reg_0_15_1_1_i_4_n_12),
        .I3(ram_reg_0_15_14_14_i_1_0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_7_7_i_2
       (.I0(ram_reg_0_15_14_14_i_1[6]),
        .I1(add_ln39_fu_1024_p2[7]),
        .I2(ram_reg_0_15_1_1_i_4_n_12),
        .I3(ram_reg_0_15_14_14_i_1_0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_8_8_i_2
       (.I0(ram_reg_0_15_14_14_i_1[7]),
        .I1(add_ln39_fu_1024_p2[8]),
        .I2(ram_reg_0_15_1_1_i_4_n_12),
        .I3(ram_reg_0_15_14_14_i_1_0),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[8] ));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_9_9_i_1
       (.I0(add_ln39_fu_1024_p2[9]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(ram_reg_0_15_0_0_i_8__0_n_12),
        .I4(\q0_reg[9] ),
        .O(d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[12]_i_1 
       (.I0(\retval_0_i43_reg_380_reg[15] [0]),
        .I1(\retval_0_i43_reg_380_reg[15]_0 ),
        .I2(\retval_0_i43_reg_380_reg[15]_1 [0]),
        .O(\div_3_loc_fu_134_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[13]_i_1 
       (.I0(\retval_0_i43_reg_380_reg[15] [1]),
        .I1(\retval_0_i43_reg_380_reg[15]_0 ),
        .I2(\retval_0_i43_reg_380_reg[15]_1 [1]),
        .O(\div_3_loc_fu_134_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[14]_i_1 
       (.I0(\retval_0_i43_reg_380_reg[15] [2]),
        .I1(\retval_0_i43_reg_380_reg[15]_0 ),
        .I2(\retval_0_i43_reg_380_reg[15]_1 [2]),
        .O(\div_3_loc_fu_134_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \retval_0_i43_reg_380[15]_i_2 
       (.I0(\retval_0_i43_reg_380_reg[15] [3]),
        .I1(\retval_0_i43_reg_380_reg[15]_0 ),
        .I2(\retval_0_i43_reg_380_reg[15]_1 [3]),
        .O(\div_3_loc_fu_134_reg[15] [3]));
  LUT3 #(
    .INIT(8'h8F)) 
    sum_fu_1029_p2_carry__0_i_1
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_87),
        .O(DI));
  LUT4 #(
    .INIT(16'h8F70)) 
    sum_fu_1029_p2_carry__0_i_2
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_87),
        .I3(L_denum_reg_1601[15]),
        .O(\icmp_ln55_reg_1636_reg[0] [7]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry__0_i_3
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_88),
        .I3(L_denum_reg_1601[14]),
        .O(\icmp_ln55_reg_1636_reg[0] [6]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry__0_i_4
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_89),
        .I3(L_denum_reg_1601[13]),
        .O(\icmp_ln55_reg_1636_reg[0] [5]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry__0_i_5
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_90),
        .I3(L_denum_reg_1601[12]),
        .O(\icmp_ln55_reg_1636_reg[0] [4]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry__0_i_6
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_91),
        .I3(L_denum_reg_1601[11]),
        .O(\icmp_ln55_reg_1636_reg[0] [3]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry__0_i_7
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_92),
        .I3(L_denum_reg_1601[10]),
        .O(\icmp_ln55_reg_1636_reg[0] [2]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry__0_i_8
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_93),
        .I3(L_denum_reg_1601[9]),
        .O(\icmp_ln55_reg_1636_reg[0] [1]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry__0_i_9
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_94),
        .I3(L_denum_reg_1601[8]),
        .O(\icmp_ln55_reg_1636_reg[0] [0]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry_i_1
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_95),
        .I3(L_denum_reg_1601[7]),
        .O(\icmp_ln55_reg_1636_reg[0]_0 [7]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry_i_2
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_96),
        .I3(L_denum_reg_1601[6]),
        .O(\icmp_ln55_reg_1636_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry_i_3
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_97),
        .I3(L_denum_reg_1601[5]),
        .O(\icmp_ln55_reg_1636_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry_i_4
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_98),
        .I3(L_denum_reg_1601[4]),
        .O(\icmp_ln55_reg_1636_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry_i_5
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_99),
        .I3(L_denum_reg_1601[3]),
        .O(\icmp_ln55_reg_1636_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry_i_6
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_100),
        .I3(L_denum_reg_1601[2]),
        .O(\icmp_ln55_reg_1636_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry_i_7
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_101),
        .I3(L_denum_reg_1601[1]),
        .O(\icmp_ln55_reg_1636_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1029_p2_carry_i_8
       (.I0(sum_fu_1029_p2_carry__0),
        .I1(sum_fu_1029_p2_carry__0_0),
        .I2(p_reg_reg_n_102),
        .I3(L_denum_reg_1601[0]),
        .O(\icmp_ln55_reg_1636_reg[0]_0 [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
   (PCOUT,
    A,
    ap_clk,
    indata_q1,
    CEA2,
    indata_q0,
    Q);
  output [47:0]PCOUT;
  output [15:0]A;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA2;
  input [15:0]indata_q0;
  input [0:0]Q;

  wire [15:0]A;
  wire CEA2;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.B(A),
        .CEA2(CEA2),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12
   (CEA2,
    PCOUT,
    ap_clk,
    A,
    indata_q1,
    Q,
    DSP_ALU_INST);
  output CEA2;
  output [47:0]PCOUT;
  input ap_clk;
  input [15:0]A;
  input [15:0]indata_q1;
  input [1:0]Q;
  input [15:0]DSP_ALU_INST;

  wire [15:0]A;
  wire CEA2;
  wire [15:0]DSP_ALU_INST;
  wire [47:0]PCOUT;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_23 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .CEB1(CEA2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13
   (P,
    ram_reg_bram_0,
    S,
    ram_reg_bram_0_0,
    DI,
    ram_reg_bram_0_1,
    CEA2,
    ap_clk,
    A,
    indata_q1,
    Q,
    q0,
    \add_ln120_reg_1688_reg[31] );
  output [31:0]P;
  output [0:0]ram_reg_bram_0;
  output [0:0]S;
  output [0:0]ram_reg_bram_0_0;
  output [0:0]DI;
  output [1:0]ram_reg_bram_0_1;
  input CEA2;
  input ap_clk;
  input [15:0]A;
  input [15:0]indata_q1;
  input [0:0]Q;
  input [4:0]q0;
  input [3:0]\add_ln120_reg_1688_reg[31] ;

  wire [15:0]A;
  wire CEA2;
  wire [0:0]DI;
  wire [31:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [3:0]\add_ln120_reg_1688_reg[31] ;
  wire ap_clk;
  wire [15:0]indata_q1;
  wire [4:0]q0;
  wire [0:0]ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;
  wire [1:0]ram_reg_bram_0_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_22 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .CEA2(CEA2),
        .DI(DI),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln120_reg_1688_reg[31] (\add_ln120_reg_1688_reg[31] ),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1),
        .q0(q0),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    \add_ln115_reg_1709_reg[39] ,
    CO);
  output [32:0]P;
  output [0:0]S;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input [2:0]\add_ln115_reg_1709_reg[39] ;
  input [0:0]CO;

  wire [0:0]CO;
  wire [15:0]DSP_ALU_INST;
  wire [32:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [2:0]\add_ln115_reg_1709_reg[39] ;
  wire ap_clk;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_21 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.CO(CO),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln115_reg_1709_reg[39] (\add_ln115_reg_1709_reg[39] ),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15
   (P,
    A,
    Q,
    ap_clk,
    indata_q0,
    CEA2,
    indata_q1);
  output [32:0]P;
  output [15:0]A;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input CEA2;
  input [15:0]indata_q1;

  wire [15:0]A;
  wire CEA2;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_20 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.B(A),
        .CEA2(CEA2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_16
   (D,
    Q,
    ap_clk,
    indata_q1,
    CEA2,
    indata_q0,
    A,
    \add_ln121_reg_1734_reg[63] ,
    DI,
    S,
    \add_ln121_reg_1734_reg[47] ,
    \add_ln121_reg_1734_reg[55] ,
    \add_ln121_reg_1734_reg[63]_0 );
  output [63:0]D;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA2;
  input [15:0]indata_q0;
  input [15:0]A;
  input [61:0]\add_ln121_reg_1734_reg[63] ;
  input [0:0]DI;
  input [6:0]S;
  input [7:0]\add_ln121_reg_1734_reg[47] ;
  input [7:0]\add_ln121_reg_1734_reg[55] ;
  input [7:0]\add_ln121_reg_1734_reg[63]_0 ;

  wire [15:0]A;
  wire CEA2;
  wire [63:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [6:0]S;
  wire [7:0]\add_ln121_reg_1734_reg[47] ;
  wire [7:0]\add_ln121_reg_1734_reg[55] ;
  wire [61:0]\add_ln121_reg_1734_reg[63] ;
  wire [7:0]\add_ln121_reg_1734_reg[63]_0 ;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .CEA2(CEA2),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .\add_ln121_reg_1734_reg[47] (\add_ln121_reg_1734_reg[47] ),
        .\add_ln121_reg_1734_reg[55] (\add_ln121_reg_1734_reg[55] ),
        .\add_ln121_reg_1734_reg[63] (\add_ln121_reg_1734_reg[63] ),
        .\add_ln121_reg_1734_reg[63]_0 (\add_ln121_reg_1734_reg[63]_0 ),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3
   (D,
    Q,
    ap_clk,
    indata_q1,
    CEA2,
    indata_q0,
    A,
    \add_ln121_reg_1734_reg[63] ,
    DI,
    S,
    \add_ln121_reg_1734_reg[47] ,
    \add_ln121_reg_1734_reg[55] ,
    \add_ln121_reg_1734_reg[63]_0 );
  output [63:0]D;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA2;
  input [15:0]indata_q0;
  input [15:0]A;
  input [61:0]\add_ln121_reg_1734_reg[63] ;
  input [0:0]DI;
  input [6:0]S;
  input [7:0]\add_ln121_reg_1734_reg[47] ;
  input [7:0]\add_ln121_reg_1734_reg[55] ;
  input [7:0]\add_ln121_reg_1734_reg[63]_0 ;

  wire [15:0]A;
  wire CEA2;
  wire [63:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [6:0]S;
  wire \add_ln121_reg_1734[15]_i_2_n_12 ;
  wire \add_ln121_reg_1734[15]_i_3_n_12 ;
  wire \add_ln121_reg_1734[15]_i_4_n_12 ;
  wire \add_ln121_reg_1734[15]_i_5_n_12 ;
  wire \add_ln121_reg_1734[15]_i_6_n_12 ;
  wire \add_ln121_reg_1734[15]_i_7_n_12 ;
  wire \add_ln121_reg_1734[15]_i_8_n_12 ;
  wire \add_ln121_reg_1734[15]_i_9_n_12 ;
  wire \add_ln121_reg_1734[23]_i_2_n_12 ;
  wire \add_ln121_reg_1734[23]_i_3_n_12 ;
  wire \add_ln121_reg_1734[23]_i_4_n_12 ;
  wire \add_ln121_reg_1734[23]_i_5_n_12 ;
  wire \add_ln121_reg_1734[23]_i_6_n_12 ;
  wire \add_ln121_reg_1734[23]_i_7_n_12 ;
  wire \add_ln121_reg_1734[23]_i_8_n_12 ;
  wire \add_ln121_reg_1734[23]_i_9_n_12 ;
  wire \add_ln121_reg_1734[31]_i_2_n_12 ;
  wire \add_ln121_reg_1734[31]_i_3_n_12 ;
  wire \add_ln121_reg_1734[31]_i_4_n_12 ;
  wire \add_ln121_reg_1734[31]_i_5_n_12 ;
  wire \add_ln121_reg_1734[31]_i_6_n_12 ;
  wire \add_ln121_reg_1734[31]_i_7_n_12 ;
  wire \add_ln121_reg_1734[31]_i_8_n_12 ;
  wire \add_ln121_reg_1734[31]_i_9_n_12 ;
  wire \add_ln121_reg_1734[39]_i_10_n_12 ;
  wire \add_ln121_reg_1734[7]_i_2_n_12 ;
  wire \add_ln121_reg_1734[7]_i_3_n_12 ;
  wire \add_ln121_reg_1734[7]_i_4_n_12 ;
  wire \add_ln121_reg_1734[7]_i_5_n_12 ;
  wire \add_ln121_reg_1734[7]_i_6_n_12 ;
  wire \add_ln121_reg_1734[7]_i_7_n_12 ;
  wire \add_ln121_reg_1734[7]_i_8_n_12 ;
  wire \add_ln121_reg_1734[7]_i_9_n_12 ;
  wire \add_ln121_reg_1734_reg[15]_i_1_n_12 ;
  wire \add_ln121_reg_1734_reg[15]_i_1_n_13 ;
  wire \add_ln121_reg_1734_reg[15]_i_1_n_14 ;
  wire \add_ln121_reg_1734_reg[15]_i_1_n_15 ;
  wire \add_ln121_reg_1734_reg[15]_i_1_n_16 ;
  wire \add_ln121_reg_1734_reg[15]_i_1_n_17 ;
  wire \add_ln121_reg_1734_reg[15]_i_1_n_18 ;
  wire \add_ln121_reg_1734_reg[15]_i_1_n_19 ;
  wire \add_ln121_reg_1734_reg[23]_i_1_n_12 ;
  wire \add_ln121_reg_1734_reg[23]_i_1_n_13 ;
  wire \add_ln121_reg_1734_reg[23]_i_1_n_14 ;
  wire \add_ln121_reg_1734_reg[23]_i_1_n_15 ;
  wire \add_ln121_reg_1734_reg[23]_i_1_n_16 ;
  wire \add_ln121_reg_1734_reg[23]_i_1_n_17 ;
  wire \add_ln121_reg_1734_reg[23]_i_1_n_18 ;
  wire \add_ln121_reg_1734_reg[23]_i_1_n_19 ;
  wire \add_ln121_reg_1734_reg[31]_i_1_n_12 ;
  wire \add_ln121_reg_1734_reg[31]_i_1_n_13 ;
  wire \add_ln121_reg_1734_reg[31]_i_1_n_14 ;
  wire \add_ln121_reg_1734_reg[31]_i_1_n_15 ;
  wire \add_ln121_reg_1734_reg[31]_i_1_n_16 ;
  wire \add_ln121_reg_1734_reg[31]_i_1_n_17 ;
  wire \add_ln121_reg_1734_reg[31]_i_1_n_18 ;
  wire \add_ln121_reg_1734_reg[31]_i_1_n_19 ;
  wire \add_ln121_reg_1734_reg[39]_i_1_n_12 ;
  wire \add_ln121_reg_1734_reg[39]_i_1_n_13 ;
  wire \add_ln121_reg_1734_reg[39]_i_1_n_14 ;
  wire \add_ln121_reg_1734_reg[39]_i_1_n_15 ;
  wire \add_ln121_reg_1734_reg[39]_i_1_n_16 ;
  wire \add_ln121_reg_1734_reg[39]_i_1_n_17 ;
  wire \add_ln121_reg_1734_reg[39]_i_1_n_18 ;
  wire \add_ln121_reg_1734_reg[39]_i_1_n_19 ;
  wire [7:0]\add_ln121_reg_1734_reg[47] ;
  wire \add_ln121_reg_1734_reg[47]_i_1_n_12 ;
  wire \add_ln121_reg_1734_reg[47]_i_1_n_13 ;
  wire \add_ln121_reg_1734_reg[47]_i_1_n_14 ;
  wire \add_ln121_reg_1734_reg[47]_i_1_n_15 ;
  wire \add_ln121_reg_1734_reg[47]_i_1_n_16 ;
  wire \add_ln121_reg_1734_reg[47]_i_1_n_17 ;
  wire \add_ln121_reg_1734_reg[47]_i_1_n_18 ;
  wire \add_ln121_reg_1734_reg[47]_i_1_n_19 ;
  wire [7:0]\add_ln121_reg_1734_reg[55] ;
  wire \add_ln121_reg_1734_reg[55]_i_1_n_12 ;
  wire \add_ln121_reg_1734_reg[55]_i_1_n_13 ;
  wire \add_ln121_reg_1734_reg[55]_i_1_n_14 ;
  wire \add_ln121_reg_1734_reg[55]_i_1_n_15 ;
  wire \add_ln121_reg_1734_reg[55]_i_1_n_16 ;
  wire \add_ln121_reg_1734_reg[55]_i_1_n_17 ;
  wire \add_ln121_reg_1734_reg[55]_i_1_n_18 ;
  wire \add_ln121_reg_1734_reg[55]_i_1_n_19 ;
  wire [61:0]\add_ln121_reg_1734_reg[63] ;
  wire [7:0]\add_ln121_reg_1734_reg[63]_0 ;
  wire \add_ln121_reg_1734_reg[63]_i_1_n_13 ;
  wire \add_ln121_reg_1734_reg[63]_i_1_n_14 ;
  wire \add_ln121_reg_1734_reg[63]_i_1_n_15 ;
  wire \add_ln121_reg_1734_reg[63]_i_1_n_16 ;
  wire \add_ln121_reg_1734_reg[63]_i_1_n_17 ;
  wire \add_ln121_reg_1734_reg[63]_i_1_n_18 ;
  wire \add_ln121_reg_1734_reg[63]_i_1_n_19 ;
  wire \add_ln121_reg_1734_reg[7]_i_1_n_12 ;
  wire \add_ln121_reg_1734_reg[7]_i_1_n_13 ;
  wire \add_ln121_reg_1734_reg[7]_i_1_n_14 ;
  wire \add_ln121_reg_1734_reg[7]_i_1_n_15 ;
  wire \add_ln121_reg_1734_reg[7]_i_1_n_16 ;
  wire \add_ln121_reg_1734_reg[7]_i_1_n_17 ;
  wire \add_ln121_reg_1734_reg[7]_i_1_n_18 ;
  wire \add_ln121_reg_1734_reg[7]_i_1_n_19 ;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:7]\NLW_add_ln121_reg_1734_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[15]_i_2 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln121_reg_1734_reg[63] [15]),
        .O(\add_ln121_reg_1734[15]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[15]_i_3 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln121_reg_1734_reg[63] [14]),
        .O(\add_ln121_reg_1734[15]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[15]_i_4 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln121_reg_1734_reg[63] [13]),
        .O(\add_ln121_reg_1734[15]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[15]_i_5 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln121_reg_1734_reg[63] [12]),
        .O(\add_ln121_reg_1734[15]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[15]_i_6 
       (.I0(p_reg_reg_n_106),
        .I1(\add_ln121_reg_1734_reg[63] [11]),
        .O(\add_ln121_reg_1734[15]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[15]_i_7 
       (.I0(p_reg_reg_n_107),
        .I1(\add_ln121_reg_1734_reg[63] [10]),
        .O(\add_ln121_reg_1734[15]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[15]_i_8 
       (.I0(p_reg_reg_n_108),
        .I1(\add_ln121_reg_1734_reg[63] [9]),
        .O(\add_ln121_reg_1734[15]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[15]_i_9 
       (.I0(p_reg_reg_n_109),
        .I1(\add_ln121_reg_1734_reg[63] [8]),
        .O(\add_ln121_reg_1734[15]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[23]_i_2 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln121_reg_1734_reg[63] [23]),
        .O(\add_ln121_reg_1734[23]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[23]_i_3 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln121_reg_1734_reg[63] [22]),
        .O(\add_ln121_reg_1734[23]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[23]_i_4 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln121_reg_1734_reg[63] [21]),
        .O(\add_ln121_reg_1734[23]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[23]_i_5 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln121_reg_1734_reg[63] [20]),
        .O(\add_ln121_reg_1734[23]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[23]_i_6 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln121_reg_1734_reg[63] [19]),
        .O(\add_ln121_reg_1734[23]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[23]_i_7 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln121_reg_1734_reg[63] [18]),
        .O(\add_ln121_reg_1734[23]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[23]_i_8 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln121_reg_1734_reg[63] [17]),
        .O(\add_ln121_reg_1734[23]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[23]_i_9 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln121_reg_1734_reg[63] [16]),
        .O(\add_ln121_reg_1734[23]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[31]_i_2 
       (.I0(p_reg_reg_n_86),
        .I1(\add_ln121_reg_1734_reg[63] [31]),
        .O(\add_ln121_reg_1734[31]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[31]_i_3 
       (.I0(p_reg_reg_n_87),
        .I1(\add_ln121_reg_1734_reg[63] [30]),
        .O(\add_ln121_reg_1734[31]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[31]_i_4 
       (.I0(p_reg_reg_n_88),
        .I1(\add_ln121_reg_1734_reg[63] [29]),
        .O(\add_ln121_reg_1734[31]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[31]_i_5 
       (.I0(p_reg_reg_n_89),
        .I1(\add_ln121_reg_1734_reg[63] [28]),
        .O(\add_ln121_reg_1734[31]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[31]_i_6 
       (.I0(p_reg_reg_n_90),
        .I1(\add_ln121_reg_1734_reg[63] [27]),
        .O(\add_ln121_reg_1734[31]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[31]_i_7 
       (.I0(p_reg_reg_n_91),
        .I1(\add_ln121_reg_1734_reg[63] [26]),
        .O(\add_ln121_reg_1734[31]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[31]_i_8 
       (.I0(p_reg_reg_n_92),
        .I1(\add_ln121_reg_1734_reg[63] [25]),
        .O(\add_ln121_reg_1734[31]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[31]_i_9 
       (.I0(p_reg_reg_n_93),
        .I1(\add_ln121_reg_1734_reg[63] [24]),
        .O(\add_ln121_reg_1734[31]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[39]_i_10 
       (.I0(\add_ln121_reg_1734_reg[63] [32]),
        .I1(p_reg_reg_n_85),
        .O(\add_ln121_reg_1734[39]_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[7]_i_2 
       (.I0(p_reg_reg_n_110),
        .I1(\add_ln121_reg_1734_reg[63] [7]),
        .O(\add_ln121_reg_1734[7]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[7]_i_3 
       (.I0(p_reg_reg_n_111),
        .I1(\add_ln121_reg_1734_reg[63] [6]),
        .O(\add_ln121_reg_1734[7]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[7]_i_4 
       (.I0(p_reg_reg_n_112),
        .I1(\add_ln121_reg_1734_reg[63] [5]),
        .O(\add_ln121_reg_1734[7]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[7]_i_5 
       (.I0(p_reg_reg_n_113),
        .I1(\add_ln121_reg_1734_reg[63] [4]),
        .O(\add_ln121_reg_1734[7]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[7]_i_6 
       (.I0(p_reg_reg_n_114),
        .I1(\add_ln121_reg_1734_reg[63] [3]),
        .O(\add_ln121_reg_1734[7]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[7]_i_7 
       (.I0(p_reg_reg_n_115),
        .I1(\add_ln121_reg_1734_reg[63] [2]),
        .O(\add_ln121_reg_1734[7]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[7]_i_8 
       (.I0(p_reg_reg_n_116),
        .I1(\add_ln121_reg_1734_reg[63] [1]),
        .O(\add_ln121_reg_1734[7]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln121_reg_1734[7]_i_9 
       (.I0(p_reg_reg_n_117),
        .I1(\add_ln121_reg_1734_reg[63] [0]),
        .O(\add_ln121_reg_1734[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln121_reg_1734_reg[15]_i_1 
       (.CI(\add_ln121_reg_1734_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln121_reg_1734_reg[15]_i_1_n_12 ,\add_ln121_reg_1734_reg[15]_i_1_n_13 ,\add_ln121_reg_1734_reg[15]_i_1_n_14 ,\add_ln121_reg_1734_reg[15]_i_1_n_15 ,\add_ln121_reg_1734_reg[15]_i_1_n_16 ,\add_ln121_reg_1734_reg[15]_i_1_n_17 ,\add_ln121_reg_1734_reg[15]_i_1_n_18 ,\add_ln121_reg_1734_reg[15]_i_1_n_19 }),
        .DI({p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .O(D[15:8]),
        .S({\add_ln121_reg_1734[15]_i_2_n_12 ,\add_ln121_reg_1734[15]_i_3_n_12 ,\add_ln121_reg_1734[15]_i_4_n_12 ,\add_ln121_reg_1734[15]_i_5_n_12 ,\add_ln121_reg_1734[15]_i_6_n_12 ,\add_ln121_reg_1734[15]_i_7_n_12 ,\add_ln121_reg_1734[15]_i_8_n_12 ,\add_ln121_reg_1734[15]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln121_reg_1734_reg[23]_i_1 
       (.CI(\add_ln121_reg_1734_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln121_reg_1734_reg[23]_i_1_n_12 ,\add_ln121_reg_1734_reg[23]_i_1_n_13 ,\add_ln121_reg_1734_reg[23]_i_1_n_14 ,\add_ln121_reg_1734_reg[23]_i_1_n_15 ,\add_ln121_reg_1734_reg[23]_i_1_n_16 ,\add_ln121_reg_1734_reg[23]_i_1_n_17 ,\add_ln121_reg_1734_reg[23]_i_1_n_18 ,\add_ln121_reg_1734_reg[23]_i_1_n_19 }),
        .DI({p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101}),
        .O(D[23:16]),
        .S({\add_ln121_reg_1734[23]_i_2_n_12 ,\add_ln121_reg_1734[23]_i_3_n_12 ,\add_ln121_reg_1734[23]_i_4_n_12 ,\add_ln121_reg_1734[23]_i_5_n_12 ,\add_ln121_reg_1734[23]_i_6_n_12 ,\add_ln121_reg_1734[23]_i_7_n_12 ,\add_ln121_reg_1734[23]_i_8_n_12 ,\add_ln121_reg_1734[23]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln121_reg_1734_reg[31]_i_1 
       (.CI(\add_ln121_reg_1734_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln121_reg_1734_reg[31]_i_1_n_12 ,\add_ln121_reg_1734_reg[31]_i_1_n_13 ,\add_ln121_reg_1734_reg[31]_i_1_n_14 ,\add_ln121_reg_1734_reg[31]_i_1_n_15 ,\add_ln121_reg_1734_reg[31]_i_1_n_16 ,\add_ln121_reg_1734_reg[31]_i_1_n_17 ,\add_ln121_reg_1734_reg[31]_i_1_n_18 ,\add_ln121_reg_1734_reg[31]_i_1_n_19 }),
        .DI({p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93}),
        .O(D[31:24]),
        .S({\add_ln121_reg_1734[31]_i_2_n_12 ,\add_ln121_reg_1734[31]_i_3_n_12 ,\add_ln121_reg_1734[31]_i_4_n_12 ,\add_ln121_reg_1734[31]_i_5_n_12 ,\add_ln121_reg_1734[31]_i_6_n_12 ,\add_ln121_reg_1734[31]_i_7_n_12 ,\add_ln121_reg_1734[31]_i_8_n_12 ,\add_ln121_reg_1734[31]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln121_reg_1734_reg[39]_i_1 
       (.CI(\add_ln121_reg_1734_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln121_reg_1734_reg[39]_i_1_n_12 ,\add_ln121_reg_1734_reg[39]_i_1_n_13 ,\add_ln121_reg_1734_reg[39]_i_1_n_14 ,\add_ln121_reg_1734_reg[39]_i_1_n_15 ,\add_ln121_reg_1734_reg[39]_i_1_n_16 ,\add_ln121_reg_1734_reg[39]_i_1_n_17 ,\add_ln121_reg_1734_reg[39]_i_1_n_18 ,\add_ln121_reg_1734_reg[39]_i_1_n_19 }),
        .DI({\add_ln121_reg_1734_reg[63] [38:32],DI}),
        .O(D[39:32]),
        .S({S,\add_ln121_reg_1734[39]_i_10_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln121_reg_1734_reg[47]_i_1 
       (.CI(\add_ln121_reg_1734_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln121_reg_1734_reg[47]_i_1_n_12 ,\add_ln121_reg_1734_reg[47]_i_1_n_13 ,\add_ln121_reg_1734_reg[47]_i_1_n_14 ,\add_ln121_reg_1734_reg[47]_i_1_n_15 ,\add_ln121_reg_1734_reg[47]_i_1_n_16 ,\add_ln121_reg_1734_reg[47]_i_1_n_17 ,\add_ln121_reg_1734_reg[47]_i_1_n_18 ,\add_ln121_reg_1734_reg[47]_i_1_n_19 }),
        .DI(\add_ln121_reg_1734_reg[63] [46:39]),
        .O(D[47:40]),
        .S(\add_ln121_reg_1734_reg[47] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln121_reg_1734_reg[55]_i_1 
       (.CI(\add_ln121_reg_1734_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln121_reg_1734_reg[55]_i_1_n_12 ,\add_ln121_reg_1734_reg[55]_i_1_n_13 ,\add_ln121_reg_1734_reg[55]_i_1_n_14 ,\add_ln121_reg_1734_reg[55]_i_1_n_15 ,\add_ln121_reg_1734_reg[55]_i_1_n_16 ,\add_ln121_reg_1734_reg[55]_i_1_n_17 ,\add_ln121_reg_1734_reg[55]_i_1_n_18 ,\add_ln121_reg_1734_reg[55]_i_1_n_19 }),
        .DI(\add_ln121_reg_1734_reg[63] [54:47]),
        .O(D[55:48]),
        .S(\add_ln121_reg_1734_reg[55] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln121_reg_1734_reg[63]_i_1 
       (.CI(\add_ln121_reg_1734_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln121_reg_1734_reg[63]_i_1_CO_UNCONNECTED [7],\add_ln121_reg_1734_reg[63]_i_1_n_13 ,\add_ln121_reg_1734_reg[63]_i_1_n_14 ,\add_ln121_reg_1734_reg[63]_i_1_n_15 ,\add_ln121_reg_1734_reg[63]_i_1_n_16 ,\add_ln121_reg_1734_reg[63]_i_1_n_17 ,\add_ln121_reg_1734_reg[63]_i_1_n_18 ,\add_ln121_reg_1734_reg[63]_i_1_n_19 }),
        .DI({1'b0,\add_ln121_reg_1734_reg[63] [61:55]}),
        .O(D[63:56]),
        .S(\add_ln121_reg_1734_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln121_reg_1734_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln121_reg_1734_reg[7]_i_1_n_12 ,\add_ln121_reg_1734_reg[7]_i_1_n_13 ,\add_ln121_reg_1734_reg[7]_i_1_n_14 ,\add_ln121_reg_1734_reg[7]_i_1_n_15 ,\add_ln121_reg_1734_reg[7]_i_1_n_16 ,\add_ln121_reg_1734_reg[7]_i_1_n_17 ,\add_ln121_reg_1734_reg[7]_i_1_n_18 ,\add_ln121_reg_1734_reg[7]_i_1_n_19 }),
        .DI({p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .O(D[7:0]),
        .S({\add_ln121_reg_1734[7]_i_2_n_12 ,\add_ln121_reg_1734[7]_i_3_n_12 ,\add_ln121_reg_1734[7]_i_4_n_12 ,\add_ln121_reg_1734[7]_i_5_n_12 ,\add_ln121_reg_1734[7]_i_6_n_12 ,\add_ln121_reg_1734[7]_i_7_n_12 ,\add_ln121_reg_1734[7]_i_8_n_12 ,\add_ln121_reg_1734[7]_i_9_n_12 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q0[15],indata_q0[15],indata_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA2),
        .CEA2(Q[2]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_20
   (P,
    B,
    Q,
    ap_clk,
    indata_q0,
    CEA2,
    indata_q1);
  output [32:0]P;
  output [15:0]B;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input CEA2;
  input [15:0]indata_q1;

  wire [15:0]B;
  wire CEA2;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q0[15],indata_q0[15],indata_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_1
       (.I0(indata_q1[15]),
        .I1(Q[1]),
        .I2(indata_q0[15]),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_10
       (.I0(indata_q1[6]),
        .I1(Q[1]),
        .I2(indata_q0[6]),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_11
       (.I0(indata_q1[5]),
        .I1(Q[1]),
        .I2(indata_q0[5]),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_12
       (.I0(indata_q1[4]),
        .I1(Q[1]),
        .I2(indata_q0[4]),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_13
       (.I0(indata_q1[3]),
        .I1(Q[1]),
        .I2(indata_q0[3]),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_14
       (.I0(indata_q1[2]),
        .I1(Q[1]),
        .I2(indata_q0[2]),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_15
       (.I0(indata_q1[1]),
        .I1(Q[1]),
        .I2(indata_q0[1]),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_16
       (.I0(indata_q1[0]),
        .I1(Q[1]),
        .I2(indata_q0[0]),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_2
       (.I0(indata_q1[14]),
        .I1(Q[1]),
        .I2(indata_q0[14]),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_3
       (.I0(indata_q1[13]),
        .I1(Q[1]),
        .I2(indata_q0[13]),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_4
       (.I0(indata_q1[12]),
        .I1(Q[1]),
        .I2(indata_q0[12]),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_5
       (.I0(indata_q1[11]),
        .I1(Q[1]),
        .I2(indata_q0[11]),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_6
       (.I0(indata_q1[10]),
        .I1(Q[1]),
        .I2(indata_q0[10]),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_7
       (.I0(indata_q1[9]),
        .I1(Q[1]),
        .I2(indata_q0[9]),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_8
       (.I0(indata_q1[8]),
        .I1(Q[1]),
        .I2(indata_q0[8]),
        .O(B[8]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_9
       (.I0(indata_q1[7]),
        .I1(Q[1]),
        .I2(indata_q0[7]),
        .O(B[7]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA2),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEA2),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_21
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    \add_ln115_reg_1709_reg[39] ,
    CO);
  output [32:0]P;
  output [0:0]S;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input [2:0]\add_ln115_reg_1709_reg[39] ;
  input [0:0]CO;

  wire [0:0]CO;
  wire [15:0]DSP_ALU_INST;
  wire [32:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [2:0]\add_ln115_reg_1709_reg[39] ;
  wire ap_clk;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFBB0044F)) 
    \add_ln115_reg_1709[39]_i_10 
       (.I0(\add_ln115_reg_1709_reg[39] [0]),
        .I1(P[32]),
        .I2(\add_ln115_reg_1709_reg[39] [1]),
        .I3(CO),
        .I4(\add_ln115_reg_1709_reg[39] [2]),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_22
   (P,
    ram_reg_bram_0,
    S,
    ram_reg_bram_0_0,
    DI,
    ram_reg_bram_0_1,
    CEA2,
    ap_clk,
    A,
    indata_q1,
    Q,
    q0,
    \add_ln120_reg_1688_reg[31] );
  output [31:0]P;
  output [0:0]ram_reg_bram_0;
  output [0:0]S;
  output [0:0]ram_reg_bram_0_0;
  output [0:0]DI;
  output [1:0]ram_reg_bram_0_1;
  input CEA2;
  input ap_clk;
  input [15:0]A;
  input [15:0]indata_q1;
  input [0:0]Q;
  input [4:0]q0;
  input [3:0]\add_ln120_reg_1688_reg[31] ;

  wire [15:0]A;
  wire CEA2;
  wire [0:0]DI;
  wire [31:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [3:0]\add_ln120_reg_1688_reg[31] ;
  wire ap_clk;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire p_reg_reg_n_117;
  wire [4:0]q0;
  wire [0:0]ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;
  wire [1:0]ram_reg_bram_0_1;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln120_reg_1688[31]_i_10 
       (.I0(P[30]),
        .I1(\add_ln120_reg_1688_reg[31] [3]),
        .I2(q0[3]),
        .I3(q0[2]),
        .I4(P[29]),
        .I5(\add_ln120_reg_1688_reg[31] [2]),
        .O(S));
  LUT5 #(
    .INIT(32'h96966996)) 
    \add_ln120_reg_1688[39]_i_11 
       (.I0(ram_reg_bram_0),
        .I1(q0[4]),
        .I2(P[31]),
        .I3(\add_ln120_reg_1688_reg[31] [3]),
        .I4(q0[3]),
        .O(ram_reg_bram_0_0));
  LUT3 #(
    .INIT(8'h28)) 
    \add_ln120_reg_1688[39]_i_3 
       (.I0(P[30]),
        .I1(q0[3]),
        .I2(\add_ln120_reg_1688_reg[31] [3]),
        .O(ram_reg_bram_0));
  (* HLUTNM = "lutpair153" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[7]_i_15 
       (.I0(\add_ln120_reg_1688_reg[31] [1]),
        .I1(P[0]),
        .I2(q0[1]),
        .I3(DI),
        .O(ram_reg_bram_0_1[1]));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln120_reg_1688[7]_i_16 
       (.I0(p_reg_reg_n_117),
        .I1(\add_ln120_reg_1688_reg[31] [0]),
        .I2(q0[0]),
        .O(ram_reg_bram_0_1[0]));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[7]_i_8 
       (.I0(p_reg_reg_n_117),
        .I1(\add_ln120_reg_1688_reg[31] [0]),
        .I2(q0[0]),
        .O(DI));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEA2),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_23
   (CEB1,
    PCOUT,
    ap_clk,
    A,
    indata_q1,
    Q,
    DSP_ALU_INST);
  output CEB1;
  output [47:0]PCOUT;
  input ap_clk;
  input [15:0]A;
  input [15:0]indata_q1;
  input [1:0]Q;
  input [15:0]DSP_ALU_INST;

  wire [15:0]A;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [47:0]PCOUT;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(CEB1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24
   (PCOUT,
    B,
    ap_clk,
    indata_q1,
    CEA2,
    indata_q0,
    Q);
  output [47:0]PCOUT;
  output [15:0]B;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA2;
  input [15:0]indata_q0;
  input [0:0]Q;

  wire [15:0]B;
  wire CEA2;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10
       (.I0(indata_q0[7]),
        .I1(Q),
        .I2(indata_q1[7]),
        .O(B[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11
       (.I0(indata_q0[6]),
        .I1(Q),
        .I2(indata_q1[6]),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12
       (.I0(indata_q0[5]),
        .I1(Q),
        .I2(indata_q1[5]),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13
       (.I0(indata_q0[4]),
        .I1(Q),
        .I2(indata_q1[4]),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14
       (.I0(indata_q0[3]),
        .I1(Q),
        .I2(indata_q1[3]),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15
       (.I0(indata_q0[2]),
        .I1(Q),
        .I2(indata_q1[2]),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16
       (.I0(indata_q0[1]),
        .I1(Q),
        .I2(indata_q1[1]),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17
       (.I0(indata_q0[0]),
        .I1(Q),
        .I2(indata_q1[0]),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2
       (.I0(indata_q0[15]),
        .I1(Q),
        .I2(indata_q1[15]),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3
       (.I0(indata_q0[14]),
        .I1(Q),
        .I2(indata_q1[14]),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4
       (.I0(indata_q0[13]),
        .I1(Q),
        .I2(indata_q1[13]),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5
       (.I0(indata_q0[12]),
        .I1(Q),
        .I2(indata_q1[12]),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6
       (.I0(indata_q0[11]),
        .I1(Q),
        .I2(indata_q1[11]),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7
       (.I0(indata_q0[10]),
        .I1(Q),
        .I2(indata_q1[10]),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8
       (.I0(indata_q0[9]),
        .I1(Q),
        .I2(indata_q1[9]),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9
       (.I0(indata_q0[8]),
        .I1(Q),
        .I2(indata_q1[8]),
        .O(B[8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1
   (P,
    S,
    ap_clk_0,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    O,
    CO,
    \add_ln115_reg_1709_reg[39] ,
    \add_ln115_reg_1709_reg[39]_0 ,
    \add_ln115_reg_1709_reg[39]_i_13 );
  output [32:0]P;
  output [0:0]S;
  output [0:0]ap_clk_0;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [0:0]O;
  input [0:0]CO;
  input [1:0]\add_ln115_reg_1709_reg[39] ;
  input [0:0]\add_ln115_reg_1709_reg[39]_0 ;
  input [0:0]\add_ln115_reg_1709_reg[39]_i_13 ;

  wire [0:0]CO;
  wire [0:0]O;
  wire [32:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [0:0]S;
  wire [1:0]\add_ln115_reg_1709_reg[39] ;
  wire [0:0]\add_ln115_reg_1709_reg[39]_0 ;
  wire [0:0]\add_ln115_reg_1709_reg[39]_i_13 ;
  wire ap_clk;
  wire [0:0]ap_clk_0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_19 Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U
       (.CO(CO),
        .O(O),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .S(S),
        .\add_ln115_reg_1709_reg[39] (\add_ln115_reg_1709_reg[39] ),
        .\add_ln115_reg_1709_reg[39]_0 (\add_ln115_reg_1709_reg[39]_0 ),
        .\add_ln115_reg_1709_reg[39]_i_13 (\add_ln115_reg_1709_reg[39]_i_13 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_17
   (P,
    S,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    \add_ln119_reg_1729_reg[39] ,
    \add_ln119_reg_1729_reg[39]_0 );
  output [32:0]P;
  output [1:0]S;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [2:0]\add_ln119_reg_1729_reg[39] ;
  input [0:0]\add_ln119_reg_1729_reg[39]_0 ;

  wire [32:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [1:0]S;
  wire [2:0]\add_ln119_reg_1729_reg[39] ;
  wire [0:0]\add_ln119_reg_1729_reg[39]_0 ;
  wire ap_clk;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4 Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U
       (.P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .S(S),
        .\add_ln119_reg_1729_reg[39] (\add_ln119_reg_1729_reg[39] ),
        .\add_ln119_reg_1729_reg[39]_0 (\add_ln119_reg_1729_reg[39]_0 ),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4
   (P,
    S,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    \add_ln119_reg_1729_reg[39] ,
    \add_ln119_reg_1729_reg[39]_0 );
  output [32:0]P;
  output [1:0]S;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [2:0]\add_ln119_reg_1729_reg[39] ;
  input [0:0]\add_ln119_reg_1729_reg[39]_0 ;

  wire [32:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [1:0]S;
  wire [2:0]\add_ln119_reg_1729_reg[39] ;
  wire [0:0]\add_ln119_reg_1729_reg[39]_0 ;
  wire ap_clk;
  wire [15:0]indata_q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \add_ln119_reg_1729[39]_i_10 
       (.I0(\add_ln119_reg_1729_reg[39] [0]),
        .I1(\add_ln119_reg_1729_reg[39]_0 ),
        .I2(\add_ln119_reg_1729_reg[39] [1]),
        .I3(P[32]),
        .I4(\add_ln119_reg_1729_reg[39] [2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h3C69963C)) 
    \add_ln119_reg_1729[39]_i_11 
       (.I0(P[31]),
        .I1(P[32]),
        .I2(\add_ln119_reg_1729_reg[39] [1]),
        .I3(\add_ln119_reg_1729_reg[39] [0]),
        .I4(\add_ln119_reg_1729_reg[39]_0 ),
        .O(S[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_19
   (P,
    S,
    ap_clk_0,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    O,
    CO,
    \add_ln115_reg_1709_reg[39] ,
    \add_ln115_reg_1709_reg[39]_0 ,
    \add_ln115_reg_1709_reg[39]_i_13 );
  output [32:0]P;
  output [0:0]S;
  output [0:0]ap_clk_0;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [0:0]O;
  input [0:0]CO;
  input [1:0]\add_ln115_reg_1709_reg[39] ;
  input [0:0]\add_ln115_reg_1709_reg[39]_0 ;
  input [0:0]\add_ln115_reg_1709_reg[39]_i_13 ;

  wire [0:0]CO;
  wire [0:0]O;
  wire [32:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [0:0]S;
  wire [1:0]\add_ln115_reg_1709_reg[39] ;
  wire [0:0]\add_ln115_reg_1709_reg[39]_0 ;
  wire [0:0]\add_ln115_reg_1709_reg[39]_i_13 ;
  wire ap_clk;
  wire [0:0]ap_clk_0;
  wire [15:0]indata_q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hC39669C3)) 
    \add_ln115_reg_1709[39]_i_11 
       (.I0(O),
        .I1(CO),
        .I2(\add_ln115_reg_1709_reg[39] [1]),
        .I3(\add_ln115_reg_1709_reg[39] [0]),
        .I4(\add_ln115_reg_1709_reg[39]_0 ),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_reg_1709[39]_i_16 
       (.I0(P[32]),
        .I1(\add_ln115_reg_1709_reg[39]_i_13 ),
        .O(ap_clk_0));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1
   (D,
    \icmp_ln40_12_reg_1489_reg[0] ,
    LARc_q1,
    \icmp_ln40_12_reg_1489_reg[0]_0 ,
    Q);
  output [6:0]D;
  output \icmp_ln40_12_reg_1489_reg[0] ;
  input [15:0]LARc_q1;
  input \icmp_ln40_12_reg_1489_reg[0]_0 ;
  input [0:0]Q;

  wire [6:0]D;
  wire [15:0]LARc_q1;
  wire [0:0]Q;
  wire \icmp_ln40_12_reg_1489[0]_i_2_n_12 ;
  wire \icmp_ln40_12_reg_1489_reg[0] ;
  wire \icmp_ln40_12_reg_1489_reg[0]_0 ;
  wire [15:1]sext_ln39_9_fu_835_p1;
  wire \tmp_4_reg_1494[0]_i_2_n_12 ;
  wire \tmp_4_reg_1494[2]_i_2_n_12 ;
  wire \tmp_4_reg_1494[2]_i_3_n_12 ;
  wire \tmp_4_reg_1494[6]_i_2_n_12 ;
  wire \tmp_4_reg_1494[6]_i_3_n_12 ;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h3A)) 
    \icmp_ln40_12_reg_1489[0]_i_1 
       (.I0(\icmp_ln40_12_reg_1489_reg[0]_0 ),
        .I1(\icmp_ln40_12_reg_1489[0]_i_2_n_12 ),
        .I2(Q),
        .O(\icmp_ln40_12_reg_1489_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBFBFFFF)) 
    \icmp_ln40_12_reg_1489[0]_i_2 
       (.I0(\tmp_4_reg_1494[6]_i_3_n_12 ),
        .I1(sext_ln39_9_fu_835_p1[13]),
        .I2(\tmp_4_reg_1494[6]_i_2_n_12 ),
        .I3(sext_ln39_9_fu_835_p1[12]),
        .I4(sext_ln39_9_fu_835_p1[14]),
        .I5(sext_ln39_9_fu_835_p1[15]),
        .O(\icmp_ln40_12_reg_1489[0]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h5666)) 
    \tmp_4_reg_1494[0]_i_1 
       (.I0(sext_ln39_9_fu_835_p1[9]),
        .I1(sext_ln39_9_fu_835_p1[8]),
        .I2(sext_ln39_9_fu_835_p1[7]),
        .I3(\tmp_4_reg_1494[0]_i_2_n_12 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \tmp_4_reg_1494[0]_i_2 
       (.I0(sext_ln39_9_fu_835_p1[6]),
        .I1(sext_ln39_9_fu_835_p1[3]),
        .I2(sext_ln39_9_fu_835_p1[2]),
        .I3(sext_ln39_9_fu_835_p1[1]),
        .I4(sext_ln39_9_fu_835_p1[4]),
        .I5(sext_ln39_9_fu_835_p1[5]),
        .O(\tmp_4_reg_1494[0]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h59AA0000)) 
    \tmp_4_reg_1494[1]_i_1 
       (.I0(sext_ln39_9_fu_835_p1[10]),
        .I1(\tmp_4_reg_1494[2]_i_3_n_12 ),
        .I2(sext_ln39_9_fu_835_p1[8]),
        .I3(sext_ln39_9_fu_835_p1[9]),
        .I4(\tmp_4_reg_1494[2]_i_2_n_12 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4888484888888888)) 
    \tmp_4_reg_1494[2]_i_1 
       (.I0(sext_ln39_9_fu_835_p1[11]),
        .I1(\tmp_4_reg_1494[2]_i_2_n_12 ),
        .I2(sext_ln39_9_fu_835_p1[9]),
        .I3(sext_ln39_9_fu_835_p1[8]),
        .I4(\tmp_4_reg_1494[2]_i_3_n_12 ),
        .I5(sext_ln39_9_fu_835_p1[10]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    \tmp_4_reg_1494[2]_i_2 
       (.I0(sext_ln39_9_fu_835_p1[15]),
        .I1(sext_ln39_9_fu_835_p1[14]),
        .I2(sext_ln39_9_fu_835_p1[12]),
        .I3(\tmp_4_reg_1494[6]_i_2_n_12 ),
        .I4(sext_ln39_9_fu_835_p1[13]),
        .O(\tmp_4_reg_1494[2]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_4_reg_1494[2]_i_3 
       (.I0(sext_ln39_9_fu_835_p1[7]),
        .I1(\tmp_4_reg_1494[0]_i_2_n_12 ),
        .O(\tmp_4_reg_1494[2]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFF0800FF00F7FF00)) 
    \tmp_4_reg_1494[3]_i_1 
       (.I0(sext_ln39_9_fu_835_p1[13]),
        .I1(sext_ln39_9_fu_835_p1[14]),
        .I2(sext_ln39_9_fu_835_p1[15]),
        .I3(\tmp_4_reg_1494[6]_i_2_n_12 ),
        .I4(sext_ln39_9_fu_835_p1[12]),
        .I5(\tmp_4_reg_1494[6]_i_3_n_12 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h999933B3CCCC9999)) 
    \tmp_4_reg_1494[4]_i_1 
       (.I0(\tmp_4_reg_1494[6]_i_3_n_12 ),
        .I1(sext_ln39_9_fu_835_p1[13]),
        .I2(sext_ln39_9_fu_835_p1[14]),
        .I3(sext_ln39_9_fu_835_p1[15]),
        .I4(\tmp_4_reg_1494[6]_i_2_n_12 ),
        .I5(sext_ln39_9_fu_835_p1[12]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hDF22FF0044BBFF00)) 
    \tmp_4_reg_1494[5]_i_1 
       (.I0(sext_ln39_9_fu_835_p1[12]),
        .I1(\tmp_4_reg_1494[6]_i_2_n_12 ),
        .I2(sext_ln39_9_fu_835_p1[15]),
        .I3(sext_ln39_9_fu_835_p1[14]),
        .I4(sext_ln39_9_fu_835_p1[13]),
        .I5(\tmp_4_reg_1494[6]_i_3_n_12 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAA2AAAAA6A66AAAA)) 
    \tmp_4_reg_1494[6]_i_1 
       (.I0(sext_ln39_9_fu_835_p1[15]),
        .I1(sext_ln39_9_fu_835_p1[14]),
        .I2(sext_ln39_9_fu_835_p1[12]),
        .I3(\tmp_4_reg_1494[6]_i_2_n_12 ),
        .I4(sext_ln39_9_fu_835_p1[13]),
        .I5(\tmp_4_reg_1494[6]_i_3_n_12 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tmp_4_reg_1494[6]_i_2 
       (.I0(sext_ln39_9_fu_835_p1[9]),
        .I1(sext_ln39_9_fu_835_p1[8]),
        .I2(sext_ln39_9_fu_835_p1[7]),
        .I3(\tmp_4_reg_1494[0]_i_2_n_12 ),
        .I4(sext_ln39_9_fu_835_p1[10]),
        .I5(sext_ln39_9_fu_835_p1[11]),
        .O(\tmp_4_reg_1494[6]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h4CCCCC4CCCCCCCCC)) 
    \tmp_4_reg_1494[6]_i_3 
       (.I0(sext_ln39_9_fu_835_p1[11]),
        .I1(\tmp_4_reg_1494[2]_i_2_n_12 ),
        .I2(sext_ln39_9_fu_835_p1[9]),
        .I3(sext_ln39_9_fu_835_p1[8]),
        .I4(\tmp_4_reg_1494[2]_i_3_n_12 ),
        .I5(sext_ln39_9_fu_835_p1[10]),
        .O(\tmp_4_reg_1494[6]_i_3_n_12 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:31],sext_ln39_9_fu_835_p1,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_15ns_31_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_6
   (D,
    S,
    DI,
    \icmp_ln40_16_reg_1519_reg[0] ,
    LARc_q1,
    CO,
    \icmp_ln40_16_reg_1519_reg[0]_0 ,
    Q);
  output [6:0]D;
  output [1:0]S;
  output [0:0]DI;
  output \icmp_ln40_16_reg_1519_reg[0] ;
  input [15:0]LARc_q1;
  input [0:0]CO;
  input \icmp_ln40_16_reg_1519_reg[0]_0 ;
  input [0:0]Q;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]DI;
  wire [15:0]LARc_q1;
  wire [0:0]Q;
  wire [1:0]S;
  wire \icmp_ln40_16_reg_1519[0]_i_2_n_12 ;
  wire \icmp_ln40_16_reg_1519_reg[0] ;
  wire \icmp_ln40_16_reg_1519_reg[0]_0 ;
  wire [15:0]sext_ln39_13_fu_1155_p1;
  wire \tmp_6_reg_1524[4]_i_2_n_12 ;
  wire \tmp_6_reg_1524[6]_i_2_n_12 ;
  wire \tmp_6_reg_1524[6]_i_3_n_12 ;
  wire \tmp_6_reg_1524[6]_i_4_n_12 ;
  wire \tmp_6_reg_1524[6]_i_5_n_12 ;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h4B)) 
    icmp_ln40_15_fu_1165_p2_carry_i_1
       (.I0(sext_ln39_13_fu_1155_p1[14]),
        .I1(\tmp_6_reg_1524[6]_i_3_n_12 ),
        .I2(sext_ln39_13_fu_1155_p1[15]),
        .O(DI));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln40_15_fu_1165_p2_carry_i_2
       (.I0(sext_ln39_13_fu_1155_p1[15]),
        .I1(sext_ln39_13_fu_1155_p1[14]),
        .I2(\tmp_6_reg_1524[6]_i_3_n_12 ),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h82)) 
    icmp_ln40_15_fu_1165_p2_carry_i_3
       (.I0(sext_ln39_13_fu_1155_p1[15]),
        .I1(\tmp_6_reg_1524[6]_i_3_n_12 ),
        .I2(sext_ln39_13_fu_1155_p1[14]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00004B4BFF00FF00)) 
    \icmp_ln40_16_reg_1519[0]_i_1 
       (.I0(sext_ln39_13_fu_1155_p1[14]),
        .I1(\tmp_6_reg_1524[6]_i_3_n_12 ),
        .I2(sext_ln39_13_fu_1155_p1[15]),
        .I3(\icmp_ln40_16_reg_1519_reg[0]_0 ),
        .I4(\icmp_ln40_16_reg_1519[0]_i_2_n_12 ),
        .I5(Q),
        .O(\icmp_ln40_16_reg_1519_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \icmp_ln40_16_reg_1519[0]_i_2 
       (.I0(sext_ln39_13_fu_1155_p1[14]),
        .I1(CO),
        .I2(\tmp_6_reg_1524[6]_i_2_n_12 ),
        .I3(\tmp_6_reg_1524[6]_i_3_n_12 ),
        .O(\icmp_ln40_16_reg_1519[0]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \tmp_6_reg_1524[0]_i_1 
       (.I0(\tmp_6_reg_1524[6]_i_2_n_12 ),
        .I1(sext_ln39_13_fu_1155_p1[9]),
        .I2(CO),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \tmp_6_reg_1524[1]_i_1 
       (.I0(\tmp_6_reg_1524[6]_i_2_n_12 ),
        .I1(sext_ln39_13_fu_1155_p1[9]),
        .I2(sext_ln39_13_fu_1155_p1[10]),
        .I3(CO),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h0000FB04)) 
    \tmp_6_reg_1524[2]_i_1 
       (.I0(sext_ln39_13_fu_1155_p1[9]),
        .I1(\tmp_6_reg_1524[6]_i_2_n_12 ),
        .I2(sext_ln39_13_fu_1155_p1[10]),
        .I3(sext_ln39_13_fu_1155_p1[11]),
        .I4(CO),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h5555554500000010)) 
    \tmp_6_reg_1524[3]_i_1 
       (.I0(CO),
        .I1(sext_ln39_13_fu_1155_p1[10]),
        .I2(\tmp_6_reg_1524[6]_i_2_n_12 ),
        .I3(sext_ln39_13_fu_1155_p1[9]),
        .I4(sext_ln39_13_fu_1155_p1[11]),
        .I5(sext_ln39_13_fu_1155_p1[12]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h41)) 
    \tmp_6_reg_1524[4]_i_1 
       (.I0(CO),
        .I1(sext_ln39_13_fu_1155_p1[13]),
        .I2(\tmp_6_reg_1524[4]_i_2_n_12 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \tmp_6_reg_1524[4]_i_2 
       (.I0(sext_ln39_13_fu_1155_p1[12]),
        .I1(sext_ln39_13_fu_1155_p1[11]),
        .I2(sext_ln39_13_fu_1155_p1[9]),
        .I3(\tmp_6_reg_1524[6]_i_2_n_12 ),
        .I4(sext_ln39_13_fu_1155_p1[10]),
        .O(\tmp_6_reg_1524[4]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h1222)) 
    \tmp_6_reg_1524[5]_i_1 
       (.I0(sext_ln39_13_fu_1155_p1[14]),
        .I1(CO),
        .I2(\tmp_6_reg_1524[6]_i_2_n_12 ),
        .I3(\tmp_6_reg_1524[6]_i_3_n_12 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFDFFCECC)) 
    \tmp_6_reg_1524[6]_i_1 
       (.I0(\tmp_6_reg_1524[6]_i_2_n_12 ),
        .I1(CO),
        .I2(sext_ln39_13_fu_1155_p1[14]),
        .I3(\tmp_6_reg_1524[6]_i_3_n_12 ),
        .I4(sext_ln39_13_fu_1155_p1[15]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0045)) 
    \tmp_6_reg_1524[6]_i_2 
       (.I0(sext_ln39_13_fu_1155_p1[7]),
        .I1(\tmp_6_reg_1524[6]_i_4_n_12 ),
        .I2(sext_ln39_13_fu_1155_p1[6]),
        .I3(sext_ln39_13_fu_1155_p1[8]),
        .O(\tmp_6_reg_1524[6]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h00A2AAAA)) 
    \tmp_6_reg_1524[6]_i_3 
       (.I0(\tmp_6_reg_1524[6]_i_5_n_12 ),
        .I1(sext_ln39_13_fu_1155_p1[6]),
        .I2(\tmp_6_reg_1524[6]_i_4_n_12 ),
        .I3(sext_ln39_13_fu_1155_p1[7]),
        .I4(sext_ln39_13_fu_1155_p1[8]),
        .O(\tmp_6_reg_1524[6]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h000000005555777F)) 
    \tmp_6_reg_1524[6]_i_4 
       (.I0(sext_ln39_13_fu_1155_p1[4]),
        .I1(sext_ln39_13_fu_1155_p1[2]),
        .I2(sext_ln39_13_fu_1155_p1[0]),
        .I3(sext_ln39_13_fu_1155_p1[1]),
        .I4(sext_ln39_13_fu_1155_p1[3]),
        .I5(sext_ln39_13_fu_1155_p1[5]),
        .O(\tmp_6_reg_1524[6]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_6_reg_1524[6]_i_5 
       (.I0(sext_ln39_13_fu_1155_p1[12]),
        .I1(sext_ln39_13_fu_1155_p1[10]),
        .I2(sext_ln39_13_fu_1155_p1[9]),
        .I3(sext_ln39_13_fu_1155_p1[13]),
        .I4(sext_ln39_13_fu_1155_p1[11]),
        .O(\tmp_6_reg_1524[6]_i_5_n_12 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:31],sext_ln39_13_fu_1155_p1,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_15ns_31_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_7
   (D,
    \icmp_ln40_18_reg_1529_reg[0] ,
    S,
    DI,
    LARc_q0,
    CO,
    \icmp_ln40_18_reg_1529_reg[0]_0 ,
    Q);
  output [6:0]D;
  output \icmp_ln40_18_reg_1529_reg[0] ;
  output [1:0]S;
  output [0:0]DI;
  input [15:0]LARc_q0;
  input [0:0]CO;
  input \icmp_ln40_18_reg_1529_reg[0]_0 ;
  input [0:0]Q;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]DI;
  wire [15:0]LARc_q0;
  wire [0:0]Q;
  wire [1:0]S;
  wire icmp_ln40_17_fu_1249_p2_carry_i_4_n_12;
  wire \icmp_ln40_18_reg_1529_reg[0] ;
  wire \icmp_ln40_18_reg_1529_reg[0]_0 ;
  wire [15:3]sext_ln39_15_fu_1239_p1;
  wire \tmp_7_reg_1534[2]_i_2_n_12 ;
  wire \tmp_7_reg_1534[3]_i_2_n_12 ;
  wire \tmp_7_reg_1534[5]_i_2_n_12 ;
  wire \tmp_7_reg_1534[5]_i_3_n_12 ;
  wire \tmp_7_reg_1534[5]_i_4_n_12 ;
  wire \tmp_7_reg_1534[6]_i_2_n_12 ;
  wire \tmp_7_reg_1534[6]_i_3_n_12 ;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h4B)) 
    icmp_ln40_17_fu_1249_p2_carry_i_1
       (.I0(sext_ln39_15_fu_1239_p1[14]),
        .I1(icmp_ln40_17_fu_1249_p2_carry_i_4_n_12),
        .I2(sext_ln39_15_fu_1239_p1[15]),
        .O(DI));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln40_17_fu_1249_p2_carry_i_2
       (.I0(sext_ln39_15_fu_1239_p1[15]),
        .I1(sext_ln39_15_fu_1239_p1[14]),
        .I2(icmp_ln40_17_fu_1249_p2_carry_i_4_n_12),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h82)) 
    icmp_ln40_17_fu_1249_p2_carry_i_3
       (.I0(sext_ln39_15_fu_1239_p1[15]),
        .I1(icmp_ln40_17_fu_1249_p2_carry_i_4_n_12),
        .I2(sext_ln39_15_fu_1239_p1[14]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0000000000101111)) 
    icmp_ln40_17_fu_1249_p2_carry_i_4
       (.I0(sext_ln39_15_fu_1239_p1[12]),
        .I1(sext_ln39_15_fu_1239_p1[11]),
        .I2(\tmp_7_reg_1534[5]_i_4_n_12 ),
        .I3(sext_ln39_15_fu_1239_p1[9]),
        .I4(sext_ln39_15_fu_1239_p1[10]),
        .I5(sext_ln39_15_fu_1239_p1[13]),
        .O(icmp_ln40_17_fu_1249_p2_carry_i_4_n_12));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h0300AAAA)) 
    \icmp_ln40_18_reg_1529[0]_i_1 
       (.I0(\icmp_ln40_18_reg_1529_reg[0]_0 ),
        .I1(\tmp_7_reg_1534[6]_i_2_n_12 ),
        .I2(CO),
        .I3(\tmp_7_reg_1534[6]_i_3_n_12 ),
        .I4(Q),
        .O(\icmp_ln40_18_reg_1529_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h4414)) 
    \tmp_7_reg_1534[0]_i_1 
       (.I0(CO),
        .I1(sext_ln39_15_fu_1239_p1[9]),
        .I2(sext_ln39_15_fu_1239_p1[8]),
        .I3(\tmp_7_reg_1534[2]_i_2_n_12 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h00005595)) 
    \tmp_7_reg_1534[1]_i_1 
       (.I0(sext_ln39_15_fu_1239_p1[10]),
        .I1(sext_ln39_15_fu_1239_p1[9]),
        .I2(sext_ln39_15_fu_1239_p1[8]),
        .I3(\tmp_7_reg_1534[2]_i_2_n_12 ),
        .I4(CO),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2222222212111111)) 
    \tmp_7_reg_1534[2]_i_1 
       (.I0(sext_ln39_15_fu_1239_p1[11]),
        .I1(CO),
        .I2(\tmp_7_reg_1534[2]_i_2_n_12 ),
        .I3(sext_ln39_15_fu_1239_p1[8]),
        .I4(sext_ln39_15_fu_1239_p1[9]),
        .I5(sext_ln39_15_fu_1239_p1[10]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \tmp_7_reg_1534[2]_i_2 
       (.I0(sext_ln39_15_fu_1239_p1[4]),
        .I1(sext_ln39_15_fu_1239_p1[6]),
        .I2(sext_ln39_15_fu_1239_p1[5]),
        .I3(sext_ln39_15_fu_1239_p1[3]),
        .I4(sext_ln39_15_fu_1239_p1[7]),
        .O(\tmp_7_reg_1534[2]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \tmp_7_reg_1534[3]_i_1 
       (.I0(\tmp_7_reg_1534[5]_i_2_n_12 ),
        .I1(CO),
        .I2(\tmp_7_reg_1534[3]_i_2_n_12 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hAAAA9599)) 
    \tmp_7_reg_1534[3]_i_2 
       (.I0(sext_ln39_15_fu_1239_p1[12]),
        .I1(sext_ln39_15_fu_1239_p1[10]),
        .I2(sext_ln39_15_fu_1239_p1[9]),
        .I3(\tmp_7_reg_1534[5]_i_4_n_12 ),
        .I4(sext_ln39_15_fu_1239_p1[11]),
        .O(\tmp_7_reg_1534[3]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h44E1B444)) 
    \tmp_7_reg_1534[4]_i_1 
       (.I0(CO),
        .I1(sext_ln39_15_fu_1239_p1[13]),
        .I2(\tmp_7_reg_1534[5]_i_2_n_12 ),
        .I3(sext_ln39_15_fu_1239_p1[12]),
        .I4(\tmp_7_reg_1534[5]_i_3_n_12 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3030123030213030)) 
    \tmp_7_reg_1534[5]_i_1 
       (.I0(\tmp_7_reg_1534[5]_i_2_n_12 ),
        .I1(CO),
        .I2(sext_ln39_15_fu_1239_p1[14]),
        .I3(sext_ln39_15_fu_1239_p1[13]),
        .I4(\tmp_7_reg_1534[5]_i_3_n_12 ),
        .I5(sext_ln39_15_fu_1239_p1[12]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000001001000000)) 
    \tmp_7_reg_1534[5]_i_2 
       (.I0(sext_ln39_15_fu_1239_p1[11]),
        .I1(CO),
        .I2(\tmp_7_reg_1534[2]_i_2_n_12 ),
        .I3(sext_ln39_15_fu_1239_p1[8]),
        .I4(sext_ln39_15_fu_1239_p1[9]),
        .I5(sext_ln39_15_fu_1239_p1[10]),
        .O(\tmp_7_reg_1534[5]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \tmp_7_reg_1534[5]_i_3 
       (.I0(sext_ln39_15_fu_1239_p1[11]),
        .I1(\tmp_7_reg_1534[5]_i_4_n_12 ),
        .I2(sext_ln39_15_fu_1239_p1[9]),
        .I3(sext_ln39_15_fu_1239_p1[10]),
        .O(\tmp_7_reg_1534[5]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000015555555)) 
    \tmp_7_reg_1534[5]_i_4 
       (.I0(sext_ln39_15_fu_1239_p1[7]),
        .I1(sext_ln39_15_fu_1239_p1[3]),
        .I2(sext_ln39_15_fu_1239_p1[5]),
        .I3(sext_ln39_15_fu_1239_p1[6]),
        .I4(sext_ln39_15_fu_1239_p1[4]),
        .I5(sext_ln39_15_fu_1239_p1[8]),
        .O(\tmp_7_reg_1534[5]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \tmp_7_reg_1534[6]_i_1 
       (.I0(\tmp_7_reg_1534[6]_i_2_n_12 ),
        .I1(CO),
        .I2(\tmp_7_reg_1534[6]_i_3_n_12 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFFFBFF)) 
    \tmp_7_reg_1534[6]_i_2 
       (.I0(sext_ln39_15_fu_1239_p1[14]),
        .I1(\tmp_7_reg_1534[5]_i_3_n_12 ),
        .I2(sext_ln39_15_fu_1239_p1[12]),
        .I3(\tmp_7_reg_1534[5]_i_2_n_12 ),
        .I4(sext_ln39_15_fu_1239_p1[13]),
        .I5(CO),
        .O(\tmp_7_reg_1534[6]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \tmp_7_reg_1534[6]_i_3 
       (.I0(sext_ln39_15_fu_1239_p1[14]),
        .I1(icmp_ln40_17_fu_1249_p2_carry_i_4_n_12),
        .I2(sext_ln39_15_fu_1239_p1[15]),
        .O(\tmp_7_reg_1534[6]_i_3_n_12 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:31],sext_ln39_15_fu_1239_p1,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1
   (D,
    Q,
    ap_clk,
    indata_q0,
    \add_ln115_1_reg_1663_reg[63] ,
    S,
    \add_ln115_1_reg_1663_reg[47] ,
    \add_ln115_1_reg_1663_reg[55] ,
    \add_ln115_1_reg_1663_reg[63]_0 );
  output [63:0]D;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input [61:0]\add_ln115_1_reg_1663_reg[63] ;
  input [6:0]S;
  input [7:0]\add_ln115_1_reg_1663_reg[47] ;
  input [7:0]\add_ln115_1_reg_1663_reg[55] ;
  input [7:0]\add_ln115_1_reg_1663_reg[63]_0 ;

  wire [63:0]D;
  wire [0:0]Q;
  wire [6:0]S;
  wire \add_ln115_1_reg_1663[15]_i_2_n_12 ;
  wire \add_ln115_1_reg_1663[15]_i_3_n_12 ;
  wire \add_ln115_1_reg_1663[15]_i_4_n_12 ;
  wire \add_ln115_1_reg_1663[15]_i_5_n_12 ;
  wire \add_ln115_1_reg_1663[15]_i_6_n_12 ;
  wire \add_ln115_1_reg_1663[15]_i_7_n_12 ;
  wire \add_ln115_1_reg_1663[15]_i_8_n_12 ;
  wire \add_ln115_1_reg_1663[15]_i_9_n_12 ;
  wire \add_ln115_1_reg_1663[23]_i_2_n_12 ;
  wire \add_ln115_1_reg_1663[23]_i_3_n_12 ;
  wire \add_ln115_1_reg_1663[23]_i_4_n_12 ;
  wire \add_ln115_1_reg_1663[23]_i_5_n_12 ;
  wire \add_ln115_1_reg_1663[23]_i_6_n_12 ;
  wire \add_ln115_1_reg_1663[23]_i_7_n_12 ;
  wire \add_ln115_1_reg_1663[23]_i_8_n_12 ;
  wire \add_ln115_1_reg_1663[23]_i_9_n_12 ;
  wire \add_ln115_1_reg_1663[31]_i_2_n_12 ;
  wire \add_ln115_1_reg_1663[31]_i_3_n_12 ;
  wire \add_ln115_1_reg_1663[31]_i_4_n_12 ;
  wire \add_ln115_1_reg_1663[31]_i_5_n_12 ;
  wire \add_ln115_1_reg_1663[31]_i_6_n_12 ;
  wire \add_ln115_1_reg_1663[31]_i_7_n_12 ;
  wire \add_ln115_1_reg_1663[31]_i_8_n_12 ;
  wire \add_ln115_1_reg_1663[31]_i_9_n_12 ;
  wire \add_ln115_1_reg_1663[39]_i_10_n_12 ;
  wire \add_ln115_1_reg_1663[39]_i_2_n_12 ;
  wire \add_ln115_1_reg_1663[7]_i_2_n_12 ;
  wire \add_ln115_1_reg_1663[7]_i_3_n_12 ;
  wire \add_ln115_1_reg_1663[7]_i_4_n_12 ;
  wire \add_ln115_1_reg_1663[7]_i_5_n_12 ;
  wire \add_ln115_1_reg_1663[7]_i_6_n_12 ;
  wire \add_ln115_1_reg_1663[7]_i_7_n_12 ;
  wire \add_ln115_1_reg_1663[7]_i_8_n_12 ;
  wire \add_ln115_1_reg_1663[7]_i_9_n_12 ;
  wire \add_ln115_1_reg_1663_reg[15]_i_1_n_12 ;
  wire \add_ln115_1_reg_1663_reg[15]_i_1_n_13 ;
  wire \add_ln115_1_reg_1663_reg[15]_i_1_n_14 ;
  wire \add_ln115_1_reg_1663_reg[15]_i_1_n_15 ;
  wire \add_ln115_1_reg_1663_reg[15]_i_1_n_16 ;
  wire \add_ln115_1_reg_1663_reg[15]_i_1_n_17 ;
  wire \add_ln115_1_reg_1663_reg[15]_i_1_n_18 ;
  wire \add_ln115_1_reg_1663_reg[15]_i_1_n_19 ;
  wire \add_ln115_1_reg_1663_reg[23]_i_1_n_12 ;
  wire \add_ln115_1_reg_1663_reg[23]_i_1_n_13 ;
  wire \add_ln115_1_reg_1663_reg[23]_i_1_n_14 ;
  wire \add_ln115_1_reg_1663_reg[23]_i_1_n_15 ;
  wire \add_ln115_1_reg_1663_reg[23]_i_1_n_16 ;
  wire \add_ln115_1_reg_1663_reg[23]_i_1_n_17 ;
  wire \add_ln115_1_reg_1663_reg[23]_i_1_n_18 ;
  wire \add_ln115_1_reg_1663_reg[23]_i_1_n_19 ;
  wire \add_ln115_1_reg_1663_reg[31]_i_1_n_12 ;
  wire \add_ln115_1_reg_1663_reg[31]_i_1_n_13 ;
  wire \add_ln115_1_reg_1663_reg[31]_i_1_n_14 ;
  wire \add_ln115_1_reg_1663_reg[31]_i_1_n_15 ;
  wire \add_ln115_1_reg_1663_reg[31]_i_1_n_16 ;
  wire \add_ln115_1_reg_1663_reg[31]_i_1_n_17 ;
  wire \add_ln115_1_reg_1663_reg[31]_i_1_n_18 ;
  wire \add_ln115_1_reg_1663_reg[31]_i_1_n_19 ;
  wire \add_ln115_1_reg_1663_reg[39]_i_1_n_12 ;
  wire \add_ln115_1_reg_1663_reg[39]_i_1_n_13 ;
  wire \add_ln115_1_reg_1663_reg[39]_i_1_n_14 ;
  wire \add_ln115_1_reg_1663_reg[39]_i_1_n_15 ;
  wire \add_ln115_1_reg_1663_reg[39]_i_1_n_16 ;
  wire \add_ln115_1_reg_1663_reg[39]_i_1_n_17 ;
  wire \add_ln115_1_reg_1663_reg[39]_i_1_n_18 ;
  wire \add_ln115_1_reg_1663_reg[39]_i_1_n_19 ;
  wire [7:0]\add_ln115_1_reg_1663_reg[47] ;
  wire \add_ln115_1_reg_1663_reg[47]_i_1_n_12 ;
  wire \add_ln115_1_reg_1663_reg[47]_i_1_n_13 ;
  wire \add_ln115_1_reg_1663_reg[47]_i_1_n_14 ;
  wire \add_ln115_1_reg_1663_reg[47]_i_1_n_15 ;
  wire \add_ln115_1_reg_1663_reg[47]_i_1_n_16 ;
  wire \add_ln115_1_reg_1663_reg[47]_i_1_n_17 ;
  wire \add_ln115_1_reg_1663_reg[47]_i_1_n_18 ;
  wire \add_ln115_1_reg_1663_reg[47]_i_1_n_19 ;
  wire [7:0]\add_ln115_1_reg_1663_reg[55] ;
  wire \add_ln115_1_reg_1663_reg[55]_i_1_n_12 ;
  wire \add_ln115_1_reg_1663_reg[55]_i_1_n_13 ;
  wire \add_ln115_1_reg_1663_reg[55]_i_1_n_14 ;
  wire \add_ln115_1_reg_1663_reg[55]_i_1_n_15 ;
  wire \add_ln115_1_reg_1663_reg[55]_i_1_n_16 ;
  wire \add_ln115_1_reg_1663_reg[55]_i_1_n_17 ;
  wire \add_ln115_1_reg_1663_reg[55]_i_1_n_18 ;
  wire \add_ln115_1_reg_1663_reg[55]_i_1_n_19 ;
  wire [61:0]\add_ln115_1_reg_1663_reg[63] ;
  wire [7:0]\add_ln115_1_reg_1663_reg[63]_0 ;
  wire \add_ln115_1_reg_1663_reg[63]_i_1_n_13 ;
  wire \add_ln115_1_reg_1663_reg[63]_i_1_n_14 ;
  wire \add_ln115_1_reg_1663_reg[63]_i_1_n_15 ;
  wire \add_ln115_1_reg_1663_reg[63]_i_1_n_16 ;
  wire \add_ln115_1_reg_1663_reg[63]_i_1_n_17 ;
  wire \add_ln115_1_reg_1663_reg[63]_i_1_n_18 ;
  wire \add_ln115_1_reg_1663_reg[63]_i_1_n_19 ;
  wire \add_ln115_1_reg_1663_reg[7]_i_1_n_12 ;
  wire \add_ln115_1_reg_1663_reg[7]_i_1_n_13 ;
  wire \add_ln115_1_reg_1663_reg[7]_i_1_n_14 ;
  wire \add_ln115_1_reg_1663_reg[7]_i_1_n_15 ;
  wire \add_ln115_1_reg_1663_reg[7]_i_1_n_16 ;
  wire \add_ln115_1_reg_1663_reg[7]_i_1_n_17 ;
  wire \add_ln115_1_reg_1663_reg[7]_i_1_n_18 ;
  wire \add_ln115_1_reg_1663_reg[7]_i_1_n_19 ;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [7:7]\NLW_add_ln115_1_reg_1663_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[15]_i_2 
       (.I0(\add_ln115_1_reg_1663_reg[63] [15]),
        .I1(tmp_product_n_102),
        .O(\add_ln115_1_reg_1663[15]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[15]_i_3 
       (.I0(\add_ln115_1_reg_1663_reg[63] [14]),
        .I1(tmp_product_n_103),
        .O(\add_ln115_1_reg_1663[15]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[15]_i_4 
       (.I0(\add_ln115_1_reg_1663_reg[63] [13]),
        .I1(tmp_product_n_104),
        .O(\add_ln115_1_reg_1663[15]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[15]_i_5 
       (.I0(\add_ln115_1_reg_1663_reg[63] [12]),
        .I1(tmp_product_n_105),
        .O(\add_ln115_1_reg_1663[15]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[15]_i_6 
       (.I0(\add_ln115_1_reg_1663_reg[63] [11]),
        .I1(tmp_product_n_106),
        .O(\add_ln115_1_reg_1663[15]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[15]_i_7 
       (.I0(\add_ln115_1_reg_1663_reg[63] [10]),
        .I1(tmp_product_n_107),
        .O(\add_ln115_1_reg_1663[15]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[15]_i_8 
       (.I0(\add_ln115_1_reg_1663_reg[63] [9]),
        .I1(tmp_product_n_108),
        .O(\add_ln115_1_reg_1663[15]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[15]_i_9 
       (.I0(\add_ln115_1_reg_1663_reg[63] [8]),
        .I1(tmp_product_n_109),
        .O(\add_ln115_1_reg_1663[15]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[23]_i_2 
       (.I0(\add_ln115_1_reg_1663_reg[63] [23]),
        .I1(tmp_product_n_94),
        .O(\add_ln115_1_reg_1663[23]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[23]_i_3 
       (.I0(\add_ln115_1_reg_1663_reg[63] [22]),
        .I1(tmp_product_n_95),
        .O(\add_ln115_1_reg_1663[23]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[23]_i_4 
       (.I0(\add_ln115_1_reg_1663_reg[63] [21]),
        .I1(tmp_product_n_96),
        .O(\add_ln115_1_reg_1663[23]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[23]_i_5 
       (.I0(\add_ln115_1_reg_1663_reg[63] [20]),
        .I1(tmp_product_n_97),
        .O(\add_ln115_1_reg_1663[23]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[23]_i_6 
       (.I0(\add_ln115_1_reg_1663_reg[63] [19]),
        .I1(tmp_product_n_98),
        .O(\add_ln115_1_reg_1663[23]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[23]_i_7 
       (.I0(\add_ln115_1_reg_1663_reg[63] [18]),
        .I1(tmp_product_n_99),
        .O(\add_ln115_1_reg_1663[23]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[23]_i_8 
       (.I0(\add_ln115_1_reg_1663_reg[63] [17]),
        .I1(tmp_product_n_100),
        .O(\add_ln115_1_reg_1663[23]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[23]_i_9 
       (.I0(\add_ln115_1_reg_1663_reg[63] [16]),
        .I1(tmp_product_n_101),
        .O(\add_ln115_1_reg_1663[23]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[31]_i_2 
       (.I0(tmp_product_n_86),
        .I1(\add_ln115_1_reg_1663_reg[63] [31]),
        .O(\add_ln115_1_reg_1663[31]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[31]_i_3 
       (.I0(\add_ln115_1_reg_1663_reg[63] [30]),
        .I1(tmp_product_n_87),
        .O(\add_ln115_1_reg_1663[31]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[31]_i_4 
       (.I0(\add_ln115_1_reg_1663_reg[63] [29]),
        .I1(tmp_product_n_88),
        .O(\add_ln115_1_reg_1663[31]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[31]_i_5 
       (.I0(\add_ln115_1_reg_1663_reg[63] [28]),
        .I1(tmp_product_n_89),
        .O(\add_ln115_1_reg_1663[31]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[31]_i_6 
       (.I0(\add_ln115_1_reg_1663_reg[63] [27]),
        .I1(tmp_product_n_90),
        .O(\add_ln115_1_reg_1663[31]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[31]_i_7 
       (.I0(\add_ln115_1_reg_1663_reg[63] [26]),
        .I1(tmp_product_n_91),
        .O(\add_ln115_1_reg_1663[31]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[31]_i_8 
       (.I0(\add_ln115_1_reg_1663_reg[63] [25]),
        .I1(tmp_product_n_92),
        .O(\add_ln115_1_reg_1663[31]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[31]_i_9 
       (.I0(\add_ln115_1_reg_1663_reg[63] [24]),
        .I1(tmp_product_n_93),
        .O(\add_ln115_1_reg_1663[31]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[39]_i_10 
       (.I0(tmp_product_n_86),
        .I1(\add_ln115_1_reg_1663_reg[63] [32]),
        .O(\add_ln115_1_reg_1663[39]_i_10_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln115_1_reg_1663[39]_i_2 
       (.I0(tmp_product_n_86),
        .O(\add_ln115_1_reg_1663[39]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[7]_i_2 
       (.I0(\add_ln115_1_reg_1663_reg[63] [7]),
        .I1(tmp_product_n_110),
        .O(\add_ln115_1_reg_1663[7]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[7]_i_3 
       (.I0(\add_ln115_1_reg_1663_reg[63] [6]),
        .I1(tmp_product_n_111),
        .O(\add_ln115_1_reg_1663[7]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[7]_i_4 
       (.I0(\add_ln115_1_reg_1663_reg[63] [5]),
        .I1(tmp_product_n_112),
        .O(\add_ln115_1_reg_1663[7]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[7]_i_5 
       (.I0(\add_ln115_1_reg_1663_reg[63] [4]),
        .I1(tmp_product_n_113),
        .O(\add_ln115_1_reg_1663[7]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[7]_i_6 
       (.I0(\add_ln115_1_reg_1663_reg[63] [3]),
        .I1(tmp_product_n_114),
        .O(\add_ln115_1_reg_1663[7]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[7]_i_7 
       (.I0(\add_ln115_1_reg_1663_reg[63] [2]),
        .I1(tmp_product_n_115),
        .O(\add_ln115_1_reg_1663[7]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[7]_i_8 
       (.I0(\add_ln115_1_reg_1663_reg[63] [1]),
        .I1(tmp_product_n_116),
        .O(\add_ln115_1_reg_1663[7]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln115_1_reg_1663[7]_i_9 
       (.I0(\add_ln115_1_reg_1663_reg[63] [0]),
        .I1(tmp_product_n_117),
        .O(\add_ln115_1_reg_1663[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_1_reg_1663_reg[15]_i_1 
       (.CI(\add_ln115_1_reg_1663_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_1_reg_1663_reg[15]_i_1_n_12 ,\add_ln115_1_reg_1663_reg[15]_i_1_n_13 ,\add_ln115_1_reg_1663_reg[15]_i_1_n_14 ,\add_ln115_1_reg_1663_reg[15]_i_1_n_15 ,\add_ln115_1_reg_1663_reg[15]_i_1_n_16 ,\add_ln115_1_reg_1663_reg[15]_i_1_n_17 ,\add_ln115_1_reg_1663_reg[15]_i_1_n_18 ,\add_ln115_1_reg_1663_reg[15]_i_1_n_19 }),
        .DI(\add_ln115_1_reg_1663_reg[63] [15:8]),
        .O(D[15:8]),
        .S({\add_ln115_1_reg_1663[15]_i_2_n_12 ,\add_ln115_1_reg_1663[15]_i_3_n_12 ,\add_ln115_1_reg_1663[15]_i_4_n_12 ,\add_ln115_1_reg_1663[15]_i_5_n_12 ,\add_ln115_1_reg_1663[15]_i_6_n_12 ,\add_ln115_1_reg_1663[15]_i_7_n_12 ,\add_ln115_1_reg_1663[15]_i_8_n_12 ,\add_ln115_1_reg_1663[15]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_1_reg_1663_reg[23]_i_1 
       (.CI(\add_ln115_1_reg_1663_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_1_reg_1663_reg[23]_i_1_n_12 ,\add_ln115_1_reg_1663_reg[23]_i_1_n_13 ,\add_ln115_1_reg_1663_reg[23]_i_1_n_14 ,\add_ln115_1_reg_1663_reg[23]_i_1_n_15 ,\add_ln115_1_reg_1663_reg[23]_i_1_n_16 ,\add_ln115_1_reg_1663_reg[23]_i_1_n_17 ,\add_ln115_1_reg_1663_reg[23]_i_1_n_18 ,\add_ln115_1_reg_1663_reg[23]_i_1_n_19 }),
        .DI(\add_ln115_1_reg_1663_reg[63] [23:16]),
        .O(D[23:16]),
        .S({\add_ln115_1_reg_1663[23]_i_2_n_12 ,\add_ln115_1_reg_1663[23]_i_3_n_12 ,\add_ln115_1_reg_1663[23]_i_4_n_12 ,\add_ln115_1_reg_1663[23]_i_5_n_12 ,\add_ln115_1_reg_1663[23]_i_6_n_12 ,\add_ln115_1_reg_1663[23]_i_7_n_12 ,\add_ln115_1_reg_1663[23]_i_8_n_12 ,\add_ln115_1_reg_1663[23]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_1_reg_1663_reg[31]_i_1 
       (.CI(\add_ln115_1_reg_1663_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_1_reg_1663_reg[31]_i_1_n_12 ,\add_ln115_1_reg_1663_reg[31]_i_1_n_13 ,\add_ln115_1_reg_1663_reg[31]_i_1_n_14 ,\add_ln115_1_reg_1663_reg[31]_i_1_n_15 ,\add_ln115_1_reg_1663_reg[31]_i_1_n_16 ,\add_ln115_1_reg_1663_reg[31]_i_1_n_17 ,\add_ln115_1_reg_1663_reg[31]_i_1_n_18 ,\add_ln115_1_reg_1663_reg[31]_i_1_n_19 }),
        .DI({tmp_product_n_86,\add_ln115_1_reg_1663_reg[63] [30:24]}),
        .O(D[31:24]),
        .S({\add_ln115_1_reg_1663[31]_i_2_n_12 ,\add_ln115_1_reg_1663[31]_i_3_n_12 ,\add_ln115_1_reg_1663[31]_i_4_n_12 ,\add_ln115_1_reg_1663[31]_i_5_n_12 ,\add_ln115_1_reg_1663[31]_i_6_n_12 ,\add_ln115_1_reg_1663[31]_i_7_n_12 ,\add_ln115_1_reg_1663[31]_i_8_n_12 ,\add_ln115_1_reg_1663[31]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_1_reg_1663_reg[39]_i_1 
       (.CI(\add_ln115_1_reg_1663_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_1_reg_1663_reg[39]_i_1_n_12 ,\add_ln115_1_reg_1663_reg[39]_i_1_n_13 ,\add_ln115_1_reg_1663_reg[39]_i_1_n_14 ,\add_ln115_1_reg_1663_reg[39]_i_1_n_15 ,\add_ln115_1_reg_1663_reg[39]_i_1_n_16 ,\add_ln115_1_reg_1663_reg[39]_i_1_n_17 ,\add_ln115_1_reg_1663_reg[39]_i_1_n_18 ,\add_ln115_1_reg_1663_reg[39]_i_1_n_19 }),
        .DI({\add_ln115_1_reg_1663_reg[63] [38:32],\add_ln115_1_reg_1663[39]_i_2_n_12 }),
        .O(D[39:32]),
        .S({S,\add_ln115_1_reg_1663[39]_i_10_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_1_reg_1663_reg[47]_i_1 
       (.CI(\add_ln115_1_reg_1663_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_1_reg_1663_reg[47]_i_1_n_12 ,\add_ln115_1_reg_1663_reg[47]_i_1_n_13 ,\add_ln115_1_reg_1663_reg[47]_i_1_n_14 ,\add_ln115_1_reg_1663_reg[47]_i_1_n_15 ,\add_ln115_1_reg_1663_reg[47]_i_1_n_16 ,\add_ln115_1_reg_1663_reg[47]_i_1_n_17 ,\add_ln115_1_reg_1663_reg[47]_i_1_n_18 ,\add_ln115_1_reg_1663_reg[47]_i_1_n_19 }),
        .DI(\add_ln115_1_reg_1663_reg[63] [46:39]),
        .O(D[47:40]),
        .S(\add_ln115_1_reg_1663_reg[47] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_1_reg_1663_reg[55]_i_1 
       (.CI(\add_ln115_1_reg_1663_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln115_1_reg_1663_reg[55]_i_1_n_12 ,\add_ln115_1_reg_1663_reg[55]_i_1_n_13 ,\add_ln115_1_reg_1663_reg[55]_i_1_n_14 ,\add_ln115_1_reg_1663_reg[55]_i_1_n_15 ,\add_ln115_1_reg_1663_reg[55]_i_1_n_16 ,\add_ln115_1_reg_1663_reg[55]_i_1_n_17 ,\add_ln115_1_reg_1663_reg[55]_i_1_n_18 ,\add_ln115_1_reg_1663_reg[55]_i_1_n_19 }),
        .DI(\add_ln115_1_reg_1663_reg[63] [54:47]),
        .O(D[55:48]),
        .S(\add_ln115_1_reg_1663_reg[55] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_1_reg_1663_reg[63]_i_1 
       (.CI(\add_ln115_1_reg_1663_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln115_1_reg_1663_reg[63]_i_1_CO_UNCONNECTED [7],\add_ln115_1_reg_1663_reg[63]_i_1_n_13 ,\add_ln115_1_reg_1663_reg[63]_i_1_n_14 ,\add_ln115_1_reg_1663_reg[63]_i_1_n_15 ,\add_ln115_1_reg_1663_reg[63]_i_1_n_16 ,\add_ln115_1_reg_1663_reg[63]_i_1_n_17 ,\add_ln115_1_reg_1663_reg[63]_i_1_n_18 ,\add_ln115_1_reg_1663_reg[63]_i_1_n_19 }),
        .DI({1'b0,\add_ln115_1_reg_1663_reg[63] [61:55]}),
        .O(D[63:56]),
        .S(\add_ln115_1_reg_1663_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln115_1_reg_1663_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln115_1_reg_1663_reg[7]_i_1_n_12 ,\add_ln115_1_reg_1663_reg[7]_i_1_n_13 ,\add_ln115_1_reg_1663_reg[7]_i_1_n_14 ,\add_ln115_1_reg_1663_reg[7]_i_1_n_15 ,\add_ln115_1_reg_1663_reg[7]_i_1_n_16 ,\add_ln115_1_reg_1663_reg[7]_i_1_n_17 ,\add_ln115_1_reg_1663_reg[7]_i_1_n_18 ,\add_ln115_1_reg_1663_reg[7]_i_1_n_19 }),
        .DI(\add_ln115_1_reg_1663_reg[63] [7:0]),
        .O(D[7:0]),
        .S({\add_ln115_1_reg_1663[7]_i_2_n_12 ,\add_ln115_1_reg_1663[7]_i_3_n_12 ,\add_ln115_1_reg_1663[7]_i_4_n_12 ,\add_ln115_1_reg_1663[7]_i_5_n_12 ,\add_ln115_1_reg_1663[7]_i_6_n_12 ,\add_ln115_1_reg_1663[7]_i_7_n_12 ,\add_ln115_1_reg_1663[7]_i_8_n_12 ,\add_ln115_1_reg_1663[7]_i_9_n_12 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q0[15],indata_q0[15],indata_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18
   (P,
    D,
    CO,
    Q,
    ap_clk,
    indata_q0,
    indata_q1,
    DI,
    \add_ln120_reg_1688_reg[7] ,
    S,
    q0,
    \add_ln120_reg_1688_reg[31] );
  output [3:0]P;
  output [31:0]D;
  output [0:0]CO;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input [15:0]indata_q1;
  input [0:0]DI;
  input [1:0]\add_ln120_reg_1688_reg[7] ;
  input [0:0]S;
  input [30:0]q0;
  input [30:0]\add_ln120_reg_1688_reg[31] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]DI;
  wire [3:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire \add_ln120_reg_1688[15]_i_10_n_12 ;
  wire \add_ln120_reg_1688[15]_i_11_n_12 ;
  wire \add_ln120_reg_1688[15]_i_12_n_12 ;
  wire \add_ln120_reg_1688[15]_i_13_n_12 ;
  wire \add_ln120_reg_1688[15]_i_14_n_12 ;
  wire \add_ln120_reg_1688[15]_i_15_n_12 ;
  wire \add_ln120_reg_1688[15]_i_16_n_12 ;
  wire \add_ln120_reg_1688[15]_i_17_n_12 ;
  wire \add_ln120_reg_1688[15]_i_2_n_12 ;
  wire \add_ln120_reg_1688[15]_i_3_n_12 ;
  wire \add_ln120_reg_1688[15]_i_4_n_12 ;
  wire \add_ln120_reg_1688[15]_i_5_n_12 ;
  wire \add_ln120_reg_1688[15]_i_6_n_12 ;
  wire \add_ln120_reg_1688[15]_i_7_n_12 ;
  wire \add_ln120_reg_1688[15]_i_8_n_12 ;
  wire \add_ln120_reg_1688[15]_i_9_n_12 ;
  wire \add_ln120_reg_1688[23]_i_10_n_12 ;
  wire \add_ln120_reg_1688[23]_i_11_n_12 ;
  wire \add_ln120_reg_1688[23]_i_12_n_12 ;
  wire \add_ln120_reg_1688[23]_i_13_n_12 ;
  wire \add_ln120_reg_1688[23]_i_14_n_12 ;
  wire \add_ln120_reg_1688[23]_i_15_n_12 ;
  wire \add_ln120_reg_1688[23]_i_16_n_12 ;
  wire \add_ln120_reg_1688[23]_i_17_n_12 ;
  wire \add_ln120_reg_1688[23]_i_2_n_12 ;
  wire \add_ln120_reg_1688[23]_i_3_n_12 ;
  wire \add_ln120_reg_1688[23]_i_4_n_12 ;
  wire \add_ln120_reg_1688[23]_i_5_n_12 ;
  wire \add_ln120_reg_1688[23]_i_6_n_12 ;
  wire \add_ln120_reg_1688[23]_i_7_n_12 ;
  wire \add_ln120_reg_1688[23]_i_8_n_12 ;
  wire \add_ln120_reg_1688[23]_i_9_n_12 ;
  wire \add_ln120_reg_1688[31]_i_11_n_12 ;
  wire \add_ln120_reg_1688[31]_i_12_n_12 ;
  wire \add_ln120_reg_1688[31]_i_13_n_12 ;
  wire \add_ln120_reg_1688[31]_i_14_n_12 ;
  wire \add_ln120_reg_1688[31]_i_15_n_12 ;
  wire \add_ln120_reg_1688[31]_i_16_n_12 ;
  wire \add_ln120_reg_1688[31]_i_17_n_12 ;
  wire \add_ln120_reg_1688[31]_i_2_n_12 ;
  wire \add_ln120_reg_1688[31]_i_3_n_12 ;
  wire \add_ln120_reg_1688[31]_i_4_n_12 ;
  wire \add_ln120_reg_1688[31]_i_5_n_12 ;
  wire \add_ln120_reg_1688[31]_i_6_n_12 ;
  wire \add_ln120_reg_1688[31]_i_7_n_12 ;
  wire \add_ln120_reg_1688[31]_i_8_n_12 ;
  wire \add_ln120_reg_1688[31]_i_9_n_12 ;
  wire \add_ln120_reg_1688[7]_i_10_n_12 ;
  wire \add_ln120_reg_1688[7]_i_11_n_12 ;
  wire \add_ln120_reg_1688[7]_i_12_n_12 ;
  wire \add_ln120_reg_1688[7]_i_13_n_12 ;
  wire \add_ln120_reg_1688[7]_i_14_n_12 ;
  wire \add_ln120_reg_1688[7]_i_2_n_12 ;
  wire \add_ln120_reg_1688[7]_i_3_n_12 ;
  wire \add_ln120_reg_1688[7]_i_4_n_12 ;
  wire \add_ln120_reg_1688[7]_i_5_n_12 ;
  wire \add_ln120_reg_1688[7]_i_6_n_12 ;
  wire \add_ln120_reg_1688[7]_i_7_n_12 ;
  wire \add_ln120_reg_1688[7]_i_9_n_12 ;
  wire \add_ln120_reg_1688_reg[15]_i_1_n_12 ;
  wire \add_ln120_reg_1688_reg[15]_i_1_n_13 ;
  wire \add_ln120_reg_1688_reg[15]_i_1_n_14 ;
  wire \add_ln120_reg_1688_reg[15]_i_1_n_15 ;
  wire \add_ln120_reg_1688_reg[15]_i_1_n_16 ;
  wire \add_ln120_reg_1688_reg[15]_i_1_n_17 ;
  wire \add_ln120_reg_1688_reg[15]_i_1_n_18 ;
  wire \add_ln120_reg_1688_reg[15]_i_1_n_19 ;
  wire \add_ln120_reg_1688_reg[23]_i_1_n_12 ;
  wire \add_ln120_reg_1688_reg[23]_i_1_n_13 ;
  wire \add_ln120_reg_1688_reg[23]_i_1_n_14 ;
  wire \add_ln120_reg_1688_reg[23]_i_1_n_15 ;
  wire \add_ln120_reg_1688_reg[23]_i_1_n_16 ;
  wire \add_ln120_reg_1688_reg[23]_i_1_n_17 ;
  wire \add_ln120_reg_1688_reg[23]_i_1_n_18 ;
  wire \add_ln120_reg_1688_reg[23]_i_1_n_19 ;
  wire [30:0]\add_ln120_reg_1688_reg[31] ;
  wire \add_ln120_reg_1688_reg[31]_i_1_n_13 ;
  wire \add_ln120_reg_1688_reg[31]_i_1_n_14 ;
  wire \add_ln120_reg_1688_reg[31]_i_1_n_15 ;
  wire \add_ln120_reg_1688_reg[31]_i_1_n_16 ;
  wire \add_ln120_reg_1688_reg[31]_i_1_n_17 ;
  wire \add_ln120_reg_1688_reg[31]_i_1_n_18 ;
  wire \add_ln120_reg_1688_reg[31]_i_1_n_19 ;
  wire [1:0]\add_ln120_reg_1688_reg[7] ;
  wire \add_ln120_reg_1688_reg[7]_i_1_n_12 ;
  wire \add_ln120_reg_1688_reg[7]_i_1_n_13 ;
  wire \add_ln120_reg_1688_reg[7]_i_1_n_14 ;
  wire \add_ln120_reg_1688_reg[7]_i_1_n_15 ;
  wire \add_ln120_reg_1688_reg[7]_i_1_n_16 ;
  wire \add_ln120_reg_1688_reg[7]_i_1_n_17 ;
  wire \add_ln120_reg_1688_reg[7]_i_1_n_18 ;
  wire \add_ln120_reg_1688_reg[7]_i_1_n_19 ;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire [30:0]q0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair167" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[15]_i_10 
       (.I0(tmp_product_n_102),
        .I1(\add_ln120_reg_1688_reg[31] [14]),
        .I2(q0[14]),
        .I3(\add_ln120_reg_1688[15]_i_2_n_12 ),
        .O(\add_ln120_reg_1688[15]_i_10_n_12 ));
  (* HLUTNM = "lutpair166" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[15]_i_11 
       (.I0(tmp_product_n_103),
        .I1(\add_ln120_reg_1688_reg[31] [13]),
        .I2(q0[13]),
        .I3(\add_ln120_reg_1688[15]_i_3_n_12 ),
        .O(\add_ln120_reg_1688[15]_i_11_n_12 ));
  (* HLUTNM = "lutpair165" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[15]_i_12 
       (.I0(tmp_product_n_104),
        .I1(\add_ln120_reg_1688_reg[31] [12]),
        .I2(q0[12]),
        .I3(\add_ln120_reg_1688[15]_i_4_n_12 ),
        .O(\add_ln120_reg_1688[15]_i_12_n_12 ));
  (* HLUTNM = "lutpair164" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[15]_i_13 
       (.I0(tmp_product_n_105),
        .I1(\add_ln120_reg_1688_reg[31] [11]),
        .I2(q0[11]),
        .I3(\add_ln120_reg_1688[15]_i_5_n_12 ),
        .O(\add_ln120_reg_1688[15]_i_13_n_12 ));
  (* HLUTNM = "lutpair163" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[15]_i_14 
       (.I0(tmp_product_n_106),
        .I1(\add_ln120_reg_1688_reg[31] [10]),
        .I2(q0[10]),
        .I3(\add_ln120_reg_1688[15]_i_6_n_12 ),
        .O(\add_ln120_reg_1688[15]_i_14_n_12 ));
  (* HLUTNM = "lutpair162" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[15]_i_15 
       (.I0(tmp_product_n_107),
        .I1(\add_ln120_reg_1688_reg[31] [9]),
        .I2(q0[9]),
        .I3(\add_ln120_reg_1688[15]_i_7_n_12 ),
        .O(\add_ln120_reg_1688[15]_i_15_n_12 ));
  (* HLUTNM = "lutpair161" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[15]_i_16 
       (.I0(tmp_product_n_108),
        .I1(\add_ln120_reg_1688_reg[31] [8]),
        .I2(q0[8]),
        .I3(\add_ln120_reg_1688[15]_i_8_n_12 ),
        .O(\add_ln120_reg_1688[15]_i_16_n_12 ));
  (* HLUTNM = "lutpair160" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[15]_i_17 
       (.I0(tmp_product_n_109),
        .I1(\add_ln120_reg_1688_reg[31] [7]),
        .I2(q0[7]),
        .I3(\add_ln120_reg_1688[15]_i_9_n_12 ),
        .O(\add_ln120_reg_1688[15]_i_17_n_12 ));
  (* HLUTNM = "lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[15]_i_2 
       (.I0(tmp_product_n_103),
        .I1(\add_ln120_reg_1688_reg[31] [13]),
        .I2(q0[13]),
        .O(\add_ln120_reg_1688[15]_i_2_n_12 ));
  (* HLUTNM = "lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[15]_i_3 
       (.I0(tmp_product_n_104),
        .I1(\add_ln120_reg_1688_reg[31] [12]),
        .I2(q0[12]),
        .O(\add_ln120_reg_1688[15]_i_3_n_12 ));
  (* HLUTNM = "lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[15]_i_4 
       (.I0(tmp_product_n_105),
        .I1(\add_ln120_reg_1688_reg[31] [11]),
        .I2(q0[11]),
        .O(\add_ln120_reg_1688[15]_i_4_n_12 ));
  (* HLUTNM = "lutpair163" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[15]_i_5 
       (.I0(tmp_product_n_106),
        .I1(\add_ln120_reg_1688_reg[31] [10]),
        .I2(q0[10]),
        .O(\add_ln120_reg_1688[15]_i_5_n_12 ));
  (* HLUTNM = "lutpair162" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[15]_i_6 
       (.I0(tmp_product_n_107),
        .I1(\add_ln120_reg_1688_reg[31] [9]),
        .I2(q0[9]),
        .O(\add_ln120_reg_1688[15]_i_6_n_12 ));
  (* HLUTNM = "lutpair161" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[15]_i_7 
       (.I0(tmp_product_n_108),
        .I1(\add_ln120_reg_1688_reg[31] [8]),
        .I2(q0[8]),
        .O(\add_ln120_reg_1688[15]_i_7_n_12 ));
  (* HLUTNM = "lutpair160" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[15]_i_8 
       (.I0(tmp_product_n_109),
        .I1(\add_ln120_reg_1688_reg[31] [7]),
        .I2(q0[7]),
        .O(\add_ln120_reg_1688[15]_i_8_n_12 ));
  (* HLUTNM = "lutpair159" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[15]_i_9 
       (.I0(tmp_product_n_110),
        .I1(\add_ln120_reg_1688_reg[31] [6]),
        .I2(q0[6]),
        .O(\add_ln120_reg_1688[15]_i_9_n_12 ));
  (* HLUTNM = "lutpair175" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[23]_i_10 
       (.I0(tmp_product_n_94),
        .I1(\add_ln120_reg_1688_reg[31] [22]),
        .I2(q0[22]),
        .I3(\add_ln120_reg_1688[23]_i_2_n_12 ),
        .O(\add_ln120_reg_1688[23]_i_10_n_12 ));
  (* HLUTNM = "lutpair174" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[23]_i_11 
       (.I0(tmp_product_n_95),
        .I1(\add_ln120_reg_1688_reg[31] [21]),
        .I2(q0[21]),
        .I3(\add_ln120_reg_1688[23]_i_3_n_12 ),
        .O(\add_ln120_reg_1688[23]_i_11_n_12 ));
  (* HLUTNM = "lutpair173" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[23]_i_12 
       (.I0(tmp_product_n_96),
        .I1(\add_ln120_reg_1688_reg[31] [20]),
        .I2(q0[20]),
        .I3(\add_ln120_reg_1688[23]_i_4_n_12 ),
        .O(\add_ln120_reg_1688[23]_i_12_n_12 ));
  (* HLUTNM = "lutpair172" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[23]_i_13 
       (.I0(tmp_product_n_97),
        .I1(\add_ln120_reg_1688_reg[31] [19]),
        .I2(q0[19]),
        .I3(\add_ln120_reg_1688[23]_i_5_n_12 ),
        .O(\add_ln120_reg_1688[23]_i_13_n_12 ));
  (* HLUTNM = "lutpair171" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[23]_i_14 
       (.I0(tmp_product_n_98),
        .I1(\add_ln120_reg_1688_reg[31] [18]),
        .I2(q0[18]),
        .I3(\add_ln120_reg_1688[23]_i_6_n_12 ),
        .O(\add_ln120_reg_1688[23]_i_14_n_12 ));
  (* HLUTNM = "lutpair170" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[23]_i_15 
       (.I0(tmp_product_n_99),
        .I1(\add_ln120_reg_1688_reg[31] [17]),
        .I2(q0[17]),
        .I3(\add_ln120_reg_1688[23]_i_7_n_12 ),
        .O(\add_ln120_reg_1688[23]_i_15_n_12 ));
  (* HLUTNM = "lutpair169" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[23]_i_16 
       (.I0(tmp_product_n_100),
        .I1(\add_ln120_reg_1688_reg[31] [16]),
        .I2(q0[16]),
        .I3(\add_ln120_reg_1688[23]_i_8_n_12 ),
        .O(\add_ln120_reg_1688[23]_i_16_n_12 ));
  (* HLUTNM = "lutpair168" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[23]_i_17 
       (.I0(tmp_product_n_101),
        .I1(\add_ln120_reg_1688_reg[31] [15]),
        .I2(q0[15]),
        .I3(\add_ln120_reg_1688[23]_i_9_n_12 ),
        .O(\add_ln120_reg_1688[23]_i_17_n_12 ));
  (* HLUTNM = "lutpair174" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[23]_i_2 
       (.I0(tmp_product_n_95),
        .I1(\add_ln120_reg_1688_reg[31] [21]),
        .I2(q0[21]),
        .O(\add_ln120_reg_1688[23]_i_2_n_12 ));
  (* HLUTNM = "lutpair173" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[23]_i_3 
       (.I0(tmp_product_n_96),
        .I1(\add_ln120_reg_1688_reg[31] [20]),
        .I2(q0[20]),
        .O(\add_ln120_reg_1688[23]_i_3_n_12 ));
  (* HLUTNM = "lutpair172" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[23]_i_4 
       (.I0(tmp_product_n_97),
        .I1(\add_ln120_reg_1688_reg[31] [19]),
        .I2(q0[19]),
        .O(\add_ln120_reg_1688[23]_i_4_n_12 ));
  (* HLUTNM = "lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[23]_i_5 
       (.I0(tmp_product_n_98),
        .I1(\add_ln120_reg_1688_reg[31] [18]),
        .I2(q0[18]),
        .O(\add_ln120_reg_1688[23]_i_5_n_12 ));
  (* HLUTNM = "lutpair170" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[23]_i_6 
       (.I0(tmp_product_n_99),
        .I1(\add_ln120_reg_1688_reg[31] [17]),
        .I2(q0[17]),
        .O(\add_ln120_reg_1688[23]_i_6_n_12 ));
  (* HLUTNM = "lutpair169" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[23]_i_7 
       (.I0(tmp_product_n_100),
        .I1(\add_ln120_reg_1688_reg[31] [16]),
        .I2(q0[16]),
        .O(\add_ln120_reg_1688[23]_i_7_n_12 ));
  (* HLUTNM = "lutpair168" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[23]_i_8 
       (.I0(tmp_product_n_101),
        .I1(\add_ln120_reg_1688_reg[31] [15]),
        .I2(q0[15]),
        .O(\add_ln120_reg_1688[23]_i_8_n_12 ));
  (* HLUTNM = "lutpair167" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[23]_i_9 
       (.I0(tmp_product_n_102),
        .I1(\add_ln120_reg_1688_reg[31] [14]),
        .I2(q0[14]),
        .O(\add_ln120_reg_1688[23]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[31]_i_11 
       (.I0(\add_ln120_reg_1688[31]_i_3_n_12 ),
        .I1(P[2]),
        .I2(\add_ln120_reg_1688_reg[31] [29]),
        .I3(q0[29]),
        .O(\add_ln120_reg_1688[31]_i_11_n_12 ));
  (* HLUTNM = "lutpair181" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[31]_i_12 
       (.I0(tmp_product_n_88),
        .I1(\add_ln120_reg_1688_reg[31] [28]),
        .I2(q0[28]),
        .I3(\add_ln120_reg_1688[31]_i_4_n_12 ),
        .O(\add_ln120_reg_1688[31]_i_12_n_12 ));
  (* HLUTNM = "lutpair180" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[31]_i_13 
       (.I0(tmp_product_n_89),
        .I1(\add_ln120_reg_1688_reg[31] [27]),
        .I2(q0[27]),
        .I3(\add_ln120_reg_1688[31]_i_5_n_12 ),
        .O(\add_ln120_reg_1688[31]_i_13_n_12 ));
  (* HLUTNM = "lutpair179" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[31]_i_14 
       (.I0(tmp_product_n_90),
        .I1(\add_ln120_reg_1688_reg[31] [26]),
        .I2(q0[26]),
        .I3(\add_ln120_reg_1688[31]_i_6_n_12 ),
        .O(\add_ln120_reg_1688[31]_i_14_n_12 ));
  (* HLUTNM = "lutpair178" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[31]_i_15 
       (.I0(tmp_product_n_91),
        .I1(\add_ln120_reg_1688_reg[31] [25]),
        .I2(q0[25]),
        .I3(\add_ln120_reg_1688[31]_i_7_n_12 ),
        .O(\add_ln120_reg_1688[31]_i_15_n_12 ));
  (* HLUTNM = "lutpair177" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[31]_i_16 
       (.I0(tmp_product_n_92),
        .I1(\add_ln120_reg_1688_reg[31] [24]),
        .I2(q0[24]),
        .I3(\add_ln120_reg_1688[31]_i_8_n_12 ),
        .O(\add_ln120_reg_1688[31]_i_16_n_12 ));
  (* HLUTNM = "lutpair176" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[31]_i_17 
       (.I0(tmp_product_n_93),
        .I1(\add_ln120_reg_1688_reg[31] [23]),
        .I2(q0[23]),
        .I3(\add_ln120_reg_1688[31]_i_9_n_12 ),
        .O(\add_ln120_reg_1688[31]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln120_reg_1688[31]_i_2 
       (.I0(q0[30]),
        .I1(P[3]),
        .I2(\add_ln120_reg_1688_reg[31] [30]),
        .O(\add_ln120_reg_1688[31]_i_2_n_12 ));
  (* HLUTNM = "lutpair181" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[31]_i_3 
       (.I0(tmp_product_n_88),
        .I1(\add_ln120_reg_1688_reg[31] [28]),
        .I2(q0[28]),
        .O(\add_ln120_reg_1688[31]_i_3_n_12 ));
  (* HLUTNM = "lutpair180" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[31]_i_4 
       (.I0(tmp_product_n_89),
        .I1(\add_ln120_reg_1688_reg[31] [27]),
        .I2(q0[27]),
        .O(\add_ln120_reg_1688[31]_i_4_n_12 ));
  (* HLUTNM = "lutpair179" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[31]_i_5 
       (.I0(tmp_product_n_90),
        .I1(\add_ln120_reg_1688_reg[31] [26]),
        .I2(q0[26]),
        .O(\add_ln120_reg_1688[31]_i_5_n_12 ));
  (* HLUTNM = "lutpair178" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[31]_i_6 
       (.I0(tmp_product_n_91),
        .I1(\add_ln120_reg_1688_reg[31] [25]),
        .I2(q0[25]),
        .O(\add_ln120_reg_1688[31]_i_6_n_12 ));
  (* HLUTNM = "lutpair177" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[31]_i_7 
       (.I0(tmp_product_n_92),
        .I1(\add_ln120_reg_1688_reg[31] [24]),
        .I2(q0[24]),
        .O(\add_ln120_reg_1688[31]_i_7_n_12 ));
  (* HLUTNM = "lutpair176" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[31]_i_8 
       (.I0(tmp_product_n_93),
        .I1(\add_ln120_reg_1688_reg[31] [23]),
        .I2(q0[23]),
        .O(\add_ln120_reg_1688[31]_i_8_n_12 ));
  (* HLUTNM = "lutpair175" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[31]_i_9 
       (.I0(tmp_product_n_94),
        .I1(\add_ln120_reg_1688_reg[31] [22]),
        .I2(q0[22]),
        .O(\add_ln120_reg_1688[31]_i_9_n_12 ));
  (* HLUTNM = "lutpair158" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[7]_i_10 
       (.I0(tmp_product_n_111),
        .I1(\add_ln120_reg_1688_reg[31] [5]),
        .I2(q0[5]),
        .I3(\add_ln120_reg_1688[7]_i_3_n_12 ),
        .O(\add_ln120_reg_1688[7]_i_10_n_12 ));
  (* HLUTNM = "lutpair157" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[7]_i_11 
       (.I0(tmp_product_n_112),
        .I1(\add_ln120_reg_1688_reg[31] [4]),
        .I2(q0[4]),
        .I3(\add_ln120_reg_1688[7]_i_4_n_12 ),
        .O(\add_ln120_reg_1688[7]_i_11_n_12 ));
  (* HLUTNM = "lutpair156" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[7]_i_12 
       (.I0(tmp_product_n_113),
        .I1(\add_ln120_reg_1688_reg[31] [3]),
        .I2(q0[3]),
        .I3(\add_ln120_reg_1688[7]_i_5_n_12 ),
        .O(\add_ln120_reg_1688[7]_i_12_n_12 ));
  (* HLUTNM = "lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[7]_i_13 
       (.I0(tmp_product_n_114),
        .I1(\add_ln120_reg_1688_reg[31] [2]),
        .I2(q0[2]),
        .I3(\add_ln120_reg_1688[7]_i_6_n_12 ),
        .O(\add_ln120_reg_1688[7]_i_13_n_12 ));
  (* HLUTNM = "lutpair154" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[7]_i_14 
       (.I0(tmp_product_n_115),
        .I1(\add_ln120_reg_1688_reg[31] [1]),
        .I2(q0[1]),
        .I3(\add_ln120_reg_1688[7]_i_7_n_12 ),
        .O(\add_ln120_reg_1688[7]_i_14_n_12 ));
  (* HLUTNM = "lutpair158" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[7]_i_2 
       (.I0(tmp_product_n_111),
        .I1(\add_ln120_reg_1688_reg[31] [5]),
        .I2(q0[5]),
        .O(\add_ln120_reg_1688[7]_i_2_n_12 ));
  (* HLUTNM = "lutpair157" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[7]_i_3 
       (.I0(tmp_product_n_112),
        .I1(\add_ln120_reg_1688_reg[31] [4]),
        .I2(q0[4]),
        .O(\add_ln120_reg_1688[7]_i_3_n_12 ));
  (* HLUTNM = "lutpair156" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[7]_i_4 
       (.I0(tmp_product_n_113),
        .I1(\add_ln120_reg_1688_reg[31] [3]),
        .I2(q0[3]),
        .O(\add_ln120_reg_1688[7]_i_4_n_12 ));
  (* HLUTNM = "lutpair155" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[7]_i_5 
       (.I0(tmp_product_n_114),
        .I1(\add_ln120_reg_1688_reg[31] [2]),
        .I2(q0[2]),
        .O(\add_ln120_reg_1688[7]_i_5_n_12 ));
  (* HLUTNM = "lutpair154" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[7]_i_6 
       (.I0(tmp_product_n_115),
        .I1(\add_ln120_reg_1688_reg[31] [1]),
        .I2(q0[1]),
        .O(\add_ln120_reg_1688[7]_i_6_n_12 ));
  (* HLUTNM = "lutpair153" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln120_reg_1688[7]_i_7 
       (.I0(P[1]),
        .I1(\add_ln120_reg_1688_reg[31] [0]),
        .I2(q0[0]),
        .O(\add_ln120_reg_1688[7]_i_7_n_12 ));
  (* HLUTNM = "lutpair159" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln120_reg_1688[7]_i_9 
       (.I0(tmp_product_n_110),
        .I1(\add_ln120_reg_1688_reg[31] [6]),
        .I2(q0[6]),
        .I3(\add_ln120_reg_1688[7]_i_2_n_12 ),
        .O(\add_ln120_reg_1688[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln120_reg_1688_reg[15]_i_1 
       (.CI(\add_ln120_reg_1688_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln120_reg_1688_reg[15]_i_1_n_12 ,\add_ln120_reg_1688_reg[15]_i_1_n_13 ,\add_ln120_reg_1688_reg[15]_i_1_n_14 ,\add_ln120_reg_1688_reg[15]_i_1_n_15 ,\add_ln120_reg_1688_reg[15]_i_1_n_16 ,\add_ln120_reg_1688_reg[15]_i_1_n_17 ,\add_ln120_reg_1688_reg[15]_i_1_n_18 ,\add_ln120_reg_1688_reg[15]_i_1_n_19 }),
        .DI({\add_ln120_reg_1688[15]_i_2_n_12 ,\add_ln120_reg_1688[15]_i_3_n_12 ,\add_ln120_reg_1688[15]_i_4_n_12 ,\add_ln120_reg_1688[15]_i_5_n_12 ,\add_ln120_reg_1688[15]_i_6_n_12 ,\add_ln120_reg_1688[15]_i_7_n_12 ,\add_ln120_reg_1688[15]_i_8_n_12 ,\add_ln120_reg_1688[15]_i_9_n_12 }),
        .O(D[15:8]),
        .S({\add_ln120_reg_1688[15]_i_10_n_12 ,\add_ln120_reg_1688[15]_i_11_n_12 ,\add_ln120_reg_1688[15]_i_12_n_12 ,\add_ln120_reg_1688[15]_i_13_n_12 ,\add_ln120_reg_1688[15]_i_14_n_12 ,\add_ln120_reg_1688[15]_i_15_n_12 ,\add_ln120_reg_1688[15]_i_16_n_12 ,\add_ln120_reg_1688[15]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln120_reg_1688_reg[23]_i_1 
       (.CI(\add_ln120_reg_1688_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln120_reg_1688_reg[23]_i_1_n_12 ,\add_ln120_reg_1688_reg[23]_i_1_n_13 ,\add_ln120_reg_1688_reg[23]_i_1_n_14 ,\add_ln120_reg_1688_reg[23]_i_1_n_15 ,\add_ln120_reg_1688_reg[23]_i_1_n_16 ,\add_ln120_reg_1688_reg[23]_i_1_n_17 ,\add_ln120_reg_1688_reg[23]_i_1_n_18 ,\add_ln120_reg_1688_reg[23]_i_1_n_19 }),
        .DI({\add_ln120_reg_1688[23]_i_2_n_12 ,\add_ln120_reg_1688[23]_i_3_n_12 ,\add_ln120_reg_1688[23]_i_4_n_12 ,\add_ln120_reg_1688[23]_i_5_n_12 ,\add_ln120_reg_1688[23]_i_6_n_12 ,\add_ln120_reg_1688[23]_i_7_n_12 ,\add_ln120_reg_1688[23]_i_8_n_12 ,\add_ln120_reg_1688[23]_i_9_n_12 }),
        .O(D[23:16]),
        .S({\add_ln120_reg_1688[23]_i_10_n_12 ,\add_ln120_reg_1688[23]_i_11_n_12 ,\add_ln120_reg_1688[23]_i_12_n_12 ,\add_ln120_reg_1688[23]_i_13_n_12 ,\add_ln120_reg_1688[23]_i_14_n_12 ,\add_ln120_reg_1688[23]_i_15_n_12 ,\add_ln120_reg_1688[23]_i_16_n_12 ,\add_ln120_reg_1688[23]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln120_reg_1688_reg[31]_i_1 
       (.CI(\add_ln120_reg_1688_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({CO,\add_ln120_reg_1688_reg[31]_i_1_n_13 ,\add_ln120_reg_1688_reg[31]_i_1_n_14 ,\add_ln120_reg_1688_reg[31]_i_1_n_15 ,\add_ln120_reg_1688_reg[31]_i_1_n_16 ,\add_ln120_reg_1688_reg[31]_i_1_n_17 ,\add_ln120_reg_1688_reg[31]_i_1_n_18 ,\add_ln120_reg_1688_reg[31]_i_1_n_19 }),
        .DI({\add_ln120_reg_1688[31]_i_2_n_12 ,\add_ln120_reg_1688[31]_i_3_n_12 ,\add_ln120_reg_1688[31]_i_4_n_12 ,\add_ln120_reg_1688[31]_i_5_n_12 ,\add_ln120_reg_1688[31]_i_6_n_12 ,\add_ln120_reg_1688[31]_i_7_n_12 ,\add_ln120_reg_1688[31]_i_8_n_12 ,\add_ln120_reg_1688[31]_i_9_n_12 }),
        .O(D[31:24]),
        .S({S,\add_ln120_reg_1688[31]_i_11_n_12 ,\add_ln120_reg_1688[31]_i_12_n_12 ,\add_ln120_reg_1688[31]_i_13_n_12 ,\add_ln120_reg_1688[31]_i_14_n_12 ,\add_ln120_reg_1688[31]_i_15_n_12 ,\add_ln120_reg_1688[31]_i_16_n_12 ,\add_ln120_reg_1688[31]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln120_reg_1688_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln120_reg_1688_reg[7]_i_1_n_12 ,\add_ln120_reg_1688_reg[7]_i_1_n_13 ,\add_ln120_reg_1688_reg[7]_i_1_n_14 ,\add_ln120_reg_1688_reg[7]_i_1_n_15 ,\add_ln120_reg_1688_reg[7]_i_1_n_16 ,\add_ln120_reg_1688_reg[7]_i_1_n_17 ,\add_ln120_reg_1688_reg[7]_i_1_n_18 ,\add_ln120_reg_1688_reg[7]_i_1_n_19 }),
        .DI({\add_ln120_reg_1688[7]_i_2_n_12 ,\add_ln120_reg_1688[7]_i_3_n_12 ,\add_ln120_reg_1688[7]_i_4_n_12 ,\add_ln120_reg_1688[7]_i_5_n_12 ,\add_ln120_reg_1688[7]_i_6_n_12 ,\add_ln120_reg_1688[7]_i_7_n_12 ,DI,1'b0}),
        .O(D[7:0]),
        .S({\add_ln120_reg_1688[7]_i_9_n_12 ,\add_ln120_reg_1688[7]_i_10_n_12 ,\add_ln120_reg_1688[7]_i_11_n_12 ,\add_ln120_reg_1688[7]_i_12_n_12 ,\add_ln120_reg_1688[7]_i_13_n_12 ,\add_ln120_reg_1688[7]_i_14_n_12 ,\add_ln120_reg_1688_reg[7] }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q0[15],indata_q0[15],indata_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(Q[2]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P[3:2],tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,P[1:0]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_30
   (P,
    \add_ln121_reg_1734_reg[7] ,
    \add_ln121_reg_1734_reg[15] ,
    \add_ln121_reg_1734_reg[23] ,
    \add_ln121_reg_1734_reg[30] ,
    \add_ln119_reg_1729_reg[7] ,
    \add_ln119_reg_1729_reg[15] ,
    \add_ln119_reg_1729_reg[23] ,
    \add_ln119_reg_1729_reg[30] ,
    \add_ln117_reg_1719_reg[7] ,
    \add_ln117_reg_1719_reg[15] ,
    \add_ln117_reg_1719_reg[23] ,
    \add_ln117_reg_1719_reg[30] ,
    Q,
    ap_clk,
    indata_q1,
    \empty_86_fu_118_reg[31] ,
    \empty_86_fu_118_reg[7] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2,
    \empty_86_fu_118_reg[31]_0 ,
    \empty_84_fu_110_reg[31] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4,
    \empty_84_fu_110_reg[23] ,
    \empty_82_fu_102_reg[31] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6,
    \empty_82_fu_102_reg[15] );
  output [31:0]P;
  output [7:0]\add_ln121_reg_1734_reg[7] ;
  output [7:0]\add_ln121_reg_1734_reg[15] ;
  output [7:0]\add_ln121_reg_1734_reg[23] ;
  output [6:0]\add_ln121_reg_1734_reg[30] ;
  output [7:0]\add_ln119_reg_1729_reg[7] ;
  output [7:0]\add_ln119_reg_1729_reg[15] ;
  output [7:0]\add_ln119_reg_1729_reg[23] ;
  output [6:0]\add_ln119_reg_1729_reg[30] ;
  output [7:0]\add_ln117_reg_1719_reg[7] ;
  output [7:0]\add_ln117_reg_1719_reg[15] ;
  output [7:0]\add_ln117_reg_1719_reg[23] ;
  output [6:0]\add_ln117_reg_1719_reg[30] ;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [30:0]\empty_86_fu_118_reg[31] ;
  input \empty_86_fu_118_reg[7] ;
  input [30:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2;
  input \empty_86_fu_118_reg[31]_0 ;
  input [30:0]\empty_84_fu_110_reg[31] ;
  input [30:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4;
  input \empty_84_fu_110_reg[23] ;
  input [30:0]\empty_82_fu_102_reg[31] ;
  input [30:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6;
  input \empty_82_fu_102_reg[15] ;

  wire [31:0]P;
  wire [0:0]Q;
  wire [7:0]\add_ln117_reg_1719_reg[15] ;
  wire [7:0]\add_ln117_reg_1719_reg[23] ;
  wire [6:0]\add_ln117_reg_1719_reg[30] ;
  wire [7:0]\add_ln117_reg_1719_reg[7] ;
  wire [7:0]\add_ln119_reg_1729_reg[15] ;
  wire [7:0]\add_ln119_reg_1729_reg[23] ;
  wire [6:0]\add_ln119_reg_1729_reg[30] ;
  wire [7:0]\add_ln119_reg_1729_reg[7] ;
  wire [7:0]\add_ln121_reg_1734_reg[15] ;
  wire [7:0]\add_ln121_reg_1734_reg[23] ;
  wire [6:0]\add_ln121_reg_1734_reg[30] ;
  wire [7:0]\add_ln121_reg_1734_reg[7] ;
  wire ap_clk;
  wire \empty_82_fu_102_reg[15] ;
  wire [30:0]\empty_82_fu_102_reg[31] ;
  wire \empty_84_fu_110_reg[23] ;
  wire [30:0]\empty_84_fu_110_reg[31] ;
  wire [30:0]\empty_86_fu_118_reg[31] ;
  wire \empty_86_fu_118_reg[31]_0 ;
  wire \empty_86_fu_118_reg[7] ;
  wire [30:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2;
  wire [30:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4;
  wire [30:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6;
  wire [15:0]indata_q1;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[0]_i_10 
       (.I0(P[7]),
        .I1(\empty_82_fu_102_reg[31] [7]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[7]),
        .O(\add_ln117_reg_1719_reg[7] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[0]_i_11 
       (.I0(P[6]),
        .I1(\empty_82_fu_102_reg[31] [6]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[6]),
        .O(\add_ln117_reg_1719_reg[7] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[0]_i_12 
       (.I0(P[5]),
        .I1(\empty_82_fu_102_reg[31] [5]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[5]),
        .O(\add_ln117_reg_1719_reg[7] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[0]_i_13 
       (.I0(P[4]),
        .I1(\empty_82_fu_102_reg[31] [4]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[4]),
        .O(\add_ln117_reg_1719_reg[7] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[0]_i_14 
       (.I0(P[3]),
        .I1(\empty_82_fu_102_reg[31] [3]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[3]),
        .O(\add_ln117_reg_1719_reg[7] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[0]_i_15 
       (.I0(P[2]),
        .I1(\empty_82_fu_102_reg[31] [2]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[2]),
        .O(\add_ln117_reg_1719_reg[7] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[0]_i_16 
       (.I0(P[1]),
        .I1(\empty_82_fu_102_reg[31] [1]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[1]),
        .O(\add_ln117_reg_1719_reg[7] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[0]_i_17 
       (.I0(P[0]),
        .I1(\empty_82_fu_102_reg[31] [0]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[0]),
        .O(\add_ln117_reg_1719_reg[7] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[16]_i_10 
       (.I0(P[23]),
        .I1(\empty_82_fu_102_reg[31] [23]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[23]),
        .O(\add_ln117_reg_1719_reg[23] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[16]_i_11 
       (.I0(P[22]),
        .I1(\empty_82_fu_102_reg[31] [22]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[22]),
        .O(\add_ln117_reg_1719_reg[23] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[16]_i_12 
       (.I0(P[21]),
        .I1(\empty_82_fu_102_reg[31] [21]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[21]),
        .O(\add_ln117_reg_1719_reg[23] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[16]_i_13 
       (.I0(P[20]),
        .I1(\empty_82_fu_102_reg[31] [20]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[20]),
        .O(\add_ln117_reg_1719_reg[23] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[16]_i_14 
       (.I0(P[19]),
        .I1(\empty_82_fu_102_reg[31] [19]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[19]),
        .O(\add_ln117_reg_1719_reg[23] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[16]_i_15 
       (.I0(P[18]),
        .I1(\empty_82_fu_102_reg[31] [18]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[18]),
        .O(\add_ln117_reg_1719_reg[23] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[16]_i_16 
       (.I0(P[17]),
        .I1(\empty_82_fu_102_reg[31] [17]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[17]),
        .O(\add_ln117_reg_1719_reg[23] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[16]_i_17 
       (.I0(P[16]),
        .I1(\empty_82_fu_102_reg[31] [16]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[16]),
        .O(\add_ln117_reg_1719_reg[23] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[24]_i_11 
       (.I0(P[30]),
        .I1(\empty_82_fu_102_reg[31] [30]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[30]),
        .O(\add_ln117_reg_1719_reg[30] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[24]_i_12 
       (.I0(P[29]),
        .I1(\empty_82_fu_102_reg[31] [29]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[29]),
        .O(\add_ln117_reg_1719_reg[30] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[24]_i_13 
       (.I0(P[28]),
        .I1(\empty_82_fu_102_reg[31] [28]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[28]),
        .O(\add_ln117_reg_1719_reg[30] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[24]_i_14 
       (.I0(P[27]),
        .I1(\empty_82_fu_102_reg[31] [27]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[27]),
        .O(\add_ln117_reg_1719_reg[30] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[24]_i_15 
       (.I0(P[26]),
        .I1(\empty_82_fu_102_reg[31] [26]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[26]),
        .O(\add_ln117_reg_1719_reg[30] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[24]_i_16 
       (.I0(P[25]),
        .I1(\empty_82_fu_102_reg[31] [25]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[25]),
        .O(\add_ln117_reg_1719_reg[30] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[24]_i_17 
       (.I0(P[24]),
        .I1(\empty_82_fu_102_reg[31] [24]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[24]),
        .O(\add_ln117_reg_1719_reg[30] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[8]_i_10 
       (.I0(P[15]),
        .I1(\empty_82_fu_102_reg[31] [15]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[15]),
        .O(\add_ln117_reg_1719_reg[15] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[8]_i_11 
       (.I0(P[14]),
        .I1(\empty_82_fu_102_reg[31] [14]),
        .I2(\empty_82_fu_102_reg[15] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[14]),
        .O(\add_ln117_reg_1719_reg[15] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[8]_i_12 
       (.I0(P[13]),
        .I1(\empty_82_fu_102_reg[31] [13]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[13]),
        .O(\add_ln117_reg_1719_reg[15] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[8]_i_13 
       (.I0(P[12]),
        .I1(\empty_82_fu_102_reg[31] [12]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[12]),
        .O(\add_ln117_reg_1719_reg[15] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[8]_i_14 
       (.I0(P[11]),
        .I1(\empty_82_fu_102_reg[31] [11]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[11]),
        .O(\add_ln117_reg_1719_reg[15] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[8]_i_15 
       (.I0(P[10]),
        .I1(\empty_82_fu_102_reg[31] [10]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[10]),
        .O(\add_ln117_reg_1719_reg[15] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[8]_i_16 
       (.I0(P[9]),
        .I1(\empty_82_fu_102_reg[31] [9]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[9]),
        .O(\add_ln117_reg_1719_reg[15] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_82_fu_102[8]_i_17 
       (.I0(P[8]),
        .I1(\empty_82_fu_102_reg[31] [8]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6[8]),
        .O(\add_ln117_reg_1719_reg[15] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[0]_i_10 
       (.I0(P[7]),
        .I1(\empty_84_fu_110_reg[31] [7]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[7]),
        .O(\add_ln119_reg_1729_reg[7] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[0]_i_11 
       (.I0(P[6]),
        .I1(\empty_84_fu_110_reg[31] [6]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[6]),
        .O(\add_ln119_reg_1729_reg[7] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[0]_i_12 
       (.I0(P[5]),
        .I1(\empty_84_fu_110_reg[31] [5]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[5]),
        .O(\add_ln119_reg_1729_reg[7] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[0]_i_13 
       (.I0(P[4]),
        .I1(\empty_84_fu_110_reg[31] [4]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[4]),
        .O(\add_ln119_reg_1729_reg[7] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[0]_i_14 
       (.I0(P[3]),
        .I1(\empty_84_fu_110_reg[31] [3]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[3]),
        .O(\add_ln119_reg_1729_reg[7] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[0]_i_15 
       (.I0(P[2]),
        .I1(\empty_84_fu_110_reg[31] [2]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[2]),
        .O(\add_ln119_reg_1729_reg[7] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[0]_i_16 
       (.I0(P[1]),
        .I1(\empty_84_fu_110_reg[31] [1]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[1]),
        .O(\add_ln119_reg_1729_reg[7] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[0]_i_17 
       (.I0(P[0]),
        .I1(\empty_84_fu_110_reg[31] [0]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[0]),
        .O(\add_ln119_reg_1729_reg[7] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[16]_i_10 
       (.I0(P[23]),
        .I1(\empty_84_fu_110_reg[31] [23]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[23]),
        .O(\add_ln119_reg_1729_reg[23] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[16]_i_11 
       (.I0(P[22]),
        .I1(\empty_84_fu_110_reg[31] [22]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[22]),
        .O(\add_ln119_reg_1729_reg[23] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[16]_i_12 
       (.I0(P[21]),
        .I1(\empty_84_fu_110_reg[31] [21]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[21]),
        .O(\add_ln119_reg_1729_reg[23] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[16]_i_13 
       (.I0(P[20]),
        .I1(\empty_84_fu_110_reg[31] [20]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[20]),
        .O(\add_ln119_reg_1729_reg[23] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[16]_i_14 
       (.I0(P[19]),
        .I1(\empty_84_fu_110_reg[31] [19]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[19]),
        .O(\add_ln119_reg_1729_reg[23] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[16]_i_15 
       (.I0(P[18]),
        .I1(\empty_84_fu_110_reg[31] [18]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[18]),
        .O(\add_ln119_reg_1729_reg[23] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[16]_i_16 
       (.I0(P[17]),
        .I1(\empty_84_fu_110_reg[31] [17]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[17]),
        .O(\add_ln119_reg_1729_reg[23] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[16]_i_17 
       (.I0(P[16]),
        .I1(\empty_84_fu_110_reg[31] [16]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[16]),
        .O(\add_ln119_reg_1729_reg[23] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[24]_i_11 
       (.I0(P[30]),
        .I1(\empty_84_fu_110_reg[31] [30]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[30]),
        .O(\add_ln119_reg_1729_reg[30] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[24]_i_12 
       (.I0(P[29]),
        .I1(\empty_84_fu_110_reg[31] [29]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[29]),
        .O(\add_ln119_reg_1729_reg[30] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[24]_i_13 
       (.I0(P[28]),
        .I1(\empty_84_fu_110_reg[31] [28]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[28]),
        .O(\add_ln119_reg_1729_reg[30] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[24]_i_14 
       (.I0(P[27]),
        .I1(\empty_84_fu_110_reg[31] [27]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[27]),
        .O(\add_ln119_reg_1729_reg[30] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[24]_i_15 
       (.I0(P[26]),
        .I1(\empty_84_fu_110_reg[31] [26]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[26]),
        .O(\add_ln119_reg_1729_reg[30] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[24]_i_16 
       (.I0(P[25]),
        .I1(\empty_84_fu_110_reg[31] [25]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[25]),
        .O(\add_ln119_reg_1729_reg[30] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[24]_i_17 
       (.I0(P[24]),
        .I1(\empty_84_fu_110_reg[31] [24]),
        .I2(\empty_84_fu_110_reg[23] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[24]),
        .O(\add_ln119_reg_1729_reg[30] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[8]_i_10 
       (.I0(P[15]),
        .I1(\empty_84_fu_110_reg[31] [15]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[15]),
        .O(\add_ln119_reg_1729_reg[15] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[8]_i_11 
       (.I0(P[14]),
        .I1(\empty_84_fu_110_reg[31] [14]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[14]),
        .O(\add_ln119_reg_1729_reg[15] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[8]_i_12 
       (.I0(P[13]),
        .I1(\empty_84_fu_110_reg[31] [13]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[13]),
        .O(\add_ln119_reg_1729_reg[15] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[8]_i_13 
       (.I0(P[12]),
        .I1(\empty_84_fu_110_reg[31] [12]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[12]),
        .O(\add_ln119_reg_1729_reg[15] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[8]_i_14 
       (.I0(P[11]),
        .I1(\empty_84_fu_110_reg[31] [11]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[11]),
        .O(\add_ln119_reg_1729_reg[15] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[8]_i_15 
       (.I0(P[10]),
        .I1(\empty_84_fu_110_reg[31] [10]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[10]),
        .O(\add_ln119_reg_1729_reg[15] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[8]_i_16 
       (.I0(P[9]),
        .I1(\empty_84_fu_110_reg[31] [9]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[9]),
        .O(\add_ln119_reg_1729_reg[15] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_84_fu_110[8]_i_17 
       (.I0(P[8]),
        .I1(\empty_84_fu_110_reg[31] [8]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4[8]),
        .O(\add_ln119_reg_1729_reg[15] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[0]_i_10 
       (.I0(P[7]),
        .I1(\empty_86_fu_118_reg[31] [7]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[7]),
        .O(\add_ln121_reg_1734_reg[7] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[0]_i_11 
       (.I0(P[6]),
        .I1(\empty_86_fu_118_reg[31] [6]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[6]),
        .O(\add_ln121_reg_1734_reg[7] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[0]_i_12 
       (.I0(P[5]),
        .I1(\empty_86_fu_118_reg[31] [5]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[5]),
        .O(\add_ln121_reg_1734_reg[7] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[0]_i_13 
       (.I0(P[4]),
        .I1(\empty_86_fu_118_reg[31] [4]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[4]),
        .O(\add_ln121_reg_1734_reg[7] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[0]_i_14 
       (.I0(P[3]),
        .I1(\empty_86_fu_118_reg[31] [3]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[3]),
        .O(\add_ln121_reg_1734_reg[7] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[0]_i_15 
       (.I0(P[2]),
        .I1(\empty_86_fu_118_reg[31] [2]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[2]),
        .O(\add_ln121_reg_1734_reg[7] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[0]_i_16 
       (.I0(P[1]),
        .I1(\empty_86_fu_118_reg[31] [1]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[1]),
        .O(\add_ln121_reg_1734_reg[7] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[0]_i_17 
       (.I0(P[0]),
        .I1(\empty_86_fu_118_reg[31] [0]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[0]),
        .O(\add_ln121_reg_1734_reg[7] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[16]_i_10 
       (.I0(P[23]),
        .I1(\empty_86_fu_118_reg[31] [23]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[23]),
        .O(\add_ln121_reg_1734_reg[23] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[16]_i_11 
       (.I0(P[22]),
        .I1(\empty_86_fu_118_reg[31] [22]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[22]),
        .O(\add_ln121_reg_1734_reg[23] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[16]_i_12 
       (.I0(P[21]),
        .I1(\empty_86_fu_118_reg[31] [21]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[21]),
        .O(\add_ln121_reg_1734_reg[23] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[16]_i_13 
       (.I0(P[20]),
        .I1(\empty_86_fu_118_reg[31] [20]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[20]),
        .O(\add_ln121_reg_1734_reg[23] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[16]_i_14 
       (.I0(P[19]),
        .I1(\empty_86_fu_118_reg[31] [19]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[19]),
        .O(\add_ln121_reg_1734_reg[23] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[16]_i_15 
       (.I0(P[18]),
        .I1(\empty_86_fu_118_reg[31] [18]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[18]),
        .O(\add_ln121_reg_1734_reg[23] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[16]_i_16 
       (.I0(P[17]),
        .I1(\empty_86_fu_118_reg[31] [17]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[17]),
        .O(\add_ln121_reg_1734_reg[23] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[16]_i_17 
       (.I0(P[16]),
        .I1(\empty_86_fu_118_reg[31] [16]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[16]),
        .O(\add_ln121_reg_1734_reg[23] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[24]_i_11 
       (.I0(P[30]),
        .I1(\empty_86_fu_118_reg[31] [30]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[30]),
        .O(\add_ln121_reg_1734_reg[30] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[24]_i_12 
       (.I0(P[29]),
        .I1(\empty_86_fu_118_reg[31] [29]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[29]),
        .O(\add_ln121_reg_1734_reg[30] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[24]_i_13 
       (.I0(P[28]),
        .I1(\empty_86_fu_118_reg[31] [28]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[28]),
        .O(\add_ln121_reg_1734_reg[30] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[24]_i_14 
       (.I0(P[27]),
        .I1(\empty_86_fu_118_reg[31] [27]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[27]),
        .O(\add_ln121_reg_1734_reg[30] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[24]_i_15 
       (.I0(P[26]),
        .I1(\empty_86_fu_118_reg[31] [26]),
        .I2(\empty_86_fu_118_reg[31]_0 ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[26]),
        .O(\add_ln121_reg_1734_reg[30] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[24]_i_16 
       (.I0(P[25]),
        .I1(\empty_86_fu_118_reg[31] [25]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[25]),
        .O(\add_ln121_reg_1734_reg[30] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[24]_i_17 
       (.I0(P[24]),
        .I1(\empty_86_fu_118_reg[31] [24]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[24]),
        .O(\add_ln121_reg_1734_reg[30] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[8]_i_10 
       (.I0(P[15]),
        .I1(\empty_86_fu_118_reg[31] [15]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[15]),
        .O(\add_ln121_reg_1734_reg[15] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[8]_i_11 
       (.I0(P[14]),
        .I1(\empty_86_fu_118_reg[31] [14]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[14]),
        .O(\add_ln121_reg_1734_reg[15] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[8]_i_12 
       (.I0(P[13]),
        .I1(\empty_86_fu_118_reg[31] [13]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[13]),
        .O(\add_ln121_reg_1734_reg[15] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[8]_i_13 
       (.I0(P[12]),
        .I1(\empty_86_fu_118_reg[31] [12]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[12]),
        .O(\add_ln121_reg_1734_reg[15] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[8]_i_14 
       (.I0(P[11]),
        .I1(\empty_86_fu_118_reg[31] [11]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[11]),
        .O(\add_ln121_reg_1734_reg[15] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[8]_i_15 
       (.I0(P[10]),
        .I1(\empty_86_fu_118_reg[31] [10]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[10]),
        .O(\add_ln121_reg_1734_reg[15] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[8]_i_16 
       (.I0(P[9]),
        .I1(\empty_86_fu_118_reg[31] [9]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[9]),
        .O(\add_ln121_reg_1734_reg[15] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_86_fu_118[8]_i_17 
       (.I0(P[8]),
        .I1(\empty_86_fu_118_reg[31] [8]),
        .I2(\empty_86_fu_118_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2[8]),
        .O(\add_ln121_reg_1734_reg[15] [0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_31
   (P,
    \empty_88_fu_126_reg[63] ,
    S,
    \reg_427_reg[15] ,
    \reg_427_reg[23] ,
    \reg_427_reg[31] ,
    \reg_427_reg[39] ,
    \reg_427_reg[47] ,
    \reg_427_reg[55] ,
    \add_ln122_reg_1739_reg[7] ,
    \add_ln122_reg_1739_reg[15] ,
    \add_ln122_reg_1739_reg[23] ,
    \add_ln122_reg_1739_reg[30] ,
    \add_ln120_reg_1688_reg[7] ,
    \add_ln120_reg_1688_reg[15] ,
    \add_ln120_reg_1688_reg[23] ,
    \add_ln120_reg_1688_reg[30] ,
    \add_ln118_reg_1724_reg[7] ,
    \add_ln118_reg_1724_reg[15] ,
    \add_ln118_reg_1724_reg[23] ,
    \add_ln118_reg_1724_reg[30] ,
    Q,
    ap_clk,
    indata_q1,
    indata_q0,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out,
    ap_loop_init_int,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
    \empty_88_fu_126_reg[63]_0 ,
    \empty_87_fu_122_reg[31] ,
    \empty_87_fu_122_reg[7] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1,
    \empty_85_fu_114_reg[31] ,
    \empty_85_fu_114_reg[7] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3,
    \empty_83_fu_106_reg[31] ,
    \empty_83_fu_106_reg[7] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5);
  output [31:0]P;
  output [7:0]\empty_88_fu_126_reg[63] ;
  output [7:0]S;
  output [7:0]\reg_427_reg[15] ;
  output [7:0]\reg_427_reg[23] ;
  output [7:0]\reg_427_reg[31] ;
  output [7:0]\reg_427_reg[39] ;
  output [7:0]\reg_427_reg[47] ;
  output [7:0]\reg_427_reg[55] ;
  output [7:0]\add_ln122_reg_1739_reg[7] ;
  output [7:0]\add_ln122_reg_1739_reg[15] ;
  output [7:0]\add_ln122_reg_1739_reg[23] ;
  output [6:0]\add_ln122_reg_1739_reg[30] ;
  output [7:0]\add_ln120_reg_1688_reg[7] ;
  output [7:0]\add_ln120_reg_1688_reg[15] ;
  output [7:0]\add_ln120_reg_1688_reg[23] ;
  output [6:0]\add_ln120_reg_1688_reg[30] ;
  output [7:0]\add_ln118_reg_1724_reg[7] ;
  output [7:0]\add_ln118_reg_1724_reg[15] ;
  output [7:0]\add_ln118_reg_1724_reg[23] ;
  output [6:0]\add_ln118_reg_1724_reg[30] ;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input [63:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out;
  input ap_loop_init_int;
  input grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg;
  input [63:0]\empty_88_fu_126_reg[63]_0 ;
  input [30:0]\empty_87_fu_122_reg[31] ;
  input \empty_87_fu_122_reg[7] ;
  input [30:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1;
  input [30:0]\empty_85_fu_114_reg[31] ;
  input \empty_85_fu_114_reg[7] ;
  input [30:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3;
  input [30:0]\empty_83_fu_106_reg[31] ;
  input \empty_83_fu_106_reg[7] ;
  input [30:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5;

  wire [31:0]P;
  wire [0:0]Q;
  wire [7:0]S;
  wire [7:0]\add_ln118_reg_1724_reg[15] ;
  wire [7:0]\add_ln118_reg_1724_reg[23] ;
  wire [6:0]\add_ln118_reg_1724_reg[30] ;
  wire [7:0]\add_ln118_reg_1724_reg[7] ;
  wire [7:0]\add_ln120_reg_1688_reg[15] ;
  wire [7:0]\add_ln120_reg_1688_reg[23] ;
  wire [6:0]\add_ln120_reg_1688_reg[30] ;
  wire [7:0]\add_ln120_reg_1688_reg[7] ;
  wire [7:0]\add_ln122_reg_1739_reg[15] ;
  wire [7:0]\add_ln122_reg_1739_reg[23] ;
  wire [6:0]\add_ln122_reg_1739_reg[30] ;
  wire [7:0]\add_ln122_reg_1739_reg[7] ;
  wire ap_clk;
  wire ap_loop_init_int;
  wire [30:0]\empty_83_fu_106_reg[31] ;
  wire \empty_83_fu_106_reg[7] ;
  wire [30:0]\empty_85_fu_114_reg[31] ;
  wire \empty_85_fu_114_reg[7] ;
  wire [30:0]\empty_87_fu_122_reg[31] ;
  wire \empty_87_fu_122_reg[7] ;
  wire [7:0]\empty_88_fu_126_reg[63] ;
  wire [63:0]\empty_88_fu_126_reg[63]_0 ;
  wire grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg;
  wire [63:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out;
  wire [30:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1;
  wire [30:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3;
  wire [30:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire [7:0]\reg_427_reg[15] ;
  wire [7:0]\reg_427_reg[23] ;
  wire [7:0]\reg_427_reg[31] ;
  wire [7:0]\reg_427_reg[39] ;
  wire [7:0]\reg_427_reg[47] ;
  wire [7:0]\reg_427_reg[55] ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[0]_i_11 
       (.I0(P[7]),
        .I1(\empty_83_fu_106_reg[31] [7]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[7]),
        .O(\add_ln118_reg_1724_reg[7] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[0]_i_12 
       (.I0(P[6]),
        .I1(\empty_83_fu_106_reg[31] [6]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[6]),
        .O(\add_ln118_reg_1724_reg[7] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[0]_i_13 
       (.I0(P[5]),
        .I1(\empty_83_fu_106_reg[31] [5]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[5]),
        .O(\add_ln118_reg_1724_reg[7] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[0]_i_14 
       (.I0(P[4]),
        .I1(\empty_83_fu_106_reg[31] [4]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[4]),
        .O(\add_ln118_reg_1724_reg[7] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[0]_i_15 
       (.I0(P[3]),
        .I1(\empty_83_fu_106_reg[31] [3]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[3]),
        .O(\add_ln118_reg_1724_reg[7] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[0]_i_16 
       (.I0(P[2]),
        .I1(\empty_83_fu_106_reg[31] [2]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[2]),
        .O(\add_ln118_reg_1724_reg[7] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[0]_i_17 
       (.I0(P[1]),
        .I1(\empty_83_fu_106_reg[31] [1]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[1]),
        .O(\add_ln118_reg_1724_reg[7] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[0]_i_18 
       (.I0(P[0]),
        .I1(\empty_83_fu_106_reg[31] [0]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[0]),
        .O(\add_ln118_reg_1724_reg[7] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[16]_i_10 
       (.I0(P[23]),
        .I1(\empty_83_fu_106_reg[31] [23]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[23]),
        .O(\add_ln118_reg_1724_reg[23] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[16]_i_11 
       (.I0(P[22]),
        .I1(\empty_83_fu_106_reg[31] [22]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[22]),
        .O(\add_ln118_reg_1724_reg[23] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[16]_i_12 
       (.I0(P[21]),
        .I1(\empty_83_fu_106_reg[31] [21]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[21]),
        .O(\add_ln118_reg_1724_reg[23] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[16]_i_13 
       (.I0(P[20]),
        .I1(\empty_83_fu_106_reg[31] [20]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[20]),
        .O(\add_ln118_reg_1724_reg[23] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[16]_i_14 
       (.I0(P[19]),
        .I1(\empty_83_fu_106_reg[31] [19]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[19]),
        .O(\add_ln118_reg_1724_reg[23] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[16]_i_15 
       (.I0(P[18]),
        .I1(\empty_83_fu_106_reg[31] [18]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[18]),
        .O(\add_ln118_reg_1724_reg[23] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[16]_i_16 
       (.I0(P[17]),
        .I1(\empty_83_fu_106_reg[31] [17]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[17]),
        .O(\add_ln118_reg_1724_reg[23] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[16]_i_17 
       (.I0(P[16]),
        .I1(\empty_83_fu_106_reg[31] [16]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[16]),
        .O(\add_ln118_reg_1724_reg[23] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[24]_i_11 
       (.I0(P[30]),
        .I1(\empty_83_fu_106_reg[31] [30]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[30]),
        .O(\add_ln118_reg_1724_reg[30] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[24]_i_12 
       (.I0(P[29]),
        .I1(\empty_83_fu_106_reg[31] [29]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[29]),
        .O(\add_ln118_reg_1724_reg[30] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[24]_i_13 
       (.I0(P[28]),
        .I1(\empty_83_fu_106_reg[31] [28]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[28]),
        .O(\add_ln118_reg_1724_reg[30] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[24]_i_14 
       (.I0(P[27]),
        .I1(\empty_83_fu_106_reg[31] [27]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[27]),
        .O(\add_ln118_reg_1724_reg[30] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[24]_i_15 
       (.I0(P[26]),
        .I1(\empty_83_fu_106_reg[31] [26]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[26]),
        .O(\add_ln118_reg_1724_reg[30] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[24]_i_16 
       (.I0(P[25]),
        .I1(\empty_83_fu_106_reg[31] [25]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[25]),
        .O(\add_ln118_reg_1724_reg[30] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[24]_i_17 
       (.I0(P[24]),
        .I1(\empty_83_fu_106_reg[31] [24]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[24]),
        .O(\add_ln118_reg_1724_reg[30] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[8]_i_10 
       (.I0(P[15]),
        .I1(\empty_83_fu_106_reg[31] [15]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[15]),
        .O(\add_ln118_reg_1724_reg[15] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[8]_i_11 
       (.I0(P[14]),
        .I1(\empty_83_fu_106_reg[31] [14]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[14]),
        .O(\add_ln118_reg_1724_reg[15] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[8]_i_12 
       (.I0(P[13]),
        .I1(\empty_83_fu_106_reg[31] [13]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[13]),
        .O(\add_ln118_reg_1724_reg[15] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[8]_i_13 
       (.I0(P[12]),
        .I1(\empty_83_fu_106_reg[31] [12]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[12]),
        .O(\add_ln118_reg_1724_reg[15] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[8]_i_14 
       (.I0(P[11]),
        .I1(\empty_83_fu_106_reg[31] [11]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[11]),
        .O(\add_ln118_reg_1724_reg[15] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[8]_i_15 
       (.I0(P[10]),
        .I1(\empty_83_fu_106_reg[31] [10]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[10]),
        .O(\add_ln118_reg_1724_reg[15] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[8]_i_16 
       (.I0(P[9]),
        .I1(\empty_83_fu_106_reg[31] [9]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[9]),
        .O(\add_ln118_reg_1724_reg[15] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_83_fu_106[8]_i_17 
       (.I0(P[8]),
        .I1(\empty_83_fu_106_reg[31] [8]),
        .I2(\empty_83_fu_106_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5[8]),
        .O(\add_ln118_reg_1724_reg[15] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[0]_i_11 
       (.I0(P[7]),
        .I1(\empty_85_fu_114_reg[31] [7]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[7]),
        .O(\add_ln120_reg_1688_reg[7] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[0]_i_12 
       (.I0(P[6]),
        .I1(\empty_85_fu_114_reg[31] [6]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[6]),
        .O(\add_ln120_reg_1688_reg[7] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[0]_i_13 
       (.I0(P[5]),
        .I1(\empty_85_fu_114_reg[31] [5]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[5]),
        .O(\add_ln120_reg_1688_reg[7] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[0]_i_14 
       (.I0(P[4]),
        .I1(\empty_85_fu_114_reg[31] [4]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[4]),
        .O(\add_ln120_reg_1688_reg[7] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[0]_i_15 
       (.I0(P[3]),
        .I1(\empty_85_fu_114_reg[31] [3]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[3]),
        .O(\add_ln120_reg_1688_reg[7] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[0]_i_16 
       (.I0(P[2]),
        .I1(\empty_85_fu_114_reg[31] [2]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[2]),
        .O(\add_ln120_reg_1688_reg[7] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[0]_i_17 
       (.I0(P[1]),
        .I1(\empty_85_fu_114_reg[31] [1]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[1]),
        .O(\add_ln120_reg_1688_reg[7] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[0]_i_18 
       (.I0(P[0]),
        .I1(\empty_85_fu_114_reg[31] [0]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[0]),
        .O(\add_ln120_reg_1688_reg[7] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[16]_i_10 
       (.I0(P[23]),
        .I1(\empty_85_fu_114_reg[31] [23]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[23]),
        .O(\add_ln120_reg_1688_reg[23] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[16]_i_11 
       (.I0(P[22]),
        .I1(\empty_85_fu_114_reg[31] [22]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[22]),
        .O(\add_ln120_reg_1688_reg[23] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[16]_i_12 
       (.I0(P[21]),
        .I1(\empty_85_fu_114_reg[31] [21]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[21]),
        .O(\add_ln120_reg_1688_reg[23] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[16]_i_13 
       (.I0(P[20]),
        .I1(\empty_85_fu_114_reg[31] [20]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[20]),
        .O(\add_ln120_reg_1688_reg[23] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[16]_i_14 
       (.I0(P[19]),
        .I1(\empty_85_fu_114_reg[31] [19]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[19]),
        .O(\add_ln120_reg_1688_reg[23] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[16]_i_15 
       (.I0(P[18]),
        .I1(\empty_85_fu_114_reg[31] [18]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[18]),
        .O(\add_ln120_reg_1688_reg[23] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[16]_i_16 
       (.I0(P[17]),
        .I1(\empty_85_fu_114_reg[31] [17]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[17]),
        .O(\add_ln120_reg_1688_reg[23] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[16]_i_17 
       (.I0(P[16]),
        .I1(\empty_85_fu_114_reg[31] [16]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[16]),
        .O(\add_ln120_reg_1688_reg[23] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[24]_i_11 
       (.I0(P[30]),
        .I1(\empty_85_fu_114_reg[31] [30]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[30]),
        .O(\add_ln120_reg_1688_reg[30] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[24]_i_12 
       (.I0(P[29]),
        .I1(\empty_85_fu_114_reg[31] [29]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[29]),
        .O(\add_ln120_reg_1688_reg[30] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[24]_i_13 
       (.I0(P[28]),
        .I1(\empty_85_fu_114_reg[31] [28]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[28]),
        .O(\add_ln120_reg_1688_reg[30] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[24]_i_14 
       (.I0(P[27]),
        .I1(\empty_85_fu_114_reg[31] [27]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[27]),
        .O(\add_ln120_reg_1688_reg[30] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[24]_i_15 
       (.I0(P[26]),
        .I1(\empty_85_fu_114_reg[31] [26]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[26]),
        .O(\add_ln120_reg_1688_reg[30] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[24]_i_16 
       (.I0(P[25]),
        .I1(\empty_85_fu_114_reg[31] [25]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[25]),
        .O(\add_ln120_reg_1688_reg[30] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[24]_i_17 
       (.I0(P[24]),
        .I1(\empty_85_fu_114_reg[31] [24]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[24]),
        .O(\add_ln120_reg_1688_reg[30] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[8]_i_10 
       (.I0(P[15]),
        .I1(\empty_85_fu_114_reg[31] [15]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[15]),
        .O(\add_ln120_reg_1688_reg[15] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[8]_i_11 
       (.I0(P[14]),
        .I1(\empty_85_fu_114_reg[31] [14]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[14]),
        .O(\add_ln120_reg_1688_reg[15] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[8]_i_12 
       (.I0(P[13]),
        .I1(\empty_85_fu_114_reg[31] [13]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[13]),
        .O(\add_ln120_reg_1688_reg[15] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[8]_i_13 
       (.I0(P[12]),
        .I1(\empty_85_fu_114_reg[31] [12]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[12]),
        .O(\add_ln120_reg_1688_reg[15] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[8]_i_14 
       (.I0(P[11]),
        .I1(\empty_85_fu_114_reg[31] [11]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[11]),
        .O(\add_ln120_reg_1688_reg[15] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[8]_i_15 
       (.I0(P[10]),
        .I1(\empty_85_fu_114_reg[31] [10]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[10]),
        .O(\add_ln120_reg_1688_reg[15] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[8]_i_16 
       (.I0(P[9]),
        .I1(\empty_85_fu_114_reg[31] [9]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[9]),
        .O(\add_ln120_reg_1688_reg[15] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_85_fu_114[8]_i_17 
       (.I0(P[8]),
        .I1(\empty_85_fu_114_reg[31] [8]),
        .I2(\empty_85_fu_114_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3[8]),
        .O(\add_ln120_reg_1688_reg[15] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[0]_i_11 
       (.I0(P[7]),
        .I1(\empty_87_fu_122_reg[31] [7]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[7]),
        .O(\add_ln122_reg_1739_reg[7] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[0]_i_12 
       (.I0(P[6]),
        .I1(\empty_87_fu_122_reg[31] [6]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[6]),
        .O(\add_ln122_reg_1739_reg[7] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[0]_i_13 
       (.I0(P[5]),
        .I1(\empty_87_fu_122_reg[31] [5]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[5]),
        .O(\add_ln122_reg_1739_reg[7] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[0]_i_14 
       (.I0(P[4]),
        .I1(\empty_87_fu_122_reg[31] [4]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[4]),
        .O(\add_ln122_reg_1739_reg[7] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[0]_i_15 
       (.I0(P[3]),
        .I1(\empty_87_fu_122_reg[31] [3]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[3]),
        .O(\add_ln122_reg_1739_reg[7] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[0]_i_16 
       (.I0(P[2]),
        .I1(\empty_87_fu_122_reg[31] [2]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[2]),
        .O(\add_ln122_reg_1739_reg[7] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[0]_i_17 
       (.I0(P[1]),
        .I1(\empty_87_fu_122_reg[31] [1]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[1]),
        .O(\add_ln122_reg_1739_reg[7] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[0]_i_18 
       (.I0(P[0]),
        .I1(\empty_87_fu_122_reg[31] [0]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[0]),
        .O(\add_ln122_reg_1739_reg[7] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[16]_i_10 
       (.I0(P[23]),
        .I1(\empty_87_fu_122_reg[31] [23]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[23]),
        .O(\add_ln122_reg_1739_reg[23] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[16]_i_11 
       (.I0(P[22]),
        .I1(\empty_87_fu_122_reg[31] [22]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[22]),
        .O(\add_ln122_reg_1739_reg[23] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[16]_i_12 
       (.I0(P[21]),
        .I1(\empty_87_fu_122_reg[31] [21]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[21]),
        .O(\add_ln122_reg_1739_reg[23] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[16]_i_13 
       (.I0(P[20]),
        .I1(\empty_87_fu_122_reg[31] [20]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[20]),
        .O(\add_ln122_reg_1739_reg[23] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[16]_i_14 
       (.I0(P[19]),
        .I1(\empty_87_fu_122_reg[31] [19]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[19]),
        .O(\add_ln122_reg_1739_reg[23] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[16]_i_15 
       (.I0(P[18]),
        .I1(\empty_87_fu_122_reg[31] [18]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[18]),
        .O(\add_ln122_reg_1739_reg[23] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[16]_i_16 
       (.I0(P[17]),
        .I1(\empty_87_fu_122_reg[31] [17]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[17]),
        .O(\add_ln122_reg_1739_reg[23] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[16]_i_17 
       (.I0(P[16]),
        .I1(\empty_87_fu_122_reg[31] [16]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[16]),
        .O(\add_ln122_reg_1739_reg[23] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[24]_i_11 
       (.I0(P[30]),
        .I1(\empty_87_fu_122_reg[31] [30]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[30]),
        .O(\add_ln122_reg_1739_reg[30] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[24]_i_12 
       (.I0(P[29]),
        .I1(\empty_87_fu_122_reg[31] [29]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[29]),
        .O(\add_ln122_reg_1739_reg[30] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[24]_i_13 
       (.I0(P[28]),
        .I1(\empty_87_fu_122_reg[31] [28]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[28]),
        .O(\add_ln122_reg_1739_reg[30] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[24]_i_14 
       (.I0(P[27]),
        .I1(\empty_87_fu_122_reg[31] [27]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[27]),
        .O(\add_ln122_reg_1739_reg[30] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[24]_i_15 
       (.I0(P[26]),
        .I1(\empty_87_fu_122_reg[31] [26]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[26]),
        .O(\add_ln122_reg_1739_reg[30] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[24]_i_16 
       (.I0(P[25]),
        .I1(\empty_87_fu_122_reg[31] [25]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[25]),
        .O(\add_ln122_reg_1739_reg[30] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[24]_i_17 
       (.I0(P[24]),
        .I1(\empty_87_fu_122_reg[31] [24]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[24]),
        .O(\add_ln122_reg_1739_reg[30] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[8]_i_10 
       (.I0(P[15]),
        .I1(\empty_87_fu_122_reg[31] [15]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[15]),
        .O(\add_ln122_reg_1739_reg[15] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[8]_i_11 
       (.I0(P[14]),
        .I1(\empty_87_fu_122_reg[31] [14]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[14]),
        .O(\add_ln122_reg_1739_reg[15] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[8]_i_12 
       (.I0(P[13]),
        .I1(\empty_87_fu_122_reg[31] [13]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[13]),
        .O(\add_ln122_reg_1739_reg[15] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[8]_i_13 
       (.I0(P[12]),
        .I1(\empty_87_fu_122_reg[31] [12]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[12]),
        .O(\add_ln122_reg_1739_reg[15] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[8]_i_14 
       (.I0(P[11]),
        .I1(\empty_87_fu_122_reg[31] [11]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[11]),
        .O(\add_ln122_reg_1739_reg[15] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[8]_i_15 
       (.I0(P[10]),
        .I1(\empty_87_fu_122_reg[31] [10]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[10]),
        .O(\add_ln122_reg_1739_reg[15] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[8]_i_16 
       (.I0(P[9]),
        .I1(\empty_87_fu_122_reg[31] [9]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[9]),
        .O(\add_ln122_reg_1739_reg[15] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_87_fu_122[8]_i_17 
       (.I0(P[8]),
        .I1(\empty_87_fu_122_reg[31] [8]),
        .I2(\empty_87_fu_122_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1[8]),
        .O(\add_ln122_reg_1739_reg[15] [0]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[0]_i_11 
       (.I0(P[7]),
        .I1(\empty_88_fu_126_reg[63]_0 [7]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[7]),
        .O(S[7]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[0]_i_12 
       (.I0(P[6]),
        .I1(\empty_88_fu_126_reg[63]_0 [6]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[6]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[0]_i_13 
       (.I0(P[5]),
        .I1(\empty_88_fu_126_reg[63]_0 [5]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[5]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[0]_i_14 
       (.I0(P[4]),
        .I1(\empty_88_fu_126_reg[63]_0 [4]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[4]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[0]_i_15 
       (.I0(P[3]),
        .I1(\empty_88_fu_126_reg[63]_0 [3]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[0]_i_16 
       (.I0(P[2]),
        .I1(\empty_88_fu_126_reg[63]_0 [2]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[0]_i_17 
       (.I0(P[1]),
        .I1(\empty_88_fu_126_reg[63]_0 [1]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[0]_i_18 
       (.I0(P[0]),
        .I1(\empty_88_fu_126_reg[63]_0 [0]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[16]_i_10 
       (.I0(P[23]),
        .I1(\empty_88_fu_126_reg[63]_0 [23]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[23]),
        .O(\reg_427_reg[23] [7]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[16]_i_11 
       (.I0(P[22]),
        .I1(\empty_88_fu_126_reg[63]_0 [22]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[22]),
        .O(\reg_427_reg[23] [6]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[16]_i_12 
       (.I0(P[21]),
        .I1(\empty_88_fu_126_reg[63]_0 [21]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[21]),
        .O(\reg_427_reg[23] [5]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[16]_i_13 
       (.I0(P[20]),
        .I1(\empty_88_fu_126_reg[63]_0 [20]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[20]),
        .O(\reg_427_reg[23] [4]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[16]_i_14 
       (.I0(P[19]),
        .I1(\empty_88_fu_126_reg[63]_0 [19]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[19]),
        .O(\reg_427_reg[23] [3]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[16]_i_15 
       (.I0(P[18]),
        .I1(\empty_88_fu_126_reg[63]_0 [18]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[18]),
        .O(\reg_427_reg[23] [2]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[16]_i_16 
       (.I0(P[17]),
        .I1(\empty_88_fu_126_reg[63]_0 [17]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[17]),
        .O(\reg_427_reg[23] [1]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[16]_i_17 
       (.I0(P[16]),
        .I1(\empty_88_fu_126_reg[63]_0 [16]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[16]),
        .O(\reg_427_reg[23] [0]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[24]_i_10 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [31]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[31]),
        .O(\reg_427_reg[31] [7]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[24]_i_11 
       (.I0(P[30]),
        .I1(\empty_88_fu_126_reg[63]_0 [30]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[30]),
        .O(\reg_427_reg[31] [6]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[24]_i_12 
       (.I0(P[29]),
        .I1(\empty_88_fu_126_reg[63]_0 [29]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[29]),
        .O(\reg_427_reg[31] [5]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[24]_i_13 
       (.I0(P[28]),
        .I1(\empty_88_fu_126_reg[63]_0 [28]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[28]),
        .O(\reg_427_reg[31] [4]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[24]_i_14 
       (.I0(P[27]),
        .I1(\empty_88_fu_126_reg[63]_0 [27]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[27]),
        .O(\reg_427_reg[31] [3]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[24]_i_15 
       (.I0(P[26]),
        .I1(\empty_88_fu_126_reg[63]_0 [26]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[26]),
        .O(\reg_427_reg[31] [2]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[24]_i_16 
       (.I0(P[25]),
        .I1(\empty_88_fu_126_reg[63]_0 [25]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[25]),
        .O(\reg_427_reg[31] [1]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[24]_i_17 
       (.I0(P[24]),
        .I1(\empty_88_fu_126_reg[63]_0 [24]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[24]),
        .O(\reg_427_reg[31] [0]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[32]_i_10 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [39]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[39]),
        .O(\reg_427_reg[39] [7]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[32]_i_11 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [38]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[38]),
        .O(\reg_427_reg[39] [6]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[32]_i_12 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [37]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[37]),
        .O(\reg_427_reg[39] [5]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[32]_i_13 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [36]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[36]),
        .O(\reg_427_reg[39] [4]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[32]_i_14 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [35]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[35]),
        .O(\reg_427_reg[39] [3]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[32]_i_15 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [34]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[34]),
        .O(\reg_427_reg[39] [2]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[32]_i_16 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [33]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[33]),
        .O(\reg_427_reg[39] [1]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[32]_i_17 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [32]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[32]),
        .O(\reg_427_reg[39] [0]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[40]_i_10 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [47]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[47]),
        .O(\reg_427_reg[47] [7]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[40]_i_11 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [46]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[46]),
        .O(\reg_427_reg[47] [6]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[40]_i_12 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [45]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[45]),
        .O(\reg_427_reg[47] [5]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[40]_i_13 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [44]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[44]),
        .O(\reg_427_reg[47] [4]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[40]_i_14 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [43]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[43]),
        .O(\reg_427_reg[47] [3]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[40]_i_15 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [42]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[42]),
        .O(\reg_427_reg[47] [2]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[40]_i_16 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [41]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[41]),
        .O(\reg_427_reg[47] [1]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[40]_i_17 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [40]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[40]),
        .O(\reg_427_reg[47] [0]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[48]_i_10 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [55]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[55]),
        .O(\reg_427_reg[55] [7]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[48]_i_11 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [54]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[54]),
        .O(\reg_427_reg[55] [6]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[48]_i_12 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [53]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[53]),
        .O(\reg_427_reg[55] [5]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[48]_i_13 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [52]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[52]),
        .O(\reg_427_reg[55] [4]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[48]_i_14 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [51]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[51]),
        .O(\reg_427_reg[55] [3]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[48]_i_15 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [50]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[50]),
        .O(\reg_427_reg[55] [2]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[48]_i_16 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [49]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[49]),
        .O(\reg_427_reg[55] [1]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[48]_i_17 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [48]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[48]),
        .O(\reg_427_reg[55] [0]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[56]_i_10 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [62]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[62]),
        .O(\empty_88_fu_126_reg[63] [6]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[56]_i_11 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [61]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[61]),
        .O(\empty_88_fu_126_reg[63] [5]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[56]_i_12 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [60]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[60]),
        .O(\empty_88_fu_126_reg[63] [4]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[56]_i_13 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [59]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[59]),
        .O(\empty_88_fu_126_reg[63] [3]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[56]_i_14 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [58]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[58]),
        .O(\empty_88_fu_126_reg[63] [2]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[56]_i_15 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [57]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[57]),
        .O(\empty_88_fu_126_reg[63] [1]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[56]_i_16 
       (.I0(P[31]),
        .I1(\empty_88_fu_126_reg[63]_0 [56]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[56]),
        .O(\empty_88_fu_126_reg[63] [0]));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \empty_88_fu_126[56]_i_9 
       (.I0(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[63]),
        .I1(P[31]),
        .I2(ap_loop_init_int),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I4(\empty_88_fu_126_reg[63]_0 [63]),
        .O(\empty_88_fu_126_reg[63] [7]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[8]_i_10 
       (.I0(P[15]),
        .I1(\empty_88_fu_126_reg[63]_0 [15]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[15]),
        .O(\reg_427_reg[15] [7]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[8]_i_11 
       (.I0(P[14]),
        .I1(\empty_88_fu_126_reg[63]_0 [14]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[14]),
        .O(\reg_427_reg[15] [6]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[8]_i_12 
       (.I0(P[13]),
        .I1(\empty_88_fu_126_reg[63]_0 [13]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[13]),
        .O(\reg_427_reg[15] [5]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[8]_i_13 
       (.I0(P[12]),
        .I1(\empty_88_fu_126_reg[63]_0 [12]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[12]),
        .O(\reg_427_reg[15] [4]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[8]_i_14 
       (.I0(P[11]),
        .I1(\empty_88_fu_126_reg[63]_0 [11]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[11]),
        .O(\reg_427_reg[15] [3]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[8]_i_15 
       (.I0(P[10]),
        .I1(\empty_88_fu_126_reg[63]_0 [10]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[10]),
        .O(\reg_427_reg[15] [2]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[8]_i_16 
       (.I0(P[9]),
        .I1(\empty_88_fu_126_reg[63]_0 [9]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[9]),
        .O(\reg_427_reg[15] [1]));
  LUT5 #(
    .INIT(32'hC555CAAA)) 
    \empty_88_fu_126[8]_i_17 
       (.I0(P[8]),
        .I1(\empty_88_fu_126_reg[63]_0 [8]),
        .I2(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out[8]),
        .O(\reg_427_reg[15] [0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_32
   (P,
    \add_ln115_reg_1709_reg[7] ,
    \add_ln115_reg_1709_reg[15] ,
    \add_ln115_reg_1709_reg[23] ,
    \add_ln115_reg_1709_reg[31] ,
    \add_ln115_reg_1709_reg[39] ,
    \add_ln115_reg_1709_reg[47] ,
    \add_ln115_reg_1709_reg[55] ,
    \add_ln115_reg_1709_reg[62] ,
    indata_q1,
    \empty_fu_94_reg[63] ,
    \empty_fu_94_reg[7] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8,
    \empty_fu_94_reg[39] );
  output [31:0]P;
  output [7:0]\add_ln115_reg_1709_reg[7] ;
  output [7:0]\add_ln115_reg_1709_reg[15] ;
  output [7:0]\add_ln115_reg_1709_reg[23] ;
  output [7:0]\add_ln115_reg_1709_reg[31] ;
  output [7:0]\add_ln115_reg_1709_reg[39] ;
  output [7:0]\add_ln115_reg_1709_reg[47] ;
  output [7:0]\add_ln115_reg_1709_reg[55] ;
  output [6:0]\add_ln115_reg_1709_reg[62] ;
  input [15:0]indata_q1;
  input [62:0]\empty_fu_94_reg[63] ;
  input \empty_fu_94_reg[7] ;
  input [62:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8;
  input \empty_fu_94_reg[39] ;

  wire [31:0]P;
  wire [7:0]\add_ln115_reg_1709_reg[15] ;
  wire [7:0]\add_ln115_reg_1709_reg[23] ;
  wire [7:0]\add_ln115_reg_1709_reg[31] ;
  wire [7:0]\add_ln115_reg_1709_reg[39] ;
  wire [7:0]\add_ln115_reg_1709_reg[47] ;
  wire [7:0]\add_ln115_reg_1709_reg[55] ;
  wire [6:0]\add_ln115_reg_1709_reg[62] ;
  wire [7:0]\add_ln115_reg_1709_reg[7] ;
  wire \empty_fu_94_reg[39] ;
  wire [62:0]\empty_fu_94_reg[63] ;
  wire \empty_fu_94_reg[7] ;
  wire [62:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8;
  wire [15:0]indata_q1;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[0]_i_10 
       (.I0(P[7]),
        .I1(\empty_fu_94_reg[63] [7]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[7]),
        .O(\add_ln115_reg_1709_reg[7] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[0]_i_11 
       (.I0(P[6]),
        .I1(\empty_fu_94_reg[63] [6]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[6]),
        .O(\add_ln115_reg_1709_reg[7] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[0]_i_12 
       (.I0(P[5]),
        .I1(\empty_fu_94_reg[63] [5]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[5]),
        .O(\add_ln115_reg_1709_reg[7] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[0]_i_13 
       (.I0(P[4]),
        .I1(\empty_fu_94_reg[63] [4]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[4]),
        .O(\add_ln115_reg_1709_reg[7] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[0]_i_14 
       (.I0(P[3]),
        .I1(\empty_fu_94_reg[63] [3]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[3]),
        .O(\add_ln115_reg_1709_reg[7] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[0]_i_15 
       (.I0(P[2]),
        .I1(\empty_fu_94_reg[63] [2]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[2]),
        .O(\add_ln115_reg_1709_reg[7] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[0]_i_16 
       (.I0(P[1]),
        .I1(\empty_fu_94_reg[63] [1]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[1]),
        .O(\add_ln115_reg_1709_reg[7] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[0]_i_17 
       (.I0(P[0]),
        .I1(\empty_fu_94_reg[63] [0]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[0]),
        .O(\add_ln115_reg_1709_reg[7] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[16]_i_10 
       (.I0(P[23]),
        .I1(\empty_fu_94_reg[63] [23]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[23]),
        .O(\add_ln115_reg_1709_reg[23] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[16]_i_11 
       (.I0(P[22]),
        .I1(\empty_fu_94_reg[63] [22]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[22]),
        .O(\add_ln115_reg_1709_reg[23] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[16]_i_12 
       (.I0(P[21]),
        .I1(\empty_fu_94_reg[63] [21]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[21]),
        .O(\add_ln115_reg_1709_reg[23] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[16]_i_13 
       (.I0(P[20]),
        .I1(\empty_fu_94_reg[63] [20]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[20]),
        .O(\add_ln115_reg_1709_reg[23] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[16]_i_14 
       (.I0(P[19]),
        .I1(\empty_fu_94_reg[63] [19]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[19]),
        .O(\add_ln115_reg_1709_reg[23] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[16]_i_15 
       (.I0(P[18]),
        .I1(\empty_fu_94_reg[63] [18]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[18]),
        .O(\add_ln115_reg_1709_reg[23] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[16]_i_16 
       (.I0(P[17]),
        .I1(\empty_fu_94_reg[63] [17]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[17]),
        .O(\add_ln115_reg_1709_reg[23] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[16]_i_17 
       (.I0(P[16]),
        .I1(\empty_fu_94_reg[63] [16]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[16]),
        .O(\add_ln115_reg_1709_reg[23] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[24]_i_10 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [31]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[31]),
        .O(\add_ln115_reg_1709_reg[31] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[24]_i_11 
       (.I0(P[30]),
        .I1(\empty_fu_94_reg[63] [30]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[30]),
        .O(\add_ln115_reg_1709_reg[31] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[24]_i_12 
       (.I0(P[29]),
        .I1(\empty_fu_94_reg[63] [29]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[29]),
        .O(\add_ln115_reg_1709_reg[31] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[24]_i_13 
       (.I0(P[28]),
        .I1(\empty_fu_94_reg[63] [28]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[28]),
        .O(\add_ln115_reg_1709_reg[31] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[24]_i_14 
       (.I0(P[27]),
        .I1(\empty_fu_94_reg[63] [27]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[27]),
        .O(\add_ln115_reg_1709_reg[31] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[24]_i_15 
       (.I0(P[26]),
        .I1(\empty_fu_94_reg[63] [26]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[26]),
        .O(\add_ln115_reg_1709_reg[31] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[24]_i_16 
       (.I0(P[25]),
        .I1(\empty_fu_94_reg[63] [25]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[25]),
        .O(\add_ln115_reg_1709_reg[31] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[24]_i_17 
       (.I0(P[24]),
        .I1(\empty_fu_94_reg[63] [24]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[24]),
        .O(\add_ln115_reg_1709_reg[31] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[32]_i_10 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [39]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[39]),
        .O(\add_ln115_reg_1709_reg[39] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[32]_i_11 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [38]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[38]),
        .O(\add_ln115_reg_1709_reg[39] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[32]_i_12 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [37]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[37]),
        .O(\add_ln115_reg_1709_reg[39] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[32]_i_13 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [36]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[36]),
        .O(\add_ln115_reg_1709_reg[39] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[32]_i_14 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [35]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[35]),
        .O(\add_ln115_reg_1709_reg[39] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[32]_i_15 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [34]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[34]),
        .O(\add_ln115_reg_1709_reg[39] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[32]_i_16 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [33]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[33]),
        .O(\add_ln115_reg_1709_reg[39] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[32]_i_17 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [32]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[32]),
        .O(\add_ln115_reg_1709_reg[39] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[40]_i_10 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [47]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[47]),
        .O(\add_ln115_reg_1709_reg[47] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[40]_i_11 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [46]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[46]),
        .O(\add_ln115_reg_1709_reg[47] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[40]_i_12 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [45]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[45]),
        .O(\add_ln115_reg_1709_reg[47] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[40]_i_13 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [44]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[44]),
        .O(\add_ln115_reg_1709_reg[47] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[40]_i_14 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [43]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[43]),
        .O(\add_ln115_reg_1709_reg[47] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[40]_i_15 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [42]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[42]),
        .O(\add_ln115_reg_1709_reg[47] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[40]_i_16 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [41]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[41]),
        .O(\add_ln115_reg_1709_reg[47] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[40]_i_17 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [40]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[40]),
        .O(\add_ln115_reg_1709_reg[47] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[48]_i_10 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [55]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[55]),
        .O(\add_ln115_reg_1709_reg[55] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[48]_i_11 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [54]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[54]),
        .O(\add_ln115_reg_1709_reg[55] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[48]_i_12 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [53]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[53]),
        .O(\add_ln115_reg_1709_reg[55] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[48]_i_13 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [52]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[52]),
        .O(\add_ln115_reg_1709_reg[55] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[48]_i_14 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [51]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[51]),
        .O(\add_ln115_reg_1709_reg[55] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[48]_i_15 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [50]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[50]),
        .O(\add_ln115_reg_1709_reg[55] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[48]_i_16 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [49]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[49]),
        .O(\add_ln115_reg_1709_reg[55] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[48]_i_17 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [48]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[48]),
        .O(\add_ln115_reg_1709_reg[55] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[56]_i_10 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [62]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[62]),
        .O(\add_ln115_reg_1709_reg[62] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[56]_i_11 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [61]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[61]),
        .O(\add_ln115_reg_1709_reg[62] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[56]_i_12 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [60]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[60]),
        .O(\add_ln115_reg_1709_reg[62] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[56]_i_13 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [59]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[59]),
        .O(\add_ln115_reg_1709_reg[62] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[56]_i_14 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [58]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[58]),
        .O(\add_ln115_reg_1709_reg[62] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[56]_i_15 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [57]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[57]),
        .O(\add_ln115_reg_1709_reg[62] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[56]_i_16 
       (.I0(P[31]),
        .I1(\empty_fu_94_reg[63] [56]),
        .I2(\empty_fu_94_reg[39] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[56]),
        .O(\add_ln115_reg_1709_reg[62] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[8]_i_10 
       (.I0(P[15]),
        .I1(\empty_fu_94_reg[63] [15]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[15]),
        .O(\add_ln115_reg_1709_reg[15] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[8]_i_11 
       (.I0(P[14]),
        .I1(\empty_fu_94_reg[63] [14]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[14]),
        .O(\add_ln115_reg_1709_reg[15] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[8]_i_12 
       (.I0(P[13]),
        .I1(\empty_fu_94_reg[63] [13]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[13]),
        .O(\add_ln115_reg_1709_reg[15] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[8]_i_13 
       (.I0(P[12]),
        .I1(\empty_fu_94_reg[63] [12]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[12]),
        .O(\add_ln115_reg_1709_reg[15] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[8]_i_14 
       (.I0(P[11]),
        .I1(\empty_fu_94_reg[63] [11]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[11]),
        .O(\add_ln115_reg_1709_reg[15] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[8]_i_15 
       (.I0(P[10]),
        .I1(\empty_fu_94_reg[63] [10]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[10]),
        .O(\add_ln115_reg_1709_reg[15] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[8]_i_16 
       (.I0(P[9]),
        .I1(\empty_fu_94_reg[63] [9]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[9]),
        .O(\add_ln115_reg_1709_reg[15] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_fu_94[8]_i_17 
       (.I0(P[8]),
        .I1(\empty_fu_94_reg[63] [8]),
        .I2(\empty_fu_94_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8[8]),
        .O(\add_ln115_reg_1709_reg[15] [0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_33
   (P,
    \add_ln116_reg_1714_reg[7] ,
    \add_ln116_reg_1714_reg[15] ,
    \add_ln116_reg_1714_reg[23] ,
    \add_ln116_reg_1714_reg[31] ,
    \add_ln116_reg_1714_reg[39] ,
    \add_ln116_reg_1714_reg[47] ,
    \add_ln116_reg_1714_reg[55] ,
    \add_ln116_reg_1714_reg[62] ,
    indata_q1,
    indata_q0,
    \empty_81_fu_98_reg[63] ,
    \empty_81_fu_98_reg[7] ,
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7,
    \empty_81_fu_98_reg[47] );
  output [31:0]P;
  output [7:0]\add_ln116_reg_1714_reg[7] ;
  output [7:0]\add_ln116_reg_1714_reg[15] ;
  output [7:0]\add_ln116_reg_1714_reg[23] ;
  output [7:0]\add_ln116_reg_1714_reg[31] ;
  output [7:0]\add_ln116_reg_1714_reg[39] ;
  output [7:0]\add_ln116_reg_1714_reg[47] ;
  output [7:0]\add_ln116_reg_1714_reg[55] ;
  output [6:0]\add_ln116_reg_1714_reg[62] ;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input [62:0]\empty_81_fu_98_reg[63] ;
  input \empty_81_fu_98_reg[7] ;
  input [62:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7;
  input \empty_81_fu_98_reg[47] ;

  wire [31:0]P;
  wire [7:0]\add_ln116_reg_1714_reg[15] ;
  wire [7:0]\add_ln116_reg_1714_reg[23] ;
  wire [7:0]\add_ln116_reg_1714_reg[31] ;
  wire [7:0]\add_ln116_reg_1714_reg[39] ;
  wire [7:0]\add_ln116_reg_1714_reg[47] ;
  wire [7:0]\add_ln116_reg_1714_reg[55] ;
  wire [6:0]\add_ln116_reg_1714_reg[62] ;
  wire [7:0]\add_ln116_reg_1714_reg[7] ;
  wire \empty_81_fu_98_reg[47] ;
  wire [62:0]\empty_81_fu_98_reg[63] ;
  wire \empty_81_fu_98_reg[7] ;
  wire [62:0]grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[0]_i_11 
       (.I0(P[7]),
        .I1(\empty_81_fu_98_reg[63] [7]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[7]),
        .O(\add_ln116_reg_1714_reg[7] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[0]_i_12 
       (.I0(P[6]),
        .I1(\empty_81_fu_98_reg[63] [6]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[6]),
        .O(\add_ln116_reg_1714_reg[7] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[0]_i_13 
       (.I0(P[5]),
        .I1(\empty_81_fu_98_reg[63] [5]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[5]),
        .O(\add_ln116_reg_1714_reg[7] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[0]_i_14 
       (.I0(P[4]),
        .I1(\empty_81_fu_98_reg[63] [4]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[4]),
        .O(\add_ln116_reg_1714_reg[7] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[0]_i_15 
       (.I0(P[3]),
        .I1(\empty_81_fu_98_reg[63] [3]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[3]),
        .O(\add_ln116_reg_1714_reg[7] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[0]_i_16 
       (.I0(P[2]),
        .I1(\empty_81_fu_98_reg[63] [2]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[2]),
        .O(\add_ln116_reg_1714_reg[7] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[0]_i_17 
       (.I0(P[1]),
        .I1(\empty_81_fu_98_reg[63] [1]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[1]),
        .O(\add_ln116_reg_1714_reg[7] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[0]_i_18 
       (.I0(P[0]),
        .I1(\empty_81_fu_98_reg[63] [0]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[0]),
        .O(\add_ln116_reg_1714_reg[7] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[16]_i_10 
       (.I0(P[23]),
        .I1(\empty_81_fu_98_reg[63] [23]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[23]),
        .O(\add_ln116_reg_1714_reg[23] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[16]_i_11 
       (.I0(P[22]),
        .I1(\empty_81_fu_98_reg[63] [22]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[22]),
        .O(\add_ln116_reg_1714_reg[23] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[16]_i_12 
       (.I0(P[21]),
        .I1(\empty_81_fu_98_reg[63] [21]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[21]),
        .O(\add_ln116_reg_1714_reg[23] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[16]_i_13 
       (.I0(P[20]),
        .I1(\empty_81_fu_98_reg[63] [20]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[20]),
        .O(\add_ln116_reg_1714_reg[23] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[16]_i_14 
       (.I0(P[19]),
        .I1(\empty_81_fu_98_reg[63] [19]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[19]),
        .O(\add_ln116_reg_1714_reg[23] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[16]_i_15 
       (.I0(P[18]),
        .I1(\empty_81_fu_98_reg[63] [18]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[18]),
        .O(\add_ln116_reg_1714_reg[23] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[16]_i_16 
       (.I0(P[17]),
        .I1(\empty_81_fu_98_reg[63] [17]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[17]),
        .O(\add_ln116_reg_1714_reg[23] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[16]_i_17 
       (.I0(P[16]),
        .I1(\empty_81_fu_98_reg[63] [16]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[16]),
        .O(\add_ln116_reg_1714_reg[23] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[24]_i_10 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [31]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[31]),
        .O(\add_ln116_reg_1714_reg[31] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[24]_i_11 
       (.I0(P[30]),
        .I1(\empty_81_fu_98_reg[63] [30]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[30]),
        .O(\add_ln116_reg_1714_reg[31] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[24]_i_12 
       (.I0(P[29]),
        .I1(\empty_81_fu_98_reg[63] [29]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[29]),
        .O(\add_ln116_reg_1714_reg[31] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[24]_i_13 
       (.I0(P[28]),
        .I1(\empty_81_fu_98_reg[63] [28]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[28]),
        .O(\add_ln116_reg_1714_reg[31] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[24]_i_14 
       (.I0(P[27]),
        .I1(\empty_81_fu_98_reg[63] [27]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[27]),
        .O(\add_ln116_reg_1714_reg[31] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[24]_i_15 
       (.I0(P[26]),
        .I1(\empty_81_fu_98_reg[63] [26]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[26]),
        .O(\add_ln116_reg_1714_reg[31] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[24]_i_16 
       (.I0(P[25]),
        .I1(\empty_81_fu_98_reg[63] [25]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[25]),
        .O(\add_ln116_reg_1714_reg[31] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[24]_i_17 
       (.I0(P[24]),
        .I1(\empty_81_fu_98_reg[63] [24]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[24]),
        .O(\add_ln116_reg_1714_reg[31] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[32]_i_10 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [39]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[39]),
        .O(\add_ln116_reg_1714_reg[39] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[32]_i_11 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [38]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[38]),
        .O(\add_ln116_reg_1714_reg[39] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[32]_i_12 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [37]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[37]),
        .O(\add_ln116_reg_1714_reg[39] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[32]_i_13 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [36]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[36]),
        .O(\add_ln116_reg_1714_reg[39] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[32]_i_14 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [35]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[35]),
        .O(\add_ln116_reg_1714_reg[39] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[32]_i_15 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [34]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[34]),
        .O(\add_ln116_reg_1714_reg[39] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[32]_i_16 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [33]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[33]),
        .O(\add_ln116_reg_1714_reg[39] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[32]_i_17 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [32]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[32]),
        .O(\add_ln116_reg_1714_reg[39] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[40]_i_10 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [47]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[47]),
        .O(\add_ln116_reg_1714_reg[47] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[40]_i_11 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [46]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[46]),
        .O(\add_ln116_reg_1714_reg[47] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[40]_i_12 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [45]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[45]),
        .O(\add_ln116_reg_1714_reg[47] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[40]_i_13 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [44]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[44]),
        .O(\add_ln116_reg_1714_reg[47] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[40]_i_14 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [43]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[43]),
        .O(\add_ln116_reg_1714_reg[47] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[40]_i_15 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [42]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[42]),
        .O(\add_ln116_reg_1714_reg[47] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[40]_i_16 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [41]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[41]),
        .O(\add_ln116_reg_1714_reg[47] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[40]_i_17 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [40]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[40]),
        .O(\add_ln116_reg_1714_reg[47] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[48]_i_10 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [55]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[55]),
        .O(\add_ln116_reg_1714_reg[55] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[48]_i_11 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [54]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[54]),
        .O(\add_ln116_reg_1714_reg[55] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[48]_i_12 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [53]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[53]),
        .O(\add_ln116_reg_1714_reg[55] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[48]_i_13 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [52]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[52]),
        .O(\add_ln116_reg_1714_reg[55] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[48]_i_14 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [51]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[51]),
        .O(\add_ln116_reg_1714_reg[55] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[48]_i_15 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [50]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[50]),
        .O(\add_ln116_reg_1714_reg[55] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[48]_i_16 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [49]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[49]),
        .O(\add_ln116_reg_1714_reg[55] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[48]_i_17 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [48]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[48]),
        .O(\add_ln116_reg_1714_reg[55] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[56]_i_10 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [62]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[62]),
        .O(\add_ln116_reg_1714_reg[62] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[56]_i_11 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [61]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[61]),
        .O(\add_ln116_reg_1714_reg[62] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[56]_i_12 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [60]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[60]),
        .O(\add_ln116_reg_1714_reg[62] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[56]_i_13 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [59]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[59]),
        .O(\add_ln116_reg_1714_reg[62] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[56]_i_14 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [58]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[58]),
        .O(\add_ln116_reg_1714_reg[62] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[56]_i_15 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [57]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[57]),
        .O(\add_ln116_reg_1714_reg[62] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[56]_i_16 
       (.I0(P[31]),
        .I1(\empty_81_fu_98_reg[63] [56]),
        .I2(\empty_81_fu_98_reg[47] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[56]),
        .O(\add_ln116_reg_1714_reg[62] [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[8]_i_10 
       (.I0(P[15]),
        .I1(\empty_81_fu_98_reg[63] [15]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[15]),
        .O(\add_ln116_reg_1714_reg[15] [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[8]_i_11 
       (.I0(P[14]),
        .I1(\empty_81_fu_98_reg[63] [14]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[14]),
        .O(\add_ln116_reg_1714_reg[15] [6]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[8]_i_12 
       (.I0(P[13]),
        .I1(\empty_81_fu_98_reg[63] [13]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[13]),
        .O(\add_ln116_reg_1714_reg[15] [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[8]_i_13 
       (.I0(P[12]),
        .I1(\empty_81_fu_98_reg[63] [12]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[12]),
        .O(\add_ln116_reg_1714_reg[15] [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[8]_i_14 
       (.I0(P[11]),
        .I1(\empty_81_fu_98_reg[63] [11]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[11]),
        .O(\add_ln116_reg_1714_reg[15] [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[8]_i_15 
       (.I0(P[10]),
        .I1(\empty_81_fu_98_reg[63] [10]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[10]),
        .O(\add_ln116_reg_1714_reg[15] [2]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[8]_i_16 
       (.I0(P[9]),
        .I1(\empty_81_fu_98_reg[63] [9]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[9]),
        .O(\add_ln116_reg_1714_reg[15] [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \empty_81_fu_98[8]_i_17 
       (.I0(P[8]),
        .I1(\empty_81_fu_98_reg[63] [8]),
        .I2(\empty_81_fu_98_reg[7] ),
        .I3(grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7[8]),
        .O(\add_ln116_reg_1714_reg[15] [0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,Gsm_LPC_Analysis,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "Gsm_LPC_Analysis,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (indata_ce0,
    indata_we0,
    indata_ce1,
    LARc_ce0,
    LARc_we0,
    LARc_ce1,
    LARc_we1,
    ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    indata_address0,
    indata_d0,
    indata_q0,
    indata_address1,
    indata_q1,
    LARc_address0,
    LARc_d0,
    LARc_q0,
    LARc_address1,
    LARc_d1,
    LARc_q1);
  output indata_ce0;
  output indata_we0;
  output indata_ce1;
  output LARc_ce0;
  output LARc_we0;
  output LARc_ce1;
  output LARc_we1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 125000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input ap_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_address0, LAYERED_METADATA undef" *) output [7:0]indata_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_d0, LAYERED_METADATA undef" *) output [15:0]indata_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_q0, LAYERED_METADATA undef" *) input [15:0]indata_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_address1, LAYERED_METADATA undef" *) output [7:0]indata_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_q1, LAYERED_METADATA undef" *) input [15:0]indata_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_address0, LAYERED_METADATA undef" *) output [2:0]LARc_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_d0, LAYERED_METADATA undef" *) output [15:0]LARc_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_q0, LAYERED_METADATA undef" *) input [15:0]LARc_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_address1, LAYERED_METADATA undef" *) output [2:0]LARc_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_d1, LAYERED_METADATA undef" *) output [15:0]LARc_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_q1, LAYERED_METADATA undef" *) input [15:0]LARc_q1;

  wire \<const0> ;
  wire [2:0]LARc_address0;
  wire [2:0]LARc_address1;
  wire LARc_ce0;
  wire LARc_ce1;
  wire [15:0]LARc_d0;
  wire [6:0]\^LARc_d1 ;
  wire [15:0]LARc_q0;
  wire [15:0]LARc_q1;
  wire LARc_we0;
  wire LARc_we1;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [7:0]indata_address0;
  wire [7:0]indata_address1;
  wire indata_ce0;
  wire indata_ce1;
  wire [15:0]indata_d0;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire indata_we0;
  wire [15:7]NLW_inst_LARc_d1_UNCONNECTED;

  assign LARc_d1[15] = \<const0> ;
  assign LARc_d1[14] = \<const0> ;
  assign LARc_d1[13] = \<const0> ;
  assign LARc_d1[12] = \<const0> ;
  assign LARc_d1[11] = \<const0> ;
  assign LARc_d1[10] = \<const0> ;
  assign LARc_d1[9] = \<const0> ;
  assign LARc_d1[8] = \<const0> ;
  assign LARc_d1[7] = \<const0> ;
  assign LARc_d1[6:0] = \^LARc_d1 [6:0];
  GND GND
       (.G(\<const0> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "7'b0010000" *) 
  (* ap_ST_fsm_state1 = "7'b0000001" *) 
  (* ap_ST_fsm_state2 = "7'b0000010" *) 
  (* ap_ST_fsm_state3 = "7'b0000100" *) 
  (* ap_ST_fsm_state4 = "7'b0001000" *) 
  (* ap_ST_fsm_state7 = "7'b0100000" *) 
  (* ap_ST_fsm_state8 = "7'b1000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis inst
       (.LARc_address0(LARc_address0),
        .LARc_address1(LARc_address1),
        .LARc_ce0(LARc_ce0),
        .LARc_ce1(LARc_ce1),
        .LARc_d0(LARc_d0),
        .LARc_d1({NLW_inst_LARc_d1_UNCONNECTED[15:7],\^LARc_d1 }),
        .LARc_q0(LARc_q0),
        .LARc_q1(LARc_q1),
        .LARc_we0(LARc_we0),
        .LARc_we1(LARc_we1),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .indata_address0(indata_address0),
        .indata_address1(indata_address1),
        .indata_ce0(indata_ce0),
        .indata_ce1(indata_ce1),
        .indata_d0(indata_d0),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1),
        .indata_we0(indata_we0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
