#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG3` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG3` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec>;
#[doc = "Field `TYPE_96` reader - 0:0\\]
Type for slv_events_in\\[32\\]
0=level"]
pub type Type96R = crate::BitReader;
#[doc = "Field `TYPE_96` writer - 0:0\\]
Type for slv_events_in\\[32\\]
0=level"]
pub type Type96W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_97` reader - 1:1\\]
Type for slv_events_in\\[33\\]
0=level"]
pub type Type97R = crate::BitReader;
#[doc = "Field `TYPE_97` writer - 1:1\\]
Type for slv_events_in\\[33\\]
0=level"]
pub type Type97W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_98` reader - 2:2\\]
Type for slv_events_in\\[34\\]
0=level"]
pub type Type98R = crate::BitReader;
#[doc = "Field `TYPE_98` writer - 2:2\\]
Type for slv_events_in\\[34\\]
0=level"]
pub type Type98W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_99` reader - 3:3\\]
Type for slv_events_in\\[35\\]
0=level"]
pub type Type99R = crate::BitReader;
#[doc = "Field `TYPE_99` writer - 3:3\\]
Type for slv_events_in\\[35\\]
0=level"]
pub type Type99W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_100` reader - 4:4\\]
Type for slv_events_in\\[36\\]
0=level"]
pub type Type100R = crate::BitReader;
#[doc = "Field `TYPE_100` writer - 4:4\\]
Type for slv_events_in\\[36\\]
0=level"]
pub type Type100W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_101` reader - 5:5\\]
Type for slv_events_in\\[37\\]
0=level"]
pub type Type101R = crate::BitReader;
#[doc = "Field `TYPE_101` writer - 5:5\\]
Type for slv_events_in\\[37\\]
0=level"]
pub type Type101W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_102` reader - 6:6\\]
Type for slv_events_in\\[38\\]
0=level"]
pub type Type102R = crate::BitReader;
#[doc = "Field `TYPE_102` writer - 6:6\\]
Type for slv_events_in\\[38\\]
0=level"]
pub type Type102W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_103` reader - 7:7\\]
Type for slv_events_in\\[39\\]
0=level"]
pub type Type103R = crate::BitReader;
#[doc = "Field `TYPE_103` writer - 7:7\\]
Type for slv_events_in\\[39\\]
0=level"]
pub type Type103W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_104` reader - 8:8\\]
Type for slv_events_in\\[40\\]
0=level"]
pub type Type104R = crate::BitReader;
#[doc = "Field `TYPE_104` writer - 8:8\\]
Type for slv_events_in\\[40\\]
0=level"]
pub type Type104W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_105` reader - 9:9\\]
Type for slv_events_in\\[41\\]
0=level"]
pub type Type105R = crate::BitReader;
#[doc = "Field `TYPE_105` writer - 9:9\\]
Type for slv_events_in\\[41\\]
0=level"]
pub type Type105W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_106` reader - 10:10\\]
Type for slv_events_in\\[42\\]
0=level"]
pub type Type106R = crate::BitReader;
#[doc = "Field `TYPE_106` writer - 10:10\\]
Type for slv_events_in\\[42\\]
0=level"]
pub type Type106W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_107` reader - 11:11\\]
Type for slv_events_in\\[43\\]
0=level"]
pub type Type107R = crate::BitReader;
#[doc = "Field `TYPE_107` writer - 11:11\\]
Type for slv_events_in\\[43\\]
0=level"]
pub type Type107W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_108` reader - 12:12\\]
Type for slv_events_in\\[44\\]
0=level"]
pub type Type108R = crate::BitReader;
#[doc = "Field `TYPE_108` writer - 12:12\\]
Type for slv_events_in\\[44\\]
0=level"]
pub type Type108W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_109` reader - 13:13\\]
Type for slv_events_in\\[45\\]
0=level"]
pub type Type109R = crate::BitReader;
#[doc = "Field `TYPE_109` writer - 13:13\\]
Type for slv_events_in\\[45\\]
0=level"]
pub type Type109W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_110` reader - 14:14\\]
Type for slv_events_in\\[46\\]
0=level"]
pub type Type110R = crate::BitReader;
#[doc = "Field `TYPE_110` writer - 14:14\\]
Type for slv_events_in\\[46\\]
0=level"]
pub type Type110W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_111` reader - 15:15\\]
Type for slv_events_in\\[47\\]
0=level"]
pub type Type111R = crate::BitReader;
#[doc = "Field `TYPE_111` writer - 15:15\\]
Type for slv_events_in\\[47\\]
0=level"]
pub type Type111W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_112` reader - 16:16\\]
Type for slv_events_in\\[48\\]
0=level"]
pub type Type112R = crate::BitReader;
#[doc = "Field `TYPE_112` writer - 16:16\\]
Type for slv_events_in\\[48\\]
0=level"]
pub type Type112W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_113` reader - 17:17\\]
Type for slv_events_in\\[49\\]
0=level"]
pub type Type113R = crate::BitReader;
#[doc = "Field `TYPE_113` writer - 17:17\\]
Type for slv_events_in\\[49\\]
0=level"]
pub type Type113W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_114` reader - 18:18\\]
Type for slv_events_in\\[50\\]
0=level"]
pub type Type114R = crate::BitReader;
#[doc = "Field `TYPE_114` writer - 18:18\\]
Type for slv_events_in\\[50\\]
0=level"]
pub type Type114W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_115` reader - 19:19\\]
Type for slv_events_in\\[51\\]
0=level"]
pub type Type115R = crate::BitReader;
#[doc = "Field `TYPE_115` writer - 19:19\\]
Type for slv_events_in\\[51\\]
0=level"]
pub type Type115W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_116` reader - 20:20\\]
Type for slv_events_in\\[52\\]
0=level"]
pub type Type116R = crate::BitReader;
#[doc = "Field `TYPE_116` writer - 20:20\\]
Type for slv_events_in\\[52\\]
0=level"]
pub type Type116W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_117` reader - 21:21\\]
Type for slv_events_in\\[53\\]
0=level"]
pub type Type117R = crate::BitReader;
#[doc = "Field `TYPE_117` writer - 21:21\\]
Type for slv_events_in\\[53\\]
0=level"]
pub type Type117W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_118` reader - 22:22\\]
Type for slv_events_in\\[54\\]
0=level"]
pub type Type118R = crate::BitReader;
#[doc = "Field `TYPE_118` writer - 22:22\\]
Type for slv_events_in\\[54\\]
0=level"]
pub type Type118W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_119` reader - 23:23\\]
Type for slv_events_in\\[55\\]
0=level"]
pub type Type119R = crate::BitReader;
#[doc = "Field `TYPE_119` writer - 23:23\\]
Type for slv_events_in\\[55\\]
0=level"]
pub type Type119W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_120` reader - 24:24\\]
Type for slv_events_in\\[56\\]
0=level"]
pub type Type120R = crate::BitReader;
#[doc = "Field `TYPE_120` writer - 24:24\\]
Type for slv_events_in\\[56\\]
0=level"]
pub type Type120W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_121` reader - 25:25\\]
Type for slv_events_in\\[57\\]
0=level"]
pub type Type121R = crate::BitReader;
#[doc = "Field `TYPE_121` writer - 25:25\\]
Type for slv_events_in\\[57\\]
0=level"]
pub type Type121W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_122` reader - 26:26\\]
Type for slv_events_in\\[58\\]
0=level"]
pub type Type122R = crate::BitReader;
#[doc = "Field `TYPE_122` writer - 26:26\\]
Type for slv_events_in\\[58\\]
0=level"]
pub type Type122W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_123` reader - 27:27\\]
Type for slv_events_in\\[59\\]
0=level"]
pub type Type123R = crate::BitReader;
#[doc = "Field `TYPE_123` writer - 27:27\\]
Type for slv_events_in\\[59\\]
0=level"]
pub type Type123W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_124` reader - 28:28\\]
Type for slv_events_in\\[60\\]
0=level"]
pub type Type124R = crate::BitReader;
#[doc = "Field `TYPE_124` writer - 28:28\\]
Type for slv_events_in\\[60\\]
0=level"]
pub type Type124W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_125` reader - 29:29\\]
Type for slv_events_in\\[61\\]
0=level"]
pub type Type125R = crate::BitReader;
#[doc = "Field `TYPE_125` writer - 29:29\\]
Type for slv_events_in\\[61\\]
0=level"]
pub type Type125W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_126` reader - 30:30\\]
Type for slv_events_in\\[62\\]
0=level"]
pub type Type126R = crate::BitReader;
#[doc = "Field `TYPE_126` writer - 30:30\\]
Type for slv_events_in\\[62\\]
0=level"]
pub type Type126W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_127` reader - 31:31\\]
Type for slv_events_in\\[63\\]
0=level"]
pub type Type127R = crate::BitReader;
#[doc = "Field `TYPE_127` writer - 31:31\\]
Type for slv_events_in\\[63\\]
0=level"]
pub type Type127W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Type for slv_events_in\\[32\\]
0=level"]
    #[inline(always)]
    pub fn type_96(&self) -> Type96R {
        Type96R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Type for slv_events_in\\[33\\]
0=level"]
    #[inline(always)]
    pub fn type_97(&self) -> Type97R {
        Type97R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Type for slv_events_in\\[34\\]
0=level"]
    #[inline(always)]
    pub fn type_98(&self) -> Type98R {
        Type98R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Type for slv_events_in\\[35\\]
0=level"]
    #[inline(always)]
    pub fn type_99(&self) -> Type99R {
        Type99R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Type for slv_events_in\\[36\\]
0=level"]
    #[inline(always)]
    pub fn type_100(&self) -> Type100R {
        Type100R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Type for slv_events_in\\[37\\]
0=level"]
    #[inline(always)]
    pub fn type_101(&self) -> Type101R {
        Type101R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Type for slv_events_in\\[38\\]
0=level"]
    #[inline(always)]
    pub fn type_102(&self) -> Type102R {
        Type102R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Type for slv_events_in\\[39\\]
0=level"]
    #[inline(always)]
    pub fn type_103(&self) -> Type103R {
        Type103R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Type for slv_events_in\\[40\\]
0=level"]
    #[inline(always)]
    pub fn type_104(&self) -> Type104R {
        Type104R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Type for slv_events_in\\[41\\]
0=level"]
    #[inline(always)]
    pub fn type_105(&self) -> Type105R {
        Type105R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Type for slv_events_in\\[42\\]
0=level"]
    #[inline(always)]
    pub fn type_106(&self) -> Type106R {
        Type106R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Type for slv_events_in\\[43\\]
0=level"]
    #[inline(always)]
    pub fn type_107(&self) -> Type107R {
        Type107R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Type for slv_events_in\\[44\\]
0=level"]
    #[inline(always)]
    pub fn type_108(&self) -> Type108R {
        Type108R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Type for slv_events_in\\[45\\]
0=level"]
    #[inline(always)]
    pub fn type_109(&self) -> Type109R {
        Type109R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Type for slv_events_in\\[46\\]
0=level"]
    #[inline(always)]
    pub fn type_110(&self) -> Type110R {
        Type110R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Type for slv_events_in\\[47\\]
0=level"]
    #[inline(always)]
    pub fn type_111(&self) -> Type111R {
        Type111R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Type for slv_events_in\\[48\\]
0=level"]
    #[inline(always)]
    pub fn type_112(&self) -> Type112R {
        Type112R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Type for slv_events_in\\[49\\]
0=level"]
    #[inline(always)]
    pub fn type_113(&self) -> Type113R {
        Type113R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Type for slv_events_in\\[50\\]
0=level"]
    #[inline(always)]
    pub fn type_114(&self) -> Type114R {
        Type114R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Type for slv_events_in\\[51\\]
0=level"]
    #[inline(always)]
    pub fn type_115(&self) -> Type115R {
        Type115R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Type for slv_events_in\\[52\\]
0=level"]
    #[inline(always)]
    pub fn type_116(&self) -> Type116R {
        Type116R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Type for slv_events_in\\[53\\]
0=level"]
    #[inline(always)]
    pub fn type_117(&self) -> Type117R {
        Type117R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Type for slv_events_in\\[54\\]
0=level"]
    #[inline(always)]
    pub fn type_118(&self) -> Type118R {
        Type118R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Type for slv_events_in\\[55\\]
0=level"]
    #[inline(always)]
    pub fn type_119(&self) -> Type119R {
        Type119R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Type for slv_events_in\\[56\\]
0=level"]
    #[inline(always)]
    pub fn type_120(&self) -> Type120R {
        Type120R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Type for slv_events_in\\[57\\]
0=level"]
    #[inline(always)]
    pub fn type_121(&self) -> Type121R {
        Type121R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Type for slv_events_in\\[58\\]
0=level"]
    #[inline(always)]
    pub fn type_122(&self) -> Type122R {
        Type122R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Type for slv_events_in\\[59\\]
0=level"]
    #[inline(always)]
    pub fn type_123(&self) -> Type123R {
        Type123R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Type for slv_events_in\\[60\\]
0=level"]
    #[inline(always)]
    pub fn type_124(&self) -> Type124R {
        Type124R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Type for slv_events_in\\[61\\]
0=level"]
    #[inline(always)]
    pub fn type_125(&self) -> Type125R {
        Type125R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Type for slv_events_in\\[62\\]
0=level"]
    #[inline(always)]
    pub fn type_126(&self) -> Type126R {
        Type126R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Type for slv_events_in\\[63\\]
0=level"]
    #[inline(always)]
    pub fn type_127(&self) -> Type127R {
        Type127R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Type for slv_events_in\\[32\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_96(&mut self) -> Type96W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type96W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Type for slv_events_in\\[33\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_97(&mut self) -> Type97W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type97W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Type for slv_events_in\\[34\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_98(&mut self) -> Type98W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type98W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Type for slv_events_in\\[35\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_99(&mut self) -> Type99W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type99W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Type for slv_events_in\\[36\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_100(&mut self) -> Type100W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type100W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Type for slv_events_in\\[37\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_101(&mut self) -> Type101W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type101W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Type for slv_events_in\\[38\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_102(&mut self) -> Type102W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type102W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Type for slv_events_in\\[39\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_103(&mut self) -> Type103W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type103W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Type for slv_events_in\\[40\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_104(&mut self) -> Type104W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type104W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Type for slv_events_in\\[41\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_105(&mut self) -> Type105W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type105W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Type for slv_events_in\\[42\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_106(&mut self) -> Type106W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type106W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Type for slv_events_in\\[43\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_107(&mut self) -> Type107W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type107W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Type for slv_events_in\\[44\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_108(&mut self) -> Type108W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type108W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Type for slv_events_in\\[45\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_109(&mut self) -> Type109W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type109W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Type for slv_events_in\\[46\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_110(&mut self) -> Type110W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type110W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Type for slv_events_in\\[47\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_111(&mut self) -> Type111W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type111W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Type for slv_events_in\\[48\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_112(&mut self) -> Type112W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type112W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Type for slv_events_in\\[49\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_113(&mut self) -> Type113W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type113W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Type for slv_events_in\\[50\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_114(&mut self) -> Type114W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type114W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Type for slv_events_in\\[51\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_115(&mut self) -> Type115W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type115W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Type for slv_events_in\\[52\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_116(&mut self) -> Type116W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type116W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Type for slv_events_in\\[53\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_117(&mut self) -> Type117W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type117W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Type for slv_events_in\\[54\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_118(&mut self) -> Type118W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type118W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Type for slv_events_in\\[55\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_119(&mut self) -> Type119W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type119W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Type for slv_events_in\\[56\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_120(&mut self) -> Type120W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type120W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Type for slv_events_in\\[57\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_121(&mut self) -> Type121W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type121W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Type for slv_events_in\\[58\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_122(&mut self) -> Type122W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type122W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Type for slv_events_in\\[59\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_123(&mut self) -> Type123W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type123W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Type for slv_events_in\\[60\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_124(&mut self) -> Type124W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type124W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Type for slv_events_in\\[61\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_125(&mut self) -> Type125W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type125W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Type for slv_events_in\\[62\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_126(&mut self) -> Type126W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type126W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Type for slv_events_in\\[63\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_127(&mut self) -> Type127W<Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec> {
        Type127W::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG3\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_type_reg3::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_type_reg3::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_type_reg3::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_type_reg3::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG3 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsTypeReg3Spec {
    const RESET_VALUE: u32 = 0;
}
