// Seed: 1045926259
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input wire id_2,
    output supply1 id_3,
    output wand id_4,
    input tri1 id_5,
    input uwire id_6
);
  wire id_8;
  ;
  assign id_4 = (id_8);
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri id_2,
    input wor id_3,
    input tri1 id_4,
    output wand id_5,
    output logic id_6,
    output tri1 id_7,
    output supply1 id_8,
    input wire id_9,
    input tri1 id_10
);
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_7,
      id_7,
      id_3,
      id_10
  );
  assign modCall_1.id_2 = 0;
  always @(*) id_6 <= id_0;
endmodule
