{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "tfu_tanh_purelut_8_19",
    "component_reference": "MICS:user:tfu_tanh_purelut:1.0",
    "ip_revision": "1",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "tfu_tanh_purelut_8_19", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "virtex7" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:vc707:part0:1.4" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7vx485t" } ],
        "PACKAGE": [ { "value": "ffg1761" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2018.3" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk": [ { "direction": "in" } ],
        "rom_en": [ { "direction": "in" } ],
        "sopa": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "sopb": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "intercepta": [ { "direction": "out", "size_left": "18", "size_right": "0" } ],
        "interceptb": [ { "direction": "out", "size_left": "18", "size_right": "0" } ],
        "slopea": [ { "direction": "out", "size_left": "9", "size_right": "0" } ],
        "slopeb": [ { "direction": "out", "size_left": "9", "size_right": "0" } ]
      },
      "interfaces": {
        "clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long" } ],
            "PHASE": [ { "value": "0.000", "resolve_type": "generated", "format": "float" } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated" } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated" } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl" } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        }
      }
    }
  }
}