

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Fri Jun 23 13:42:55 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.364 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    82001|    82001| 0.328 ms | 0.328 ms |  82001|  82001|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    82000|    82000|        82|          -|          -|  1000|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     433|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|     788|     476|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     417|    -|
|Register         |        -|      -|     524|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1312|    1326|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |loop_imperfect_srbkb_U1  |loop_imperfect_srbkb  |        0|      0|  394|  238|    0|
    |loop_imperfect_srbkb_U2  |loop_imperfect_srbkb  |        0|      0|  394|  238|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  788|  476|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln101_fu_134_p2   |     +    |      0|  0|  18|           3|          11|
    |b1_2_fu_292_p2        |     +    |      0|  0|  39|          32|          32|
    |i_fu_249_p2           |     +    |      0|  0|  18|           2|          11|
    |sub_ln105_fu_178_p2   |     -    |      0|  0|  15|           5|           6|
    |sub_ln108_fu_255_p2   |     -    |      0|  0|  15|           5|           6|
    |icmp_ln100_fu_128_p2  |   icmp   |      0|  0|  13|          11|           7|
    |lshr_ln105_fu_193_p2  |   lshr   |      0|  0|  13|           2|           6|
    |lshr_ln108_fu_260_p2  |   lshr   |      0|  0|  13|           2|           6|
    |or_ln105_fu_201_p2    |    or    |      0|  0|   6|           6|           6|
    |or_ln108_fu_269_p2    |    or    |      0|  0|   6|           6|           6|
    |or_ln111_fu_238_p2    |    or    |      0|  0|  11|          11|           1|
    |shl_ln105_fu_173_p2   |    shl   |      0|  0|  85|           2|          32|
    |shl_ln108_fu_233_p2   |    shl   |      0|  0|  85|           2|          32|
    |b0_1_fu_159_p2        |    xor   |      0|  0|  32|          32|          32|
    |b0_2_fu_214_p2        |    xor   |      0|  0|  32|          32|          32|
    |b1_1_fu_219_p2        |    xor   |      0|  0|  32|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 433|         185|         258|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |M_address0         |   15|          3|   12|         36|
    |ap_NS_fsm          |  369|         84|    1|         84|
    |buffer_r_address1  |   15|          3|   12|         36|
    |i_0_reg_111        |    9|          2|   11|         22|
    |reg_123            |    9|          2|   32|         64|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  417|         94|   68|        242|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln101_reg_305    |  11|   0|   11|          0|
    |ap_CS_fsm            |  83|   0|   83|          0|
    |b0_1_reg_341         |  32|   0|   32|          0|
    |b0_2_reg_372         |  32|   0|   32|          0|
    |b0_reg_330           |  32|   0|   32|          0|
    |b1_1_reg_377         |  32|   0|   32|          0|
    |b1_2_reg_409         |  32|   0|   32|          0|
    |b1_reg_336           |  32|   0|   32|          0|
    |buffer_addr_reg_320  |  12|   0|   12|          0|
    |i_0_reg_111          |  11|   0|   11|          0|
    |i_reg_404            |  11|   0|   11|          0|
    |reg_123              |  32|   0|   32|          0|
    |shl_ln105_reg_357    |  32|   0|   32|          0|
    |shl_ln108_reg_393    |  32|   0|   32|          0|
    |srem_ln105_reg_347   |  32|   0|   32|          0|
    |srem_ln108_reg_383   |  32|   0|   32|          0|
    |sub_ln105_reg_362    |   6|   0|    6|          0|
    |tmp_reg_367          |  26|   0|   26|          0|
    |trunc_ln105_reg_352  |   6|   0|    6|          0|
    |trunc_ln108_reg_388  |   6|   0|    6|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 524|   0|  524|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_start           |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_done            | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_idle            | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_ready           | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|buffer_r_address0  | out |   12|  ap_memory |    buffer_r    |     array    |
|buffer_r_ce0       | out |    1|  ap_memory |    buffer_r    |     array    |
|buffer_r_we0       | out |    1|  ap_memory |    buffer_r    |     array    |
|buffer_r_d0        | out |   32|  ap_memory |    buffer_r    |     array    |
|buffer_r_q0        |  in |   32|  ap_memory |    buffer_r    |     array    |
|buffer_r_address1  | out |   12|  ap_memory |    buffer_r    |     array    |
|buffer_r_ce1       | out |    1|  ap_memory |    buffer_r    |     array    |
|buffer_r_we1       | out |    1|  ap_memory |    buffer_r    |     array    |
|buffer_r_d1        | out |   32|  ap_memory |    buffer_r    |     array    |
|buffer_r_q1        |  in |   32|  ap_memory |    buffer_r    |     array    |
|M_address0         | out |   12|  ap_memory |        M       |     array    |
|M_ce0              | out |    1|  ap_memory |        M       |     array    |
|M_q0               |  in |   32|  ap_memory |        M       |     array    |
|M_address1         | out |   12|  ap_memory |        M       |     array    |
|M_ce1              | out |    1|  ap_memory |        M       |     array    |
|M_q1               |  in |   32|  ap_memory |        M       |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

