git clone --depth 1 --no-tags https://github.com/doctoryeo-code/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/307474661
git clone --depth 1 --no-tags https://github.com/baileycarothers/Project-Lab-1.git f:/verilog_sva_gh_scraper/data/full_repos/307271954
git clone --depth 1 --no-tags https://github.com/mon19379/DIGITAL-Montufar-19379.git f:/verilog_sva_gh_scraper/data/full_repos/306798263
git clone --depth 1 --no-tags https://github.com/BirteaBogdan/RegistrulSerie.git f:/verilog_sva_gh_scraper/data/full_repos/307433970
git clone --depth 1 --no-tags https://github.com/EliseoLux/Lab08.git f:/verilog_sva_gh_scraper/data/full_repos/307019493
git clone --depth 1 --no-tags https://github.com/recogni/jpeg_enc.git f:/verilog_sva_gh_scraper/data/full_repos/304516786
git clone --depth 1 --no-tags https://github.com/ray221183/ICD_Final.git f:/verilog_sva_gh_scraper/data/full_repos/303147949
git clone --depth 1 --no-tags https://github.com/alexandreLamarre/Verilog-Space-Invaders.git f:/verilog_sva_gh_scraper/data/full_repos/304424806
git clone --depth 1 --no-tags https://github.com/wjdwls0630/2020_2_Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/302585924
git clone --depth 1 --no-tags https://github.com/Scrawach/spi_master.git f:/verilog_sva_gh_scraper/data/full_repos/302985234
git clone --depth 1 --no-tags https://github.com/3bdlslam/Floating-Point-Unit-pipelined-and-unpipelined.git f:/verilog_sva_gh_scraper/data/full_repos/310898896
git clone --depth 1 --no-tags https://github.com/JacobSmith1020/ECEN-350-All-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/310962710
git clone --depth 1 --no-tags https://github.com/DoodAbooD/modifiedMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/310399734
git clone --depth 1 --no-tags https://github.com/Margareth-Vela/digital1_lab10.git f:/verilog_sva_gh_scraper/data/full_repos/310367037
git clone --depth 1 --no-tags https://github.com/ReyOkvianto/Lab-8---Data-Components-2.git f:/verilog_sva_gh_scraper/data/full_repos/311496928
git clone --depth 1 --no-tags https://github.com/freddyzhangy/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/312067715
git clone --depth 1 --no-tags https://github.com/Pyrosix/4341-Project.git f:/verilog_sva_gh_scraper/data/full_repos/311811830
git clone --depth 1 --no-tags https://github.com/ahmedabu98/flappyECE350.git f:/verilog_sva_gh_scraper/data/full_repos/310151169
git clone --depth 1 --no-tags https://github.com/PeterPangZichen/50.002_16BitALU.git f:/verilog_sva_gh_scraper/data/full_repos/310322484
git clone --depth 1 --no-tags https://github.com/Aisinus/week10.git f:/verilog_sva_gh_scraper/data/full_repos/310330564
git clone --depth 1 --no-tags https://github.com/ychuang0310/CVSD_HW3.git f:/verilog_sva_gh_scraper/data/full_repos/310326666
git clone --depth 1 --no-tags https://github.com/ancardenas/ProyectoDigitalII.git f:/verilog_sva_gh_scraper/data/full_repos/310159172
git clone --depth 1 --no-tags https://github.com/Radislav123/HLIMDS_labs.git f:/verilog_sva_gh_scraper/data/full_repos/311365597
git clone --depth 1 --no-tags https://github.com/pu19249/Proyecto01_FSM_FabricaDeCalcetines.git f:/verilog_sva_gh_scraper/data/full_repos/303270702
git clone --depth 1 --no-tags https://github.com/Ore19095/Proyecto1FSM.git f:/verilog_sva_gh_scraper/data/full_repos/302496887
git clone --depth 1 --no-tags https://github.com/Margareth-Vela/Proyecto_1.git f:/verilog_sva_gh_scraper/data/full_repos/302192160
git clone --depth 1 --no-tags https://github.com/sids174/AES-256.git f:/verilog_sva_gh_scraper/data/full_repos/302570033
git clone --depth 1 --no-tags https://github.com/itshazeseason/1Dtestadder.git f:/verilog_sva_gh_scraper/data/full_repos/302961713
git clone --depth 1 --no-tags https://github.com/Danielr-1998/Procesador-ARMV8.git f:/verilog_sva_gh_scraper/data/full_repos/304147646
git clone --depth 1 --no-tags https://github.com/18520597-DiemNgoc/Design-Register-File-With-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/304234441
git clone --depth 1 --no-tags https://github.com/Ropi777/Assembler.git f:/verilog_sva_gh_scraper/data/full_repos/304432458
git clone --depth 1 --no-tags https://github.com/ongkahyuan/com_struct.git f:/verilog_sva_gh_scraper/data/full_repos/302226447
git clone --depth 1 --no-tags https://github.com/kavyareddy-2510/errorCorrectingCodes.git f:/verilog_sva_gh_scraper/data/full_repos/306820753
git clone --depth 1 --no-tags https://github.com/r1ng0hacking/MIPS_CPU_PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/306604288
git clone --depth 1 --no-tags https://github.com/WakkyFree/FpgaGameConsole.git f:/verilog_sva_gh_scraper/data/full_repos/306095203
git clone --depth 1 --no-tags https://github.com/EricZhang615/ICDesign.git f:/verilog_sva_gh_scraper/data/full_repos/304071344
git clone --depth 1 --no-tags https://github.com/shinsh9527/classic-digital-circuits-cllection.git f:/verilog_sva_gh_scraper/data/full_repos/306201626
git clone --depth 1 --no-tags https://github.com/ajinkyajayawant/Spectrogram-Visualizer.git f:/verilog_sva_gh_scraper/data/full_repos/306119571
git clone --depth 1 --no-tags https://github.com/valerieotero/RISC-Pipelined-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/305467139
git clone --depth 1 --no-tags https://github.com/ReyOkvianto/Datapath-Components-Lab7-.git f:/verilog_sva_gh_scraper/data/full_repos/307498461
git clone --depth 1 --no-tags https://github.com/zbwrm/game-of-life.git f:/verilog_sva_gh_scraper/data/full_repos/311748596
git clone --depth 1 --no-tags https://github.com/gadka12a/ESL.git f:/verilog_sva_gh_scraper/data/full_repos/309394834
git clone --depth 1 --no-tags https://github.com/antoniovilela/firmware-cyclone10-usb-seg-01.git f:/verilog_sva_gh_scraper/data/full_repos/309392508
git clone --depth 1 --no-tags https://github.com/lazbaphilipp/MSnPLD.git f:/verilog_sva_gh_scraper/data/full_repos/308024913
git clone --depth 1 --no-tags https://github.com/taffarel55/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/309449643
git clone --depth 1 --no-tags https://github.com/prasannakumartalari/SRC_projrect.git f:/verilog_sva_gh_scraper/data/full_repos/309602096
git clone --depth 1 --no-tags https://github.com/neginsoltanii/ComputerArchitectureLab.git f:/verilog_sva_gh_scraper/data/full_repos/311429099
git clone --depth 1 --no-tags https://github.com/pbbp0904/HELEN_RAD_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/308987418
git clone --depth 1 --no-tags https://github.com/li-jiang-yan/CS-1D-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/308558238
git clone --depth 1 --no-tags https://github.com/1rre/MU0CPU.git f:/verilog_sva_gh_scraper/data/full_repos/304747748
git clone --depth 1 --no-tags https://github.com/prabhakar9263/BRACU_CSE460_VLSIDesign.git f:/verilog_sva_gh_scraper/data/full_repos/304903985
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2012_grad.git f:/verilog_sva_gh_scraper/data/full_repos/305081688
git clone --depth 1 --no-tags https://github.com/vmazashvili/GCD-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/305231770
git clone --depth 1 --no-tags https://github.com/szzgit/Teambition-Project.git f:/verilog_sva_gh_scraper/data/full_repos/305387931
git clone --depth 1 --no-tags https://github.com/brajkumar3000/xilinx-7segment_decimal.git f:/verilog_sva_gh_scraper/data/full_repos/307172434
git clone --depth 1 --no-tags https://github.com/nofourier/zedboard-spi.git f:/verilog_sva_gh_scraper/data/full_repos/309211239
git clone --depth 1 --no-tags https://github.com/rajaatif1/DSD_Atif.git f:/verilog_sva_gh_scraper/data/full_repos/309325606
git clone --depth 1 --no-tags https://github.com/Qingsir/Laser-Pointer-Paint.git f:/verilog_sva_gh_scraper/data/full_repos/309329865
git clone --depth 1 --no-tags https://github.com/HARISNAWAZ06/Digital-System-design-Haris.git f:/verilog_sva_gh_scraper/data/full_repos/309325529
git clone --depth 1 --no-tags https://github.com/leylee/CS31105.git f:/verilog_sva_gh_scraper/data/full_repos/308580030
git clone --depth 1 --no-tags https://github.com/Dibya-Dipanjan/TIBURON_TASK2.git f:/verilog_sva_gh_scraper/data/full_repos/304116831
git clone --depth 1 --no-tags https://github.com/liranx123/Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/304017258
git clone --depth 1 --no-tags https://github.com/NinoNonikashvili/DL475-instructions.git f:/verilog_sva_gh_scraper/data/full_repos/304039072
git clone --depth 1 --no-tags https://github.com/rohit1309d/Computer-Organisation-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/303930865
git clone --depth 1 --no-tags https://github.com/Tobulus/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/305119237
git clone --depth 1 --no-tags https://github.com/cocraighead/Verilog-Work.git f:/verilog_sva_gh_scraper/data/full_repos/305157542
git clone --depth 1 --no-tags https://github.com/HkPPP/CruiseControl.git f:/verilog_sva_gh_scraper/data/full_repos/304999234
git clone --depth 1 --no-tags https://github.com/arkadiuszmakarenko/TFRiserRev1XC9572XL.git f:/verilog_sva_gh_scraper/data/full_repos/304953819
git clone --depth 1 --no-tags https://github.com/vulkanbets/MIPS_pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/303027761
git clone --depth 1 --no-tags https://github.com/Jackhuang-code/VLSI_code.git f:/verilog_sva_gh_scraper/data/full_repos/303745927
git clone --depth 1 --no-tags https://github.com/nikanika0221/Instruction-data.git f:/verilog_sva_gh_scraper/data/full_repos/303188226
git clone --depth 1 --no-tags https://github.com/ray221183/DSD_Final_Project_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/303145470
git clone --depth 1 --no-tags https://github.com/men18023/Proyecto_FSM.git f:/verilog_sva_gh_scraper/data/full_repos/303278390
git clone --depth 1 --no-tags https://github.com/chris4307/552FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/304715567
git clone --depth 1 --no-tags https://github.com/slayer702/CPE409-.git f:/verilog_sva_gh_scraper/data/full_repos/304778491
git clone --depth 1 --no-tags https://github.com/amitb9296/UART.git f:/verilog_sva_gh_scraper/data/full_repos/305919356
git clone --depth 1 --no-tags https://github.com/rubberduck45/FIFO-buffer-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/302753626
git clone --depth 1 --no-tags https://github.com/18520597-DiemNgoc/ShiftRegisterWithParallelLoad.git f:/verilog_sva_gh_scraper/data/full_repos/302810122
git clone --depth 1 --no-tags https://github.com/ychuang0310/CVSD_HW2.git f:/verilog_sva_gh_scraper/data/full_repos/306220366
git clone --depth 1 --no-tags https://github.com/drkwdck/risc-v-processor.git f:/verilog_sva_gh_scraper/data/full_repos/306286455
git clone --depth 1 --no-tags https://github.com/anca-milea/alu-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/307088880
git clone --depth 1 --no-tags https://github.com/tongw-tw/Embedded-Memories-and-an-External-SRAM-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/308349971
git clone --depth 1 --no-tags https://github.com/lexyaa/week4_assignment.git f:/verilog_sva_gh_scraper/data/full_repos/308255171
git clone --depth 1 --no-tags https://github.com/AdarshNandanwar/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/307667563
git clone --depth 1 --no-tags https://github.com/cac1837/LAB.git f:/verilog_sva_gh_scraper/data/full_repos/307028211
git clone --depth 1 --no-tags https://github.com/almaavocado/ComputerArchitectOrganization.git f:/verilog_sva_gh_scraper/data/full_repos/307167240
git clone --depth 1 --no-tags https://github.com/marcus-kazlauskas/Buffer_mcst.git f:/verilog_sva_gh_scraper/data/full_repos/308908006
git clone --depth 1 --no-tags https://github.com/parsasabbar/parsa-sabbar-azmadar.git f:/verilog_sva_gh_scraper/data/full_repos/309073063
git clone --depth 1 --no-tags https://github.com/JorgeMunozTaylor/microelectronica_tarea3.git f:/verilog_sva_gh_scraper/data/full_repos/309238315
git clone --depth 1 --no-tags https://github.com/JuanJesusRR/Proyecto-Electronica-Digital-II.git f:/verilog_sva_gh_scraper/data/full_repos/310109741
git clone --depth 1 --no-tags https://github.com/pkupantao1/e200_test.git f:/verilog_sva_gh_scraper/data/full_repos/311278393
git clone --depth 1 --no-tags https://github.com/JulioAv/Lab-10.git f:/verilog_sva_gh_scraper/data/full_repos/310966767
git clone --depth 1 --no-tags https://github.com/Frank17888/CRC.git f:/verilog_sva_gh_scraper/data/full_repos/311004406
git clone --depth 1 --no-tags https://github.com/hereisjayant/Simple-RISC-Machine-4-Branches.git f:/verilog_sva_gh_scraper/data/full_repos/311561501
git clone --depth 1 --no-tags https://github.com/veljkodj/vlsi-systems.git f:/verilog_sva_gh_scraper/data/full_repos/311799911
git clone --depth 1 --no-tags https://github.com/kendimce/cordic.git f:/verilog_sva_gh_scraper/data/full_repos/311804031
git clone --depth 1 --no-tags https://github.com/dldldlfma/verilog_digital_clock.git f:/verilog_sva_gh_scraper/data/full_repos/311984711
git clone --depth 1 --no-tags https://github.com/specs-feup/specs-chisel.git f:/verilog_sva_gh_scraper/data/full_repos/312018692
git clone --depth 1 --no-tags https://github.com/tongw-tw/Introduction-to-Computer-Aided-Design-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/308342092
git clone --depth 1 --no-tags https://github.com/calvinsu105/cpu0.git f:/verilog_sva_gh_scraper/data/full_repos/306068392
