{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494348596741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494348596744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  9 13:49:56 2017 " "Processing started: Tue May  9 13:49:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494348596744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494348596744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494348596745 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1494348596992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-Comportamento " "Found design unit 1: test-Comportamento" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494348597438 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494348597438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494348597438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7seg-Behavior " "Found design unit 1: display_7seg-Behavior" {  } { { "display_7seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/display_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494348597444 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7seg " "Found entity 1: display_7seg" {  } { { "display_7seg.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/display_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494348597444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494348597444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod10-Behaviour " "Found design unit 1: mod10-Behaviour" {  } { { "mod10.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/mod10.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494348597450 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod10 " "Found entity 1: mod10" {  } { { "mod10.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/mod10.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494348597450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494348597450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_setup-Comportamento " "Found design unit 1: demo_setup-Comportamento" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494348597456 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_setup " "Found entity 1: demo_setup" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494348597456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494348597456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-Behaviour " "Found design unit 1: Shifter-Behaviour" {  } { { "Shifter.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/Shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494348597462 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/Shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494348597462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494348597462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockDivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClockDivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-Behaviour " "Found design unit 1: ClockDivider-Behaviour" {  } { { "ClockDivider.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/ClockDivider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494348597467 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/ClockDivider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494348597467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494348597467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_setup " "Elaborating entity \"demo_setup\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494348597535 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR demo_setup.vhd(9) " "VHDL Signal Declaration warning at demo_setup.vhd(9): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494348597538 "|demo_setup"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG demo_setup.vhd(10) " "VHDL Signal Declaration warning at demo_setup.vhd(10): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494348597538 "|demo_setup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test test:adapt_clock " "Elaborating entity \"test\" for hierarchy \"test:adapt_clock\"" {  } { { "demo_setup.vhd" "adapt_clock" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494348597559 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec1 test.vhd(47) " "VHDL Process Statement warning at test.vhd(47): signal \"sec1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597562 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec2 test.vhd(48) " "VHDL Process Statement warning at test.vhd(48): signal \"sec2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597563 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min1 test.vhd(49) " "VHDL Process Statement warning at test.vhd(49): signal \"min1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597563 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min2 test.vhd(50) " "VHDL Process Statement warning at test.vhd(50): signal \"min2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597563 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h1 test.vhd(51) " "VHDL Process Statement warning at test.vhd(51): signal \"h1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597563 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2 test.vhd(52) " "VHDL Process Statement warning at test.vhd(52): signal \"h2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597563 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec1 test.vhd(55) " "VHDL Process Statement warning at test.vhd(55): signal \"sec1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597563 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec2 test.vhd(56) " "VHDL Process Statement warning at test.vhd(56): signal \"sec2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597563 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec2 test.vhd(59) " "VHDL Process Statement warning at test.vhd(59): signal \"sec2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597564 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec1 test.vhd(59) " "VHDL Process Statement warning at test.vhd(59): signal \"sec1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597564 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min1 test.vhd(60) " "VHDL Process Statement warning at test.vhd(60): signal \"min1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597564 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min1 test.vhd(64) " "VHDL Process Statement warning at test.vhd(64): signal \"min1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597564 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec2 test.vhd(64) " "VHDL Process Statement warning at test.vhd(64): signal \"sec2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597564 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec1 test.vhd(64) " "VHDL Process Statement warning at test.vhd(64): signal \"sec1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597565 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min2 test.vhd(65) " "VHDL Process Statement warning at test.vhd(65): signal \"min2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597565 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min2 test.vhd(68) " "VHDL Process Statement warning at test.vhd(68): signal \"min2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597565 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min1 test.vhd(68) " "VHDL Process Statement warning at test.vhd(68): signal \"min1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597565 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec2 test.vhd(68) " "VHDL Process Statement warning at test.vhd(68): signal \"sec2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597565 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec1 test.vhd(68) " "VHDL Process Statement warning at test.vhd(68): signal \"sec1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597565 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h1 test.vhd(69) " "VHDL Process Statement warning at test.vhd(69): signal \"h1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597566 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h1 test.vhd(73) " "VHDL Process Statement warning at test.vhd(73): signal \"h1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597566 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min2 test.vhd(73) " "VHDL Process Statement warning at test.vhd(73): signal \"min2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597566 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min1 test.vhd(73) " "VHDL Process Statement warning at test.vhd(73): signal \"min1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597566 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec2 test.vhd(73) " "VHDL Process Statement warning at test.vhd(73): signal \"sec2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597566 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec1 test.vhd(73) " "VHDL Process Statement warning at test.vhd(73): signal \"sec1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597567 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2 test.vhd(74) " "VHDL Process Statement warning at test.vhd(74): signal \"h2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597567 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2 test.vhd(77) " "VHDL Process Statement warning at test.vhd(77): signal \"h2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597567 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h1 test.vhd(77) " "VHDL Process Statement warning at test.vhd(77): signal \"h1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597567 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min2 test.vhd(77) " "VHDL Process Statement warning at test.vhd(77): signal \"min2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597567 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min1 test.vhd(77) " "VHDL Process Statement warning at test.vhd(77): signal \"min1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597567 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec2 test.vhd(77) " "VHDL Process Statement warning at test.vhd(77): signal \"sec2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597568 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec1 test.vhd(77) " "VHDL Process Statement warning at test.vhd(77): signal \"sec1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597568 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "var_load_sec2 test.vhd(43) " "VHDL Process Statement warning at test.vhd(43): inferring latch(es) for signal or variable \"var_load_sec2\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494348597568 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "var_load_min1 test.vhd(43) " "VHDL Process Statement warning at test.vhd(43): inferring latch(es) for signal or variable \"var_load_min1\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494348597568 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "var_load_min2 test.vhd(43) " "VHDL Process Statement warning at test.vhd(43): inferring latch(es) for signal or variable \"var_load_min2\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494348597569 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "var_load_h1 test.vhd(43) " "VHDL Process Statement warning at test.vhd(43): inferring latch(es) for signal or variable \"var_load_h1\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494348597569 "|demo_setup|test:adapt_clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "var_load_h2 test.vhd(43) " "VHDL Process Statement warning at test.vhd(43): inferring latch(es) for signal or variable \"var_load_h2\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1494348597569 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_h2\[0\] test.vhd(54) " "Inferred latch for \"var_load_h2\[0\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597570 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_h2\[1\] test.vhd(54) " "Inferred latch for \"var_load_h2\[1\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597571 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_h2\[2\] test.vhd(54) " "Inferred latch for \"var_load_h2\[2\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597571 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_h2\[3\] test.vhd(54) " "Inferred latch for \"var_load_h2\[3\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597571 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_h1\[0\] test.vhd(54) " "Inferred latch for \"var_load_h1\[0\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597571 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_h1\[1\] test.vhd(54) " "Inferred latch for \"var_load_h1\[1\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597571 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_h1\[2\] test.vhd(54) " "Inferred latch for \"var_load_h1\[2\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597571 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_h1\[3\] test.vhd(54) " "Inferred latch for \"var_load_h1\[3\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597571 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_min2\[0\] test.vhd(54) " "Inferred latch for \"var_load_min2\[0\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597571 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_min2\[1\] test.vhd(54) " "Inferred latch for \"var_load_min2\[1\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597571 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_min2\[2\] test.vhd(54) " "Inferred latch for \"var_load_min2\[2\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597572 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_min2\[3\] test.vhd(54) " "Inferred latch for \"var_load_min2\[3\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597572 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_min1\[0\] test.vhd(54) " "Inferred latch for \"var_load_min1\[0\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597572 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_min1\[1\] test.vhd(54) " "Inferred latch for \"var_load_min1\[1\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597572 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_min1\[2\] test.vhd(54) " "Inferred latch for \"var_load_min1\[2\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597572 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_min1\[3\] test.vhd(54) " "Inferred latch for \"var_load_min1\[3\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597572 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_sec2\[0\] test.vhd(54) " "Inferred latch for \"var_load_sec2\[0\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597572 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_sec2\[1\] test.vhd(54) " "Inferred latch for \"var_load_sec2\[1\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597572 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_sec2\[2\] test.vhd(54) " "Inferred latch for \"var_load_sec2\[2\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597573 "|demo_setup|test:adapt_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var_load_sec2\[3\] test.vhd(54) " "Inferred latch for \"var_load_sec2\[3\]\" at test.vhd(54)" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494348597573 "|demo_setup|test:adapt_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider test:adapt_clock\|ClockDivider:adapt_clock " "Elaborating entity \"ClockDivider\" for hierarchy \"test:adapt_clock\|ClockDivider:adapt_clock\"" {  } { { "test.vhd" "adapt_clock" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494348597590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod10 test:adapt_clock\|mod10:second1 " "Elaborating entity \"mod10\" for hierarchy \"test:adapt_clock\|mod10:second1\"" {  } { { "test.vhd" "second1" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494348597593 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load mod10.vhd(33) " "VHDL Process Statement warning at mod10.vhd(33): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mod10.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/mod10.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494348597593 "|Relogio|mod10:second1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7seg test:adapt_clock\|display_7seg:display_0 " "Elaborating entity \"display_7seg\" for hierarchy \"test:adapt_clock\|display_7seg:display_0\"" {  } { { "test.vhd" "display_0" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494348597598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "test:adapt_clock\|var_load_min1\[1\] " "Latch test:adapt_clock\|var_load_min1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA test:adapt_clock\|var_load_sec2\[1\] " "Ports D and ENA on the latch are fed by the same signal test:adapt_clock\|var_load_sec2\[1\]" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494348598095 ""}  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494348598095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "test:adapt_clock\|var_load_min1\[3\] " "Latch test:adapt_clock\|var_load_min1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA test:adapt_clock\|var_load_sec2\[1\] " "Ports D and ENA on the latch are fed by the same signal test:adapt_clock\|var_load_sec2\[1\]" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494348598095 ""}  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494348598095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "test:adapt_clock\|var_load_sec2\[1\] " "Latch test:adapt_clock\|var_load_sec2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA test:adapt_clock\|mod10:second1\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal test:adapt_clock\|mod10:second1\|output\[0\]" {  } { { "mod10.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/mod10.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494348598096 ""}  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494348598096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "test:adapt_clock\|var_load_sec2\[2\] " "Latch test:adapt_clock\|var_load_sec2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA test:adapt_clock\|mod10:second1\|output\[0\] " "Ports D and ENA on the latch are fed by the same signal test:adapt_clock\|mod10:second1\|output\[0\]" {  } { { "mod10.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/mod10.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494348598096 ""}  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494348598096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "test:adapt_clock\|var_load_h1\[0\] " "Latch test:adapt_clock\|var_load_h1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA test:adapt_clock\|var_load_min2\[3\] " "Ports D and ENA on the latch are fed by the same signal test:adapt_clock\|var_load_min2\[3\]" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494348598096 ""}  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494348598096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "test:adapt_clock\|var_load_h1\[2\] " "Latch test:adapt_clock\|var_load_h1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA test:adapt_clock\|var_load_min2\[3\] " "Ports D and ENA on the latch are fed by the same signal test:adapt_clock\|var_load_min2\[3\]" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494348598096 ""}  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494348598096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "test:adapt_clock\|var_load_h2\[0\] " "Latch test:adapt_clock\|var_load_h2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA test:adapt_clock\|var_load_h2\[0\] " "Ports D and ENA on the latch are fed by the same signal test:adapt_clock\|var_load_h2\[0\]" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494348598096 ""}  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494348598096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "test:adapt_clock\|var_load_h2\[1\] " "Latch test:adapt_clock\|var_load_h2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA test:adapt_clock\|var_load_h2\[1\] " "Ports D and ENA on the latch are fed by the same signal test:adapt_clock\|var_load_h2\[1\]" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494348598096 ""}  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494348598096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "test:adapt_clock\|var_load_h2\[2\] " "Latch test:adapt_clock\|var_load_h2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA test:adapt_clock\|var_load_h2\[2\] " "Ports D and ENA on the latch are fed by the same signal test:adapt_clock\|var_load_h2\[2\]" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494348598096 ""}  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494348598096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "test:adapt_clock\|var_load_h2\[3\] " "Latch test:adapt_clock\|var_load_h2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA test:adapt_clock\|var_load_h2\[3\] " "Ports D and ENA on the latch are fed by the same signal test:adapt_clock\|var_load_h2\[3\]" {  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494348598097 ""}  } { { "test.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/test.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494348598097 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494348598151 "|demo_setup|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494348598151 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1494348598294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494348598518 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494348598518 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494348598625 "|demo_setup|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494348598625 "|demo_setup|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494348598625 "|demo_setup|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494348598625 "|demo_setup|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494348598625 "|demo_setup|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494348598625 "|demo_setup|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494348598625 "|demo_setup|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494348598625 "|demo_setup|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494348598625 "|demo_setup|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494348598625 "|demo_setup|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494348598625 "|demo_setup|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab8/demo_setup.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494348598625 "|demo_setup|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1494348598625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494348598626 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494348598626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "162 " "Implemented 162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494348598626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494348598626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494348598658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  9 13:49:58 2017 " "Processing ended: Tue May  9 13:49:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494348598658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494348598658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494348598658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494348598658 ""}
