Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /media/cse/UBUNTU 16_0/CS220/Lab_1.2/full_ader_schematic/full_adder_sch_full_adder_sch_sch_tb_isim_beh.exe -prj /media/cse/UBUNTU 16_0/CS220/Lab_1.2/full_ader_schematic/full_adder_sch_full_adder_sch_sch_tb_beh.prj work.full_adder_sch_full_adder_sch_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/cse/UBUNTU 16_0/CS220/Lab_1.2/full_ader_schematic/myxor.v" into library work
Analyzing Verilog file "/media/cse/UBUNTU 16_0/CS220/Lab_1.2/full_ader_schematic/full_adder_sch.vf" into library work
Analyzing Verilog file "/media/cse/UBUNTU 16_0/CS220/Lab_1.2/full_ader_schematic/full_adder_top.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98832 KB
Fuse CPU Usage: 2070 ms
Compiling module myxor
Compiling module AND2
Compiling module OR3
Compiling module full_adder_sch
Compiling module full_adder_sch_full_adder_sch_sc...
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable /media/cse/UBUNTU 16_0/CS220/Lab_1.2/full_ader_schematic/full_adder_sch_full_adder_sch_sch_tb_isim_beh.exe
Fuse Memory Usage: 659036 KB
Fuse CPU Usage: 2090 ms
GCC CPU Usage: 560 ms
