

================================================================
== Vitis HLS Report for 'mult_hw_Pipeline_writeC'
================================================================
* Date:           Fri Nov 22 21:44:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeC  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       41|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       41|       81|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_103_p2         |         +|   0|  0|  20|          13|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln60_fu_97_p2         |      icmp|   0|  0|  12|          13|          14|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  36|          28|          18|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   13|         26|
    |gmem0_blk_n_W            |   9|          2|    1|          2|
    |i_fu_54                  |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   29|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_V_load_reg_154                  |  22|   0|   22|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_54                           |  13|   0|   13|          0|
    |icmp_ln60_reg_140                 |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  41|   0|   41|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_writeC|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_writeC|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_writeC|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_writeC|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_writeC|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_writeC|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                    gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                    gmem0|       pointer|
|sext_ln60             |   in|   62|     ap_none|                sext_ln60|        scalar|
|C_V_address0          |  out|   12|   ap_memory|                      C_V|         array|
|C_V_ce0               |  out|    1|   ap_memory|                      C_V|         array|
|C_V_q0                |   in|   22|   ap_memory|                      C_V|         array|
+----------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln60_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln60"   --->   Operation 7 'read' 'sext_ln60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln60_cast = sext i62 %sext_ln60_read"   --->   Operation 8 'sext' 'sext_ln60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2048, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc78"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i13 %i" [matmul.cpp:60]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.64ns)   --->   "%icmp_ln60 = icmp_eq  i13 %i_1, i13 4096" [matmul.cpp:60]   --->   Operation 13 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "%add_ln60 = add i13 %i_1, i13 1" [matmul.cpp:60]   --->   Operation 14 'add' 'add_ln60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc78.split, void %for.end80.exitStub" [matmul.cpp:60]   --->   Operation 15 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_4_cast = zext i13 %i_1" [matmul.cpp:60]   --->   Operation 16 'zext' 'i_4_cast' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i22 %C_V, i64 0, i64 %i_4_cast" [matmul.cpp:62]   --->   Operation 17 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.64ns)   --->   "%C_V_load = load i12 %C_V_addr" [matmul.cpp:62]   --->   Operation 18 'load' 'C_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4096> <RAM>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln60 = store i13 %add_ln60, i13 %i" [matmul.cpp:60]   --->   Operation 19 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln60_cast" [matmul.cpp:60]   --->   Operation 21 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.64ns)   --->   "%C_V_load = load i12 %C_V_addr" [matmul.cpp:62]   --->   Operation 23 'load' 'C_V_load' <Predicate = (!icmp_ln60)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4096> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [matmul.cpp:61]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [matmul.cpp:60]   --->   Operation 25 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i22 %C_V_load" [matmul.cpp:62]   --->   Operation 26 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (7.30ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem0_addr, i32 %zext_ln62, i4 15" [matmul.cpp:62]   --->   Operation 27 'write' 'write_ln62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc78" [matmul.cpp:60]   --->   Operation 28 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln60]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
sext_ln60_read         (read             ) [ 0000]
sext_ln60_cast         (sext             ) [ 0110]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i_1                    (load             ) [ 0000]
icmp_ln60              (icmp             ) [ 0110]
add_ln60               (add              ) [ 0000]
br_ln60                (br               ) [ 0000]
i_4_cast               (zext             ) [ 0000]
C_V_addr               (getelementptr    ) [ 0110]
store_ln60             (store            ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
gmem0_addr             (getelementptr    ) [ 0101]
specpipeline_ln0       (specpipeline     ) [ 0000]
C_V_load               (load             ) [ 0101]
speclooptripcount_ln61 (speclooptripcount) [ 0000]
specloopname_ln60      (specloopname     ) [ 0000]
zext_ln62              (zext             ) [ 0000]
write_ln62             (write            ) [ 0000]
br_ln60                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln60">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln60_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="62" slack="0"/>
<pin id="60" dir="0" index="1" bw="62" slack="0"/>
<pin id="61" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln60_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln62_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="1"/>
<pin id="67" dir="0" index="2" bw="22" slack="0"/>
<pin id="68" dir="0" index="3" bw="1" slack="0"/>
<pin id="69" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="C_V_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="22" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="13" slack="0"/>
<pin id="76" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="12" slack="0"/>
<pin id="81" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_V_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sext_ln60_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="62" slack="0"/>
<pin id="87" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="13" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_1_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="13" slack="0"/>
<pin id="96" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln60_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="0" index="1" bw="13" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln60_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="13" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_4_cast_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="13" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln60_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="0" index="1" bw="13" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="gmem0_addr_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="1"/>
<pin id="122" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln62_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="22" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="13" slack="0"/>
<pin id="130" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="135" class="1005" name="sext_ln60_cast_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_cast "/>
</bind>
</comp>

<comp id="140" class="1005" name="icmp_ln60_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="144" class="1005" name="C_V_addr_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="1"/>
<pin id="146" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr "/>
</bind>
</comp>

<comp id="149" class="1005" name="gmem0_addr_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="154" class="1005" name="C_V_load_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="22" slack="1"/>
<pin id="156" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="C_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="50" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="52" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="58" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="94" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="94" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="118"><net_src comp="103" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="124" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="131"><net_src comp="54" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="138"><net_src comp="85" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="143"><net_src comp="97" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="72" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="152"><net_src comp="119" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="157"><net_src comp="79" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="124" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {3 }
 - Input state : 
	Port: mult_hw_Pipeline_writeC : gmem0 | {}
	Port: mult_hw_Pipeline_writeC : sext_ln60 | {1 }
	Port: mult_hw_Pipeline_writeC : C_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln60 : 2
		add_ln60 : 2
		br_ln60 : 3
		i_4_cast : 2
		C_V_addr : 3
		C_V_load : 4
		store_ln60 : 3
	State 2
	State 3
		write_ln62 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln60_fu_103      |    0    |    20   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln60_fu_97      |    0    |    12   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln60_read_read_fu_58 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln62_write_fu_64  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln60_cast_fu_85   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      i_4_cast_fu_109      |    0    |    0    |
|          |      zext_ln62_fu_124     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    32   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   C_V_addr_reg_144   |   12   |
|   C_V_load_reg_154   |   22   |
|  gmem0_addr_reg_149  |   32   |
|       i_reg_128      |   13   |
|   icmp_ln60_reg_140  |    1   |
|sext_ln60_cast_reg_135|   64   |
+----------------------+--------+
|         Total        |   144  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   144  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   144  |   41   |
+-----------+--------+--------+--------+
