<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>R</title><link rel="Prev" href="glossary.44.16.htm" title="Previous" /><link rel="Next" href="glossary.44.18.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/glossary.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pN7UuiZVaCfCNIVvcBsr3drg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Glossary/glossary.44.17.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="glossary.44.01.htm#1189319">Glossary</a> &gt; R</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1189319" class="Heading1"><span></span>R</h2><h5 id="ww1189320" class="GlossTerm"><span></span>radix</h5><p id="ww1189321" class="GlossDef"><span></span>A radix is the base value in a numbering system. For example, in the binary numbering system, the radix is 2.</p><h5 id="ww1189327" class="GlossTerm"><span></span>RAM</h5><p id="ww1189330" class="GlossDef"><span></span>RAM is an acronym for random-access memory. See <a href="../../Reference%20Guides/Glossary/glossary.44.17.htm#ww1189333" title="R">random-access memory</a>.</p><h5 id="ww1189333" class="GlossTerm"><span></span>random-access memory</h5><p id="ww1189334" class="GlossDef"><span></span>Random-access memory (RAM) is a read/write memory that has an access time independent of the physical location of the data. RAM can be used to change the address values of the function generator that it is a part of.</p><h5 id="ww1189335" class="GlossTerm"><span></span>ratsnest</h5><p id="ww1189336" class="GlossDef"><span></span>Ratsnest refers to the straight point-to-point lines (flight lines) that indicate connectivity between logic placed on the floorplan.</p><h5 id="ww1189338" class="GlossTerm"><span></span>.rbt</h5><p id="ww1189339" class="GlossDef"><span></span>An .rbt file is raw bitstream file, which is an FPGA file containing ASCII ones and zeros representing the bits in the bitstream file. If you are using a microprocessor to configure a single FPGA, you can include the RBT file in the source code as a text file to represent the configuration data. The sequence of characters in the RBT file is the same as the bit sequence that will be written into the FPGA. The raw bitstream file differs from the binary bitstream file (.bit) in that it contains design information in the first six lines.</p><h5 id="ww1189343" class="GlossTerm"><span></span>.rcv</h5><p id="ww1189344" class="GlossDef"><span></span>An .rcv file is an ASCII-based EPIC recovery file.</p><h5 id="ww1189345" class="GlossTerm"><span></span>RC extraction</h5><p id="ww1189346" class="GlossDef"><span></span>RC extraction is the process of computing an electronic circuit’s resistance and capacitance.</p><h5 id="ww1189348" class="GlossTerm"><span></span>read-only memory</h5><p id="ww1189349" class="GlossDef"><span></span>Read-only memory (ROM) is a memory chip that permanently stores instructions and data. It retains a state indefinitely, even when the power is turned off. It can be part of a function generator.</p><h5 id="ww1189350" class="GlossTerm"><span></span>rectification</h5><p id="ww1189351" class="GlossDef"><span></span>Rectification is the process of converting alternating current (AC) to direct current (DC).</p><h5 id="ww1189352" class="GlossTerm"><span></span>reference component</h5><p id="ww1189353" class="GlossDef"><span></span>A reference component is a component in the macro library file used as a reference when a macro instance is placed, moved, or copied. Placement and routing of all other pre-placed macro components are determined relative to this component. If at least one of the macro’s components is pre-placed, the macro will have a reference component. If none of the macro components are pre-placed, the macro will not have a reference component.</p><h5 id="ww1189354" class="GlossTerm"><span></span>region</h5><p id="ww1189355" class="GlossDef"><span></span>A region is a specified area of the design that is set aside for the placement of physical groups.</p><h5 id="ww1189356" class="GlossTerm"><span></span>register</h5><p id="ww1189357" class="GlossDef"><span></span>A register is a set of flip-flops in a chip used to store data. It is an accumulator used for all arithmetic operations.</p><h5 id="ww1189359" class="GlossTerm"><span></span>register-transfer level</h5><p id="ww1189360" class="GlossDef"><span></span>Register-transfer level (RTL) is a high-level hardware description language (HDL) for defining digital circuits in terms of the data flow between registers. It describes circuits as a collection of registers, Boolean equations, control logic, and complex event sequences. VHDL and Verilog are examples of RTL.</p><h5 id="ww1194304" class="GlossTerm"><span></span>Reports View</h5><p id="ww1194305" class="GlossDef"><span></span>Reports View is a Lattice Diamond application for viewing, but not editing, the various report files generated by the Lattice Diamond software.</p><h5 id="ww1189363" class="GlossTerm"><span></span>resistance</h5><p id="ww1189364" class="GlossDef"><span></span>Resistance is opposition that a material has to current flow and the resulting dissipation of energy in the form of heat. Resistance is expressed in ohms.</p><h5 id="ww1189365" class="GlossTerm"><span></span>resistor</h5><p id="ww1189366" class="GlossDef"><span></span>A resistor is an electrical component that limits the flow of current through resistance or impedance. It allows a specific amount of current to flow, as determined by the voltage applied to it.</p><h5 id="ww1189367" class="GlossTerm"><span></span>retiming</h5><p id="ww1189368" class="GlossDef"><span></span>Retiming is logic optimization to balance the logic (levels) among register pairs to maximize the clock rate.</p><h5 id="ww1189370" class="GlossTerm"><span></span>Reveal core</h5><p id="ww1189371" class="GlossDef"><span></span>A Reveal core, also called a logic analysis or debugging core, is a precharacterized piece of logic (intellectual property) specifically designed for logic analysis.</p><h5 id="ww1189373" class="GlossTerm"><span></span>Reveal Inserter</h5><p id="ww1189374" class="GlossDef"><span></span>Reveal Inserter is an application for FPGAs that enables you to select which design signals to use for debug tracing or triggering, then generates a core on the basis of these signals and their usage. After generating the required core, it generates a modified design with the necessary debug connections and links it to the signals. </p><h5 id="ww1194315" class="GlossTerm"><span></span>Reveal Analyzer</h5><p id="ww1194316" class="GlossDef"><span></span>Reveal Analyzer is a Lattice Diamond application for FPGAs that enables you to capture and examine signals internal and external to the design. It enables you to set trigger configurations and extract Reveal information from a programmed device through the JTAG ports. Its graphical user interface allows you to trace signals and buses in a waveform viewer.</p><h5 id="ww1192957" class="GlossTerm"><span></span>RF</h5><p id="ww1189379" class="GlossDef"><span></span>RF is an abbreviation for radio frequency, which refers to 1) That portion of the electromagnetic spectrum used for communications 2) The circuitry used to work with high-frequency signals.</p><h5 id="ww1189380" class="GlossTerm"><span></span>rise time</h5><p id="ww1189381" class="GlossDef"><span></span>Rise time is the time it takes for the leading edge of a pulse to rise from 10 percent of its peak voltage to 90 percent of its peak voltage.</p><h5 id="ww1189382" class="GlossTerm"><span></span>rising edge</h5><p id="ww1189383" class="GlossDef"><span></span>A rising edge is a signal transition from a logic 0 to a logic 1. It is also called a positive edge.</p><h5 id="ww1189384" class="GlossTerm"><span></span>ROM</h5><p id="ww1189387" class="GlossDef"><span></span>ROM is an acronym for read-only memory. See <a href="../../Reference%20Guides/Glossary/glossary.44.17.htm#ww1189348" title="R">read-only memory</a>.</p><h5 id="ww1189389" class="GlossTerm"><span></span>route-through</h5><p id="ww1189390" class="GlossDef"><span></span>A route-through is a net that passes through a logic block.</p><h5 id="ww1189391" class="GlossTerm"><span></span>router</h5><p id="ww1189392" class="GlossDef"><span></span>A router is a software program that connects all appropriate pins to create the design’s nets.</p><h5 id="ww1189393" class="GlossTerm"><span></span>routing</h5><p id="ww1189394" class="GlossDef"><span></span>Routing is the process of assigning logical nets to physical wire segments that interconnect logic cells in the device.</p><h5 id="ww1189403" class="GlossTerm"><span></span>RTL</h5><p id="ww1189406" class="GlossDef"><span></span>RTL is an abbreviation for register-transfer level. See <a href="../../Reference%20Guides/Glossary/glossary.44.17.htm#ww1189359" title="R">register-transfer level</a>.</p><h5 id="ww1201738" class="GlossTerm"><span></span>Run Manager</h5><p id="ww1201742" class="GlossDef"><span></span>Run Manager is a Lattice Diamond application that enables you to run multiple implementations (versions) of your design project and compare the results. You can use Run Manager to run multiple synthesis and place and route passes, monitor the progress, view reports, and identify the best implementation.</p><h5 id="ww1189408" class="GlossTerm"><span></span>running</h5><p id="ww1189409" class="GlossDef"><span></span>Running is the process of executing a software program.</p><h5 id="ww1204809" class="GlossTerm"><span></span>.rva</h5><p id="ww1204810" class="GlossDef"><span></span>The .rva file is output by Reveal Analyzer. It contains the project name, the core configuration trace and trigger signals, the trigger and event settings, and the Reveal chain acquisition data. This file is also an input file when you re-open a project that you previously saved.</p><h5 id="ww1189412" class="GlossTerm"><span></span>.rvl</h5><p id="ww1189413" class="GlossDef"><span></span>An .rvl file is a Reveal Inserter project file, which contains the connections for each core and all the settings of the debugging logic.</p><h5 id="ww1189414" class="GlossTerm"><span></span>.rvs</h5><p id="ww1189415" class="GlossDef"><span></span>An .rvs file is a Reveal Inserter project file, which contains the connections for each core and all the settings of the debugging logic.</p><h5 id="ww1189416" class="GlossTerm"><span></span>Rx channel</h5><p id="ww1189417" class="GlossDef"><span></span>An Rx channel is the receive channel in a PCS SERDES.</p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>