-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity max_pool_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv_out_0_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    conv_out_0_V_ce0 : OUT STD_LOGIC;
    conv_out_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_1_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    conv_out_1_V_ce0 : OUT STD_LOGIC;
    conv_out_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_2_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    conv_out_2_V_ce0 : OUT STD_LOGIC;
    conv_out_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    max_pool_out_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    max_pool_out_V_ce0 : OUT STD_LOGIC;
    max_pool_out_V_we0 : OUT STD_LOGIC;
    max_pool_out_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
end;


architecture behav of max_pool_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv10_1A : STD_LOGIC_VECTOR (9 downto 0) := "0000011010";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal add_ln10_fu_242_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln10_reg_504 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal f_fu_254_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal f_reg_512 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1494_fu_260_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1494_reg_517 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln10_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1494_1_fu_284_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1494_1_reg_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_fu_298_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln13_reg_527 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln13_fu_302_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln13_reg_532 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal r_fu_314_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_reg_540 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln_fu_320_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_reg_545 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln13_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_fu_334_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_reg_553 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal shl_ln2_fu_340_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln2_reg_558 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln16_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mpr_fu_358_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal mpr_reg_566 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal mul_ln1494_fu_373_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1494_reg_571 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln20_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mpc_fu_435_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal mpc_reg_579 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln23_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_fu_496_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal f_0_reg_138 : STD_LOGIC_VECTOR (2 downto 0);
    signal phi_mul2_reg_149 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_0_reg_160 : STD_LOGIC_VECTOR (3 downto 0);
    signal phi_mul_reg_171 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_0_reg_183 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_0_reg_195 : STD_LOGIC_VECTOR (13 downto 0);
    signal mpr_0_reg_208 : STD_LOGIC_VECTOR (1 downto 0);
    signal max_1_reg_219 : STD_LOGIC_VECTOR (13 downto 0);
    signal mpc_0_reg_231 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln203_5_fu_420_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1494_6_fu_472_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1494_1_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1494_fu_270_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln1494_fu_276_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_288_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln20_fu_348_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_fu_364_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1494_fu_373_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln203_fu_379_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_fu_383_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_397_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_389_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln203_4_fu_405_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_fu_409_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_3_fu_415_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln23_fu_425_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_fu_441_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1494_4_fu_446_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1494_2_fu_450_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_fu_455_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1494_5_fu_463_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1494_3_fu_467_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal max_V_fu_479_p5 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1494_fu_373_p00 : STD_LOGIC_VECTOR (9 downto 0);

    component cnn_mux_332_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    cnn_mux_332_14_1_1_U55 : component cnn_mux_332_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 14,
        din3_WIDTH => 32,
        dout_WIDTH => 14)
    port map (
        din0 => conv_out_0_V_q0,
        din1 => conv_out_1_V_q0,
        din2 => conv_out_2_V_q0,
        din3 => zext_ln1494_1_reg_522,
        dout => max_V_fu_479_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    c_0_reg_183_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln20_fu_352_p2 = ap_const_lv1_1))) then 
                c_0_reg_183 <= c_reg_553;
            elsif (((icmp_ln13_fu_308_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c_0_reg_183 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    f_0_reg_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_fu_308_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                f_0_reg_138 <= f_reg_512;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                f_0_reg_138 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    max_0_reg_195_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln23_fu_429_p2 = ap_const_lv1_1))) then 
                max_0_reg_195 <= max_1_reg_219;
            elsif (((icmp_ln16_fu_328_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max_0_reg_195 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    max_1_reg_219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                max_1_reg_219 <= select_ln29_fu_496_p3;
            elsif (((icmp_ln20_fu_352_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                max_1_reg_219 <= max_0_reg_195;
            end if; 
        end if;
    end process;

    mpc_0_reg_231_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                mpc_0_reg_231 <= mpc_reg_579;
            elsif (((icmp_ln20_fu_352_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                mpc_0_reg_231 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    mpr_0_reg_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln23_fu_429_p2 = ap_const_lv1_1))) then 
                mpr_0_reg_208 <= mpr_reg_566;
            elsif (((icmp_ln16_fu_328_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mpr_0_reg_208 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    phi_mul2_reg_149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_fu_308_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_mul2_reg_149 <= add_ln10_reg_504;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul2_reg_149 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_328_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                phi_mul_reg_171 <= add_ln13_reg_532;
            elsif (((icmp_ln10_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_mul_reg_171 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    r_0_reg_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_328_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                r_0_reg_160 <= r_reg_540;
            elsif (((icmp_ln10_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                r_0_reg_160 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln10_reg_504 <= add_ln10_fu_242_p2;
                f_reg_512 <= f_fu_254_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln13_reg_532 <= add_ln13_fu_302_p2;
                r_reg_540 <= r_fu_314_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                c_reg_553 <= c_fu_334_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                mpc_reg_579 <= mpc_fu_435_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                mpr_reg_566 <= mpr_fu_358_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_fu_352_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    mul_ln1494_reg_571(9 downto 1) <= mul_ln1494_fu_373_p2(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_328_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    shl_ln2_reg_558(4 downto 1) <= shl_ln2_fu_340_p3(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_fu_308_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    shl_ln_reg_545(4 downto 1) <= shl_ln_fu_320_p3(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln10_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    zext_ln13_reg_527(1 downto 0) <= zext_ln13_fu_298_p1(1 downto 0);
                    zext_ln1494_1_reg_522(2 downto 0) <= zext_ln1494_1_fu_284_p1(2 downto 0);
                    zext_ln1494_reg_517(2 downto 0) <= zext_ln1494_fu_260_p1(2 downto 0);
            end if;
        end if;
    end process;
    zext_ln1494_reg_517(10 downto 3) <= "00000000";
    zext_ln1494_1_reg_522(31 downto 3) <= "00000000000000000000000000000";
    zext_ln13_reg_527(11 downto 2) <= "0000000000";
    shl_ln_reg_545(0) <= '0';
    shl_ln2_reg_558(0) <= '0';
    mul_ln1494_reg_571(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln10_fu_248_p2, ap_CS_fsm_state3, icmp_ln13_fu_308_p2, ap_CS_fsm_state4, icmp_ln16_fu_328_p2, ap_CS_fsm_state5, icmp_ln20_fu_352_p2, ap_CS_fsm_state6, icmp_ln23_fu_429_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln10_fu_248_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln13_fu_308_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln16_fu_328_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln20_fu_352_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln23_fu_429_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln10_fu_242_p2 <= std_logic_vector(unsigned(phi_mul2_reg_149) + unsigned(ap_const_lv7_B));
    add_ln13_fu_302_p2 <= std_logic_vector(unsigned(phi_mul_reg_171) + unsigned(ap_const_lv8_D));
    add_ln1494_2_fu_450_p2 <= std_logic_vector(unsigned(mul_ln1494_reg_571) + unsigned(zext_ln1494_4_fu_446_p1));
    add_ln1494_3_fu_467_p2 <= std_logic_vector(unsigned(zext_ln1494_5_fu_463_p1) + unsigned(zext_ln13_reg_527));
    add_ln1494_fu_270_p2 <= std_logic_vector(unsigned(f_0_reg_138) + unsigned(ap_const_lv3_5));
    add_ln203_3_fu_415_p2 <= std_logic_vector(unsigned(zext_ln1494_reg_517) + unsigned(sub_ln203_fu_409_p2));
    add_ln203_fu_383_p2 <= std_logic_vector(unsigned(zext_ln203_fu_379_p1) + unsigned(phi_mul_reg_171));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln10_fu_248_p2)
    begin
        if ((((icmp_ln10_fu_248_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln10_fu_248_p2)
    begin
        if (((icmp_ln10_fu_248_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    c_fu_334_p2 <= std_logic_vector(unsigned(c_0_reg_183) + unsigned(ap_const_lv4_1));
    conv_out_0_V_address0 <= zext_ln1494_6_fu_472_p1(11 - 1 downto 0);

    conv_out_0_V_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv_out_0_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_out_1_V_address0 <= zext_ln1494_6_fu_472_p1(11 - 1 downto 0);

    conv_out_1_V_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv_out_1_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_out_2_V_address0 <= zext_ln1494_6_fu_472_p1(11 - 1 downto 0);

    conv_out_2_V_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv_out_2_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    f_fu_254_p2 <= std_logic_vector(unsigned(f_0_reg_138) + unsigned(ap_const_lv3_1));
    i_fu_364_p2 <= std_logic_vector(unsigned(zext_ln20_fu_348_p1) + unsigned(shl_ln_reg_545));
    icmp_ln10_fu_248_p2 <= "1" when (f_0_reg_138 = ap_const_lv3_6) else "0";
    icmp_ln13_fu_308_p2 <= "1" when (r_0_reg_160 = ap_const_lv4_D) else "0";
    icmp_ln1494_1_fu_264_p2 <= "1" when (unsigned(f_0_reg_138) < unsigned(ap_const_lv3_3)) else "0";
    icmp_ln1494_fu_490_p2 <= "1" when (signed(max_V_fu_479_p5) > signed(max_1_reg_219)) else "0";
    icmp_ln16_fu_328_p2 <= "1" when (c_0_reg_183 = ap_const_lv4_D) else "0";
    icmp_ln20_fu_352_p2 <= "1" when (mpr_0_reg_208 = ap_const_lv2_2) else "0";
    icmp_ln23_fu_429_p2 <= "1" when (mpc_0_reg_231 = ap_const_lv2_2) else "0";
    j_fu_441_p2 <= std_logic_vector(unsigned(zext_ln23_fu_425_p1) + unsigned(shl_ln2_reg_558));
    max_pool_out_V_address0 <= zext_ln203_5_fu_420_p1(10 - 1 downto 0);

    max_pool_out_V_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            max_pool_out_V_ce0 <= ap_const_logic_1;
        else 
            max_pool_out_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_V_d0 <= max_0_reg_195;

    max_pool_out_V_we0_assign_proc : process(ap_CS_fsm_state5, icmp_ln20_fu_352_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln20_fu_352_p2 = ap_const_lv1_1))) then 
            max_pool_out_V_we0 <= ap_const_logic_1;
        else 
            max_pool_out_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    mpc_fu_435_p2 <= std_logic_vector(unsigned(mpc_0_reg_231) + unsigned(ap_const_lv2_1));
    mpr_fu_358_p2 <= std_logic_vector(unsigned(mpr_0_reg_208) + unsigned(ap_const_lv2_1));
    mul_ln1494_fu_373_p0 <= mul_ln1494_fu_373_p00(5 - 1 downto 0);
    mul_ln1494_fu_373_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_364_p2),10));
    mul_ln1494_fu_373_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1494_fu_373_p0) * unsigned(ap_const_lv10_1A), 10));
    p_shl_cast_fu_389_p3 <= (add_ln203_fu_383_p2 & ap_const_lv3_0);
    r_fu_314_p2 <= std_logic_vector(unsigned(r_0_reg_160) + unsigned(ap_const_lv4_1));
    select_ln1494_fu_276_p3 <= 
        f_0_reg_138 when (icmp_ln1494_1_fu_264_p2(0) = '1') else 
        add_ln1494_fu_270_p2;
    select_ln29_fu_496_p3 <= 
        max_V_fu_479_p5 when (icmp_ln1494_fu_490_p2(0) = '1') else 
        max_1_reg_219;
    shl_ln2_fu_340_p3 <= (c_0_reg_183 & ap_const_lv1_0);
    shl_ln_fu_320_p3 <= (r_0_reg_160 & ap_const_lv1_0);
    sub_ln203_fu_409_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_389_p3) - unsigned(zext_ln203_4_fu_405_p1));
    tmp_1_fu_288_p4 <= phi_mul2_reg_149(6 downto 5);
    tmp_2_fu_397_p3 <= (add_ln203_fu_383_p2 & ap_const_lv1_0);
    tmp_3_fu_455_p3 <= (add_ln1494_2_fu_450_p2 & ap_const_lv1_0);
    zext_ln13_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_288_p4),12));
    zext_ln1494_1_fu_284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1494_fu_276_p3),32));
    zext_ln1494_4_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_441_p2),10));
    zext_ln1494_5_fu_463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_455_p3),12));
    zext_ln1494_6_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1494_3_fu_467_p2),64));
    zext_ln1494_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_0_reg_138),11));
    zext_ln203_4_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_397_p3),11));
    zext_ln203_5_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_3_fu_415_p2),64));
    zext_ln203_fu_379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_0_reg_183),8));
    zext_ln20_fu_348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mpr_0_reg_208),5));
    zext_ln23_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mpc_0_reg_231),5));
end behav;
