{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1704189359337 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CNN EP3C16F484C6 " "Automatically selected device EP3C16F484C6 for design CNN" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1704189359467 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1704189359468 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1704189359493 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1704189359493 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1704189359581 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1704189359741 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1704189359741 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1704189359741 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1704189359741 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 2749 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704189359750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 2751 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704189359750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 2753 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704189359750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 2755 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704189359750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 2757 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704189359750 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1704189359750 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704189359754 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1704189359760 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "259 259 " "No exact pin location assignment(s) for 259 pins of 259 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_valid " "Pin conv_valid not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_valid } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 11 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[0\] " "Pin conv_data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[0] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 304 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[1\] " "Pin conv_data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[1] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[2\] " "Pin conv_data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[2] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[3\] " "Pin conv_data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[3] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[4\] " "Pin conv_data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[4] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[5\] " "Pin conv_data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[5] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 309 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[6\] " "Pin conv_data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[6] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[7\] " "Pin conv_data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[7] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[8\] " "Pin conv_data\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[8] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 312 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[9\] " "Pin conv_data\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[9] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[10\] " "Pin conv_data\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[10] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[11\] " "Pin conv_data\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[11] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 315 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[12\] " "Pin conv_data\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[12] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 316 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[13\] " "Pin conv_data\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[13] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 317 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[14\] " "Pin conv_data\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[14] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 318 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[15\] " "Pin conv_data\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[15] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[16\] " "Pin conv_data\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[16] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 320 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[17\] " "Pin conv_data\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[17] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 321 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[18\] " "Pin conv_data\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[18] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[19\] " "Pin conv_data\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[19] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 323 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[20\] " "Pin conv_data\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[20] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "conv_data\[21\] " "Pin conv_data\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { conv_data[21] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 13 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 325 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bias\[0\] " "Pin bias\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { bias[0] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bias[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bias\[1\] " "Pin bias\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { bias[1] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bias[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 296 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bias\[2\] " "Pin bias\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { bias[2] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bias[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bias\[3\] " "Pin bias\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { bias[3] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bias[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bias\[4\] " "Pin bias\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { bias[4] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bias[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bias\[5\] " "Pin bias\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { bias[5] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bias[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 300 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bias\[6\] " "Pin bias\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { bias[6] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bias[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bias\[7\] " "Pin bias\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { bias[7] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bias[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 302 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bias\[8\] " "Pin bias\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { bias[8] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 10 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bias[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 303 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 2 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rstn " "Pin rstn not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { rstn } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 327 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[0\] " "Pin weight_m_2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[0] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[9\] " "Pin weight_m_2\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[9] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[18\] " "Pin weight_m_2\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[18] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[27\] " "Pin weight_m_2\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[27] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[36\] " "Pin weight_m_2\[36\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[36] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[1\] " "Pin weight_m_2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[1] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[10\] " "Pin weight_m_2\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[10] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[19\] " "Pin weight_m_2\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[19] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[28\] " "Pin weight_m_2\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[28] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[37\] " "Pin weight_m_2\[37\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[37] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[2\] " "Pin weight_m_2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[2] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[11\] " "Pin weight_m_2\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[11] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[20\] " "Pin weight_m_2\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[20] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[29\] " "Pin weight_m_2\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[29] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[38\] " "Pin weight_m_2\[38\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[38] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[3\] " "Pin weight_m_2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[3] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[12\] " "Pin weight_m_2\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[12] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[21\] " "Pin weight_m_2\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[21] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[30\] " "Pin weight_m_2\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[30] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[39\] " "Pin weight_m_2\[39\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[39] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[4\] " "Pin weight_m_2\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[4] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[13\] " "Pin weight_m_2\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[13] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[22\] " "Pin weight_m_2\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[22] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[31\] " "Pin weight_m_2\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[31] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[40\] " "Pin weight_m_2\[40\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[40] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[5\] " "Pin weight_m_2\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[5] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[14\] " "Pin weight_m_2\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[14] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[23\] " "Pin weight_m_2\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[23] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[32\] " "Pin weight_m_2\[32\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[32] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[41\] " "Pin weight_m_2\[41\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[41] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[6\] " "Pin weight_m_2\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[6] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[15\] " "Pin weight_m_2\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[15] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[24\] " "Pin weight_m_2\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[24] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[33\] " "Pin weight_m_2\[33\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[33] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[42\] " "Pin weight_m_2\[42\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[42] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[7\] " "Pin weight_m_2\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[7] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[16\] " "Pin weight_m_2\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[16] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[25\] " "Pin weight_m_2\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[25] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[34\] " "Pin weight_m_2\[34\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[34] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[43\] " "Pin weight_m_2\[43\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[43] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[8\] " "Pin weight_m_2\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[8] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[17\] " "Pin weight_m_2\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[17] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[26\] " "Pin weight_m_2\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[26] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[35\] " "Pin weight_m_2\[35\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[35] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_2\[44\] " "Pin weight_m_2\[44\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_2[44] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 5 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_2[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[0\] " "Pin weight_m_1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[0] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[9\] " "Pin weight_m_1\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[9] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[18\] " "Pin weight_m_1\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[18] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[27\] " "Pin weight_m_1\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[27] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[36\] " "Pin weight_m_1\[36\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[36] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[1\] " "Pin weight_m_1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[1] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[10\] " "Pin weight_m_1\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[10] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[19\] " "Pin weight_m_1\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[19] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[28\] " "Pin weight_m_1\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[28] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[37\] " "Pin weight_m_1\[37\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[37] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[2\] " "Pin weight_m_1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[2] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[11\] " "Pin weight_m_1\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[11] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[20\] " "Pin weight_m_1\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[20] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[29\] " "Pin weight_m_1\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[29] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[38\] " "Pin weight_m_1\[38\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[38] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[3\] " "Pin weight_m_1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[3] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[12\] " "Pin weight_m_1\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[12] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[21\] " "Pin weight_m_1\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[21] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[30\] " "Pin weight_m_1\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[30] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[39\] " "Pin weight_m_1\[39\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[39] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[4\] " "Pin weight_m_1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[4] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[13\] " "Pin weight_m_1\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[13] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[22\] " "Pin weight_m_1\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[22] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[31\] " "Pin weight_m_1\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[31] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[40\] " "Pin weight_m_1\[40\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[40] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[5\] " "Pin weight_m_1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[5] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[14\] " "Pin weight_m_1\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[14] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[23\] " "Pin weight_m_1\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[23] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[32\] " "Pin weight_m_1\[32\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[32] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[41\] " "Pin weight_m_1\[41\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[41] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[6\] " "Pin weight_m_1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[6] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[15\] " "Pin weight_m_1\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[15] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[24\] " "Pin weight_m_1\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[24] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[33\] " "Pin weight_m_1\[33\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[33] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[42\] " "Pin weight_m_1\[42\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[42] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[7\] " "Pin weight_m_1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[7] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[16\] " "Pin weight_m_1\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[16] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[25\] " "Pin weight_m_1\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[25] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[34\] " "Pin weight_m_1\[34\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[34] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[43\] " "Pin weight_m_1\[43\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[43] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[8\] " "Pin weight_m_1\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[8] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[17\] " "Pin weight_m_1\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[17] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[26\] " "Pin weight_m_1\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[26] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[35\] " "Pin weight_m_1\[35\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[35] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_1\[44\] " "Pin weight_m_1\[44\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_1[44] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 4 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_1[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[0\] " "Pin weight_m_3\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[0] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[9\] " "Pin weight_m_3\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[9] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[18\] " "Pin weight_m_3\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[18] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[27\] " "Pin weight_m_3\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[27] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[36\] " "Pin weight_m_3\[36\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[36] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[1\] " "Pin weight_m_3\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[1] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[10\] " "Pin weight_m_3\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[10] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[19\] " "Pin weight_m_3\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[19] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[28\] " "Pin weight_m_3\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[28] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[37\] " "Pin weight_m_3\[37\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[37] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[2\] " "Pin weight_m_3\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[2] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[11\] " "Pin weight_m_3\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[11] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[20\] " "Pin weight_m_3\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[20] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[29\] " "Pin weight_m_3\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[29] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[38\] " "Pin weight_m_3\[38\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[38] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[3\] " "Pin weight_m_3\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[3] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[12\] " "Pin weight_m_3\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[12] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[21\] " "Pin weight_m_3\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[21] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[30\] " "Pin weight_m_3\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[30] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[39\] " "Pin weight_m_3\[39\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[39] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[4\] " "Pin weight_m_3\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[4] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[13\] " "Pin weight_m_3\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[13] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[22\] " "Pin weight_m_3\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[22] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[31\] " "Pin weight_m_3\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[31] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[40\] " "Pin weight_m_3\[40\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[40] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[5\] " "Pin weight_m_3\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[5] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[14\] " "Pin weight_m_3\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[14] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[23\] " "Pin weight_m_3\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[23] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[32\] " "Pin weight_m_3\[32\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[32] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[41\] " "Pin weight_m_3\[41\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[41] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[6\] " "Pin weight_m_3\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[6] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[15\] " "Pin weight_m_3\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[15] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[24\] " "Pin weight_m_3\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[24] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[33\] " "Pin weight_m_3\[33\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[33] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[42\] " "Pin weight_m_3\[42\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[42] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[7\] " "Pin weight_m_3\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[7] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[16\] " "Pin weight_m_3\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[16] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[25\] " "Pin weight_m_3\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[25] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[34\] " "Pin weight_m_3\[34\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[34] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[43\] " "Pin weight_m_3\[43\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[43] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[8\] " "Pin weight_m_3\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[8] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[17\] " "Pin weight_m_3\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[17] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[26\] " "Pin weight_m_3\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[26] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[35\] " "Pin weight_m_3\[35\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[35] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_3\[44\] " "Pin weight_m_3\[44\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_3[44] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 6 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_3[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[0\] " "Pin weight_m_4\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[0] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[9\] " "Pin weight_m_4\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[9] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[18\] " "Pin weight_m_4\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[18] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[27\] " "Pin weight_m_4\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[27] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[36\] " "Pin weight_m_4\[36\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[36] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[1\] " "Pin weight_m_4\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[1] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[10\] " "Pin weight_m_4\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[10] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[19\] " "Pin weight_m_4\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[19] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[28\] " "Pin weight_m_4\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[28] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[37\] " "Pin weight_m_4\[37\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[37] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[2\] " "Pin weight_m_4\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[2] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[11\] " "Pin weight_m_4\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[11] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[20\] " "Pin weight_m_4\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[20] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[29\] " "Pin weight_m_4\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[29] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[38\] " "Pin weight_m_4\[38\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[38] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[3\] " "Pin weight_m_4\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[3] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[12\] " "Pin weight_m_4\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[12] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[21\] " "Pin weight_m_4\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[21] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[30\] " "Pin weight_m_4\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[30] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[39\] " "Pin weight_m_4\[39\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[39] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 244 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[4\] " "Pin weight_m_4\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[4] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[13\] " "Pin weight_m_4\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[13] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[22\] " "Pin weight_m_4\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[22] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[31\] " "Pin weight_m_4\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[31] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[40\] " "Pin weight_m_4\[40\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[40] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[5\] " "Pin weight_m_4\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[5] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[14\] " "Pin weight_m_4\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[14] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[23\] " "Pin weight_m_4\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[23] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[32\] " "Pin weight_m_4\[32\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[32] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[41\] " "Pin weight_m_4\[41\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[41] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[6\] " "Pin weight_m_4\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[6] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[15\] " "Pin weight_m_4\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[15] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[24\] " "Pin weight_m_4\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[24] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[33\] " "Pin weight_m_4\[33\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[33] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[42\] " "Pin weight_m_4\[42\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[42] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[7\] " "Pin weight_m_4\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[7] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[16\] " "Pin weight_m_4\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[16] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[25\] " "Pin weight_m_4\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[25] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[34\] " "Pin weight_m_4\[34\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[34] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[43\] " "Pin weight_m_4\[43\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[43] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[8\] " "Pin weight_m_4\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[8] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[17\] " "Pin weight_m_4\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[17] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[26\] " "Pin weight_m_4\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[26] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[35\] " "Pin weight_m_4\[35\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[35] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_4\[44\] " "Pin weight_m_4\[44\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_4[44] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 7 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_4[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[0\] " "Pin weight_m_5\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[0] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[9\] " "Pin weight_m_5\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[9] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[18\] " "Pin weight_m_5\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[18] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[27\] " "Pin weight_m_5\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[27] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[36\] " "Pin weight_m_5\[36\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[36] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[1\] " "Pin weight_m_5\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[1] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[10\] " "Pin weight_m_5\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[10] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[19\] " "Pin weight_m_5\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[19] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[28\] " "Pin weight_m_5\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[28] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[37\] " "Pin weight_m_5\[37\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[37] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[2\] " "Pin weight_m_5\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[2] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[11\] " "Pin weight_m_5\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[11] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[20\] " "Pin weight_m_5\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[20] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 270 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[29\] " "Pin weight_m_5\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[29] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[38\] " "Pin weight_m_5\[38\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[38] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[3\] " "Pin weight_m_5\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[3] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[12\] " "Pin weight_m_5\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[12] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[21\] " "Pin weight_m_5\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[21] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[30\] " "Pin weight_m_5\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[30] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[39\] " "Pin weight_m_5\[39\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[39] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[4\] " "Pin weight_m_5\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[4] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[13\] " "Pin weight_m_5\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[13] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[22\] " "Pin weight_m_5\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[22] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[31\] " "Pin weight_m_5\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[31] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[40\] " "Pin weight_m_5\[40\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[40] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[5\] " "Pin weight_m_5\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[5] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[14\] " "Pin weight_m_5\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[14] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[23\] " "Pin weight_m_5\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[23] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[32\] " "Pin weight_m_5\[32\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[32] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[41\] " "Pin weight_m_5\[41\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[41] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[6\] " "Pin weight_m_5\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[6] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[15\] " "Pin weight_m_5\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[15] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[24\] " "Pin weight_m_5\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[24] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[33\] " "Pin weight_m_5\[33\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[33] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[42\] " "Pin weight_m_5\[42\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[42] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[7\] " "Pin weight_m_5\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[7] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[16\] " "Pin weight_m_5\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[16] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[25\] " "Pin weight_m_5\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[25] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[34\] " "Pin weight_m_5\[34\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[34] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 284 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[43\] " "Pin weight_m_5\[43\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[43] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[8\] " "Pin weight_m_5\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[8] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[17\] " "Pin weight_m_5\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[17] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[26\] " "Pin weight_m_5\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[26] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[35\] " "Pin weight_m_5\[35\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[35] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "weight_m_5\[44\] " "Pin weight_m_5\[44\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { weight_m_5[44] } } } { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 8 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { weight_m_5[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704189360321 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1704189360321 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CNN.sdc " "Synopsys Design Constraints File file not found: 'CNN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1704189360504 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1704189360505 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1704189360511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1704189360512 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1704189360513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1704189360549 ""}  } { { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 2 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 2520 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704189360549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_valid  " "Automatically promoted node clk_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1704189360549 ""}  } { { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 34 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 838 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704189360549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstn~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rstn~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1704189360549 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "conv:u_conv\|aclr0_sig " "Destination node conv:u_conv\|aclr0_sig" {  } { { "../../../spyder/FPGA/src/conv.v" "" { Text "E:/spyder/FPGA/src/conv.v" 62 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conv:u_conv|aclr0_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 563 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1704189360549 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1704189360549 ""}  } { { "../../../spyder/FPGA/src/CNN.v" "" { Text "E:/spyder/FPGA/src/CNN.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rstn~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 0 { 0 ""} 0 2521 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704189360549 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704189360718 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704189360719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704189360719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704189360721 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704189360722 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704189360723 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704189360724 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1704189360725 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704189360725 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "257 unused 2.5V 234 23 0 " "Number of I/O pins in group: 257 (unused VREF, 2.5V VCCIO, 234 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1704189360732 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1704189360732 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1704189360732 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704189360732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704189360732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704189360732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704189360732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704189360732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704189360732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704189360732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704189360732 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1704189360732 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1704189360732 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704189360895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704189361303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704189361431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704189361443 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704189365929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704189365929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704189366150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X10_Y0 X20_Y9 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9" {  } { { "loc" "" { Generic "E:/quartus/VLSI/CNN/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9"} 10 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1704189366744 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704189366744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704189367406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1704189367406 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1704189367406 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1704189367430 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704189367467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704189367684 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704189367706 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704189367794 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704189368113 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/VLSI/CNN/output_files/CNN.fit.smsg " "Generated suppressed messages file E:/quartus/VLSI/CNN/output_files/CNN.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1704189368735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5899 " "Peak virtual memory: 5899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704189368968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 17:56:08 2024 " "Processing ended: Tue Jan 02 17:56:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704189368968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704189368968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704189368968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704189368968 ""}
