INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/ip/Ram/sim/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/ip/Rom_1/sim/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/new/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/code/src/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/new/EX_MEM_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/new/ID_EX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/new/IF_ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/new/MEM_WB_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/code/src/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/new/branch_prediction_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_prediction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/new/designed_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module designed_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/new/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/new/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/new/mycontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/23882/Desktop/Xpart-RV64-main/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
