Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Feb 18 21:38:18 2020
| Host         : ABBA-NI running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_NEWCitirocDesignforDT0WReadoutsoftware_methodology_drc_routed.rpt -pb TOP_NEWCitirocDesignforDT0WReadoutsoftware_methodology_drc_routed.pb -rpx TOP_NEWCitirocDesignforDT0WReadoutsoftware_methodology_drc_routed.rpx
| Design       : TOP_NEWCitirocDesignforDT0WReadoutsoftware
| Device       : xc7k160tffg676-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 485
+-----------+----------+------------------------------------+------------+
| Rule      | Severity | Description                        | Violations |
+-----------+----------+------------------------------------+------------+
| TIMING-9  | Warning  | Unknown CDC Logic                  | 1          |
| TIMING-16 | Warning  | Large setup violation              | 15         |
| TIMING-17 | Warning  | Non-clocked sequential cell        | 174        |
| TIMING-18 | Warning  | Missing input or output delay      | 284        |
| TIMING-20 | Warning  | Non-clocked latch                  | 8          |
| TIMING-24 | Warning  | Overridden Max delay datapath only | 3          |
+-----------+----------+------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPBDIP[0] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK (clocked by D_LVDS_DCLK) and USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6] (clocked by D_LVDS_DCLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin CDCE0/SPI_MASTER_CLKGEN/bit_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin CDCE0/SPI_MASTER_CLKGEN/bit_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin CDCE0/SPI_MASTER_CLKGEN/bit_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin CDCE0/SPI_MASTER_CLKGEN/bit_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin CDCE0/SPI_MASTER_CLKGEN/bit_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin CDCE0/SPI_MASTER_CLKGEN/bit_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin CDCE0/SPI_MASTER_CLKGEN/serial_ce_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin CDCE0/SPI_MASTER_CLKGEN/serial_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_INTKEY_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_PORT_inst/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_UID_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_load_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/DNA_shift_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FSM_sequential_SMsec_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FSM_sequential_SMsec_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FSM_sequential_SMsec_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZ1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZ1o_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/HZcounter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/II_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/II_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/II_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/II_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/II_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/II_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/PROTECTION_enableall_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_enableall_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SM_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SM_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SM_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SM_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SM_counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SM_counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SM_counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SM_counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/trialCOUNTER_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/trialCOUNTER_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/trialCOUNTER_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/trialCOUNTER_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/trialCOUNTER_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/trialCOUNTER_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/trialCOUNTER_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/trialCOUNTER_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/trialCOUNTER_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Warning
Non-clocked sequential cell  
The clock pin USBInterface/Inst_ft600_fifo245_core/SEC_SYS/trialCOUNTER_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[0] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[1] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[2] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[3] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[4] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[5] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[6] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_N[7] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[0] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[1] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[2] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[3] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[4] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[5] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[6] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_A_P[7] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[0] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[1] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[2] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[3] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[4] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[5] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[6] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_N[7] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[0] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[1] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[2] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[3] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[4] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[5] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[6] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on ADC_1_DATA_B_P[7] relative to clock(s) ADC_1_CLK_A_P
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on A_DIG_OUT relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on A_NOR_TIME relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on A_OR32 relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on A_TRG[0] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on A_TRG[10] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on A_TRG[11] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on A_TRG[12] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on A_TRG[13] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on A_TRG[14] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on A_TRG[15] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on A_TRG[16] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on A_TRG[17] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on A_TRG[18] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on A_TRG[19] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on A_TRG[1] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on A_TRG[20] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on A_TRG[21] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on A_TRG[22] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on A_TRG[23] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on A_TRG[24] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on A_TRG[25] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on A_TRG[26] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on A_TRG[27] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on A_TRG[28] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on A_TRG[29] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on A_TRG[2] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on A_TRG[30] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on A_TRG[31] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on A_TRG[3] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on A_TRG[4] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on A_TRG[5] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on A_TRG[6] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on A_TRG[7] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on A_TRG[8] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on A_TRG[9] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on B_DIG_OUT relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on B_NOR_TIME relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on B_OR32 relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on B_TRG[0] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on B_TRG[10] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on B_TRG[11] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on B_TRG[12] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on B_TRG[13] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on B_TRG[14] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on B_TRG[15] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on B_TRG[16] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on B_TRG[17] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on B_TRG[18] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on B_TRG[19] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on B_TRG[1] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on B_TRG[20] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on B_TRG[21] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on B_TRG[22] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on B_TRG[23] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on B_TRG[24] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on B_TRG[25] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on B_TRG[26] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on B_TRG[27] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on B_TRG[28] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on B_TRG[29] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on B_TRG[2] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on B_TRG[30] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on B_TRG[31] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on B_TRG[3] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on B_TRG[4] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on B_TRG[5] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on B_TRG[6] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on B_TRG[7] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on B_TRG[8] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on B_TRG[9] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on C_DIG_OUT relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on C_NOR_TIME relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on C_OR32 relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on C_TRG[0] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An input delay is missing on C_TRG[10] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An input delay is missing on C_TRG[11] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An input delay is missing on C_TRG[12] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An input delay is missing on C_TRG[13] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An input delay is missing on C_TRG[14] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An input delay is missing on C_TRG[15] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An input delay is missing on C_TRG[16] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An input delay is missing on C_TRG[17] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An input delay is missing on C_TRG[18] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An input delay is missing on C_TRG[19] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An input delay is missing on C_TRG[1] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An input delay is missing on C_TRG[20] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An input delay is missing on C_TRG[21] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An input delay is missing on C_TRG[22] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An input delay is missing on C_TRG[23] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An input delay is missing on C_TRG[24] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An input delay is missing on C_TRG[25] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An input delay is missing on C_TRG[26] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An input delay is missing on C_TRG[27] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An input delay is missing on C_TRG[28] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An input delay is missing on C_TRG[29] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An input delay is missing on C_TRG[2] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An input delay is missing on C_TRG[30] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An input delay is missing on C_TRG[31] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An input delay is missing on C_TRG[3] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An input delay is missing on C_TRG[4] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An input delay is missing on C_TRG[5] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An input delay is missing on C_TRG[6] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An input delay is missing on C_TRG[7] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An input delay is missing on C_TRG[8] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An input delay is missing on C_TRG[9] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An input delay is missing on D_DIG_OUT relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An input delay is missing on D_NOR_TIME relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An input delay is missing on D_OR32 relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An input delay is missing on D_TRG[0] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An input delay is missing on D_TRG[10] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An input delay is missing on D_TRG[11] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#144 Warning
Missing input or output delay  
An input delay is missing on D_TRG[12] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#145 Warning
Missing input or output delay  
An input delay is missing on D_TRG[13] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#146 Warning
Missing input or output delay  
An input delay is missing on D_TRG[14] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#147 Warning
Missing input or output delay  
An input delay is missing on D_TRG[15] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#148 Warning
Missing input or output delay  
An input delay is missing on D_TRG[16] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#149 Warning
Missing input or output delay  
An input delay is missing on D_TRG[17] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#150 Warning
Missing input or output delay  
An input delay is missing on D_TRG[18] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#151 Warning
Missing input or output delay  
An input delay is missing on D_TRG[19] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#152 Warning
Missing input or output delay  
An input delay is missing on D_TRG[1] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#153 Warning
Missing input or output delay  
An input delay is missing on D_TRG[20] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#154 Warning
Missing input or output delay  
An input delay is missing on D_TRG[21] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#155 Warning
Missing input or output delay  
An input delay is missing on D_TRG[22] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#156 Warning
Missing input or output delay  
An input delay is missing on D_TRG[23] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#157 Warning
Missing input or output delay  
An input delay is missing on D_TRG[24] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#158 Warning
Missing input or output delay  
An input delay is missing on D_TRG[25] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#159 Warning
Missing input or output delay  
An input delay is missing on D_TRG[26] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#160 Warning
Missing input or output delay  
An input delay is missing on D_TRG[27] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#161 Warning
Missing input or output delay  
An input delay is missing on D_TRG[28] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#162 Warning
Missing input or output delay  
An input delay is missing on D_TRG[29] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#163 Warning
Missing input or output delay  
An input delay is missing on D_TRG[2] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#164 Warning
Missing input or output delay  
An input delay is missing on D_TRG[30] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#165 Warning
Missing input or output delay  
An input delay is missing on D_TRG[31] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#166 Warning
Missing input or output delay  
An input delay is missing on D_TRG[3] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#167 Warning
Missing input or output delay  
An input delay is missing on D_TRG[4] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#168 Warning
Missing input or output delay  
An input delay is missing on D_TRG[5] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#169 Warning
Missing input or output delay  
An input delay is missing on D_TRG[6] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#170 Warning
Missing input or output delay  
An input delay is missing on D_TRG[7] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#171 Warning
Missing input or output delay  
An input delay is missing on D_TRG[8] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#172 Warning
Missing input or output delay  
An input delay is missing on D_TRG[9] relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#173 Warning
Missing input or output delay  
An input delay is missing on EEMISO relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#174 Warning
Missing input or output delay  
An input delay is missing on FLASH_SPI_DIN relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#175 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[0] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#176 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[10] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#177 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[11] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#178 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[12] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#179 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[13] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#180 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[14] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#181 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[15] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#182 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[16] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#183 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[17] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#184 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[18] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#185 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[19] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#186 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[1] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#187 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[20] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#188 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[21] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#189 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[22] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#190 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[23] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#191 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[24] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#192 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[25] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#193 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[26] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#194 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[27] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#195 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[28] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#196 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[29] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#197 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[2] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#198 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[30] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#199 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[31] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#200 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[3] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#201 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[4] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#202 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[5] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#203 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[6] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#204 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[7] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#205 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[8] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#206 Warning
Missing input or output delay  
An input delay is missing on FTDI_ADBUS[9] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#207 Warning
Missing input or output delay  
An input delay is missing on FTDI_BE[0] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#208 Warning
Missing input or output delay  
An input delay is missing on FTDI_BE[1] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#209 Warning
Missing input or output delay  
An input delay is missing on FTDI_BE[2] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#210 Warning
Missing input or output delay  
An input delay is missing on FTDI_BE[3] relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#211 Warning
Missing input or output delay  
An input delay is missing on FTDI_RXFN relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#212 Warning
Missing input or output delay  
An input delay is missing on FTDI_TXEN relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#213 Warning
Missing input or output delay  
An input delay is missing on LEMO0 relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#214 Warning
Missing input or output delay  
An input delay is missing on LEMO1 relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#215 Warning
Missing input or output delay  
An input delay is missing on LEMO2 relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#216 Warning
Missing input or output delay  
An input delay is missing on LEMO3 relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#217 Warning
Missing input or output delay  
An input delay is missing on LEMO4 relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#218 Warning
Missing input or output delay  
An input delay is missing on LEMO5 relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#219 Warning
Missing input or output delay  
An input delay is missing on LEMO6 relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#220 Warning
Missing input or output delay  
An input delay is missing on LEMO7 relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#221 Warning
Missing input or output delay  
An input delay is missing on iic_scl relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#222 Warning
Missing input or output delay  
An input delay is missing on iic_sda relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#223 Warning
Missing input or output delay  
An output delay is missing on A_ANALOG_CLK relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#224 Warning
Missing input or output delay  
An output delay is missing on A_ANALOG_DIN relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#225 Warning
Missing input or output delay  
An output delay is missing on A_HOLD_HG relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#226 Warning
Missing input or output delay  
An output delay is missing on A_HOLD_LG relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#227 Warning
Missing input or output delay  
An output delay is missing on A_RAZ_CHN_N relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#228 Warning
Missing input or output delay  
An output delay is missing on A_RAZ_CHN_P relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#229 Warning
Missing input or output delay  
An output delay is missing on A_RESETB_READ relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#230 Warning
Missing input or output delay  
An output delay is missing on A_RESETB_SR relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#231 Warning
Missing input or output delay  
An output delay is missing on A_SELECT relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#232 Warning
Missing input or output delay  
An output delay is missing on A_SRLOAD relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#233 Warning
Missing input or output delay  
An output delay is missing on A_SR_CK relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#234 Warning
Missing input or output delay  
An output delay is missing on A_SR_IN relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#235 Warning
Missing input or output delay  
An output delay is missing on A_TRIG_EXT relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#236 Warning
Missing input or output delay  
An output delay is missing on B_ANALOG_CLK relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#237 Warning
Missing input or output delay  
An output delay is missing on B_ANALOG_DIN relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#238 Warning
Missing input or output delay  
An output delay is missing on B_HOLD_HG relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#239 Warning
Missing input or output delay  
An output delay is missing on B_HOLD_LG relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#240 Warning
Missing input or output delay  
An output delay is missing on B_RAZ_CHN_N relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#241 Warning
Missing input or output delay  
An output delay is missing on B_RAZ_CHN_P relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#242 Warning
Missing input or output delay  
An output delay is missing on B_RESETB_READ relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#243 Warning
Missing input or output delay  
An output delay is missing on B_RESETB_SR relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#244 Warning
Missing input or output delay  
An output delay is missing on B_SELECT relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#245 Warning
Missing input or output delay  
An output delay is missing on B_SRLOAD relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#246 Warning
Missing input or output delay  
An output delay is missing on B_SR_CK relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#247 Warning
Missing input or output delay  
An output delay is missing on B_SR_IN relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#248 Warning
Missing input or output delay  
An output delay is missing on B_TRIG_EXT relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#249 Warning
Missing input or output delay  
An output delay is missing on CK_SPI_CLK relative to clock(s) clk_100
Related violations: <none>

TIMING-18#250 Warning
Missing input or output delay  
An output delay is missing on C_ANALOG_CLK relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#251 Warning
Missing input or output delay  
An output delay is missing on C_ANALOG_DIN relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#252 Warning
Missing input or output delay  
An output delay is missing on C_HOLD_HG relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#253 Warning
Missing input or output delay  
An output delay is missing on C_HOLD_LG relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#254 Warning
Missing input or output delay  
An output delay is missing on C_RAZ_CHN_N relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#255 Warning
Missing input or output delay  
An output delay is missing on C_RAZ_CHN_P relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#256 Warning
Missing input or output delay  
An output delay is missing on C_RESETB_READ relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#257 Warning
Missing input or output delay  
An output delay is missing on C_RESETB_SR relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#258 Warning
Missing input or output delay  
An output delay is missing on C_SELECT relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#259 Warning
Missing input or output delay  
An output delay is missing on C_SRLOAD relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#260 Warning
Missing input or output delay  
An output delay is missing on C_SR_CK relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#261 Warning
Missing input or output delay  
An output delay is missing on C_SR_IN relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#262 Warning
Missing input or output delay  
An output delay is missing on C_TRIG_EXT relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#263 Warning
Missing input or output delay  
An output delay is missing on D_ANALOG_CLK relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#264 Warning
Missing input or output delay  
An output delay is missing on D_ANALOG_DIN relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#265 Warning
Missing input or output delay  
An output delay is missing on D_HOLD_HG relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#266 Warning
Missing input or output delay  
An output delay is missing on D_HOLD_LG relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#267 Warning
Missing input or output delay  
An output delay is missing on D_RAZ_CHN_N relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#268 Warning
Missing input or output delay  
An output delay is missing on D_RAZ_CHN_P relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#269 Warning
Missing input or output delay  
An output delay is missing on D_RESETB_READ relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#270 Warning
Missing input or output delay  
An output delay is missing on D_RESETB_SR relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#271 Warning
Missing input or output delay  
An output delay is missing on D_SELECT relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#272 Warning
Missing input or output delay  
An output delay is missing on D_SRLOAD relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#273 Warning
Missing input or output delay  
An output delay is missing on D_SR_CK relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#274 Warning
Missing input or output delay  
An output delay is missing on D_SR_IN relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#275 Warning
Missing input or output delay  
An output delay is missing on D_TRIG_EXT relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#276 Warning
Missing input or output delay  
An output delay is missing on EECLK relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#277 Warning
Missing input or output delay  
An output delay is missing on EECS relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#278 Warning
Missing input or output delay  
An output delay is missing on EEMOSI relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#279 Warning
Missing input or output delay  
An output delay is missing on FLASH_SPI_CS relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#280 Warning
Missing input or output delay  
An output delay is missing on FLASH_SPI_DOUT relative to clock(s) D_LVDS_DCLK
Related violations: <none>

TIMING-18#281 Warning
Missing input or output delay  
An output delay is missing on FTDI_OEN relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#282 Warning
Missing input or output delay  
An output delay is missing on FTDI_RDN relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#283 Warning
Missing input or output delay  
An output delay is missing on FTDI_SIWU relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-18#284 Warning
Missing input or output delay  
An output delay is missing on FTDI_TXN relative to clock(s) clk_ftdi
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch FC/Inst_spi_ctrl/tx_sreg_reg[0]_LDC cannot be properly analyzed as its control pin FC/Inst_spi_ctrl/tx_sreg_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch FC/Inst_spi_ctrl/tx_sreg_reg[1]_LDC cannot be properly analyzed as its control pin FC/Inst_spi_ctrl/tx_sreg_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch FC/Inst_spi_ctrl/tx_sreg_reg[2]_LDC cannot be properly analyzed as its control pin FC/Inst_spi_ctrl/tx_sreg_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch FC/Inst_spi_ctrl/tx_sreg_reg[3]_LDC cannot be properly analyzed as its control pin FC/Inst_spi_ctrl/tx_sreg_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch FC/Inst_spi_ctrl/tx_sreg_reg[4]_LDC cannot be properly analyzed as its control pin FC/Inst_spi_ctrl/tx_sreg_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch FC/Inst_spi_ctrl/tx_sreg_reg[5]_LDC cannot be properly analyzed as its control pin FC/Inst_spi_ctrl/tx_sreg_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch FC/Inst_spi_ctrl/tx_sreg_reg[6]_LDC cannot be properly analyzed as its control pin FC/Inst_spi_ctrl/tx_sreg_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch FC/Inst_spi_ctrl/tx_sreg_reg[7]_LDC cannot be properly analyzed as its control pin FC/Inst_spi_ctrl/tx_sreg_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 7 in the Timing Constraints window in Vivado IDE) between clocks D_LVDS_DCLK and ADC_DESER1_n_1 overrides a set_max_delay -datapath_only (position 27). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 8 in the Timing Constraints window in Vivado IDE) between clocks clk_ftdi and D_LVDS_DCLK overrides a set_max_delay -datapath_only (position 19). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 8 in the Timing Constraints window in Vivado IDE) between clocks clk_ftdi and D_LVDS_DCLK overrides a set_max_delay -datapath_only (position 21). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>


