WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_2' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:169]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_6' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:171]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_4' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:185]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_5' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:186]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_1' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:187]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_61_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:347]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_28_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:348]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_48_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:425]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_19_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:426]
WARNING: [Synth 8-7129] Port munoc_port_4[187] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[186] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[185] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[184] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[183] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Vivado 12-584] No ports matched 'spi_flash_scs'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq0'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq1'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[2]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[3]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'boot_mode[0]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'boot_mode[1]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'led_list[0]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc:18]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_2' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:169]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_6' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:171]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_4' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:185]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_5' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:186]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_1' is redefined [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_17.v:187]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_61_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:347]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_28_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:348]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_48_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:425]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_19_reg was removed.  [/home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc/src/munoc_module_20.v:426]
WARNING: [Synth 8-7129] Port munoc_port_4[187] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[186] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[185] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[184] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port munoc_port_4[183] in module MUNOC_MODULE_38__parameterized0 is either unconnected or has no load
WARNING: [Vivado 12-584] No ports matched 'spi_flash_scs'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq0'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq1'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[2]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[3]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:26]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
WARNING: [Constraints 18-619] A clock with name 'external_clk_0' already exists, overwriting the previous clock with the same name. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_in1_xilinx_clock_pll_0'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc:33]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
WARNING: [Vivado 12-584] No ports matched 'boot_mode[0]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'boot_mode[1]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc:22]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
WARNING: [Vivado 12-584] No ports matched 'led_list[0]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc:18]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TEST_PRJ_MJ2_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_7/i_munoc_instance_0/FSM_sequential_munoc_signal_04_reg[0]) is unused and will be removed from module MUNOC_MODULE_06.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_0/i_munoc_instance_0/FSM_sequential_munoc_signal_04_reg[0]) is unused and will be removed from module MUNOC_MODULE_36.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_03/i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_0/FSM_onehot_rvx_signal_5_reg[2]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_03/i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_0/FSM_onehot_rvx_signal_5_reg[1]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_03/i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_0/FSM_onehot_rvx_signal_5_reg[0]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_0/i_munoc_instance_0/FSM_sequential_munoc_signal_04_reg[0]) is unused and will be removed from module MUNOC_MODULE_36__parameterized2.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_0/FSM_sequential_munoc_signal_04_reg[0]) is unused and will be removed from module MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_0/FSM_sequential_munoc_signal_04_reg[0]) is unused and will be removed from module MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_12/FSM_onehot_munoc_port_27_reg[1]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_03/i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_0/FSM_onehot_rvx_signal_5_reg[2]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_03/i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_0/FSM_onehot_rvx_signal_5_reg[1]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_03/i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_0/FSM_onehot_rvx_signal_5_reg[0]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE__parameterized0.
WARNING: [Vivado 12-584] No ports matched 'spi_flash_scs'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq0'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq1'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[2]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[3]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/spi_flash.xdc:26]
WARNING: [Constraints 18-619] A clock with name 'external_clk_0' already exists, overwriting the previous clock with the same name. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/clk_and_rst.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'boot_mode[0]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'boot_mode[1]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/boot_mode.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'led_list[0]'. [/home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2/pinmap/led.xdc:18]