# MC68901 Multi Function Peripheral DIP 48

> This datasheet is marked with CC0 1.0
> Universal. To view a copy of this license, visit
> http://creativecommons.org/publicdomain/zero/1.0

## Symbol

* Aliases : MC68901_DIP_48
* Reference : U
* Datasheet : https://www.nxp.com/docs/en/reference-manual/MC68901UM.pdf
* Footprint : Package_DIP:DIP-40_W15.24mm_LongPads


## Pinout

|Pin|Name|Pin Type|Group|Comment|
|---|---|---|---|---|
|1|R /W|I|BUSCTL|defines the current bus cycle as a read (high) or a write (low) cycle|
|2|RS1|I|REGSEL||
|3|RS2|I|REGSEL||
|4|RS3|I|REGSEL||
|5|RS4|I|REGSEL||
|6|RS5|I|REGSEL||
|7|TC|I|SERCTL|Transmitter Clock|
|8|SO|O|SERCTL|Serial Output, USART transmitter data output.|
|9|SI|I|SERCTL|Serial Input, USART receiver data input.|
|10|RC|I|SERCTL|Receiver Clock|
|11|VCC|PWR|||
|12|NC|DNC|||
|13|TAO|O|TIMCTL|Timer Outputs|
|14|TBO|O|TIMCTL|Timer Outputs|
|15|TCO|O|TIMCTL|Timer Outputs|
|16|TDO|O|TIMCTL|Timer Outputs|
|17|XTAL1|I|TIMCTL|Timer Clock|
|18|XTAL2|O|TIMCTL|Timer Clock|
|19|TAI|I|TIMCTL|Timer Inputs|
|20|TBI|I|TIMCTL|Timer Inputs|
|21|/RESET|I|SYSCTL|initialize the MFP during powerup or in response to a total system reset.|
|22|I0|B|GPIOP||
|23|I1|B|GPIOP||
|24|I2|B|GPIOP||
|25|I3|B|GPIOP||
|26|I4|B|GPIOP||
|27|I5|B|GPIOP||
|28|I6|B|GPIOP||
|29|I7|B|GPIOP||
|30|/TR|O|DMACTL|Transmitter Ready|
|31|/RR|O|DMACTL|Receiver Ready|
|32|/IRQ|O|INTCTL|Interrupt Request signals to the processor that an interrupt is pending from the MFP.|
|33|/IEO|O|INTCTL|Interrupt Enable Out, together with the IEI signal, provides a daisy-chained interrupt structure for a vectored interrupt scheme.|
|34|/IEI|I|INTCTL|Interrupt Enable In, together with the IEO signal, provides a daisy-chained interrupt structure for a vectored interrupt scheme.|
|35|CLK|ICLK|CLKSYS|Single-phase TTL-compatible signal used for internal timing|
|36|GND|GND|||
|37|D0|B|DATA||
|38|D1|B|DATA||
|39|D2|B|DATA||
|40|D3|B|DATA||
|41|D4|B|DATA||
|42|D5|B|DATA||
|43|D6|B|DATA||
|44|D7|B|DATA|Interrupt Enable In, together with the IEO signal, provides a daisy-chained interrupt structure for a vectored interrupt scheme.|
|45|/IACK|I|INTCTL|Interrupt Acknowledge the MFP will begin an interrupt acknowledge cycle when IACK and DS are asserted.|
|46|/DTACK|O|BUSCTL|Data Transfer Acknowledge signals the completion of the operation phase of a bus cycle to the processor.|
|47|/DS|I|BUSCTL|Data Strobe |
|48|/CS|I|BUSCTL|Chip Select activates the MFP for internal register access. CS and IACK must not be asserted at the same time.|

### Pin groups

|Group id|Rank|Comment|
|---|---|---|
|CLKSYS|10|Clocking system|
|REGSEL|20|Register select bus, selects an internal MFP register during a read or write operation.|
|SYSCTL|30|System control signals|
|INTCTL|40|Interrupt control|
|TIMCTL|50|Timer control|
|SERCTL|60|Serial control, full duplex serial channel|
|DMACTL|70|DMA control, the USART section of the MFP supports direct memory access transfers through its receiver ready and transmitter ready status lines.|
|BUSCTL|90|Asynchronous bus control|
|GPIOP|100|GPIO Port, 8-bit pin-programmable I/O port with interrupt capability.|
|DATA|130|Bidirectionnal bus used to transmit data to or receive data from the MFP|
