<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CDL Modules: cdl/inc/riscv.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CDL Modules
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b89025be567f5b6d36b8bc23257fdaf4.html">cdl</a></li><li class="navelem"><a class="el" href="dir_af298877340144433539b3d17cce7a97.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">riscv.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="riscv_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/*a Includes */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;include <span class="stringliteral">&quot;jtag.h&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/*a Constants</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * Constants for the RISC-V implementation; can be overridden in CDL</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * builds with a dc: option in the model_list</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="riscv_8h.html#a721326289d030665d1abb4e96f188831">   27</a></span>&#160;constant integer <a class="code" href="riscv_8h.html#a721326289d030665d1abb4e96f188831">RISCV_DATA_ADDR_WIDTH</a> = 14;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="riscv_8h.html#a6d31f049365e58a6716de7ef8aab5499">   28</a></span>&#160;constant integer <a class="code" href="riscv_8h.html#a6d31f049365e58a6716de7ef8aab5499">RISCV_INSTR_ADDR_WIDTH</a> = 14;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/*a Basic types</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*t t_riscv_mem_access_req</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="riscv_8h.html">   34</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="riscv_8h.html#a300b9618ff9578a24e6922bb3b5001f7">   35</a></span>&#160;    bit[32]  <a class="code" href="riscv_8h.html#a300b9618ff9578a24e6922bb3b5001f7">address</a>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="riscv_8h.html#a279bd463b349e840555364807a8016d0">   36</a></span>&#160;    bit[4]   <a class="code" href="riscv_8h.html#a279bd463b349e840555364807a8016d0">byte_enable</a>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="riscv_8h.html#aadab594d8f68250681731aa3fdb62a6a">   37</a></span>&#160;    bit      <a class="code" href="riscv_8h.html#aadab594d8f68250681731aa3fdb62a6a">write_enable</a>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="riscv_8h.html#ad25af8809df820c12a2e6335a1b58374">   38</a></span>&#160;    bit      <a class="code" href="riscv_8h.html#ad25af8809df820c12a2e6335a1b58374">read_enable</a>;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="riscv_8h.html#af7108faa85c799d8b339f8c2f99ddede">   39</a></span>&#160;    bit[32]  <a class="code" href="riscv_8h.html#af7108faa85c799d8b339f8c2f99ddede">write_data</a>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;} <a class="code" href="riscv_8h.html#structt__riscv__mem__access__req">t_riscv_mem_access_req</a>;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/*t t_riscv_mem_access_resp</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * Note that the response in some circumstances is defined to be valid in the same cycle as the request.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * In other circumstances it is defined to be valid in the cycle following a request.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * The signals do not change.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * For example, a very simple fetch/execute RISC-V implementation</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * requires the read response in the same cycle as a data memory</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * request, since execute (which includes the full memory access) is a</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * single cycle.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * However, a deeper pipeline RISC-V implementation such as pipeline3</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * issues a request in the ALU cycle and provides a whole cycle for an</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * SRAM access to satisfy any data memory read. Here, then, the</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> * response is valid one cycle after the request.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * Note that the wait signal is valid with the data; but it also</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * applies to a memory cycle that is a write; that is, a write memory</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> * cycle cannot complete if wait is asserted. The next request is</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> * already being presented when the wait is given in response to the</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> * previous request, though.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="riscv_8h.html">   66</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="riscv_8h.html#ae309c35b18dcaf5e4b550551b87b05e8">   67</a></span>&#160;    bit                  wait       <span class="stringliteral">&quot;Valid in the same cycle as read_data&quot;</span>;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="riscv_8h.html#abdf5fcf89ac2b0071eee85942d4ed7a9">   68</a></span>&#160;    bit[32]              read_data  <span class="stringliteral">&quot;Data returned from reading the requested address&quot;</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;} <a class="code" href="riscv_8h.html#structt__riscv__mem__access__resp">t_riscv_mem_access_resp</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/*t t_riscv_word</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">   73</a></span>&#160;<span class="keyword">typedef</span> bit[32] <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*t t_riscv_irqs</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="riscv_8h.html">   77</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="riscv_8h.html#aa7f55be63087f309af34242c3c733903">   78</a></span>&#160;    bit <a class="code" href="riscv_8h.html#aa7f55be63087f309af34242c3c733903">nmi</a>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="riscv_8h.html#a6d237cee305900581ff5dd369c3fd506">   79</a></span>&#160;    bit <a class="code" href="riscv_8h.html#a6d237cee305900581ff5dd369c3fd506">meip</a>;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="riscv_8h.html#a95ff2441563ff84313e428b64cd5d049">   80</a></span>&#160;    bit <a class="code" href="riscv_8h.html#a95ff2441563ff84313e428b64cd5d049">seip</a>;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="riscv_8h.html#af7670fce2e8f4f79609b4b37f3026b63">   81</a></span>&#160;    bit <a class="code" href="riscv_8h.html#af7670fce2e8f4f79609b4b37f3026b63">ueip</a>;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="riscv_8h.html#a4dfa6d88954a890a793870e7413723d4">   82</a></span>&#160;    bit <a class="code" href="riscv_8h.html#a4dfa6d88954a890a793870e7413723d4">mtip</a>;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="riscv_8h.html#a78a272564590f68c237624f53db43c95">   83</a></span>&#160;    bit <a class="code" href="riscv_8h.html#a78a272564590f68c237624f53db43c95">msip</a>;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="riscv_8h.html#ab10cbbdc971d9dfb5454b7f9a8b2b80a">   84</a></span>&#160;    bit[64] time      <span class="stringliteral">&quot;Global time concept; may be tied low if user time CSR is not required&quot;</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;} <a class="code" href="riscv_8h.html#structt__riscv__irqs">t_riscv_irqs</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/*t t_riscv_mode</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64">   89</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[3] {</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64ac28410d2bdd9d6503e87215cef73dcc0">   90</a></span>&#160;    <a class="code" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64ac28410d2bdd9d6503e87215cef73dcc0">rv_mode_user</a>       = 3b000, <span class="comment">// matches the encoding in table 1.1 of v1.10 privilege spec</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64aba432def96f2b6d7e503589203c061aa">   91</a></span>&#160;    <a class="code" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64aba432def96f2b6d7e503589203c061aa">rv_mode_supervisor</a> = 3b001, <span class="comment">// matches the encoding in table 1.1 of v1.10 privilege spec</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64a8e833c5051dfaff53a6b4ddb6e9c5d80">   92</a></span>&#160;    <a class="code" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64a8e833c5051dfaff53a6b4ddb6e9c5d80">rv_mode_machine</a>    = 3b011, <span class="comment">// matches the encoding in table 1.1 of v1.10 privilege spec</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64af1f92f9c14c0f9da7644fe960424ed5b">   93</a></span>&#160;    <a class="code" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64af1f92f9c14c0f9da7644fe960424ed5b">rv_mode_debug</a>      = 3b111, <span class="comment">// all 1s so that it is a superset of machine mode</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;} <a class="code" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64">t_riscv_mode</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/*t t_riscv_fetch_req</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="riscv_8h.html">   98</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="riscv_8h.html#ac84907c28e280610a542608d2ec0c13d">   99</a></span>&#160;    bit      <a class="code" href="riscv_8h.html#ac84907c28e280610a542608d2ec0c13d">valid</a>;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="riscv_8h.html#a29a3a523a298d103e682ccc80993396d">  100</a></span>&#160;    bit[32]  <a class="code" href="riscv_8h.html#a29a3a523a298d103e682ccc80993396d">address</a>;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="riscv_8h.html#a35d3f61f55df21919c8979147cbeebdd">  101</a></span>&#160;    bit      <a class="code" href="riscv_8h.html#a35d3f61f55df21919c8979147cbeebdd">sequential</a>;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="riscv_8h.html#a6464dc262f8a58fe4f07dbfc3e6ce162">  102</a></span>&#160;    <a class="code" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64">t_riscv_mode</a> <a class="code" href="riscv_8h.html#a6464dc262f8a58fe4f07dbfc3e6ce162">mode</a>;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="riscv_8h.html#afd3a05ced483d40047a0695abdf29833">  103</a></span>&#160;    bit          <a class="code" href="riscv_8h.html#afd3a05ced483d40047a0695abdf29833">flush</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">// will_take?</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;} <a class="code" href="riscv_8h.html#structt__riscv__fetch__req">t_riscv_fetch_req</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/*t t_riscv_fetch_resp</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="riscv_8h.html#a00f0bda15202d5478d1f6b5a97304342">  109</a></span>&#160;<span class="keyword">typedef</span> bit[2] <a class="code" href="riscv_8h.html#a00f0bda15202d5478d1f6b5a97304342">t_riscv_fetch_tag</a>;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="riscv_8h.html">  110</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="riscv_8h.html#a04231d91fa1b7d520fa40fa0dd76ad49">  111</a></span>&#160;    bit      <a class="code" href="riscv_8h.html#a04231d91fa1b7d520fa40fa0dd76ad49">valid</a>;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="riscv_8h.html#ad11eeca1f6a8e9f8e8cb5aff590861be">  112</a></span>&#160;    bit      debug  <span class="stringliteral">&quot;Needs to permit register read/write encoding, break after execution, break before execution, execution mode, breakpoint-in-hardware-not-software; force-debug-subroutine-trap-before-execution&quot;</span>;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="riscv_8h.html#a86604f3b5194dd7afad3cdab8a34ccff">  113</a></span>&#160;    bit[32]  <a class="code" href="riscv_8h.html#a86604f3b5194dd7afad3cdab8a34ccff">data</a>;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="riscv_8h.html#ae0864c77ca8ec5bb3f0bfb00c51fb523">  114</a></span>&#160;    <a class="code" href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64">t_riscv_mode</a> <a class="code" href="riscv_8h.html#ae0864c77ca8ec5bb3f0bfb00c51fb523">mode</a>;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="riscv_8h.html#aa46ae292b7960003a0f7c5040f85e55b">  115</a></span>&#160;    bit          <a class="code" href="riscv_8h.html#aa46ae292b7960003a0f7c5040f85e55b">error</a>;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="riscv_8h.html#aa94995fc576a074604821daeb858e216">  116</a></span>&#160;    <a class="code" href="riscv_8h.html#a00f0bda15202d5478d1f6b5a97304342">t_riscv_fetch_tag</a> <a class="code" href="riscv_8h.html#aa94995fc576a074604821daeb858e216">tag</a>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;} <a class="code" href="riscv_8h.html#structt__riscv__fetch__resp">t_riscv_fetch_resp</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/*t t_riscv_config</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="riscv_8h.html">  121</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="riscv_8h.html#a7c34afa746b7b00b90ff326a629ede1e">  122</a></span>&#160;    bit      <a class="code" href="riscv_8h.html#a7c34afa746b7b00b90ff326a629ede1e">i32c</a>;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="riscv_8h.html#a9b3a6c92aa612f6d1592d8789d876dfa">  123</a></span>&#160;    bit      <a class="code" href="riscv_8h.html#a9b3a6c92aa612f6d1592d8789d876dfa">e32</a>;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="riscv_8h.html#a8700bdab587f60ee2c9321b4457122b1">  124</a></span>&#160;    bit      <a class="code" href="riscv_8h.html#a8700bdab587f60ee2c9321b4457122b1">i32m</a>;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="riscv_8h.html#a86b41830d29ebf157315b279cf69966a">  125</a></span>&#160;    bit      <a class="code" href="riscv_8h.html#a86b41830d29ebf157315b279cf69966a">i32m_fuse</a>;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="riscv_8h.html#a2f2f3f510894993fd03b4d28262a46ba">  126</a></span>&#160;    bit      <a class="code" href="riscv_8h.html#a2f2f3f510894993fd03b4d28262a46ba">coproc_disable</a>;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="riscv_8h.html#a7c75e24a2e1c4fa14075f1a4d347164d">  127</a></span>&#160;    bit      <a class="code" href="riscv_8h.html#a7c75e24a2e1c4fa14075f1a4d347164d">unaligned_mem</a>; <span class="comment">// if clear, trap on unaligned memory loads/stores</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;} <a class="code" href="riscv_8h.html#structt__riscv__config">t_riscv_config</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/*t t_riscv_debug_op</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9">  132</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>[4] {</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9afe24422a6a6a8c36c2367df35022babe">  133</a></span>&#160;    <a class="code" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9afe24422a6a6a8c36c2367df35022babe">rv_debug_set_requests</a>   <span class="stringliteral">&quot;Set request bits for halt, resume, step (args[0..2])&quot;</span>,</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9ad83f2bcd3b3bd0d21bee17090ed486f6">  134</a></span>&#160;    <a class="code" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9ad83f2bcd3b3bd0d21bee17090ed486f6">rv_debug_read</a>   <span class="stringliteral">&quot;Request read of a GPR/CSR&quot;</span>,</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9a1408354b006f07ef03cda729b6e8ea65">  135</a></span>&#160;    <a class="code" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9a1408354b006f07ef03cda729b6e8ea65">rv_debug_write</a>  <span class="stringliteral">&quot;Request write of a GPR/CSR&quot;</span>,</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9aea44e304b0ed3a176b53d56053b47a7e">  136</a></span>&#160;    <a class="code" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9aea44e304b0ed3a176b53d56053b47a7e">rv_debug_acknowledge</a> <span class="stringliteral">&quot;Acknowledge halt, breakpoint hit, status; removes attention signal&quot;</span>,</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9a855e9fe5723c16bb620440eb1184b864">  137</a></span>&#160;    <a class="code" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9a855e9fe5723c16bb620440eb1184b864">rv_debug_execute</a> <span class="stringliteral">&quot;Execute instruction provided resumption of execution at dpc and in mode dcsr.prv&quot;</span>,</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9af65c4a729d50d244d455297dcf9c2400">  138</a></span>&#160;    <a class="code" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9af65c4a729d50d244d455297dcf9c2400">rv_debug_execute_progbuf</a> <span class="stringliteral">&quot;Execute instruction at &#39;progbuf&#39; address X (if it is a jump and link it will return)&quot;</span>,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;} <a class="code" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9">t_riscv_debug_op</a>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="riscv_8h.html#aeaec5a84a6645fb8cc62113e5add6db4">  141</a></span>&#160;<span class="keyword">typedef</span> bit <a class="code" href="riscv_8h.html#aeaec5a84a6645fb8cc62113e5add6db4">t_riscv_debug_resp</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/*t t_riscv_debug_mst</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> * Debug module (DM) communication to (many) pipeline debug modules (PDMs)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="riscv_8h.html">  149</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="riscv_8h.html#ac3b7028917bb4ee997db281ab02e2220">  150</a></span>&#160;    bit valid           <span class="stringliteral">&quot;Asserted if op is valid; has no effect on mask and attention&quot;</span>;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="riscv_8h.html#ada13c49aa470cefee3b50d9a5708c4bf">  151</a></span>&#160;    bit[6] select       <span class="stringliteral">&quot;PDM to select&quot;</span>;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="riscv_8h.html#aa4621ecb3ed3ae6a8971ec0565fa27de">  152</a></span>&#160;    bit[6] mask         <span class="stringliteral">&quot;PDM attention mask (mask &amp;&amp; id)==(mask&amp;&amp;select) -&gt; drive attention on next cycle&quot;</span>;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="riscv_8h.html#ae44ee1b75719c9de46c4b1c8ca9f7e43">  153</a></span>&#160;    <a class="code" href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9">t_riscv_debug_op</a> op <span class="stringliteral">&quot;Operation for selected PDM to perform&quot;</span>;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="riscv_8h.html#aa8bc20beadbb26dbe9ad0d24b7e4bf9d">  154</a></span>&#160;    bit[16] arg          <span class="stringliteral">&quot;Argument for debug op&quot;</span>;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="riscv_8h.html#afc642077a3bf61c3b2dfd50c11513b4f">  155</a></span>&#160;    <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a> data   <span class="stringliteral">&quot;Data for writing or instruction execution&quot;</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;} <a class="code" href="riscv_8h.html#structt__riscv__debug__mst">t_riscv_debug_mst</a>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/*t t_riscv_debug_tgt</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="riscv_8h.html">  160</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="riscv_8h.html#a1f348cb02b733e18298be677c0d710dd">  161</a></span>&#160;    bit valid               <span class="stringliteral">&quot;Asserted by a PDM if driving the bus&quot;</span>;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="riscv_8h.html#a70815b3ec5ec157108f12d17310a4540">  162</a></span>&#160;    bit[6] selected         <span class="stringliteral">&quot;Number of the PDM driving, or 0 if not driving the bus&quot;</span>;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="riscv_8h.html#af2cc7abef8a0ab7555a562eb3e591322">  163</a></span>&#160;    bit halted              <span class="stringliteral">&quot;Asserted by a PDM if it is selected and halted since last ack; 0 otherwise&quot;</span>;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="riscv_8h.html#a080309c5d8cec2dd72ef00e9e5011db5">  164</a></span>&#160;    bit resumed             <span class="stringliteral">&quot;Asserted by a PDM if it is selected and has resumed since last ack; 0 otherwise&quot;</span>;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="riscv_8h.html#a8b1f7b5f4c428b7d3459f3fa031c64ea">  165</a></span>&#160;    bit hit_breakpoint      <span class="stringliteral">&quot;Asserted by a PDM if it is selected and has hit breakpoint since lask ack; 0 otherwise&quot;</span>;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="riscv_8h.html#afda046a5fcd6f7686352219111b34ba9">  166</a></span>&#160;    bit op_was_none <span class="stringliteral">&quot;Asserted if the response is not valid&quot;</span>;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="riscv_8h.html#a2f6b791c1f20e91516c1ccff9e7243cc">  167</a></span>&#160;    <a class="code" href="riscv_8h.html#aeaec5a84a6645fb8cc62113e5add6db4">t_riscv_debug_resp</a> resp <span class="stringliteral">&quot;Response from a requested op - only one op should be requested for each response&quot;</span>;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="riscv_8h.html#a4c945657ac3161e54b31359583983c6b">  168</a></span>&#160;    <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a> data       <span class="stringliteral">&quot;Data from a completed transaction; 0 otherwise&quot;</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="riscv_8h.html#a8a4f4c6549c337741d9c09797421beee">  170</a></span>&#160;    bit attention           <span class="stringliteral">&quot;Asserted by a PDM if it has unacknowledged halt, breakpoint hit, resumption&quot;</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;} <a class="code" href="riscv_8h.html#structt__riscv__debug__tgt">t_riscv_debug_tgt</a>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/*t t_riscv_pipeline_debug_control</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="riscv_8h.html">  175</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="riscv_8h.html#ad0f4248bacc40b3013b482c721b50c4a">  176</a></span>&#160;    bit <a class="code" href="riscv_8h.html#ad0f4248bacc40b3013b482c721b50c4a">valid</a>;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="riscv_8h.html#a7aca1ea475765a7da2f7ac8ea13b166d">  177</a></span>&#160;    bit <a class="code" href="riscv_8h.html#a7aca1ea475765a7da2f7ac8ea13b166d">kill_fetch</a>;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="riscv_8h.html#a3be209691a96a567786828ce92b0ee91">  178</a></span>&#160;    bit <a class="code" href="riscv_8h.html#a3be209691a96a567786828ce92b0ee91">halt_request</a>;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="riscv_8h.html#ab12099c4f337a4801ee8d915b3adf61b">  179</a></span>&#160;    bit <a class="code" href="riscv_8h.html#ab12099c4f337a4801ee8d915b3adf61b">fetch_dret</a>;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="riscv_8h.html#ac800615fc940f302b0c1ffa2c305209c">  180</a></span>&#160;    <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a> data       <span class="stringliteral">&quot;Data from a completed transaction; 0 otherwise&quot;</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;} <a class="code" href="riscv_8h.html#structt__riscv__pipeline__debug__control">t_riscv_pipeline_debug_control</a>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/*t t_riscv_pipeline_debug_response</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="riscv_8h.html">  185</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="riscv_8h.html#a581ee7c9a6eb64003be8b156535c5185">  186</a></span>&#160;    bit <a class="code" href="riscv_8h.html#a581ee7c9a6eb64003be8b156535c5185">exec_valid</a>;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="riscv_8h.html#aa98512b63732ef2b8abff2f9a9990d3d">  187</a></span>&#160;    bit <a class="code" href="riscv_8h.html#aa98512b63732ef2b8abff2f9a9990d3d">exec_halting</a>;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="riscv_8h.html#a400bcf64ef8fa6dd25107f39fcdbc252">  188</a></span>&#160;    bit <a class="code" href="riscv_8h.html#a400bcf64ef8fa6dd25107f39fcdbc252">exec_dret</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;} <a class="code" href="riscv_8h.html#structt__riscv__pipeline__debug__response">t_riscv_pipeline_debug_response</a>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="ttc" id="riscv_8h_html_structt__riscv__fetch__req"><div class="ttname"><a href="riscv_8h.html#structt__riscv__fetch__req">t_riscv_fetch_req</a></div><div class="ttdef"><b>Definition:</b> riscv.h:98</div></div>
<div class="ttc" id="riscv_8h_html_a4a3672c17779a47f3ca095d7d9bd7cc6"><div class="ttname"><a href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a></div><div class="ttdeci">bit[32] t_riscv_word</div><div class="ttdef"><b>Definition:</b> riscv.h:73</div></div>
<div class="ttc" id="riscv_8h_html_a2f2f3f510894993fd03b4d28262a46ba"><div class="ttname"><a href="riscv_8h.html#a2f2f3f510894993fd03b4d28262a46ba">t_riscv_config::coproc_disable</a></div><div class="ttdeci">bit coproc_disable</div><div class="ttdef"><b>Definition:</b> riscv.h:126</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__pipeline__debug__response"><div class="ttname"><a href="riscv_8h.html#structt__riscv__pipeline__debug__response">t_riscv_pipeline_debug_response</a></div><div class="ttdef"><b>Definition:</b> riscv.h:185</div></div>
<div class="ttc" id="riscv_8h_html_a7c34afa746b7b00b90ff326a629ede1e"><div class="ttname"><a href="riscv_8h.html#a7c34afa746b7b00b90ff326a629ede1e">t_riscv_config::i32c</a></div><div class="ttdeci">bit i32c</div><div class="ttdef"><b>Definition:</b> riscv.h:122</div></div>
<div class="ttc" id="riscv_8h_html_a6464dc262f8a58fe4f07dbfc3e6ce162"><div class="ttname"><a href="riscv_8h.html#a6464dc262f8a58fe4f07dbfc3e6ce162">t_riscv_fetch_req::mode</a></div><div class="ttdeci">t_riscv_mode mode</div><div class="ttdef"><b>Definition:</b> riscv.h:102</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__debug__mst"><div class="ttname"><a href="riscv_8h.html#structt__riscv__debug__mst">t_riscv_debug_mst</a></div><div class="ttdef"><b>Definition:</b> riscv.h:149</div></div>
<div class="ttc" id="riscv_8h_html_aa98512b63732ef2b8abff2f9a9990d3d"><div class="ttname"><a href="riscv_8h.html#aa98512b63732ef2b8abff2f9a9990d3d">t_riscv_pipeline_debug_response::exec_halting</a></div><div class="ttdeci">bit exec_halting</div><div class="ttdef"><b>Definition:</b> riscv.h:187</div></div>
<div class="ttc" id="riscv_8h_html_ad0f4248bacc40b3013b482c721b50c4a"><div class="ttname"><a href="riscv_8h.html#ad0f4248bacc40b3013b482c721b50c4a">t_riscv_pipeline_debug_control::valid</a></div><div class="ttdeci">bit valid</div><div class="ttdef"><b>Definition:</b> riscv.h:176</div></div>
<div class="ttc" id="riscv_8h_html_ae0864c77ca8ec5bb3f0bfb00c51fb523"><div class="ttname"><a href="riscv_8h.html#ae0864c77ca8ec5bb3f0bfb00c51fb523">t_riscv_fetch_resp::mode</a></div><div class="ttdeci">t_riscv_mode mode</div><div class="ttdef"><b>Definition:</b> riscv.h:114</div></div>
<div class="ttc" id="riscv_8h_html_a721326289d030665d1abb4e96f188831"><div class="ttname"><a href="riscv_8h.html#a721326289d030665d1abb4e96f188831">RISCV_DATA_ADDR_WIDTH</a></div><div class="ttdeci">constant integer RISCV_DATA_ADDR_WIDTH</div><div class="ttdef"><b>Definition:</b> riscv.h:27</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__mem__access__resp"><div class="ttname"><a href="riscv_8h.html#structt__riscv__mem__access__resp">t_riscv_mem_access_resp</a></div><div class="ttdef"><b>Definition:</b> riscv.h:66</div></div>
<div class="ttc" id="riscv_8h_html_ac84907c28e280610a542608d2ec0c13d"><div class="ttname"><a href="riscv_8h.html#ac84907c28e280610a542608d2ec0c13d">t_riscv_fetch_req::valid</a></div><div class="ttdeci">bit valid</div><div class="ttdef"><b>Definition:</b> riscv.h:99</div></div>
<div class="ttc" id="riscv_8h_html_a6c639d48cab6d0b2013514b0cd965b64"><div class="ttname"><a href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64">t_riscv_mode</a></div><div class="ttdeci">t_riscv_mode</div><div class="ttdef"><b>Definition:</b> riscv.h:89</div></div>
<div class="ttc" id="riscv_8h_html_a9b3a6c92aa612f6d1592d8789d876dfa"><div class="ttname"><a href="riscv_8h.html#a9b3a6c92aa612f6d1592d8789d876dfa">t_riscv_config::e32</a></div><div class="ttdeci">bit e32</div><div class="ttdef"><b>Definition:</b> riscv.h:123</div></div>
<div class="ttc" id="riscv_8h_html_a279bd463b349e840555364807a8016d0"><div class="ttname"><a href="riscv_8h.html#a279bd463b349e840555364807a8016d0">t_riscv_mem_access_req::byte_enable</a></div><div class="ttdeci">bit[4] byte_enable</div><div class="ttdef"><b>Definition:</b> riscv.h:36</div></div>
<div class="ttc" id="riscv_8h_html_a300b9618ff9578a24e6922bb3b5001f7"><div class="ttname"><a href="riscv_8h.html#a300b9618ff9578a24e6922bb3b5001f7">t_riscv_mem_access_req::address</a></div><div class="ttdeci">bit[32] address</div><div class="ttdef"><b>Definition:</b> riscv.h:35</div></div>
<div class="ttc" id="riscv_8h_html_af7670fce2e8f4f79609b4b37f3026b63"><div class="ttname"><a href="riscv_8h.html#af7670fce2e8f4f79609b4b37f3026b63">t_riscv_irqs::ueip</a></div><div class="ttdeci">bit ueip</div><div class="ttdef"><b>Definition:</b> riscv.h:81</div></div>
<div class="ttc" id="riscv_8h_html_a78a272564590f68c237624f53db43c95"><div class="ttname"><a href="riscv_8h.html#a78a272564590f68c237624f53db43c95">t_riscv_irqs::msip</a></div><div class="ttdeci">bit msip</div><div class="ttdef"><b>Definition:</b> riscv.h:83</div></div>
<div class="ttc" id="riscv_8h_html_ad25af8809df820c12a2e6335a1b58374"><div class="ttname"><a href="riscv_8h.html#ad25af8809df820c12a2e6335a1b58374">t_riscv_mem_access_req::read_enable</a></div><div class="ttdeci">bit read_enable</div><div class="ttdef"><b>Definition:</b> riscv.h:38</div></div>
<div class="ttc" id="riscv_8h_html_a86748713aa2d8db2e003211545bb4ef9af65c4a729d50d244d455297dcf9c2400"><div class="ttname"><a href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9af65c4a729d50d244d455297dcf9c2400">rv_debug_execute_progbuf</a></div><div class="ttdef"><b>Definition:</b> riscv.h:138</div></div>
<div class="ttc" id="riscv_8h_html_a6d31f049365e58a6716de7ef8aab5499"><div class="ttname"><a href="riscv_8h.html#a6d31f049365e58a6716de7ef8aab5499">RISCV_INSTR_ADDR_WIDTH</a></div><div class="ttdeci">constant integer RISCV_INSTR_ADDR_WIDTH</div><div class="ttdef"><b>Definition:</b> riscv.h:28</div></div>
<div class="ttc" id="riscv_8h_html_ab12099c4f337a4801ee8d915b3adf61b"><div class="ttname"><a href="riscv_8h.html#ab12099c4f337a4801ee8d915b3adf61b">t_riscv_pipeline_debug_control::fetch_dret</a></div><div class="ttdeci">bit fetch_dret</div><div class="ttdef"><b>Definition:</b> riscv.h:179</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__fetch__resp"><div class="ttname"><a href="riscv_8h.html#structt__riscv__fetch__resp">t_riscv_fetch_resp</a></div><div class="ttdef"><b>Definition:</b> riscv.h:110</div></div>
<div class="ttc" id="riscv_8h_html_a6c639d48cab6d0b2013514b0cd965b64a8e833c5051dfaff53a6b4ddb6e9c5d80"><div class="ttname"><a href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64a8e833c5051dfaff53a6b4ddb6e9c5d80">rv_mode_machine</a></div><div class="ttdef"><b>Definition:</b> riscv.h:92</div></div>
<div class="ttc" id="riscv_8h_html_a7aca1ea475765a7da2f7ac8ea13b166d"><div class="ttname"><a href="riscv_8h.html#a7aca1ea475765a7da2f7ac8ea13b166d">t_riscv_pipeline_debug_control::kill_fetch</a></div><div class="ttdeci">bit kill_fetch</div><div class="ttdef"><b>Definition:</b> riscv.h:177</div></div>
<div class="ttc" id="riscv_8h_html_a8700bdab587f60ee2c9321b4457122b1"><div class="ttname"><a href="riscv_8h.html#a8700bdab587f60ee2c9321b4457122b1">t_riscv_config::i32m</a></div><div class="ttdeci">bit i32m</div><div class="ttdef"><b>Definition:</b> riscv.h:124</div></div>
<div class="ttc" id="riscv_8h_html_a3be209691a96a567786828ce92b0ee91"><div class="ttname"><a href="riscv_8h.html#a3be209691a96a567786828ce92b0ee91">t_riscv_pipeline_debug_control::halt_request</a></div><div class="ttdeci">bit halt_request</div><div class="ttdef"><b>Definition:</b> riscv.h:178</div></div>
<div class="ttc" id="riscv_8h_html_a86748713aa2d8db2e003211545bb4ef9a1408354b006f07ef03cda729b6e8ea65"><div class="ttname"><a href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9a1408354b006f07ef03cda729b6e8ea65">rv_debug_write</a></div><div class="ttdef"><b>Definition:</b> riscv.h:135</div></div>
<div class="ttc" id="riscv_8h_html_a6d237cee305900581ff5dd369c3fd506"><div class="ttname"><a href="riscv_8h.html#a6d237cee305900581ff5dd369c3fd506">t_riscv_irqs::meip</a></div><div class="ttdeci">bit meip</div><div class="ttdef"><b>Definition:</b> riscv.h:79</div></div>
<div class="ttc" id="riscv_8h_html_a95ff2441563ff84313e428b64cd5d049"><div class="ttname"><a href="riscv_8h.html#a95ff2441563ff84313e428b64cd5d049">t_riscv_irqs::seip</a></div><div class="ttdeci">bit seip</div><div class="ttdef"><b>Definition:</b> riscv.h:80</div></div>
<div class="ttc" id="riscv_8h_html_aadab594d8f68250681731aa3fdb62a6a"><div class="ttname"><a href="riscv_8h.html#aadab594d8f68250681731aa3fdb62a6a">t_riscv_mem_access_req::write_enable</a></div><div class="ttdeci">bit write_enable</div><div class="ttdef"><b>Definition:</b> riscv.h:37</div></div>
<div class="ttc" id="riscv_8h_html_a86748713aa2d8db2e003211545bb4ef9ad83f2bcd3b3bd0d21bee17090ed486f6"><div class="ttname"><a href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9ad83f2bcd3b3bd0d21bee17090ed486f6">rv_debug_read</a></div><div class="ttdef"><b>Definition:</b> riscv.h:134</div></div>
<div class="ttc" id="riscv_8h_html_a35d3f61f55df21919c8979147cbeebdd"><div class="ttname"><a href="riscv_8h.html#a35d3f61f55df21919c8979147cbeebdd">t_riscv_fetch_req::sequential</a></div><div class="ttdeci">bit sequential</div><div class="ttdef"><b>Definition:</b> riscv.h:101</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__debug__tgt"><div class="ttname"><a href="riscv_8h.html#structt__riscv__debug__tgt">t_riscv_debug_tgt</a></div><div class="ttdef"><b>Definition:</b> riscv.h:160</div></div>
<div class="ttc" id="riscv_8h_html_a6c639d48cab6d0b2013514b0cd965b64af1f92f9c14c0f9da7644fe960424ed5b"><div class="ttname"><a href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64af1f92f9c14c0f9da7644fe960424ed5b">rv_mode_debug</a></div><div class="ttdef"><b>Definition:</b> riscv.h:93</div></div>
<div class="ttc" id="riscv_8h_html_a86748713aa2d8db2e003211545bb4ef9"><div class="ttname"><a href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9">t_riscv_debug_op</a></div><div class="ttdeci">t_riscv_debug_op</div><div class="ttdef"><b>Definition:</b> riscv.h:132</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__mem__access__req"><div class="ttname"><a href="riscv_8h.html#structt__riscv__mem__access__req">t_riscv_mem_access_req</a></div><div class="ttdef"><b>Definition:</b> riscv.h:34</div></div>
<div class="ttc" id="riscv_8h_html_aa46ae292b7960003a0f7c5040f85e55b"><div class="ttname"><a href="riscv_8h.html#aa46ae292b7960003a0f7c5040f85e55b">t_riscv_fetch_resp::error</a></div><div class="ttdeci">bit error</div><div class="ttdef"><b>Definition:</b> riscv.h:115</div></div>
<div class="ttc" id="riscv_8h_html_aa7f55be63087f309af34242c3c733903"><div class="ttname"><a href="riscv_8h.html#aa7f55be63087f309af34242c3c733903">t_riscv_irqs::nmi</a></div><div class="ttdeci">bit nmi</div><div class="ttdef"><b>Definition:</b> riscv.h:78</div></div>
<div class="ttc" id="riscv_8h_html_a86748713aa2d8db2e003211545bb4ef9a855e9fe5723c16bb620440eb1184b864"><div class="ttname"><a href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9a855e9fe5723c16bb620440eb1184b864">rv_debug_execute</a></div><div class="ttdef"><b>Definition:</b> riscv.h:137</div></div>
<div class="ttc" id="riscv_8h_html_a7c75e24a2e1c4fa14075f1a4d347164d"><div class="ttname"><a href="riscv_8h.html#a7c75e24a2e1c4fa14075f1a4d347164d">t_riscv_config::unaligned_mem</a></div><div class="ttdeci">bit unaligned_mem</div><div class="ttdef"><b>Definition:</b> riscv.h:127</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__pipeline__debug__control"><div class="ttname"><a href="riscv_8h.html#structt__riscv__pipeline__debug__control">t_riscv_pipeline_debug_control</a></div><div class="ttdef"><b>Definition:</b> riscv.h:175</div></div>
<div class="ttc" id="riscv_8h_html_aeaec5a84a6645fb8cc62113e5add6db4"><div class="ttname"><a href="riscv_8h.html#aeaec5a84a6645fb8cc62113e5add6db4">t_riscv_debug_resp</a></div><div class="ttdeci">bit t_riscv_debug_resp</div><div class="ttdef"><b>Definition:</b> riscv.h:141</div></div>
<div class="ttc" id="riscv_8h_html_a86748713aa2d8db2e003211545bb4ef9afe24422a6a6a8c36c2367df35022babe"><div class="ttname"><a href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9afe24422a6a6a8c36c2367df35022babe">rv_debug_set_requests</a></div><div class="ttdef"><b>Definition:</b> riscv.h:133</div></div>
<div class="ttc" id="riscv_8h_html_a86604f3b5194dd7afad3cdab8a34ccff"><div class="ttname"><a href="riscv_8h.html#a86604f3b5194dd7afad3cdab8a34ccff">t_riscv_fetch_resp::data</a></div><div class="ttdeci">bit[32] data</div><div class="ttdef"><b>Definition:</b> riscv.h:113</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__irqs"><div class="ttname"><a href="riscv_8h.html#structt__riscv__irqs">t_riscv_irqs</a></div><div class="ttdef"><b>Definition:</b> riscv.h:77</div></div>
<div class="ttc" id="riscv_8h_html_afd3a05ced483d40047a0695abdf29833"><div class="ttname"><a href="riscv_8h.html#afd3a05ced483d40047a0695abdf29833">t_riscv_fetch_req::flush</a></div><div class="ttdeci">bit flush</div><div class="ttdef"><b>Definition:</b> riscv.h:103</div></div>
<div class="ttc" id="riscv_8h_html_aa94995fc576a074604821daeb858e216"><div class="ttname"><a href="riscv_8h.html#aa94995fc576a074604821daeb858e216">t_riscv_fetch_resp::tag</a></div><div class="ttdeci">t_riscv_fetch_tag tag</div><div class="ttdef"><b>Definition:</b> riscv.h:116</div></div>
<div class="ttc" id="riscv_8h_html_a581ee7c9a6eb64003be8b156535c5185"><div class="ttname"><a href="riscv_8h.html#a581ee7c9a6eb64003be8b156535c5185">t_riscv_pipeline_debug_response::exec_valid</a></div><div class="ttdeci">bit exec_valid</div><div class="ttdef"><b>Definition:</b> riscv.h:186</div></div>
<div class="ttc" id="riscv_8h_html_a86748713aa2d8db2e003211545bb4ef9aea44e304b0ed3a176b53d56053b47a7e"><div class="ttname"><a href="riscv_8h.html#a86748713aa2d8db2e003211545bb4ef9aea44e304b0ed3a176b53d56053b47a7e">rv_debug_acknowledge</a></div><div class="ttdef"><b>Definition:</b> riscv.h:136</div></div>
<div class="ttc" id="riscv_8h_html_a04231d91fa1b7d520fa40fa0dd76ad49"><div class="ttname"><a href="riscv_8h.html#a04231d91fa1b7d520fa40fa0dd76ad49">t_riscv_fetch_resp::valid</a></div><div class="ttdeci">bit valid</div><div class="ttdef"><b>Definition:</b> riscv.h:111</div></div>
<div class="ttc" id="riscv_8h_html_a6c639d48cab6d0b2013514b0cd965b64ac28410d2bdd9d6503e87215cef73dcc0"><div class="ttname"><a href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64ac28410d2bdd9d6503e87215cef73dcc0">rv_mode_user</a></div><div class="ttdef"><b>Definition:</b> riscv.h:90</div></div>
<div class="ttc" id="riscv_8h_html_a4dfa6d88954a890a793870e7413723d4"><div class="ttname"><a href="riscv_8h.html#a4dfa6d88954a890a793870e7413723d4">t_riscv_irqs::mtip</a></div><div class="ttdeci">bit mtip</div><div class="ttdef"><b>Definition:</b> riscv.h:82</div></div>
<div class="ttc" id="riscv_8h_html_a86b41830d29ebf157315b279cf69966a"><div class="ttname"><a href="riscv_8h.html#a86b41830d29ebf157315b279cf69966a">t_riscv_config::i32m_fuse</a></div><div class="ttdeci">bit i32m_fuse</div><div class="ttdef"><b>Definition:</b> riscv.h:125</div></div>
<div class="ttc" id="riscv_8h_html_af7108faa85c799d8b339f8c2f99ddede"><div class="ttname"><a href="riscv_8h.html#af7108faa85c799d8b339f8c2f99ddede">t_riscv_mem_access_req::write_data</a></div><div class="ttdeci">bit[32] write_data</div><div class="ttdef"><b>Definition:</b> riscv.h:39</div></div>
<div class="ttc" id="riscv_8h_html_a00f0bda15202d5478d1f6b5a97304342"><div class="ttname"><a href="riscv_8h.html#a00f0bda15202d5478d1f6b5a97304342">t_riscv_fetch_tag</a></div><div class="ttdeci">bit[2] t_riscv_fetch_tag</div><div class="ttdef"><b>Definition:</b> riscv.h:109</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__config"><div class="ttname"><a href="riscv_8h.html#structt__riscv__config">t_riscv_config</a></div><div class="ttdef"><b>Definition:</b> riscv.h:121</div></div>
<div class="ttc" id="riscv_8h_html_a6c639d48cab6d0b2013514b0cd965b64aba432def96f2b6d7e503589203c061aa"><div class="ttname"><a href="riscv_8h.html#a6c639d48cab6d0b2013514b0cd965b64aba432def96f2b6d7e503589203c061aa">rv_mode_supervisor</a></div><div class="ttdef"><b>Definition:</b> riscv.h:91</div></div>
<div class="ttc" id="riscv_8h_html_a400bcf64ef8fa6dd25107f39fcdbc252"><div class="ttname"><a href="riscv_8h.html#a400bcf64ef8fa6dd25107f39fcdbc252">t_riscv_pipeline_debug_response::exec_dret</a></div><div class="ttdeci">bit exec_dret</div><div class="ttdef"><b>Definition:</b> riscv.h:188</div></div>
<div class="ttc" id="riscv_8h_html_a29a3a523a298d103e682ccc80993396d"><div class="ttname"><a href="riscv_8h.html#a29a3a523a298d103e682ccc80993396d">t_riscv_fetch_req::address</a></div><div class="ttdeci">bit[32] address</div><div class="ttdef"><b>Definition:</b> riscv.h:100</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Sep 30 2018 17:21:43 for CDL Modules by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
