// Seed: 1822656029
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wand id_3,
    input wire id_4,
    input tri id_5,
    output supply0 id_6
);
  wire id_8;
  assign id_3 = 1'b0;
  tri0 id_9;
  assign id_9 = 1;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input tri id_2,
    output tri1 id_3
);
  wor id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  logic [7:0] id_18;
  wire id_19;
  assign id_18[1] = 1'b0;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3
  );
  assign modCall_1.type_1 = 0;
  wire id_20;
  specify
    (id_21 *> id_22) = 1;
    specparam id_23 = id_6 == id_8;
  endspecify
endmodule
