[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ForeachArray/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ForeachArray/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<63> s<62> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<60> c<2> s<22> l<1:1> el<1:12>
n<> u<5> t<IntegerAtomType_Int> p<6> l<3:5> el<3:8>
n<> u<6> t<Data_type> p<16> c<5> s<15> l<3:5> el<3:8>
n<array> u<7> t<StringConst> p<14> s<13> l<3:9> el<3:14>
n<16> u<8> t<IntConst> p<9> l<3:15> el<3:17>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:15> el<3:17>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:15> el<3:17>
n<> u<11> t<Constant_expression> p<12> c<10> l<3:15> el<3:17>
n<> u<12> t<Unpacked_dimension> p<13> c<11> l<3:14> el<3:18>
n<> u<13> t<Variable_dimension> p<14> c<12> l<3:14> el<3:18>
n<> u<14> t<Variable_decl_assignment> p<15> c<7> l<3:9> el<3:18>
n<> u<15> t<List_of_variable_decl_assignments> p<16> c<14> l<3:9> el<3:18>
n<> u<16> t<Variable_declaration> p<17> c<6> l<3:5> el<3:19>
n<> u<17> t<Data_declaration> p<18> c<16> l<3:5> el<3:19>
n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<3:5> el<3:19>
n<> u<19> t<Module_or_generate_item_declaration> p<20> c<18> l<3:5> el<3:19>
n<> u<20> t<Module_common_item> p<21> c<19> l<3:5> el<3:19>
n<> u<21> t<Module_or_generate_item> p<22> c<20> l<3:5> el<3:19>
n<> u<22> t<Non_port_module_item> p<60> c<21> s<58> l<3:5> el<3:19>
n<array> u<23> t<StringConst> p<24> l<6:17> el<6:22>
n<> u<24> t<Ps_or_hierarchical_array_identifier> p<46> c<23> s<26> l<6:17> el<6:22>
n<i> u<25> t<StringConst> p<26> l<6:23> el<6:24>
n<> u<26> t<Loop_variables> p<46> c<25> s<44> l<6:23> el<6:24>
n<array> u<27> t<StringConst> p<28> l<7:13> el<7:18>
n<> u<28> t<Ps_or_hierarchical_identifier> p<35> c<27> s<34> l<7:13> el<7:18>
n<i> u<29> t<StringConst> p<30> l<7:19> el<7:20>
n<> u<30> t<Primary_literal> p<31> c<29> l<7:19> el<7:20>
n<> u<31> t<Primary> p<32> c<30> l<7:19> el<7:20>
n<> u<32> t<Expression> p<33> c<31> l<7:19> el<7:20>
n<> u<33> t<Bit_select> p<34> c<32> l<7:18> el<7:21>
n<> u<34> t<Select> p<35> c<33> l<7:18> el<7:21>
n<> u<35> t<Variable_lvalue> p<41> c<28> s<36> l<7:13> el<7:21>
n<> u<36> t<AssignOp_Assign> p<41> s<40> l<7:22> el<7:23>
n<i> u<37> t<StringConst> p<38> l<7:24> el<7:25>
n<> u<38> t<Primary_literal> p<39> c<37> l<7:24> el<7:25>
n<> u<39> t<Primary> p<40> c<38> l<7:24> el<7:25>
n<> u<40> t<Expression> p<41> c<39> l<7:24> el<7:25>
n<> u<41> t<Operator_assignment> p<42> c<35> l<7:13> el<7:25>
n<> u<42> t<Blocking_assignment> p<43> c<41> l<7:13> el<7:25>
n<> u<43> t<Statement_item> p<44> c<42> l<7:13> el<7:26>
n<> u<44> t<Statement> p<46> c<43> l<7:13> el<7:26>
n<> u<45> t<FOREACH> p<46> s<24> l<6:9> el<6:16>
n<> u<46> t<Loop_statement> p<47> c<45> l<6:9> el<7:26>
n<> u<47> t<Statement_item> p<48> c<46> l<6:9> el<7:26>
n<> u<48> t<Statement> p<49> c<47> l<6:9> el<7:26>
n<> u<49> t<Statement_or_null> p<51> c<48> s<50> l<6:9> el<7:26>
n<> u<50> t<END> p<51> l<8:5> el<8:8>
n<> u<51> t<Seq_block> p<52> c<49> l<5:13> el<8:8>
n<> u<52> t<Statement_item> p<53> c<51> l<5:13> el<8:8>
n<> u<53> t<Statement> p<54> c<52> l<5:13> el<8:8>
n<> u<54> t<Statement_or_null> p<55> c<53> l<5:13> el<8:8>
n<> u<55> t<Initial_construct> p<56> c<54> l<5:5> el<8:8>
n<> u<56> t<Module_common_item> p<57> c<55> l<5:5> el<8:8>
n<> u<57> t<Module_or_generate_item> p<58> c<56> l<5:5> el<8:8>
n<> u<58> t<Non_port_module_item> p<60> c<57> s<59> l<5:5> el<8:8>
n<> u<59> t<ENDMODULE> p<60> l<10:1> el<10:10>
n<> u<60> t<Module_declaration> p<61> c<4> l<1:1> el<10:10>
n<> u<61> t<Description> p<62> c<60> l<1:1> el<10:10>
n<> u<62> t<Source_text> p<63> c<61> l<1:1> el<10:10>
n<> u<63> t<Top_level_rule> c<1> l<1:1> el<11:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ForeachArray/dut.sv:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ForeachArray/dut.sv:1:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ForeachArray/dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_typespec                                         1
array_var                                              1
assignment                                             1
begin                                                  1
bit_select                                             1
constant                                               3
design                                                 1
foreach_stmt                                           1
hier_path                                              1
initial                                                1
int_typespec                                           3
int_var                                                2
logic_net                                              2
module_inst                                            4
operation                                              1
range                                                  1
ref_obj                                                3
ref_typespec                                           6
ref_var                                                2
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_typespec                                         1
array_var                                              1
assignment                                             2
begin                                                  2
bit_select                                             2
constant                                               3
design                                                 1
foreach_stmt                                           2
hier_path                                              1
initial                                                2
int_typespec                                           3
int_var                                                3
logic_net                                              2
module_inst                                            4
operation                                              1
range                                                  1
ref_obj                                                5
ref_typespec                                           8
ref_var                                                3
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForeachArray/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ForeachArray/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ForeachArray/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachArray/dut.sv, line:1:1, endln:10:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.array), line:3:9, endln:3:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachArray/dut.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.array)
      |vpiParent:
      \_logic_net: (work@dut.array), line:3:9, endln:3:14
      |vpiFullName:work@dut.array
      |vpiActual:
      \_int_typespec: , line:3:5, endln:3:18
    |vpiName:array
    |vpiFullName:work@dut.array
  |vpiNet:
  \_logic_net: (work@dut.i), line:7:19, endln:7:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachArray/dut.sv, line:1:1, endln:10:10
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiProcess:
  \_initial: , line:5:5, endln:8:8
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachArray/dut.sv, line:1:1, endln:10:10
    |vpiStmt:
    \_begin: (work@dut), line:5:13, endln:8:8
      |vpiParent:
      \_initial: , line:5:5, endln:8:8
      |vpiFullName:work@dut
      |vpiStmt:
      \_foreach_stmt: (work@dut), line:6:9, endln:6:16
        |vpiParent:
        \_begin: (work@dut), line:5:13, endln:8:8
        |vpiFullName:work@dut
        |vpiVariables:
        \_ref_var: (work@dut.array), line:6:17, endln:6:22
          |vpiParent:
          \_foreach_stmt: (work@dut), line:6:9, endln:6:16
          |vpiTypespec:
          \_ref_typespec: (work@dut.array)
            |vpiParent:
            \_ref_var: (work@dut.array), line:6:17, endln:6:22
            |vpiFullName:work@dut.array
            |vpiActual:
            \_array_typespec: 
          |vpiName:array
          |vpiFullName:work@dut.array
        |vpiLoopVars:
        \_int_var: (work@dut.i), line:6:23, endln:6:24
          |vpiParent:
          \_foreach_stmt: (work@dut), line:6:9, endln:6:16
          |vpiTypespec:
          \_ref_typespec: (work@dut.i)
            |vpiParent:
            \_int_var: (work@dut.i), line:6:23, endln:6:24
            |vpiFullName:work@dut.i
            |vpiActual:
            \_int_typespec: , line:3:5, endln:3:8
          |vpiName:i
          |vpiFullName:work@dut.i
        |vpiStmt:
        \_assignment: , line:7:13, endln:7:25
          |vpiParent:
          \_foreach_stmt: (work@dut), line:6:9, endln:6:16
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@dut.i), line:7:24, endln:7:25
            |vpiParent:
            \_assignment: , line:7:13, endln:7:25
            |vpiName:i
            |vpiFullName:work@dut.i
            |vpiActual:
            \_int_var: (work@dut.i), line:6:23, endln:6:24
          |vpiLhs:
          \_bit_select: (work@dut.array), line:7:13, endln:7:21
            |vpiParent:
            \_assignment: , line:7:13, endln:7:25
            |vpiName:array
            |vpiFullName:work@dut.array
            |vpiIndex:
            \_ref_obj: (work@dut.i), line:7:19, endln:7:20
              |vpiParent:
              \_bit_select: (work@dut.array), line:7:13, endln:7:21
              |vpiName:i
              |vpiFullName:work@dut.i
              |vpiActual:
              \_int_var: (work@dut.i), line:6:23, endln:6:24
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachArray/dut.sv, line:1:1, endln:10:10
  |vpiName:work@dut
  |vpiVariables:
  \_array_var: (work@dut.array), line:3:9, endln:3:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachArray/dut.sv, line:1:1, endln:10:10
    |vpiSize:16
    |vpiTypespec:
    \_ref_typespec: (work@dut.array)
      |vpiParent:
      \_array_var: (work@dut.array), line:3:9, endln:3:14
      |vpiFullName:work@dut.array
      |vpiActual:
      \_array_typespec: 
    |vpiName:array
    |vpiFullName:work@dut.array
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:3:15, endln:3:17
      |vpiParent:
      \_array_var: (work@dut.array), line:3:9, endln:3:14
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:3:15, endln:3:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:3:15, endln:3:17
        |vpiParent:
        \_range: , line:3:15, endln:3:17
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:3:15, endln:3:17
          |vpiParent:
          \_operation: , line:3:15, endln:3:17
          |vpiDecompile:16
          |vpiSize:64
          |UINT:16
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiReg:
    \_int_var: (work@dut.array), line:3:9, endln:3:14
      |vpiParent:
      \_array_var: (work@dut.array), line:3:9, endln:3:14
      |vpiTypespec:
      \_ref_typespec: (work@dut.array)
        |vpiParent:
        \_int_var: (work@dut.array), line:3:9, endln:3:14
        |vpiFullName:work@dut.array
        |vpiActual:
        \_int_typespec: , line:3:5, endln:3:8
      |vpiFullName:work@dut.array
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:5:5, endln:8:8
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachArray/dut.sv, line:1:1, endln:10:10
    |vpiStmt:
    \_begin: (work@dut), line:5:13, endln:8:8
      |vpiParent:
      \_initial: , line:5:5, endln:8:8
      |vpiFullName:work@dut
      |vpiStmt:
      \_foreach_stmt: (work@dut), line:6:9, endln:6:16
        |vpiParent:
        \_begin: (work@dut), line:5:13, endln:8:8
        |vpiFullName:work@dut
        |vpiVariables:
        \_ref_var: (work@dut.array), line:6:17, endln:6:22
          |vpiParent:
          \_foreach_stmt: (work@dut), line:6:9, endln:6:16
          |vpiTypespec:
          \_ref_typespec: (work@dut.array)
            |vpiParent:
            \_ref_var: (work@dut.array), line:6:17, endln:6:22
            |vpiFullName:work@dut.array
            |vpiActual:
            \_array_typespec: 
          |vpiName:array
          |vpiFullName:work@dut.array
          |vpiActual:
          \_array_var: (work@dut.array), line:3:9, endln:3:14
        |vpiLoopVars:
        \_int_var: (work@dut.i), line:6:23, endln:6:24
          |vpiParent:
          \_foreach_stmt: (work@dut), line:6:9, endln:6:16
          |vpiTypespec:
          \_ref_typespec: (work@dut.i)
            |vpiParent:
            \_int_var: (work@dut.i), line:6:23, endln:6:24
            |vpiFullName:work@dut.i
            |vpiActual:
            \_int_typespec: , line:3:5, endln:3:8
          |vpiName:i
          |vpiFullName:work@dut.i
        |vpiStmt:
        \_assignment: , line:7:13, endln:7:25
          |vpiParent:
          \_foreach_stmt: (work@dut), line:6:9, endln:6:16
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@dut.i), line:7:24, endln:7:25
            |vpiParent:
            \_assignment: , line:7:13, endln:7:25
            |vpiName:i
            |vpiFullName:work@dut.i
            |vpiActual:
            \_int_var: (work@dut.i), line:6:23, endln:6:24
          |vpiLhs:
          \_bit_select: (work@dut.array), line:7:13, endln:7:21
            |vpiParent:
            \_assignment: , line:7:13, endln:7:25
            |vpiName:array
            |vpiFullName:work@dut.array
            |vpiActual:
            \_array_var: (work@dut.array), line:3:9, endln:3:14
            |vpiIndex:
            \_ref_obj: (work@dut.i), line:7:19, endln:7:20
              |vpiParent:
              \_bit_select: (work@dut.array), line:7:13, endln:7:21
              |vpiName:i
              |vpiFullName:work@dut.i
              |vpiActual:
              \_int_var: (work@dut.i), line:6:23, endln:6:24
\_weaklyReferenced:
\_int_typespec: , line:3:5, endln:3:8
  |vpiParent:
  \_int_var: (work@dut.array), line:3:9, endln:3:14
  |vpiSigned:1
\_array_typespec: 
\_int_typespec: , line:3:5, endln:3:18
  |vpiSigned:1
\_int_typespec: , line:3:5, endln:3:8
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/ForeachArray/dut.sv | ${SURELOG_DIR}/build/regression/ForeachArray/roundtrip/dut_000.sv | 3 | 10 |
============================== End RoundTrip Results ==============================
