<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3325" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3325{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3325{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3325{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3325{left:91px;bottom:1088px;letter-spacing:-0.12px;}
#t5_3325{left:91px;bottom:1069px;letter-spacing:-0.12px;}
#t6_3325{left:118px;bottom:1051px;letter-spacing:-0.11px;}
#t7_3325{left:118px;bottom:1033px;letter-spacing:-0.1px;}
#t8_3325{left:146px;bottom:1014px;letter-spacing:-0.11px;}
#t9_3325{left:146px;bottom:996px;letter-spacing:-0.12px;}
#ta_3325{left:146px;bottom:978px;letter-spacing:-0.11px;}
#tb_3325{left:173px;bottom:959px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tc_3325{left:173px;bottom:941px;letter-spacing:-0.11px;}
#td_3325{left:146px;bottom:923px;}
#te_3325{left:118px;bottom:904px;}
#tf_3325{left:118px;bottom:886px;letter-spacing:-0.1px;}
#tg_3325{left:146px;bottom:868px;letter-spacing:-0.12px;}
#th_3325{left:146px;bottom:849px;letter-spacing:-0.12px;}
#ti_3325{left:146px;bottom:831px;letter-spacing:-0.12px;}
#tj_3325{left:146px;bottom:813px;letter-spacing:-0.14px;}
#tk_3325{left:118px;bottom:794px;}
#tl_3325{left:91px;bottom:776px;}
#tm_3325{left:91px;bottom:758px;letter-spacing:-0.12px;}
#tn_3325{left:91px;bottom:739px;letter-spacing:-0.11px;}
#to_3325{left:70px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#tp_3325{left:70px;bottom:680px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tq_3325{left:70px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_3325{left:70px;bottom:639px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ts_3325{left:70px;bottom:622px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_3325{left:70px;bottom:605px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#tu_3325{left:70px;bottom:537px;letter-spacing:0.16px;}
#tv_3325{left:151px;bottom:537px;letter-spacing:0.21px;word-spacing:0.02px;}
#tw_3325{left:70px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_3325{left:70px;bottom:495px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#ty_3325{left:70px;bottom:478px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tz_3325{left:70px;bottom:461px;letter-spacing:-0.13px;}
#t10_3325{left:70px;bottom:403px;letter-spacing:0.13px;}
#t11_3325{left:152px;bottom:403px;letter-spacing:0.14px;word-spacing:0.01px;}
#t12_3325{left:70px;bottom:379px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t13_3325{left:70px;bottom:362px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_3325{left:698px;bottom:369px;}
#t15_3325{left:713px;bottom:362px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t16_3325{left:70px;bottom:345px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t17_3325{left:70px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t18_3325{left:70px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t19_3325{left:70px;bottom:295px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1a_3325{left:70px;bottom:278px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1b_3325{left:70px;bottom:261px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t1c_3325{left:70px;bottom:203px;letter-spacing:0.13px;}
#t1d_3325{left:152px;bottom:203px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1e_3325{left:70px;bottom:179px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1f_3325{left:70px;bottom:162px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t1g_3325{left:70px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t1h_3325{left:70px;bottom:128px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t1i_3325{left:70px;bottom:111px;letter-spacing:-0.15px;word-spacing:-0.48px;}

.s1_3325{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3325{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3325{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_3325{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3325{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3325{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3325{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3325" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3325Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3325" style="-webkit-user-select: none;"><object width="935" height="1210" data="3325/3325.svg" type="image/svg+xml" id="pdf3325" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3325" class="t s1_3325">Vol. 3A </span><span id="t2_3325" class="t s1_3325">9-49 </span>
<span id="t3_3325" class="t s2_3325">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3325" class="t s3_3325">CoreProcessorMask[0] = ProcessorMask; </span>
<span id="t5_3325" class="t s3_3325">For (ProcessorNum = 1; ProcessorNum &lt; NumStartedLPs; ProcessorNum++) { </span>
<span id="t6_3325" class="t s3_3325">ProcessorMask &lt;&lt; = 1; </span>
<span id="t7_3325" class="t s3_3325">For (i=0; i &lt; CoreNum; i++) { </span>
<span id="t8_3325" class="t s3_3325">// we may be comparing bit-fields of logical processors residing in different </span>
<span id="t9_3325" class="t s3_3325">// packages, the code below assume package symmetry </span>
<span id="ta_3325" class="t s3_3325">If ((PackageID[ProcessorNum] | CoreID[ProcessorNum]) = CoreIDBucket[i]) { </span>
<span id="tb_3325" class="t s3_3325">CoreProcessorMask[i] |= ProcessorMask; </span>
<span id="tc_3325" class="t s3_3325">Break; // found in existing bucket, skip to next iteration </span>
<span id="td_3325" class="t s3_3325">} </span>
<span id="te_3325" class="t s3_3325">} </span>
<span id="tf_3325" class="t s3_3325">if (i = CoreNum) { </span>
<span id="tg_3325" class="t s3_3325">//Did not match any bucket, start new bucket </span>
<span id="th_3325" class="t s3_3325">CoreIDBucket[i] = PackageID[ProcessorNum] | CoreID[ProcessorNum]; </span>
<span id="ti_3325" class="t s3_3325">CoreProcessorMask[i] = ProcessorMask; </span>
<span id="tj_3325" class="t s3_3325">CoreNum++; </span>
<span id="tk_3325" class="t s3_3325">} </span>
<span id="tl_3325" class="t s3_3325">} </span>
<span id="tm_3325" class="t s3_3325">// CoreNum has the number of cores started in the OS </span>
<span id="tn_3325" class="t s3_3325">// CoreProcessorMask[] array has the processor set of each core </span>
<span id="to_3325" class="t s4_3325">Other processor relationships such as processor mask of sibling cores can be computed from set operations of the </span>
<span id="tp_3325" class="t s4_3325">PackageProcessorMask[] and CoreProcessorMask[]. </span>
<span id="tq_3325" class="t s4_3325">The algorithm shown above can be adapted to work with earlier generations of single-core IA-32 processors that </span>
<span id="tr_3325" class="t s4_3325">support Intel Hyper-Threading Technology and in situations that the deterministic cache parameter leaf is not </span>
<span id="ts_3325" class="t s4_3325">supported (provided CPUID supports initial APIC ID). A reference code example is available (see Intel® 64 Archi- </span>
<span id="tt_3325" class="t s4_3325">tecture Processor Topology Enumeration Technical Paper). </span>
<span id="tu_3325" class="t s5_3325">9.10 </span><span id="tv_3325" class="t s5_3325">MANAGEMENT OF IDLE AND BLOCKED CONDITIONS </span>
<span id="tw_3325" class="t s4_3325">When a logical processor in an MP system (including multi-core processor or processors supporting Intel Hyper- </span>
<span id="tx_3325" class="t s4_3325">Threading Technology) is idle (no work to do) or blocked (on a lock or semaphore), additional management of the </span>
<span id="ty_3325" class="t s4_3325">core execution engine resource can be accomplished by using the HLT (halt), PAUSE, or the MONITOR/MWAIT </span>
<span id="tz_3325" class="t s4_3325">instructions. </span>
<span id="t10_3325" class="t s6_3325">9.10.1 </span><span id="t11_3325" class="t s6_3325">HLT Instruction </span>
<span id="t12_3325" class="t s4_3325">The HLT instruction stops the execution of the logical processor on which it is executed and places it in a halted </span>
<span id="t13_3325" class="t s4_3325">state until further notice (see the description of the HLT instruction in Chapter 3 of the Intel </span>
<span id="t14_3325" class="t s7_3325">® </span>
<span id="t15_3325" class="t s4_3325">64 and IA-32 Archi- </span>
<span id="t16_3325" class="t s4_3325">tectures Software Developer’s Manual, Volume 2A). When a logical processor is halted, active logical processors </span>
<span id="t17_3325" class="t s4_3325">continue to have full access to the shared resources within the physical package. Here shared resources that were </span>
<span id="t18_3325" class="t s4_3325">being used by the halted logical processor become available to active logical processors, allowing them to execute </span>
<span id="t19_3325" class="t s4_3325">at greater efficiency. When the halted logical processor resumes execution, shared resources are again shared </span>
<span id="t1a_3325" class="t s4_3325">among all active logical processors. (See Section 9.10.6.3, “Halt Idle Logical Processors,” for more information </span>
<span id="t1b_3325" class="t s4_3325">about using the HLT instruction with processors supporting Intel Hyper-Threading Technology.) </span>
<span id="t1c_3325" class="t s6_3325">9.10.2 </span><span id="t1d_3325" class="t s6_3325">PAUSE Instruction </span>
<span id="t1e_3325" class="t s4_3325">The PAUSE instruction can improves the performance of processors supporting Intel Hyper-Threading Technology </span>
<span id="t1f_3325" class="t s4_3325">when executing “spin-wait loops” and other routines where one thread is accessing a shared lock or semaphore in </span>
<span id="t1g_3325" class="t s4_3325">a tight polling loop. When executing a spin-wait loop, the processor can suffer a severe performance penalty when </span>
<span id="t1h_3325" class="t s4_3325">exiting the loop because it detects a possible memory order violation and flushes the core processor’s pipeline. The </span>
<span id="t1i_3325" class="t s4_3325">PAUSE instruction provides a hint to the processor that the code sequence is a spin-wait loop. The processor uses </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
