

================================================================
== Synthesis Summary Report of 'tiled_conv'
================================================================
+ General Information: 
    * Date:           Fri Mar 17 13:50:49 2023
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        proj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------------------------+------+------+------------+-----------+----------+------------+------+----------+---------+---------+-----------+------------+-----+
    |                                        Modules                                       | Issue|      |  Latency   |  Latency  | Iteration|            | Trip |          |         |         |           |            |     |
    |                                        & Loops                                       | Type | Slack|  (cycles)  |    (ns)   |  Latency |  Interval  | Count| Pipelined|  BRAM   |   DSP   |     FF    |     LUT    | URAM|
    +--------------------------------------------------------------------------------------+------+------+------------+-----------+----------+------------+------+----------+---------+---------+-----------+------------+-----+
    |+ tiled_conv                                                                          |     -|  0.00|  2561548289|  2.562e+10|         -|  2561548290|     -|        no|  11 (3%)|  10 (4%)|  5421 (5%)|  8514 (16%)|    -|
    | o TILE_ROW_TILE_COL_TILE_DEPTH                                                       |     -|  7.30|  2561548288|  2.562e+10|    312689|           -|  8192|        no|        -|        -|          -|           -|    -|
    |  + tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH     |     -|  0.00|        7189|  7.189e+04|         -|        7189|     -|        no|        -|  1 (~0%)|  750 (~0%)|    791 (1%)|    -|
    |   o INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH                        |     -|  7.30|        7187|  7.187e+04|        13|           1|  7176|       yes|        -|        -|          -|           -|    -|
    |  + tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH    |     -|  0.00|         592|  5.920e+03|         -|         592|     -|        no|        -|        -|   98 (~0%)|   466 (~0%)|    -|
    |   o WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH                       |     -|  7.30|         590|  5.900e+03|         4|           1|   588|       yes|        -|        -|          -|           -|    -|
    |  + tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3               |     -|  0.38|        1845|  1.845e+04|         -|        1845|     -|        no|        -|  1 (~0%)|   70 (~0%)|   241 (~0%)|    -|
    |   o VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3                                  |     -|  7.30|        1843|  1.843e+04|         5|           1|  1840|       yes|        -|        -|          -|           -|    -|
    |  + tiled_conv_Pipeline_BIAS                                                          |     -|  0.00|           7|     70.000|         -|           7|     -|        no|        -|        -|   93 (~0%)|   105 (~0%)|    -|
    |   o BIAS                                                                             |     -|  7.30|           5|     50.000|         3|           1|     4|       yes|        -|        -|          -|           -|    -|
    |  + tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |     -|  0.00|        1862|  1.862e+04|         -|        1862|     -|        no|        -|   3 (1%)|  1256 (1%)|   1537 (2%)|    -|
    |   o OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH                     |     -|  7.30|        1860|  1.860e+04|        22|           1|  1840|       yes|        -|        -|          -|           -|    -|
    |  o VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6                                   |     -|  7.30|      301760|  3.018e+06|       164|           -|  1840|        no|        -|        -|          -|           -|    -|
    |   + tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9              |     -|  0.32|         156|  1.560e+03|         -|         156|     -|        no|        -|  2 (~0%)|  364 (~0%)|    612 (1%)|    -|
    |    o VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9                                 |     -|  7.30|         154|  1.540e+03|         9|           1|   147|       yes|        -|        -|          -|           -|    -|
    +--------------------------------------------------------------------------------------+------+------+------------+-----------+----------+------------+------+----------+---------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_fm  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_wt  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| Interface     | Register             | Offset | Width | Access | Description                       | Bit Fields                                                           |
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                 | 0x00   | 32    | RW     | Control signals                   | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                 | 0x04   | 32    | RW     | Global Interrupt Enable Register  | 0=Enable                                                             |
| s_axi_control | IP_IER               | 0x08   | 32    | RW     | IP Interrupt Enable Register      | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR               | 0x0c   | 32    | RW     | IP Interrupt Status Register      | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_feature_map_1  | 0x10   | 32    | W      | Data signal of input_feature_map  |                                                                      |
| s_axi_control | input_feature_map_2  | 0x14   | 32    | W      | Data signal of input_feature_map  |                                                                      |
| s_axi_control | layer_weights_1      | 0x1c   | 32    | W      | Data signal of layer_weights      |                                                                      |
| s_axi_control | layer_weights_2      | 0x20   | 32    | W      | Data signal of layer_weights      |                                                                      |
| s_axi_control | layer_bias_1         | 0x28   | 32    | W      | Data signal of layer_bias         |                                                                      |
| s_axi_control | layer_bias_2         | 0x2c   | 32    | W      | Data signal of layer_bias         |                                                                      |
| s_axi_control | output_feature_map_1 | 0x34   | 32    | W      | Data signal of output_feature_map |                                                                      |
| s_axi_control | output_feature_map_2 | 0x38   | 32    | W      | Data signal of output_feature_map |                                                                      |
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+--------------------------------------+
| Argument           | Direction | Datatype                             |
+--------------------+-----------+--------------------------------------+
| input_feature_map  | inout     | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>* |
| layer_weights      | in        | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>* |
| layer_bias         | in        | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>* |
| output_feature_map | inout     | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>* |
+--------------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+--------------------+---------------+-----------+----------+------------------------------------------------+
| Argument           | HW Interface  | HW Type   | HW Usage | HW Info                                        |
+--------------------+---------------+-----------+----------+------------------------------------------------+
| input_feature_map  | m_axi_fm      | interface |          |                                                |
| input_feature_map  | s_axi_control | register  | offset   | name=input_feature_map_1 offset=0x10 range=32  |
| input_feature_map  | s_axi_control | register  | offset   | name=input_feature_map_2 offset=0x14 range=32  |
| layer_weights      | m_axi_wt      | interface |          |                                                |
| layer_weights      | s_axi_control | register  | offset   | name=layer_weights_1 offset=0x1c range=32      |
| layer_weights      | s_axi_control | register  | offset   | name=layer_weights_2 offset=0x20 range=32      |
| layer_bias         | m_axi_wt      | interface |          |                                                |
| layer_bias         | s_axi_control | register  | offset   | name=layer_bias_1 offset=0x28 range=32         |
| layer_bias         | s_axi_control | register  | offset   | name=layer_bias_2 offset=0x2c range=32         |
| output_feature_map | m_axi_fm      | interface |          |                                                |
| output_feature_map | s_axi_control | register  | offset   | name=output_feature_map_1 offset=0x34 range=32 |
| output_feature_map | s_axi_control | register  | offset   | name=output_feature_map_2 offset=0x38 range=32 |
+--------------------+---------------+-----------+----------+------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-------------------+-----------+--------+-------+----------------+
| HW Interface | Loop              | Direction | Length | Width | Location       |
+--------------+-------------------+-----------+--------+-------+----------------+
| m_axi_wt     | WEIGHT_KERNEL_NUM | read      | 588    | 16    | utils.cpp:76:5 |
| m_axi_wt     | BIAS              | read      | 4      | 16    | utils.cpp:94:5 |
+--------------+-------------------+-----------+--------+-------+----------------+

* Inferred Bursts and Widening Missed
+--------------+--------------------+---------------------+-------------------------------------------------------------------------------------------------------+------------+------------------+
| HW Interface | Variable           | Loop                | Problem                                                                                               | Resolution | Location         |
+--------------+--------------------+---------------------+-------------------------------------------------------------------------------------------------------+------------+------------------+
| m_axi_fm     | input_feature_map  | INPUT_BUFFER_WIDTH  | Access load is in the conditional branch                                                              | 214-232    | utils.cpp:39:13  |
| m_axi_fm     | output_feature_map | OUTPUT_BUFFER_WIDTH | Access store is in the conditional branch                                                             | 214-232    | utils.cpp:128:13 |
| m_axi_fm     | output_feature_map | OUTPUT_BUFFER_WIDTH | Access store is in the conditional branch                                                             | 214-232    | utils.cpp:128:13 |
| m_axi_wt     | layer_weights      |                     | Access is clobbered by load                                                                           | 214-231    | utils.cpp:76:5   |
| m_axi_wt     | layer_bias         |                     | Access is clobbered by load                                                                           | 214-231    | utils.cpp:94:5   |
| m_axi_wt     | layer_bias         | BIAS                | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | utils.cpp:94:5   |
| m_axi_wt     | layer_weights      | WEIGHT_KERNEL_WIDTH | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | utils.cpp:85:14  |
+--------------+--------------------+---------------------+-------------------------------------------------------------------------------------------------------+------------+------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                                                | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + tiled_conv                                                                        | 10  |        |             |     |        |         |
|   add_ln50_1_fu_552_p2                                                              | -   |        | add_ln50_1  | add | fabric | 0       |
|   add_ln133_fu_562_p2                                                               | -   |        | add_ln133   | add | fabric | 0       |
|   add_ln43_2_fu_582_p2                                                              | -   |        | add_ln43_2  | add | fabric | 0       |
|   add_ln43_fu_594_p2                                                                | -   |        | add_ln43    | add | fabric | 0       |
|   mul_5ns_6ns_9_1_1_U58                                                             | -   |        | p_mid2256   | mul | auto   | 0       |
|   mac_muladd_5ns_6ns_3s_11_4_1_U61                                                  | 1   |        | p_mid2258_v | mul | dsp48  | 3       |
|   mac_muladd_5ns_6ns_3s_11_4_1_U61                                                  | 1   |        | p_mid2258   | add | dsp48  | 3       |
|   add_ln46_fu_688_p2                                                                | -   |        | add_ln46    | add | fabric | 0       |
|   add_ln50_fu_756_p2                                                                | -   |        | add_ln50    | add | fabric | 0       |
|   add_ln133_1_fu_773_p2                                                             | -   |        | add_ln133_1 | add | fabric | 0       |
|   add_ln54_fu_824_p2                                                                | -   |        | add_ln54    | add | fabric | 0       |
|   mul_mul_5ns_11ns_16_4_1_U62                                                       | 1   |        | mul_ln54    | mul | dsp48  | 3       |
|   add_ln54_1_fu_832_p2                                                              | -   |        | add_ln54_1  | add | fabric | 0       |
|   add_ln38_1_fu_934_p2                                                              | -   |        | add_ln38_1  | add | fabric | 0       |
|   add_ln38_fu_940_p2                                                                | -   |        | add_ln38    | add | fabric | 0       |
|   sub_ln1319_fu_1254_p2                                                             | -   |        | sub_ln1319  | sub | fabric | 0       |
|   mac_muladd_3ns_5ns_5ns_8_4_1_U63                                                  | 1   |        | empty_41    | mul | dsp48  | 3       |
|   add_ln40_fu_1024_p2                                                               | -   |        | add_ln40    | add | fabric | 0       |
|   add_ln40_1_fu_1030_p2                                                             | -   |        | add_ln40_1  | add | fabric | 0       |
|   mac_muladd_3ns_5ns_5ns_8_4_1_U63                                                  | 1   |        | empty_43    | add | dsp48  | 3       |
|   add_ln859_fu_1268_p2                                                              | -   |        | add_ln859   | add | fabric | 0       |
|   add_ln1696_fu_1273_p2                                                             | -   |        | add_ln1696  | add | fabric | 0       |
|   add_ln41_fu_1074_p2                                                               | -   |        | add_ln41    | add | fabric | 0       |
|   add_ln41_1_fu_1080_p2                                                             | -   |        | add_ln41_1  | add | fabric | 0       |
|   add_ln40_2_fu_1086_p2                                                             | -   |        | add_ln40_2  | add | fabric | 0       |
|   add_ln52_fu_1140_p2                                                               | -   |        | add_ln52    | add | fabric | 0       |
|   add_ln46_2_fu_1145_p2                                                             | -   |        | add_ln46_2  | add | fabric | 0       |
|  + tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH    | 1   |        |             |     |        |         |
|    empty_fu_382_p2                                                                  | -   |        | empty       | add | fabric | 0       |
|    add_ln33_2_fu_233_p2                                                             | -   |        | add_ln33_2  | add | fabric | 0       |
|    add_ln33_fu_284_p2                                                               | -   |        | add_ln33    | add | fabric | 0       |
|    mul_2ns_7ns_8_1_1_U2                                                             | -   |        | mul_ln51    | mul | auto   | 0       |
|    mul_2ns_22ns_23_1_1_U1                                                           | -   |        | mul_ln33    | mul | auto   | 0       |
|    add_ln33_1_fu_513_p2                                                             | -   |        | add_ln33_1  | add | fabric | 0       |
|    add_ln36_fu_321_p2                                                               | -   |        | add_ln36    | add | fabric | 0       |
|    ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3                                          | 1   |        | add_ln51    | add | dsp48  | 3       |
|    ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3                                          | 1   |        | mul_ln36    | mul | dsp48  | 3       |
|    p_mid1_fu_417_p2                                                                 | -   |        | p_mid1      | add | fabric | 0       |
|    ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3                                          | 1   |        | add_ln51_1  | add | dsp48  | 3       |
|    add_ln50_1_fu_352_p2                                                             | -   |        | add_ln50_1  | add | fabric | 0       |
|    add_ln50_fu_469_p2                                                               | -   |        | add_ln50    | add | fabric | 0       |
|    add_ln53_2_fu_521_p2                                                             | -   |        | add_ln53_2  | add | fabric | 0       |
|    add_ln39_fu_358_p2                                                               | -   |        | add_ln39    | add | fabric | 0       |
|    add_ln36_1_fu_251_p2                                                             | -   |        | add_ln36_1  | add | fabric | 0       |
|  + tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH   | 0   |        |             |     |        |         |
|    add_ln76_1_fu_184_p2                                                             | -   |        | add_ln76_1  | add | fabric | 0       |
|    add_ln76_fu_281_p2                                                               | -   |        | add_ln76    | add | fabric | 0       |
|    sub_ln87_fu_317_p2                                                               | -   |        | sub_ln87    | sub | fabric | 0       |
|    add_ln79_fu_338_p2                                                               | -   |        | add_ln79    | add | fabric | 0       |
|    add_ln87_fu_362_p2                                                               | -   |        | add_ln87    | add | fabric | 0       |
|    add_ln82_fu_384_p2                                                               | -   |        | add_ln82    | add | fabric | 0       |
|    add_ln85_fu_416_p2                                                               | -   |        | add_ln85    | add | fabric | 0       |
|    add_ln82_1_fu_226_p2                                                             | -   |        | add_ln82_1  | add | fabric | 0       |
|    add_ln79_1_fu_240_p2                                                             | -   |        | add_ln79_1  | add | fabric | 0       |
|  + tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3              | 1   |        |             |     |        |         |
|    add_ln30_1_fu_130_p2                                                             | -   |        | add_ln30_1  | add | fabric | 0       |
|    add_ln30_fu_142_p2                                                               | -   |        | add_ln30    | add | fabric | 0       |
|    mac_muladd_3ns_5ns_5ns_8_4_1_U26                                                 | 1   |        | mul_ln33    | mul | dsp48  | 3       |
|    add_ln31_fu_225_p2                                                               | -   |        | add_ln31    | add | fabric | 0       |
|    mac_muladd_3ns_5ns_5ns_8_4_1_U26                                                 | 1   |        | add_ln33    | add | dsp48  | 3       |
|    add_ln32_fu_252_p2                                                               | -   |        | add_ln32    | add | fabric | 0       |
|    add_ln31_1_fu_166_p2                                                             | -   |        | add_ln31_1  | add | fabric | 0       |
|  + tiled_conv_Pipeline_BIAS                                                         | 0   |        |             |     |        |         |
|    add_ln94_fu_199_p2                                                               | -   |        | add_ln94    | add | fabric | 0       |
|  + tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH | 3   |        |             |     |        |         |
|    empty_fu_307_p2                                                                  | -   |        | empty       | add | fabric | 0       |
|    mul_mul_6ns_19ns_25_4_1_U42                                                      | 1   |        | mul_ln133   | mul | dsp48  | 3       |
|    add_ln133_fu_463_p2                                                              | -   |        | add_ln133   | add | fabric | 0       |
|    empty_29_fu_471_p2                                                               | -   |        | empty_29    | add | fabric | 0       |
|    add_ln133_3_fu_594_p2                                                            | -   |        | add_ln133_3 | add | fabric | 0       |
|    grp_fu_289_p0                                                                    | -   |        | add_ln122_1 | add | fabric | 0       |
|    add_ln122_fu_319_p2                                                              | -   |        | add_ln122   | add | fabric | 0       |
|    mac_muladd_3ns_5ns_5ns_8_4_1_U43                                                 | 1   |        | mul_ln1696  | mul | dsp48  | 3       |
|    p_mid1185_fu_347_p2                                                              | -   |        | p_mid1185   | add | fabric | 0       |
|    mul_mul_6ns_19ns_25_4_1_U44                                                      | 1   |        | mul_ln133_1 | mul | dsp48  | 3       |
|    add_ln133_4_fu_510_p2                                                            | -   |        | add_ln133_4 | add | fabric | 0       |
|    add_ln133_5_fu_604_p2                                                            | -   |        | add_ln133_5 | add | fabric | 0       |
|    add_ln125_fu_413_p2                                                              | -   |        | add_ln125   | add | fabric | 0       |
|    mac_muladd_3ns_5ns_5ns_8_4_1_U43                                                 | 1   |        | add_ln1696  | add | dsp48  | 3       |
|    p_mid1172_fu_546_p2                                                              | -   |        | p_mid1172   | add | fabric | 0       |
|    add_ln133_8_fu_611_p2                                                            | -   |        | add_ln133_8 | add | fabric | 0       |
|    add_ln128_fu_444_p2                                                              | -   |        | add_ln128   | add | fabric | 0       |
|    add_ln125_1_fu_359_p2                                                            | -   |        | add_ln125_1 | add | fabric | 0       |
|  + tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9              | 2   |        |             |     |        |         |
|    empty_fu_352_p2                                                                  | -   |        | empty       | add | fabric | 0       |
|    add_ln43_fu_215_p2                                                               | -   |        | add_ln43    | add | fabric | 0       |
|    add_ln43_1_fu_230_p2                                                             | -   |        | add_ln43_1  | add | fabric | 0       |
|    mul_2ns_7ns_8_1_1_U29                                                            | -   |        | mul_ln46    | mul | auto   | 0       |
|    add_ln1319_fu_402_p2                                                             | -   |        | add_ln1319  | add | fabric | 0       |
|    add_ln44_fu_276_p2                                                               | -   |        | add_ln44    | add | fabric | 0       |
|    p_mid1116_fu_375_p2                                                              | -   |        | p_mid1116   | add | fabric | 0       |
|    ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30                                         | 1   |        | add_ln46    | add | dsp48  | 3       |
|    ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30                                         | 1   |        | mul_ln46_1  | mul | dsp48  | 3       |
|    add_ln46_1_fu_394_p2                                                             | -   |        | add_ln46_1  | add | fabric | 0       |
|    ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30                                         | 1   |        | add_ln46_2  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_29ns_29_4_1_U31                                               | 1   |        | mul_ln1393  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_29ns_29_4_1_U31                                               | 1   |        | ret_V       | add | dsp48  | 3       |
|    add_ln45_fu_304_p2                                                               | -   |        | add_ln45    | add | fabric | 0       |
|    add_ln44_1_fu_310_p2                                                             | -   |        | add_ln44_1  | add | fabric | 0       |
+-------------------------------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------+------+------+--------+----------------+---------+------+---------+
| Name               | BRAM | URAM | Pragma | Variable       | Storage | Impl | Latency |
+--------------------+------+------+--------+----------------+---------+------+---------+
| + tiled_conv       | 11   | 0    |        |                |         |      |         |
|   conv_in_buf_V_U  | 8    | -    |        | conv_in_buf_V  | ram_1p  | auto | 1       |
|   conv_wt_buf_V_U  | 1    | -    |        | conv_wt_buf_V  | ram_1p  | auto | 1       |
|   conv_out_buf_V_U | 2    | -    |        | conv_out_buf_V | ram_1p  | auto | 1       |
+--------------------+------+------+--------+----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------------+-----------------------------------------------------+
| Type      | Options                                         | Location                                            |
+-----------+-------------------------------------------------+-----------------------------------------------------+
| interface | m_axi depth=1 port=input_feature_map bundle=fm  | tiled_conv.cpp:23 in tiled_conv, input_feature_map  |
| interface | m_axi depth=1 port=layer_weights bundle=wt      | tiled_conv.cpp:24 in tiled_conv, layer_weights      |
| interface | m_axi depth=1 port=layer_bias bundle=wt         | tiled_conv.cpp:25 in tiled_conv, layer_bias         |
| interface | m_axi depth=1 port=output_feature_map bundle=fm | tiled_conv.cpp:26 in tiled_conv, output_feature_map |
| interface | s_axilite register port=return                  | tiled_conv.cpp:28 in tiled_conv, return             |
+-----------+-------------------------------------------------+-----------------------------------------------------+


