*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2004.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc.  Any reproduction, use,         *
* distribution or disclosure of this program, or any attempt to   *
* obtain a human-readable version of this program, without the    *
* express, prior written consent of Cadence Design Systems, Inc., *
* is strictly prohibited.                                         *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
* Debussy nWave is provided under license from NOVAS Software Inc.*
* nWave - A Universal Waveform Analysis Tool                      *
* Copyright (C) 1996 - 2002 by Novas Software, Inc.               *
*                                                                 *
* nlviewer is provided under license from Concept Engineering GmbH*
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v04.10-p003_1 (32bit) 06/10/2004 16:58 (Linux 2.4)
@(#)CDS: NanoRoute nanoroute Version v04.10-p554 NR040529-0140/USR20-UB (database version 2.30, 8) {super threading v1.3} [checked out from nru_02_10_usr20 after 05/29/2004 01:40:39, compiled using tools-4.1 on 06/10/2004 15:51:36]
@(#)CDS: CeltIC BID_CELTIC_V04_40_P031_1 May 25 2004 07:54:49 (lnx86_gcc3_ia32)
--- Starting "First Encounter v04.10-p003_1" on Fri Dec 13 14:03:40 (mem=50.4M) ---
--- Running on isa (x86_64 w/Linux 2.6.18-274.3.1.el5) ---
This version was compiled on Thu Jun 10 16:58:09 PDT 2004.
Set DBUPerIGU to 1000.
Set Default Mode Capacitance Scale Factor to 1.00
Set Detail Mode Capacitance Scale Factor to 1.00
Set Coupling Capacitance Scale Factor to 1.00
Set Resistance Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00
<CMD> loadConfig /home/isa4/Desktop/Lab1/soce/design.conf 0
Reading config file - /home/isa4/Desktop/Lab1/soce/design.conf
<CMD> commitConfig
Loading Lef file /home/maurizio.martina/libtsmc/encounter/tsmc090lk_9lm_2thick_tech.lef...
Loading Lef file /home/maurizio.martina/libtsmc/encounter/tsmc090nvt_macros.lef...
Set DBUPerIGU to M2 pitch 560.
Initializing default via types and wire widths ...
Ext rule 0: 
via cell VIA1_H
via cell VIA1_V
via cell VIA1_X
via cell VIA1_XR
via cell VIA2_X
via cell VIA2_XR
via cell VIA3_X
via cell VIA3_XR
via cell VIA4_X
via cell VIA4_XR
via cell VIA5_X
via cell VIA5_XR
via cell VIA6_X
via cell VIA6_XR
via cell VIA7_X
via cell VIA7_XR
via cell VIA8_X
via cell VIA8_XR
via cell VIA2_TOS_N
via cell VIA2_TOS_S
via cell VIA3_TOS_E
via cell VIA3_TOS_W
via cell VIA4_TOS_N
via cell VIA4_TOS_S
via cell VIA5_TOS_E
via cell VIA5_TOS_W
via cell VIA6_TOS_N
via cell VIA6_TOS_S
via cell VIA8_TOS_N
via cell VIA8_TOS_S
via cell VIA1_2CUT_E
via cell VIA1_2CUT_W
via cell VIA1_2CUT_N
via cell VIA1_2CUT_S
via cell VIA2_2CUT_E
via cell VIA2_2CUT_W
via cell VIA2_2CUT_N
via cell VIA2_2CUT_S
via cell VIA3_2CUT_E
via cell VIA3_2CUT_W
via cell VIA3_2CUT_N
via cell VIA3_2CUT_S
via cell VIA4_2CUT_E
via cell VIA4_2CUT_W
via cell VIA4_2CUT_N
via cell VIA4_2CUT_S
via cell VIA5_2CUT_E
via cell VIA5_2CUT_W
via cell VIA5_2CUT_N
via cell VIA5_2CUT_S
via cell VIA6_2CUT_E
via cell VIA6_2CUT_W
via cell VIA6_2CUT_N
via cell VIA6_2CUT_S
via cell VIA7_2CUT_E
via cell VIA7_2CUT_W
via cell VIA7_2CUT_N
via cell VIA7_2CUT_S
via cell VIA8_2CUT_E
via cell VIA8_2CUT_W
via cell VIA8_2CUT_N
via cell VIA8_2CUT_S
via cell VIA1_4CUT
via cell VIA2_4CUT
via cell VIA3_4CUT
via cell VIA4_4CUT
via cell VIA5_4CUT
via cell VIA6_4CUT
via cell VIA7_4CUT
via cell VIA8_4CUT

This Encounter version contains Power Planner/ViaGen version 4.1.12 promoted on 05/26/2004
viaInitial starts at Fri Dec 13 14:04:12 2013
viaInitial ends at Fri Dec 13 14:04:12 2013
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist "../netlist/FIR.v"

*** Memory Usage v0.85 (Current mem = 59.824M, initial mem = 50.387M) ***
*** Netlist is unique.
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=59.8M) ***
Reading timing library "/home/maurizio.martina/libtsmc/synopsys/fast.lib" ...
*info: Timing library reader read 626 cells in the library 'fast' 
Starting recursive module instantiation check.
No recursion found.
Flattening Cell FIR ...
** info: there are 641 modules.
** info: there are 1414 stdCell insts.

*** Memory Usage v0.85 (Current mem = 109.066M, initial mem = 50.387M) ***
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 280
Vertical Layer M2 offset = 280
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
**WARN: Input Transition Time will be transferred from 0ps to 0.1ps inside FE.
Set Input Pin Transition Delay as 0.1 ps.
<CMD> fit
<CMD> setDrawMode fplan
<CMD> floorPlan -r 0.983667180277 0.700677 4.0 4.0 4.0 4.0
Adjusting Core to Left to: 4.2000. Core to Bottom to: 4.2000.
Horizontal Layer M1 offset = 280
Vertical Layer M2 offset = 280
<CMD> fit
<CMD> fit
<CMD> addRing -spacing_bottom 0.5 -width_left 0.8 -width_bottom 0.8 -width_top 0.8 -spacing_top 0.5 -layer_bottom M9 -center 1 -stacked_via_top_layer M9 -width_right 0.8 -around core -jog_distance 0.42 -offset_bottom 0.42 -layer_top M9 -threshold 0.42 -offset_left 0.42 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.42 -offset_top 0.42 -layer_right M1 -nets {VSS VDD } -stacked_via_bottom_layer M1 -layer_left M1

 
 
 
VIAGEN: There are 8 wires created by createWire
<CMD> addRing -spacing_bottom 0.5 -width_left 0.8 -width_bottom 0.8 -width_top 0.8 -spacing_top 0.5 -layer_bottom M9 -center 1 -stacked_via_top_layer M9 -width_right 0.8 -around core -jog_distance 0.42 -offset_bottom 0.42 -layer_top M9 -threshold 0.42 -offset_left 0.42 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.42 -offset_top 0.42 -layer_right M1 -nets {VSS VDD } -stacked_via_bottom_layer M1 -layer_left M1

 
 
 
<CMD> addStripe -block_ring_top_layer_limit M9 -max_same_layer_jog_length 0.84 -padcore_ring_bottom_layer_limit M9 -set_to_set_distance 40 -stacked_via_top_layer M9 -padcore_ring_top_layer_limit M9 -spacing 0.42 -xleft_offset 40 -merge_stripes_value 0.42 -layer M9 -block_ring_bottom_layer_limit M9 -width 0.42 -nets {VSS VDD } -stacked_via_bottom_layer M1
Starting stripe generation ... 
CORERING AREA  num = 2
 NET VSS,   4700  4700  307190  292540 
 NET VDD,   2100  2100  309790  295140 
Stripe generation complete. 

 
 
 
VIAGEN: There are 6 wires created by createWire

 Create_stripe Done.
<CMD> addStripe -block_ring_top_layer_limit M9 -max_same_layer_jog_length 0.84 -padcore_ring_bottom_layer_limit M9 -set_to_set_distance 40 -stacked_via_top_layer M9 -padcore_ring_top_layer_limit M9 -spacing 0.42 -xleft_offset 40 -merge_stripes_value 0.42 -layer M9 -block_ring_bottom_layer_limit M9 -width 0.42 -nets {VSS VDD } -stacked_via_bottom_layer M1
Starting stripe generation ... 
CORERING AREA  num = 2
 NET VSS,   4700  4700  307190  292540 
 NET VDD,   2100  2100  309790  295140 
Stripe generation complete. 
**WARN: Failed to create wire at (44.41, 2.35) (44.41, 147.07) 
**WARN: Failed to create wire at (84.41, 2.35) (84.41, 147.07) 
**WARN: Failed to create wire at (124.41, 2.35) (124.41, 147.07) 

 **WARN: Failed to create wire at (45.25, 5.40) (45.25, 144.02) 
**WARN: Failed to create wire at (85.25, 5.40) (85.25, 144.02) 
**WARN: Failed to create wire at (125.25, 5.40) (125.25, 144.02) 

 
 

 Create_stripe Done.
Calling sroute -jogControl { preferWithChanges differentLayer } ...

<CMD> sroute -jogControl { preferWithChanges differentLayer }
Writing DEF file ".sroute.def", current time is Fri Dec 13 14:09:36 2013 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file ".sroute.def" is written, current time is Fri Dec 13 14:09:36 2013 ...
*** Begin SPECIAL ROUTE on Fri Dec 13 14:09:36 2013 ***
SPECIAL ROUTE /software/cadence/SOC41.FCS/lnx86/tools/fe/bin/32bit/sroute version 4.1.64 db version 1.01
SPECIAL ROUTE compiled on 05/26/2004 18:10 (icmlin03.Cadence.COM)
SPECIAL ROUTE ran on directory: /home/isa4/Desktop/Lab1/soce
SPECIAL ROUTE ran on machine: isa (Linux 2.6.18-274.3.1.el5 Xeon 2.00Ghz)

Begin option processing ...
(from .sroute.conf) srouteConnectPowerBump set to false
(from .sroute.conf) inputDefName set to ".sroute.def"
(from .sroute.conf) inputLefName set to "/home/maurizio.martina/libtsmc/encounter/tsmc090lk_9lm_2thick_tech.lef /home/maurizio.martina/libtsmc/encounter/tsmc090nvt_macros.lef"
(from .sroute.conf, hidden option) outputRefName set to ".sroute.ref"
(from .sroute.conf) routeSpecial set to true
(from .sroute.conf) srouteFollowCorePinEnd set to 3
(from .sroute.conf) srouteFollowPadPin set to true
(from .sroute.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute.conf) sroutePadPinAllPorts set to true
(from .sroute.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 9.00 megs.

Begin checkout products ...
Encounter_C 4.0
End checkout products.

Begin LEF/DEF in ...
Reading "/home/maurizio.martina/libtsmc/encounter/tsmc090lk_9lm_2thick_tech.lef" ...
Reading "/home/maurizio.martina/libtsmc/encounter/tsmc090nvt_macros.lef" ...
Reading ".sroute.def" ...
   *WARNING* design has no clock net
   A total of 1 warning.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 640 macros, 51 used
Read in 1414 components
  1414 core components: 1414 unplaced, 0 placed, 0 fixed
Read in 76 logical pins
Read in 76 nets
Read in 2 special nets, 2 routed
Read in 2828 terminals

Distribution of nets (excluding special nets):
       76 ( 0        term),      0 (>=2000    term).
End LEF/DEF in: cpu: 0:00:01, real: 0:00:01, peak: 16.00 megs.

Begin power routing ...
*WARNING* Net VDD does not have block pins to be routed. Please check net list.
*WARNING* Net VDD does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class). 
*WARNING* Net VDD does not have pad pins to be routed. Please check net list or port class. (must be CORE class).
*WARNING* Net VSS does not have block pins to be routed. Please check net list.
*WARNING* Net VSS does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class). 
*WARNING* Net VSS does not have pad pins to be routed. Please check net list or port class. (must be CORE class).
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 6
  Number of Core ports routed: 114
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 57
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.

Begin LEF/DEF/REF out ...
Writing ".sroute.ref" ...
End LEF/DEF/REF out: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.

Begin checkin products ...
Encounter_C
End checkin products.

Begin final report ...
Total CPU time used                  =    0:00:01
Total real time used                 =    0:00:01
Maximum memory used                  =   28.00 megs
End final report.

*** End SPECIAL ROUTE on Fri Dec 13 14:09:37 2013 ***
Reading REF file ".sroute.ref" ...
--- CASESENSITIVE ON
--- DIVIDERCHAR "/"
--- BUSBITCHARS "[]"
--- UnitsPerDBU = 1.0000
REF file ".sroute.ref" is parsed.
Extracting standard cell pins and blockage ...... 
Cleaning up previous internal layer info data structures.
Pin and blockage extraction finished

sroute post-processing starts at Fri Dec 13 14:09:37 2013
Rebuilding shadow vias for net: VSS
ViaGen Info: found no shadow vias to rebuild.
sroute post-processing ends at Fri Dec 13 14:09:37 2013

sroute post-processing starts at Fri Dec 13 14:09:37 2013
Rebuilding shadow vias for net: VDD
sroute post-processing ends at Fri Dec 13 14:09:37 2013

Calling sroute -jogControl { preferWithChanges differentLayer } ...

<CMD> sroute -jogControl { preferWithChanges differentLayer }
Writing DEF file ".sroute.def", current time is Fri Dec 13 14:09:39 2013 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file ".sroute.def" is written, current time is Fri Dec 13 14:09:39 2013 ...
*** Begin SPECIAL ROUTE on Fri Dec 13 14:09:40 2013 ***
SPECIAL ROUTE /software/cadence/SOC41.FCS/lnx86/tools/fe/bin/32bit/sroute version 4.1.64 db version 1.01
SPECIAL ROUTE compiled on 05/26/2004 18:10 (icmlin03.Cadence.COM)
SPECIAL ROUTE ran on directory: /home/isa4/Desktop/Lab1/soce
SPECIAL ROUTE ran on machine: isa (Linux 2.6.18-274.3.1.el5 Xeon 2.00Ghz)

Begin option processing ...
(from .sroute.conf) srouteConnectPowerBump set to false
(from .sroute.conf) inputDefName set to ".sroute.def"
(from .sroute.conf) inputLefName set to "/home/maurizio.martina/libtsmc/encounter/tsmc090lk_9lm_2thick_tech.lef /home/maurizio.martina/libtsmc/encounter/tsmc090nvt_macros.lef"
(from .sroute.conf, hidden option) outputRefName set to ".sroute.ref"
(from .sroute.conf) routeSpecial set to true
(from .sroute.conf) srouteFollowCorePinEnd set to 3
(from .sroute.conf) srouteFollowPadPin set to true
(from .sroute.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute.conf) sroutePadPinAllPorts set to true
(from .sroute.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 9.00 megs.

Begin checkout products ...
Encounter_C 4.0
End checkout products.

Begin LEF/DEF in ...
Reading "/home/maurizio.martina/libtsmc/encounter/tsmc090lk_9lm_2thick_tech.lef" ...
Reading "/home/maurizio.martina/libtsmc/encounter/tsmc090nvt_macros.lef" ...
Reading ".sroute.def" ...
   *WARNING* design has no clock net
   A total of 1 warning.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 640 macros, 51 used
Read in 1414 components
  1414 core components: 1414 unplaced, 0 placed, 0 fixed
Read in 76 logical pins
Read in 76 nets
Read in 2 special nets, 2 routed
Read in 2828 terminals

Distribution of nets (excluding special nets):
       76 ( 0        term),      0 (>=2000    term).
End LEF/DEF in: cpu: 0:00:01, real: 0:00:00, peak: 16.00 megs.

Begin power routing ...
*WARNING* Net VDD does not have block pins to be routed. Please check net list.
*WARNING* Net VDD does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class). 
*WARNING* Net VDD does not have pad pins to be routed. Please check net list or port class. (must be CORE class).
*WARNING* Net VSS does not have block pins to be routed. Please check net list.
*WARNING* Net VSS does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class). 
*WARNING* Net VSS does not have pad pins to be routed. Please check net list or port class. (must be CORE class).
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 17.00 megs.

Begin LEF/DEF/REF out ...
Writing ".sroute.ref" ...
End LEF/DEF/REF out: cpu: 0:00:00, real: 0:00:00, peak: 17.00 megs.

Begin checkin products ...
Encounter_C
End checkin products.

Begin final report ...
Total CPU time used                  =    0:00:01
Total real time used                 =    0:00:00
Maximum memory used                  =   17.00 megs
End final report.

*** End SPECIAL ROUTE on Fri Dec 13 14:09:40 2013 ***
Reading REF file ".sroute.ref" ...
--- CASESENSITIVE ON
--- DIVIDERCHAR "/"
--- BUSBITCHARS "[]"
--- UnitsPerDBU = 1.0000
REF file ".sroute.ref" is parsed.

sroute post-processing starts at Fri Dec 13 14:09:40 2013
Rebuilding shadow vias for net: VSS
ViaGen Info: found no shadow vias to rebuild.
sroute post-processing ends at Fri Dec 13 14:09:40 2013

sroute post-processing starts at Fri Dec 13 14:09:40 2013
Rebuilding shadow vias for net: VDD
ViaGen Info: found no shadow vias to rebuild.
sroute post-processing ends at Fri Dec 13 14:09:40 2013

<CMD> setPrerouteAsObs {1 2 3 4 5 6 7 8}
<CMD> amoebaPlace
*** Starting "Amoeba(TM) placement v0.384 (mem=109.1M)" ...
options: glbDetour reduceNode obstruct2 obstruct4 spreadOut multiOuterRow moveTermZ spacingTable pinAndObsSpacing multiVoidRow wideBlockageSpacing MSLayer saveMemory
Options:  gp=mq-medium dp=medium
Options: congestDrivenI75 congestDrivenQ congestDrivenR1
#std cell=1414 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1869 #term=6220 #term/net=3.33, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=76
Total standard cell length = 5.8262 (mm), area = 0.0147 (mm^2)
Identify 1 tech site  => 1 tech site pattern 
Estimated cell power/ground rail width = 0.473 um
Average module density = 0.742.
Density for the design = 0.742.
       = stdcell_area 20808 (14682 um^2) / alloc_area 28056 (19796 um^2).
*Fixed term percentage = 1.196%
*Fixed term center of gravity = (0 0) in coreBox (8400 8400, 305370 290640)
*info: Nr. of horizontal/vertical cuts = 6H / 4V.
*info: partition deviation = 0.050
 0|: Est. net length = 4.379e+04 (2.37e+04 2.01e+04) cpu=0:00:00.0 real=0:00:00.0 mem=109.1M
 1-: Est. net length = 4.650e+04 (2.37e+04 2.28e+04) cpu=0:00:00.0 real=0:00:00.0 mem=109.1M
 2|: Est. net length = 4.500e+04 (2.22e+04 2.28e+04) cpu=0:00:00.0 real=0:00:00.0 mem=109.1M
 3-: Est. net length = 5.112e+04 (2.22e+04 2.90e+04) cpu=0:00:00.0 real=0:00:00.0 mem=109.1M
 4|: Est. net length = 5.263e+04 (2.29e+04 2.97e+04) cpu=0:00:00.0 real=0:00:00.0 mem=109.1M
 5-: Est. net length = 5.218e+04 (2.32e+04 2.90e+04) cpu=0:00:00.0 real=0:00:00.0 mem=109.1M
 6|: Est. net length = 5.228e+04 (2.29e+04 2.94e+04) cpu=0:00:00.0 real=0:00:00.0 mem=109.1M
..+: Est.  net length = 5.954e+04 (3.02e+04 2.93e+04) cpu=0:00:00.2 real=0:00:01.0 mem=109.1M
*** cost = 5.954e+04 (3.02e+04 2.93e+04) (cpu for global=0:00:00.4) real=0:00:01.0***
Options:  gp=mq-medium dp=medium
Starting fine tune place ...

  CPU Time for Phases I and II = 0:00:00.0, Real Time = 0:00:00.0

  Phase III ...

Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        28.84 um
  inst (REG_OUT_VIN_q_reg) with max move: (146.16, 132.72) -> (117.32, 132.72)
  mean    (X+Y) =         2.98 um
Total instances flipped : 738
Total instances moved : 494
*** cpu=0:00:00.0   mem=109.1M  mem(used)=0.0M***
Total net length = 4.752e+04 (2.215e+04 2.538e+04) (ext = 2.284e+03)
*** End of Placement (cpu=0:00:00.5, real=0:00:01.0, mem=109.1M) ***
There are 4 T/B layers 4 L/R layers.
<CMD> checkPlace
Options:  gp=mq-medium dp=medium
Begin checking placement ...
*info: Placed = 1414
*info: Unplaced = 0
Placement Density:74.17%(14682/19796)
<CMD> savePlace FIR.place
<CMD> setDrawMode place
<CMD> specifyClockTree -clkfile clk_conf.cts
specifyClockTree Option :  -clkfile clk_conf.cts 
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Obstruction Ratio       : 0.000000
Avg. Cap                : 0.196541 (ff/um) [9.82704e-05]
Avg. Res                : 0.575714(ohm/um) [0.000287857]
Avg. Via Res            : 1.66667(ohm) [3.33333]
M1 w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.19(ff/um) res=1.08(ohm/um) via=0(ohm)
M2 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M3 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M4 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M5 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M6 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M7 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M8 w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.162(ff/um) res=0.0655(ohm/um) via=0.406786(ohm)
M9 w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.161(ff/um) res=0.0655(ohm/um) via=0.416667(ohm)
RouteType               : CK1
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M4 M5 
Obstruction Ratio       : 0.000000
Avg. Cap                : 0.196541 (ff/um) [9.82704e-05]
Avg. Res                : 0.575714(ohm/um) [0.000287857]
Avg. Via Res            : 1.66667(ohm) [5]
M1 w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.19(ff/um) res=1.08(ohm/um) via=0(ohm)
M2 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M3 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M4 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M5 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M6 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M7 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M8 w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.162(ff/um) res=0.0655(ohm/um) via=0.406786(ohm)
M9 w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.161(ff/um) res=0.0655(ohm/um) via=0.416667(ohm)
<CMD> specifyClockTree -clkfile clk_conf.cts
specifyClockTree Option :  -clkfile clk_conf.cts 
RouteType               : CK1
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M4 M5 
Obstruction Ratio       : 0.000000
Avg. Cap                : 0.196541 (ff/um) [9.82704e-05]
Avg. Res                : 0.575714(ohm/um) [0.000287857]
Avg. Via Res            : 1.66667(ohm) [5]
M1 w=0.12(um) s=0.12(um) p=0.28(um) es=0.44(um) cap=0.19(ff/um) res=1.08(ohm/um) via=0(ohm)
M2 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M3 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M4 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M5 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M6 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M7 w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.197(ff/um) res=0.576(ohm/um) via=1.66667(ohm)
M8 w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.162(ff/um) res=0.0655(ohm/um) via=0.406786(ohm)
M9 w=0.42(um) s=0.42(um) p=0.84(um) es=1.26(um) cap=0.161(ff/um) res=0.0655(ohm/um) via=0.416667(ohm)
**WARN: RouteTypeName CK1 has been defined more than once in the clock tree specification file. CTS will use the last RouteTypeName statement in the clock tree specification file.
**WARN: Clock CLK has multiple definitions in the clock tree specification file.
<CMD> createSaveDir FIR_cts
<CMD> checkUnique
<CMD> ckSynthesis -rguide FIR_cts/FIR_cts.guide -report FIR_cts/FIR_cts.ctsrpt
*** Calculating scaling factor using the default operating condition of each library.


ckSynthesis Option :  -rguide FIR_cts/FIR_cts.guide -report FIR_cts/FIR_cts.ctsrpt 

dbgShrinkFactor used in Clock Tree Synthesis = 1.000000
Options:  gp=mq-medium dp=medium
***** Allocate Placement Memory Finished (MEM: 109.066M)

Start to trace clock trees ...
***** Allocate Obstruction Memory  Finished (MEM: 109.066M)


*** Clock Net CLK ***
Number of Sync Pins : 278
Number of Level     : 3
Level Spec.         : ((lvl=1 2 CLKBUFX1)) ((lvl=2 3 CLKBUFX4)) ((lvl=3 20 CLKBUFX8)) 

Processing Level 4 ....
(20 34.5723 29.7319 23.6803, CPU Time=0:00:00.0)
Level 4 Finished (CPU Time 0:00:00.0)

Processing Level 3 ....
(3 47.2422 43.5195 39.3502, CPU Time=0:00:00.0)
Level 3 Finished (CPU Time 0:00:00.0)

Processing Level 2 ....
(1 19.7201 19.7201 19.7201, CPU Time=0:00:00.0)
Level 2 Finished (CPU Time 0:00:00.0)


Updating Database....


Updating Database ....
25 Clock Buffers/Inverters inserted.
***** Database Update Finished (CPU Time: 0:00:00.0  MEM: 109.066M)
***** Database Update Finished (CPU Time: 0:00:00.0  MEM: 109.066M)
***** Start Refine Placement.....
Options:  gp=mq-medium dp=medium
Starting fine tune place ...

  CPU Time for Phases I and II = 0:00:00.0, Real Time = 0:00:00.0

  Phase III ...

Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         7.84 um
  inst (CLK__L3_I13) with max move: (145.32, 107.52) -> (142.52, 102.48)
  mean    (X+Y) =         1.55 um
Total instances moved : 95
*** cpu=0:00:00.0   mem=109.1M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 109.066M)

 In ckPostClkInit, it is clk_net.

ClkGroup #1
    root_pin: CLK

 Clock Group 1
***** Start Refine Placement.....
Options:  gp=mq-medium dp=medium
Starting fine tune place ...

  CPU Time for Phases I and II = 0:00:00.0, Real Time = 0:00:00.0

  Phase III ...

Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=109.1M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 109.066M)

**** Clock Tree CLK Stat ****
Total Clock Level	: 4
Level 4 (Total=278	Sink=278)
Level 3 (Total=20	Sink=0	CLKBUFX8=20)
Level 2 (Total=3	Sink=0	CLKBUFX4=3)
Level 1 (Total=2	Sink=0	CLKBUFX1=2)
Level 0 (Total=1	Sink=0)
Total Sinks		: 278

********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 0
Nr. of Sinks                   : 278
Nr. of Buffer                  : 25
Nr. of Level (including gates) : 3
Max trig. edge delay at sink(R): REG_IN_H_i_5_q_reg_1_/CK 212.3(ps)
Min trig. edge delay at sink(R): SR_SRI_regi_1_q_reg_2_/CK 201.4(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 201.4~212.3(ps)        0~10000(ps)         
Fall Phase Delay               : 227.1~240.8(ps)        0~10000(ps)         
Trig. Edge Skew                : 10.9(ps)               10000(ps)           
Rise Skew                      : 10.9(ps)               
Fall Skew                      : 13.7(ps)               


Clock Analysis (CPU Time 0:00:00.0)



**** Clock Tree CLK Stat ****
Total Clock Level	: 4
Level 4 (Total=278	Sink=278)
Level 3 (Total=20	Sink=0	CLKBUFX8=20)
Level 2 (Total=3	Sink=0	CLKBUFX4=3)
Level 1 (Total=2	Sink=0	CLKBUFX1=2)
Level 0 (Total=1	Sink=0)
Total Sinks		: 278

********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 0
Nr. of Sinks                   : 278
Nr. of Buffer                  : 25
Nr. of Level (including gates) : 3
Max trig. edge delay at sink(R): REG_IN_H_i_5_q_reg_1_/CK 212.3(ps)
Min trig. edge delay at sink(R): SR_SRI_regi_1_q_reg_2_/CK 201.4(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 201.4~212.3(ps)        0~10000(ps)         
Fall Phase Delay               : 227.1~240.8(ps)        0~10000(ps)         
Trig. Edge Skew                : 10.9(ps)               10000(ps)           
Rise Skew                      : 10.9(ps)               
Fall Skew                      : 13.7(ps)               


Generating Clock Analysis Report FIR_cts/FIR_cts.ctsrpt ....
Generating Clock Routing Guide FIR_cts/FIR_cts.guide ....
Clock Analysis (CPU Time 0:00:00.0)


<CMD> saveClockNets -output FIR_cts/FIR_cts.ctsntf
<CMD> saveNetlist FIR_cts/FIR_cts.v
Writing Netlist "FIR_cts/FIR_cts.v" ...
<CMD> savePlace FIR_cts/FIR_cts.place

Calculating pre-route downstream delay for clock tree 'CLK'...

Traversing the clock tree ...

Rebuilding the hierarchical clock tree ...


Calculating pre-route downstream delay for clock tree 'CLK'...

Traversing the clock tree ...

Rebuilding the hierarchical clock tree ...

<CMD> findCoreFillerCells
<CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 -prefix FILLER
Options:  gp=mq-medium dp=medium
*INFO: Added 121 filler insts (cell FILL16 / prefix FILLER).
*INFO: Added 381 filler insts (cell FILL8 / prefix FILLER).
*INFO: Added 498 filler insts (cell FILL4 / prefix FILLER).
*INFO: Added 538 filler insts (cell FILL2 / prefix FILLER).
*INFO: Added 617 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 2155 filler insts added - prefix FILLER (CPU: 0:00:00.0).
<CMD> trialRoute -maxRouteLayer 9
*** Starting trialRoute (mem=109.1M) ***

nrIgnoredRouteDirtyNets = 0
*** Starting xroute (mem=109.1M) ***

options: glbDetour reduceNode obstruct2 obstruct4 spreadOut multiOuterRow moveTermZ fixAirConnect spacingTable pinAndObsSpacing multiVoidRow wideBlockageSpacing MSLayer saveMemory
Number of redundant fterm=0
routingBox: (0 0) (313370 298640)
coreBox:    (8400 8400) (305200 290640)
nrIoRowLo/Hi = 3/2 nrIoColLo/Hi = 2/2
Initializing all gpins ...
Number of multi-gpin terms=821, multi-gpins=2263, moved blk term=0/0
Number of initial reassigned term = 221

Phase 1a route (0:00:00.0 109.1M):
Est net length = 5.330e+04um = 2.523e+04H + 2.807e+04V
Suboptimal net = 290 out of 1893 (15.3% nets) (11.2% len over box)
Usage: (10.6%H 14.7%V) = (2.863e+04um 4.179e+04um) = (20427 16592)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 109.1M):
Usage: (10.6%H 14.7%V) = (2.859e+04um 4.179e+04um) = (20398 16591)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 109.1M):
Usage: (10.6%H 14.7%V) = (2.855e+04um 4.176e+04um) = (20363 16580)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 109.1M):
Usage: (10.6%H 14.7%V) = (2.855e+04um 4.176e+04um) = (20363 16580)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 109.1M):
Usage: (10.6%H 14.7%V) = (2.855e+04um 4.176e+04um) = (20363 16580)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (10.6%H 14.7%V) = (2.855e+04um 4.176e+04um) = (20363 16580)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	2	 0.03%
  4:	0	 0.00%	5	 0.07%
  5:	2	 0.03%	16	 0.24%
  6:	4	 0.06%	23	 0.34%
  7:	4	 0.06%	30	 0.45%
  8:	0	 0.00%	67	 1.00%
  9:	0	 0.00%	122	 1.82%
 10:	2	 0.03%	229	 3.41%
 11:	0	 0.00%	329	 4.90%
 12:	0	 0.00%	549	 8.18%
 13:	0	 0.00%	853	12.71%
 14:	3	 0.04%	1079	16.08%
 15:	215	 3.20%	1159	17.27%
 16:	114	 1.70%	1179	17.57%
 17:	15	 0.22%	819	12.21%
 18:	16	 0.24%	10	 0.15%
 19:	13	 0.19%	61	 0.91%
 20:	6322	94.22%	178	 2.65%

Nr short=4086 98%, med=0 0% medR=97 long=0, huge=0

*** Memory Usage v0.85 (Current mem = 109.066M, initial mem = 50.387M) ***

*** Memory Usage v0.85 (Current mem = 109.066M, initial mem = 50.387M) ***
Phase 1l route (0:00:00.1 109.1M):
Cleanup 846 multi-gpin terms
Prep phase2 (0:00:00.0 109.1M):


Total length: 5.328e+04um, number of vias: 13333
M1(H) length: 0.000e+00um, number of vias: 6214
M2(V) length: 1.735e+04um, number of vias: 5913
M3(H) length: 2.254e+04um, number of vias: 919
M4(V) length: 8.845e+03um, number of vias: 176
M5(H) length: 2.596e+03um, number of vias: 86
M6(V) length: 1.870e+03um, number of vias: 15
M7(H) length: 7.560e+01um, number of vias: 6
M8(V) length: 0.000e+00um, number of vias: 4
M9(H) length: 0.000e+00um
*** Completed Phase 1 route (0:00:00.2 109.1M) ***

Phase 2a route (0:00:00.0 109.1M)
Phase 2b route (0:00:00.0 109.1M)

Total length: 5.449e+04um, number of vias: 13346
M1(H) length: 0.000e+00um, number of vias: 6227
M2(V) length: 1.874e+04um, number of vias: 5913
M3(H) length: 2.255e+04um, number of vias: 919
M4(V) length: 8.688e+03um, number of vias: 176
M5(H) length: 2.577e+03um, number of vias: 86
M6(V) length: 1.844e+03um, number of vias: 15
M7(H) length: 8.138e+01um, number of vias: 6
M8(V) length: 4.920e+00um, number of vias: 4
M9(H) length: 1.220e+00um
*** Completed Phase 2 route (0:00:00.1 109.1M) ***

*** xroute (cpu=0:00:00.3 mem=109.1M) ***
*** Finished trialRoute (mem=109.1M) ***

<CMD> setDrawMode place
<CMD> getNanoRouteMode -quiet
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode false
setNanoRouteMode -quiet -routeInsertAntennaDiode false
<CMD> setNanoRouteMode -quiet -timingEngine CTE
setNanoRouteMode -quiet -timingEngine CTE
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithEco false
setNanoRouteMode -quiet -routeWithEco false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> setNanoRouteMode -quiet -routeTdrEffort 0
setNanoRouteMode -quiet -routeTdrEffort 0
<CMD> setNanoRouteMode -quiet -routeSiEffort normal
setNanoRouteMode -quiet -routeSiEffort normal
<CMD> setNanoRouteMode -quiet -siNoiseCTotalThreshold 0.050000
setNanoRouteMode -quiet -siNoiseCTotalThreshold 0.050000
<CMD> setNanoRouteMode -quiet -siNoiseCouplingCapThreshold 0.005000
setNanoRouteMode -quiet -siNoiseCouplingCapThreshold 0.005000
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -envNumberProcessor 1
setNanoRouteMode -quiet -envNumberProcessor 1
<CMD> deleteSwitchingWindows
<CMD> cleanupDetailRC
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Fri Dec 13 14:16:14 2013
#
1894 trialRouted nets are removed
#NanoRoute Version v04.10-p554 NR040529-0140/USR20-UB
#option droute_honor_min_feature is default to true
#    because min feature/manufacturing grid is defined in the library
#
#Start data preparation...
#
#WARNING (NR) The height of the first routing layer M1 is 0.000000. It should be larger than 0.000000
#WARNING (NR) The metal thickness of routing layer M1 is 0.000000. It should be larger than 0.0
#WARNING (NR) Please also check the height and metal thickness values for the routing layers heigher than routing layer M1
#WARNING (NR) Not enough process information was provided. Default Extended Cap Table database will be used.
#Auto G-grid size is set to 15
#Using automatically generated gcell grid.
#  Layer      Direction  #Track     Blocked     #Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         533           0        1332     85.06%
#  Metal 2        V         560           0        1332      0.00%
#  Metal 3        H         533           0        1332      0.00%
#  Metal 4        V         560           0        1332      0.00%
#  Metal 5        H         533           0        1332      0.00%
#  Metal 6        V         560           0        1332      0.00%
#  Metal 7        H         356           0        1332      0.00%
#  Metal 8        V         187           0        1332      0.00%
#  Metal 9        H         170           8        1332     10.44%
#  ---------------------------------------------------------------
#  Total                   3992       0.50%      11988     10.61%
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 109.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 109.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 109.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 109.00 (Mb)
#
#
#  Layer             #OverCon          %OverCon
#  --------------------------------------------
#  Metal 1                0               0.00%
#  Metal 2                8               0.60%
#  Metal 3                0               0.00%
#  Metal 4                0               0.00%
#  Metal 5                0               0.00%
#  Metal 6                0               0.00%
#  Metal 7                0               0.00%
#  Metal 8                0               0.00%
#  Metal 9                0               0.00%
#  --------------------------------------------
#  Total                  8               0.07%
#
#Complete Global Routing.
#Total wire length = 54265 um.
#Total half perimeter of net bounding box = 51560 um.
#Total wire length on LAYER M1 = 126 um.
#Total wire length on LAYER M2 = 24329 um.
#Total wire length on LAYER M3 = 24695 um.
#Total wire length on LAYER M4 = 4588 um.
#Total wire length on LAYER M5 = 309 um.
#Total wire length on LAYER M6 = 80 um.
#Total wire length on LAYER M7 = 34 um.
#Total wire length on LAYER M8 = 20 um.
#Total wire length on LAYER M9 = 82 um.
#Total number of vias = 10908
#Total number of vias on LAYER M1 to M2 = 5647
#Total number of vias on LAYER M2 to M3 = 4674
#Total number of vias on LAYER M3 to M4 = 501
#Total number of vias on LAYER M4 to M5 = 43
#Total number of vias on LAYER M5 to M6 = 20
#Total number of vias on LAYER M6 to M7 = 13
#Total number of vias on LAYER M7 to M8 = 6
#Total number of vias on LAYER M8 to M9 = 4
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 109.00 (Mb)
#Peak memory = 109.00 (Mb)
#option droute_honor_min_feature is default to true
#    because min feature/manufacturing grid is defined in the library
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 24
#cpu time = 00:00:11, elapsed time = 00:00:20, memory = 112.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 112.00 (Mb)
#Complete Detail Routing.
#Total wire length = 54955 um.
#Total half perimeter of net bounding box = 51560 um.
#Total wire length on LAYER M1 = 1332 um.
#Total wire length on LAYER M2 = 19889 um.
#Total wire length on LAYER M3 = 23559 um.
#Total wire length on LAYER M4 = 9023 um.
#Total wire length on LAYER M5 = 935 um.
#Total wire length on LAYER M6 = 116 um.
#Total wire length on LAYER M7 = 49 um.
#Total wire length on LAYER M8 = 3 um.
#Total wire length on LAYER M9 = 50 um.
#Total number of vias = 15580
#Total number of vias on LAYER M1 to M2 = 6375
#Total number of vias on LAYER M2 to M3 = 7083
#Total number of vias on LAYER M3 to M4 = 1923
#Total number of vias on LAYER M4 to M5 = 152
#Total number of vias on LAYER M5 to M6 = 24
#Total number of vias on LAYER M6 to M7 = 13
#Total number of vias on LAYER M7 to M8 = 6
#Total number of vias on LAYER M8 to M9 = 4
#Total number of violations = 0
#
#start routing for process antenna violation fix ...
#option droute_honor_min_feature is default to true
#    because min feature/manufacturing grid is defined in the library
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 109.00 (Mb)
#
#Total wire length = 54955 um.
#Total half perimeter of net bounding box = 51560 um.
#Total wire length on LAYER M1 = 1332 um.
#Total wire length on LAYER M2 = 19889 um.
#Total wire length on LAYER M3 = 23559 um.
#Total wire length on LAYER M4 = 9023 um.
#Total wire length on LAYER M5 = 935 um.
#Total wire length on LAYER M6 = 116 um.
#Total wire length on LAYER M7 = 49 um.
#Total wire length on LAYER M8 = 3 um.
#Total wire length on LAYER M9 = 50 um.
#Total number of vias = 15580
#Total number of vias on LAYER M1 to M2 = 6375
#Total number of vias on LAYER M2 to M3 = 7083
#Total number of vias on LAYER M3 to M4 = 1923
#Total number of vias on LAYER M4 to M5 = 152
#Total number of vias on LAYER M5 to M6 = 24
#Total number of vias on LAYER M6 to M7 = 13
#Total number of vias on LAYER M7 to M8 = 6
#Total number of vias on LAYER M8 to M9 = 4
#Total number of violations = 0
#
#
#start routing for loop fix ...
#option droute_honor_min_feature is default to true
#    because min feature/manufacturing grid is defined in the library
#Complete routing for loop fix.
#Total wire length = 54955 um.
#Total half perimeter of net bounding box = 51560 um.
#Total wire length on LAYER M1 = 1332 um.
#Total wire length on LAYER M2 = 19889 um.
#Total wire length on LAYER M3 = 23559 um.
#Total wire length on LAYER M4 = 9023 um.
#Total wire length on LAYER M5 = 935 um.
#Total wire length on LAYER M6 = 116 um.
#Total wire length on LAYER M7 = 49 um.
#Total wire length on LAYER M8 = 3 um.
#Total wire length on LAYER M9 = 50 um.
#Total number of vias = 15580
#Total number of vias on LAYER M1 to M2 = 6375
#Total number of vias on LAYER M2 to M3 = 7083
#Total number of vias on LAYER M3 to M4 = 1923
#Total number of vias on LAYER M4 to M5 = 152
#Total number of vias on LAYER M5 to M6 = 24
#Total number of vias on LAYER M6 to M7 = 13
#Total number of vias on LAYER M7 to M8 = 6
#Total number of vias on LAYER M8 to M9 = 4
#Total number of violations = 0
#Cpu time = 00:00:13
#Elapsed time = 00:00:23
#Increased memory = 0.00 (Mb)
#Total memory = 109.00 (Mb)
#Peak memory = 131.00 (Mb)
#Cpu time = 00:00:14
#Elapsed time = 00:00:25
#Increased memory = 71.00 (Mb)
#Total memory = 109.00 (Mb)
#Peak memory = 131.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec 13 14:16:38 2013
#
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=109.2M) ***
<CMD> saveDesign /home/isa4/Desktop/Lab1/soce/FIR.enc
Writing Netlist "/home/isa4/Desktop/Lab1/soce/FIR.enc.dat/FIR.v" ...
saveClockTreeSpec Option :  -outfile /home/isa4/Desktop/Lab1/soce/FIR.enc.dat/FIR.ctstch 
Saving preference file /home/isa4/Desktop/Lab1/soce/FIR.enc.dat/enc.pref.tcl ...
*Info: Current timing derate settings are all default.
Saving SI fix option to '/home/isa4/Desktop/Lab1/soce/FIR.enc.dat/siFix.option'...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=109.2M) ***
<CMD> setOpCond -maxLibrary fast -max fast -minLibrary fast -min fast/%NOM_PVT
Set Min operating condition to "fast/%NOM_PVT" defined in Timing Library "fast"
	Process: 1.00 Temperature: -40.000 Voltage: 1.100
Set Max operating condition to "fast" defined in Timing Library "fast"
	Process: 1.00 Temperature: -40.000 Voltage: 1.100
<CMD> extractRC -outfile FIR.cap
RC Extraction for instance FIR
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Initializing the RC extractor ...
RC Extraction Completed (CPU Time= 0:00:00.0  MEM= 109.2M)
<CMD> rcOut -setload FIR.setload
rcOut Option :  -setload FIR.setload 
<CMD> rcOut -setres FIR.setres
rcOut Option :  -setres FIR.setres 
<CMD> rcOut -spf FIR.spf
rcOut Option :  -spf FIR.spf 
Dumping SPF file.....
Create SPF File: FIR.spf
<CMD> rcOut -spef FIR.spef
rcOut Option :  -spef FIR.spef 
Dumping Spef file.....
***** SPEF Out Finished (CPU Time: 0:00:00.1  MEM: 109.168M)
<CMD> delayCal -sdf FIR.sdf
delayCal Option :  -sdf FIR.sdf 
delayCal Mode   :
Topological Sorting (CPU = 0:00:00.0)
Number of Loop : 0
*** Calculating scaling factor using operating condition:
	Name: fast Process: 1.00 Temperature: -40.000 Voltage: 1.100
Handling High Fanin Net......
Handling 0 High Fanin Net (CPU = 0:00:00.0) 

Printing SDF File.....
(0:00:00.3 109.172M 0)


Delay Calculation Summary:
   Number of nets with pin count greater than 100  : 1
   Number of gate pin pairs                        : 8985
   Number of nets using excludenet file            : 0
   Number of nets using set_resistance             : 0
   Number of nets using default delay              : 0
   CPU Time (0:00:00.3)
<CMD> unloadTimingCon
<CMD> loadTimingCon FIR.sdc
Reading timing constraint file 'FIR.sdc' ...

Related message on constraint file FIR.sdc:
**WARN[line 8]: Skip unsupported command set_wire_load_model
Related message on constraint file FIR.setload:
**WARN[line 2]: Invalid load value for in set_load statement
**WARN[line 2]: Skip "set_load"
**WARN[line 3]: Skip unsupported command Format:
**WARN[line 4]: Skip unsupported command Capacitance
**WARN[line 6]: Skip unsupported command auto_link_disable
Related message on constraint file FIR.setres:
**WARN[line 2]: Invalid resistance value for in set_resistance statement
**WARN[line 2]: Skip "set_resistance"
**WARN[line 4]: Skip unsupported command Resistance
*info: set_input_delay : 66 accepted, 0 skipped!
*info: set_load/set_capacitance : 1903 accepted, 1 skipped!
*info: set_resistance : 1894 accepted, 1 skipped!
*info: set_clock_uncertainty : 1 accepted, 0 skipped!
*info: create_clock : 1 accepted, 0 skipped!
*Info: Unsupported command "set_wire_load_model" - total of 1 skipped
*Info: Unsupported command "Format:" - total of 2 skipped
*Info: Unsupported command "Capacitance" - total of 1 skipped
*Info: Unsupported command "auto_link_disable" - total of 4 skipped
*Info: Unsupported command "Resistance" - total of 1 skipped
*Info: refer to log file for more detail on skipped constraints if any
<CMD> setOpCond {}
<CMD> setAnalysisMode -setup -async -skew -clockTree
<CMD> buildTimingGraph
**WARN: Timing constraint file FIR.sdc may be inconsistent with netlist view: ckSynthesis!!!
Reading timing constraint file 'FIR.sdc' ...

Related message on constraint file FIR.sdc:
**WARN[line 8]: Skip unsupported command set_wire_load_model
Related message on constraint file FIR.setload:
**WARN[line 2]: Invalid load value for in set_load statement
**WARN[line 2]: Skip "set_load"
**WARN[line 3]: Skip unsupported command Format:
**WARN[line 4]: Skip unsupported command Capacitance
**WARN[line 6]: Skip unsupported command auto_link_disable
Related message on constraint file FIR.setres:
**WARN[line 2]: Invalid resistance value for in set_resistance statement
**WARN[line 2]: Skip "set_resistance"
**WARN[line 4]: Skip unsupported command Resistance
*info: set_input_delay : 66 accepted, 0 skipped!
*info: set_load/set_capacitance : 1903 accepted, 1 skipped!
*info: set_resistance : 3788 accepted, 2 skipped!
*info: set_clock_uncertainty : 1 accepted, 0 skipped!
*info: create_clock : 1 accepted, 0 skipped!
*Info: Unsupported command "set_wire_load_model" - total of 1 skipped
*Info: Unsupported command "Format:" - total of 2 skipped
*Info: Unsupported command "Capacitance" - total of 1 skipped
*Info: Unsupported command "auto_link_disable" - total of 4 skipped
*Info: Unsupported command "Resistance" - total of 1 skipped
*Info: refer to log file for more detail on skipped constraints if any
*** Read timing constraint file (0:00:00.0) ***
*** Mark 25 ignored terminals (0:00:00.0) ***
*** Initialize timing graph (6863 nodes, 15558 edges) (cpu=0:00:00.0 mem=109.2M) ***
*** Build timing graph (6995 nodes, 15690 edges) (cpu=0:00:00.0 mem=109.2M) ***
Topological Sorting (CPU = 0:00:00.0)
Number of Loop : 0
(0:00:00.0 109.168M 0)
*** Calculate cell/interconnect delays  (cpu=0:00:00.0 mem=109.2M) ***
<CMD> reportSlacks -outfile FIR.slk
*info: nrEmptyBatches = 0, nrNonEmptyBatches = 1 (0:00:00.0)
*info: group 1 batches into 1 clusters!
*** Cluster timing graph (cpu=0:00:00.0 mem=109.2M)
*** Clock skew analysis (6995 nodes, 16246 edges) (cpu=0:00:00.0 mem=109.2M) ***
*** Dump slack report (0:00:00.0)
<CMD> reportViolation -outfile FIR.tarpt -num 50
<CMD> rptSlackClkDomain -infile FIR.slk
**Info: no slack violation path.
<CMD> rptSlackHistogram -infile FIR.slk

Slack File  : FIR.slk
targetSlack : 0.000 ns
--------------------  -------    -------
 Slack Range (ns)      Count        Sum 
--------------------  -------    -------
(  6.077 ~   6.000]        1          1
--------------------  -------    -------
Total negative slacks(TNS)=0
Worst negative slacks(WNS)=6.077
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> selectInst PIPE1_i_0_q_reg_2_
<CMD> verifyConnectivity -type all -error 1000 -warning 50
 
******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Dec 13 14:28:55 2013

Design Name: FIR
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (156.6850, 149.3200)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Dec 13 14:28:56 2013
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 109.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.8  MEM: 22.6M)

<CMD> reportGateCount -level 5 -limit 100 -outfile FIR.gateCount
Gate area 2.1168 um^2
[0] FIR Gates=7003 Cells=1439 Area=14825.4 um^2
<CMD> saveNetlist FIR.v
Writing Netlist "FIR.v" ...
<CMD> deselectAll
<CMD> selectWire 69.5100 87.9900 94.2900 88.1300 3 MULi_0_mult_15_n1
<CMD> windowSelect 65.516 94.657 98.365 65.891
<CMD> deselectAll
<CMD> selectInst MULi_0_mult_15_U5
<CMD> windowSelect 161.923 3.110 129.076 20.992
<CMD> deselectAll
<CMD> selectInst FILLER_266
<CMD> getLayerPreference hilite -color
<CMD> setLayerPreference hilite -color {white red green blue yellow magenta cyan orange purple red white white red magenta #d0d0d0 #d8d8d8 #e0e0e0 #e8e8e8 #f0f0f0 #f8f8f8 red green blue yellow magenta cyan purple pink orange brown skyblue white}
<CMD> getLayerPreference hilite -color
<CMD> getLayerPreference hilite -color
<CMD> deselectAll
<CMD> redraw
<CMD> deselectNet CLK__L3_N16
<CMD> zoomOut
<CMD> zoomOut
<CMD> selectInst FILLER_1753
<CMD> zoomIn
<CMD> fit
<CMD> zoomSelected
<CMD> viewLast
<CMD> fit
<CMD> deselectAll
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_1_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> selectWire 110.1100 23.0300 110.2500 27.6500 2 n599
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> selectWire 4.2000 46.8300 152.6000 47.2500 1 VSS
<CMD> deselectAll
<CMD> selectWire 80.9900 29.1900 81.1300 31.8500 4 n106
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_1_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> selectInst PIPE2_2_q_reg_3_
<CMD> zoomSelected
<CMD> selectNet RST_n
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectInst PIPE2_2_q_reg_3_
<CMD> zoomSelected
<CMD> selectNet RST_n
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectInst PIPE2_2_q_reg_3_
<CMD> zoomSelected
<CMD> selectNet RST_n
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectInst PIPE2_2_q_reg_3_
<CMD> zoomSelected
<CMD> selectNet RST_n
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectInst PIPE2_2_q_reg_3_
<CMD> zoomSelected
<CMD> selectNet RST_n
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectInst PIPE2_2_q_reg_3_
<CMD> zoomSelected
<CMD> selectNet RST_n
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectInst PIPE2_2_q_reg_3_
<CMD> zoomSelected
<CMD> selectNet RST_n
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectInst PIPE2_2_q_reg_3_
<CMD> zoomSelected
<CMD> selectNet RST_n
<CMD> zoomOut
<CMD> zoomOut
<CMD> selectNet RST_n
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> runCeltIC -auto -cdb {} -echo {} -simPath .sb_path.rpt
**Info: runCeltIC options=-auto -cdb {} -echo {} -simPath .sb_path.rpt
rda_Input(cdb_file) = 
rda_Input(echo_file) = 
**Info: CeltIC working directory: celtic
<CMD> deselectAll
<CMD> selectInst PIPE2_2_q_reg_3_
<CMD> zoomSelected
<CMD> selectNet RST_n
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> windowSelect 72.930 71.199 51.342 27.555
<CMD> setDrawMode place
<CMD> setDrawMode fplan
<CMD> setDrawMode fplan
<CMD> setDrawMode ameba
<CMD> setDrawMode place
<CMD> fit
<CMD> zoomOut
<CMD> zoomIn
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_1_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> fit
<CMD> selectNet {"set_input_delay"}
**WARN: Cannot select net "set_input_delay" - could not find it.
<CMD> deselectAll
<CMD> selectWire 114.8700 101.9900 115.0100 119.7700 4 n602
<CMD> selectNet {"set_input_delay"}
**WARN: Cannot select net "set_input_delay" - could not find it.
<CMD> windowSelect 114.918 108.566 51.645 81.601
<CMD> deselectAll
<CMD> selectInst PIPE2_2_q_reg_3_
<CMD> zoomSelected
<CMD> selectNet RST_n
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> selectInst PIPE2_2_q_reg_3_
<CMD> zoomSelected
<CMD> selectNet RST_n
<CMD> zoomOut
<CMD> zoomOut
<CMD> fit
<CMD> deselectAll
<CMD> selectWire 67.8300 98.0700 68.8100 98.2100 3 n12
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> getLayerPreference hilite -color
<CMD> getLayerPreference hilite -color
<CMD> deselectAll
<CMD> selectInst PIPE2_2_q_reg_3_
<CMD> zoomSelected
<CMD> selectNet RST_n
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectInst PIPE2_2_q_reg_3_
<CMD> zoomSelected
<CMD> selectNet RST_n
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_1_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_1_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE1_i_1_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE1_i_1_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE1_i_1_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE1_i_1_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_1_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_1_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_1_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_2_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_2_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_2_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE1_i_4_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE1_i_4_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE1_i_4_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
<CMD> deselectAll
<CMD> reportMostCritPath -qClk MYCLK -sEvent R -dClk MYCLK -dEvent R -pin PIPE2_2_q_reg_3_/RN -cycle 1 -skew -setup -async -outfile .sb_path.rpt
*** Reported critical paths from clock "MYCLK" to clock "MYCLK" (0:00:00.0) ***
<CMD> zoomSelected
