{
  "module_name": "tpc1_qm_regs.h",
  "hash_id": "16af57fdc22afb874a0f3aff41ad1a51e959ce9848fa5b507c35bb8b72329285",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/tpc1_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC1_QM_REGS_H_\n#define ASIC_REG_TPC1_QM_REGS_H_\n\n \n\n#define mmTPC1_QM_GLBL_CFG0                                          0xE48000\n\n#define mmTPC1_QM_GLBL_CFG1                                          0xE48004\n\n#define mmTPC1_QM_GLBL_PROT                                          0xE48008\n\n#define mmTPC1_QM_GLBL_ERR_CFG                                       0xE4800C\n\n#define mmTPC1_QM_GLBL_SECURE_PROPS_0                                0xE48010\n\n#define mmTPC1_QM_GLBL_SECURE_PROPS_1                                0xE48014\n\n#define mmTPC1_QM_GLBL_SECURE_PROPS_2                                0xE48018\n\n#define mmTPC1_QM_GLBL_SECURE_PROPS_3                                0xE4801C\n\n#define mmTPC1_QM_GLBL_SECURE_PROPS_4                                0xE48020\n\n#define mmTPC1_QM_GLBL_NON_SECURE_PROPS_0                            0xE48024\n\n#define mmTPC1_QM_GLBL_NON_SECURE_PROPS_1                            0xE48028\n\n#define mmTPC1_QM_GLBL_NON_SECURE_PROPS_2                            0xE4802C\n\n#define mmTPC1_QM_GLBL_NON_SECURE_PROPS_3                            0xE48030\n\n#define mmTPC1_QM_GLBL_NON_SECURE_PROPS_4                            0xE48034\n\n#define mmTPC1_QM_GLBL_STS0                                          0xE48038\n\n#define mmTPC1_QM_GLBL_STS1_0                                        0xE48040\n\n#define mmTPC1_QM_GLBL_STS1_1                                        0xE48044\n\n#define mmTPC1_QM_GLBL_STS1_2                                        0xE48048\n\n#define mmTPC1_QM_GLBL_STS1_3                                        0xE4804C\n\n#define mmTPC1_QM_GLBL_STS1_4                                        0xE48050\n\n#define mmTPC1_QM_GLBL_MSG_EN_0                                      0xE48054\n\n#define mmTPC1_QM_GLBL_MSG_EN_1                                      0xE48058\n\n#define mmTPC1_QM_GLBL_MSG_EN_2                                      0xE4805C\n\n#define mmTPC1_QM_GLBL_MSG_EN_3                                      0xE48060\n\n#define mmTPC1_QM_GLBL_MSG_EN_4                                      0xE48068\n\n#define mmTPC1_QM_PQ_BASE_LO_0                                       0xE48070\n\n#define mmTPC1_QM_PQ_BASE_LO_1                                       0xE48074\n\n#define mmTPC1_QM_PQ_BASE_LO_2                                       0xE48078\n\n#define mmTPC1_QM_PQ_BASE_LO_3                                       0xE4807C\n\n#define mmTPC1_QM_PQ_BASE_HI_0                                       0xE48080\n\n#define mmTPC1_QM_PQ_BASE_HI_1                                       0xE48084\n\n#define mmTPC1_QM_PQ_BASE_HI_2                                       0xE48088\n\n#define mmTPC1_QM_PQ_BASE_HI_3                                       0xE4808C\n\n#define mmTPC1_QM_PQ_SIZE_0                                          0xE48090\n\n#define mmTPC1_QM_PQ_SIZE_1                                          0xE48094\n\n#define mmTPC1_QM_PQ_SIZE_2                                          0xE48098\n\n#define mmTPC1_QM_PQ_SIZE_3                                          0xE4809C\n\n#define mmTPC1_QM_PQ_PI_0                                            0xE480A0\n\n#define mmTPC1_QM_PQ_PI_1                                            0xE480A4\n\n#define mmTPC1_QM_PQ_PI_2                                            0xE480A8\n\n#define mmTPC1_QM_PQ_PI_3                                            0xE480AC\n\n#define mmTPC1_QM_PQ_CI_0                                            0xE480B0\n\n#define mmTPC1_QM_PQ_CI_1                                            0xE480B4\n\n#define mmTPC1_QM_PQ_CI_2                                            0xE480B8\n\n#define mmTPC1_QM_PQ_CI_3                                            0xE480BC\n\n#define mmTPC1_QM_PQ_CFG0_0                                          0xE480C0\n\n#define mmTPC1_QM_PQ_CFG0_1                                          0xE480C4\n\n#define mmTPC1_QM_PQ_CFG0_2                                          0xE480C8\n\n#define mmTPC1_QM_PQ_CFG0_3                                          0xE480CC\n\n#define mmTPC1_QM_PQ_CFG1_0                                          0xE480D0\n\n#define mmTPC1_QM_PQ_CFG1_1                                          0xE480D4\n\n#define mmTPC1_QM_PQ_CFG1_2                                          0xE480D8\n\n#define mmTPC1_QM_PQ_CFG1_3                                          0xE480DC\n\n#define mmTPC1_QM_PQ_ARUSER_31_11_0                                  0xE480E0\n\n#define mmTPC1_QM_PQ_ARUSER_31_11_1                                  0xE480E4\n\n#define mmTPC1_QM_PQ_ARUSER_31_11_2                                  0xE480E8\n\n#define mmTPC1_QM_PQ_ARUSER_31_11_3                                  0xE480EC\n\n#define mmTPC1_QM_PQ_STS0_0                                          0xE480F0\n\n#define mmTPC1_QM_PQ_STS0_1                                          0xE480F4\n\n#define mmTPC1_QM_PQ_STS0_2                                          0xE480F8\n\n#define mmTPC1_QM_PQ_STS0_3                                          0xE480FC\n\n#define mmTPC1_QM_PQ_STS1_0                                          0xE48100\n\n#define mmTPC1_QM_PQ_STS1_1                                          0xE48104\n\n#define mmTPC1_QM_PQ_STS1_2                                          0xE48108\n\n#define mmTPC1_QM_PQ_STS1_3                                          0xE4810C\n\n#define mmTPC1_QM_CQ_CFG0_0                                          0xE48110\n\n#define mmTPC1_QM_CQ_CFG0_1                                          0xE48114\n\n#define mmTPC1_QM_CQ_CFG0_2                                          0xE48118\n\n#define mmTPC1_QM_CQ_CFG0_3                                          0xE4811C\n\n#define mmTPC1_QM_CQ_CFG0_4                                          0xE48120\n\n#define mmTPC1_QM_CQ_CFG1_0                                          0xE48124\n\n#define mmTPC1_QM_CQ_CFG1_1                                          0xE48128\n\n#define mmTPC1_QM_CQ_CFG1_2                                          0xE4812C\n\n#define mmTPC1_QM_CQ_CFG1_3                                          0xE48130\n\n#define mmTPC1_QM_CQ_CFG1_4                                          0xE48134\n\n#define mmTPC1_QM_CQ_ARUSER_31_11_0                                  0xE48138\n\n#define mmTPC1_QM_CQ_ARUSER_31_11_1                                  0xE4813C\n\n#define mmTPC1_QM_CQ_ARUSER_31_11_2                                  0xE48140\n\n#define mmTPC1_QM_CQ_ARUSER_31_11_3                                  0xE48144\n\n#define mmTPC1_QM_CQ_ARUSER_31_11_4                                  0xE48148\n\n#define mmTPC1_QM_CQ_STS0_0                                          0xE4814C\n\n#define mmTPC1_QM_CQ_STS0_1                                          0xE48150\n\n#define mmTPC1_QM_CQ_STS0_2                                          0xE48154\n\n#define mmTPC1_QM_CQ_STS0_3                                          0xE48158\n\n#define mmTPC1_QM_CQ_STS0_4                                          0xE4815C\n\n#define mmTPC1_QM_CQ_STS1_0                                          0xE48160\n\n#define mmTPC1_QM_CQ_STS1_1                                          0xE48164\n\n#define mmTPC1_QM_CQ_STS1_2                                          0xE48168\n\n#define mmTPC1_QM_CQ_STS1_3                                          0xE4816C\n\n#define mmTPC1_QM_CQ_STS1_4                                          0xE48170\n\n#define mmTPC1_QM_CQ_PTR_LO_0                                        0xE48174\n\n#define mmTPC1_QM_CQ_PTR_HI_0                                        0xE48178\n\n#define mmTPC1_QM_CQ_TSIZE_0                                         0xE4817C\n\n#define mmTPC1_QM_CQ_CTL_0                                           0xE48180\n\n#define mmTPC1_QM_CQ_PTR_LO_1                                        0xE48184\n\n#define mmTPC1_QM_CQ_PTR_HI_1                                        0xE48188\n\n#define mmTPC1_QM_CQ_TSIZE_1                                         0xE4818C\n\n#define mmTPC1_QM_CQ_CTL_1                                           0xE48190\n\n#define mmTPC1_QM_CQ_PTR_LO_2                                        0xE48194\n\n#define mmTPC1_QM_CQ_PTR_HI_2                                        0xE48198\n\n#define mmTPC1_QM_CQ_TSIZE_2                                         0xE4819C\n\n#define mmTPC1_QM_CQ_CTL_2                                           0xE481A0\n\n#define mmTPC1_QM_CQ_PTR_LO_3                                        0xE481A4\n\n#define mmTPC1_QM_CQ_PTR_HI_3                                        0xE481A8\n\n#define mmTPC1_QM_CQ_TSIZE_3                                         0xE481AC\n\n#define mmTPC1_QM_CQ_CTL_3                                           0xE481B0\n\n#define mmTPC1_QM_CQ_PTR_LO_4                                        0xE481B4\n\n#define mmTPC1_QM_CQ_PTR_HI_4                                        0xE481B8\n\n#define mmTPC1_QM_CQ_TSIZE_4                                         0xE481BC\n\n#define mmTPC1_QM_CQ_CTL_4                                           0xE481C0\n\n#define mmTPC1_QM_CQ_PTR_LO_STS_0                                    0xE481C4\n\n#define mmTPC1_QM_CQ_PTR_LO_STS_1                                    0xE481C8\n\n#define mmTPC1_QM_CQ_PTR_LO_STS_2                                    0xE481CC\n\n#define mmTPC1_QM_CQ_PTR_LO_STS_3                                    0xE481D0\n\n#define mmTPC1_QM_CQ_PTR_LO_STS_4                                    0xE481D4\n\n#define mmTPC1_QM_CQ_PTR_HI_STS_0                                    0xE481D8\n\n#define mmTPC1_QM_CQ_PTR_HI_STS_1                                    0xE481DC\n\n#define mmTPC1_QM_CQ_PTR_HI_STS_2                                    0xE481E0\n\n#define mmTPC1_QM_CQ_PTR_HI_STS_3                                    0xE481E4\n\n#define mmTPC1_QM_CQ_PTR_HI_STS_4                                    0xE481E8\n\n#define mmTPC1_QM_CQ_TSIZE_STS_0                                     0xE481EC\n\n#define mmTPC1_QM_CQ_TSIZE_STS_1                                     0xE481F0\n\n#define mmTPC1_QM_CQ_TSIZE_STS_2                                     0xE481F4\n\n#define mmTPC1_QM_CQ_TSIZE_STS_3                                     0xE481F8\n\n#define mmTPC1_QM_CQ_TSIZE_STS_4                                     0xE481FC\n\n#define mmTPC1_QM_CQ_CTL_STS_0                                       0xE48200\n\n#define mmTPC1_QM_CQ_CTL_STS_1                                       0xE48204\n\n#define mmTPC1_QM_CQ_CTL_STS_2                                       0xE48208\n\n#define mmTPC1_QM_CQ_CTL_STS_3                                       0xE4820C\n\n#define mmTPC1_QM_CQ_CTL_STS_4                                       0xE48210\n\n#define mmTPC1_QM_CQ_IFIFO_CNT_0                                     0xE48214\n\n#define mmTPC1_QM_CQ_IFIFO_CNT_1                                     0xE48218\n\n#define mmTPC1_QM_CQ_IFIFO_CNT_2                                     0xE4821C\n\n#define mmTPC1_QM_CQ_IFIFO_CNT_3                                     0xE48220\n\n#define mmTPC1_QM_CQ_IFIFO_CNT_4                                     0xE48224\n\n#define mmTPC1_QM_CP_MSG_BASE0_ADDR_LO_0                             0xE48228\n\n#define mmTPC1_QM_CP_MSG_BASE0_ADDR_LO_1                             0xE4822C\n\n#define mmTPC1_QM_CP_MSG_BASE0_ADDR_LO_2                             0xE48230\n\n#define mmTPC1_QM_CP_MSG_BASE0_ADDR_LO_3                             0xE48234\n\n#define mmTPC1_QM_CP_MSG_BASE0_ADDR_LO_4                             0xE48238\n\n#define mmTPC1_QM_CP_MSG_BASE0_ADDR_HI_0                             0xE4823C\n\n#define mmTPC1_QM_CP_MSG_BASE0_ADDR_HI_1                             0xE48240\n\n#define mmTPC1_QM_CP_MSG_BASE0_ADDR_HI_2                             0xE48244\n\n#define mmTPC1_QM_CP_MSG_BASE0_ADDR_HI_3                             0xE48248\n\n#define mmTPC1_QM_CP_MSG_BASE0_ADDR_HI_4                             0xE4824C\n\n#define mmTPC1_QM_CP_MSG_BASE1_ADDR_LO_0                             0xE48250\n\n#define mmTPC1_QM_CP_MSG_BASE1_ADDR_LO_1                             0xE48254\n\n#define mmTPC1_QM_CP_MSG_BASE1_ADDR_LO_2                             0xE48258\n\n#define mmTPC1_QM_CP_MSG_BASE1_ADDR_LO_3                             0xE4825C\n\n#define mmTPC1_QM_CP_MSG_BASE1_ADDR_LO_4                             0xE48260\n\n#define mmTPC1_QM_CP_MSG_BASE1_ADDR_HI_0                             0xE48264\n\n#define mmTPC1_QM_CP_MSG_BASE1_ADDR_HI_1                             0xE48268\n\n#define mmTPC1_QM_CP_MSG_BASE1_ADDR_HI_2                             0xE4826C\n\n#define mmTPC1_QM_CP_MSG_BASE1_ADDR_HI_3                             0xE48270\n\n#define mmTPC1_QM_CP_MSG_BASE1_ADDR_HI_4                             0xE48274\n\n#define mmTPC1_QM_CP_MSG_BASE2_ADDR_LO_0                             0xE48278\n\n#define mmTPC1_QM_CP_MSG_BASE2_ADDR_LO_1                             0xE4827C\n\n#define mmTPC1_QM_CP_MSG_BASE2_ADDR_LO_2                             0xE48280\n\n#define mmTPC1_QM_CP_MSG_BASE2_ADDR_LO_3                             0xE48284\n\n#define mmTPC1_QM_CP_MSG_BASE2_ADDR_LO_4                             0xE48288\n\n#define mmTPC1_QM_CP_MSG_BASE2_ADDR_HI_0                             0xE4828C\n\n#define mmTPC1_QM_CP_MSG_BASE2_ADDR_HI_1                             0xE48290\n\n#define mmTPC1_QM_CP_MSG_BASE2_ADDR_HI_2                             0xE48294\n\n#define mmTPC1_QM_CP_MSG_BASE2_ADDR_HI_3                             0xE48298\n\n#define mmTPC1_QM_CP_MSG_BASE2_ADDR_HI_4                             0xE4829C\n\n#define mmTPC1_QM_CP_MSG_BASE3_ADDR_LO_0                             0xE482A0\n\n#define mmTPC1_QM_CP_MSG_BASE3_ADDR_LO_1                             0xE482A4\n\n#define mmTPC1_QM_CP_MSG_BASE3_ADDR_LO_2                             0xE482A8\n\n#define mmTPC1_QM_CP_MSG_BASE3_ADDR_LO_3                             0xE482AC\n\n#define mmTPC1_QM_CP_MSG_BASE3_ADDR_LO_4                             0xE482B0\n\n#define mmTPC1_QM_CP_MSG_BASE3_ADDR_HI_0                             0xE482B4\n\n#define mmTPC1_QM_CP_MSG_BASE3_ADDR_HI_1                             0xE482B8\n\n#define mmTPC1_QM_CP_MSG_BASE3_ADDR_HI_2                             0xE482BC\n\n#define mmTPC1_QM_CP_MSG_BASE3_ADDR_HI_3                             0xE482C0\n\n#define mmTPC1_QM_CP_MSG_BASE3_ADDR_HI_4                             0xE482C4\n\n#define mmTPC1_QM_CP_LDMA_TSIZE_OFFSET_0                             0xE482C8\n\n#define mmTPC1_QM_CP_LDMA_TSIZE_OFFSET_1                             0xE482CC\n\n#define mmTPC1_QM_CP_LDMA_TSIZE_OFFSET_2                             0xE482D0\n\n#define mmTPC1_QM_CP_LDMA_TSIZE_OFFSET_3                             0xE482D4\n\n#define mmTPC1_QM_CP_LDMA_TSIZE_OFFSET_4                             0xE482D8\n\n#define mmTPC1_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0xE482E0\n\n#define mmTPC1_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0xE482E4\n\n#define mmTPC1_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0xE482E8\n\n#define mmTPC1_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0xE482EC\n\n#define mmTPC1_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0xE482F0\n\n#define mmTPC1_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0xE482F4\n\n#define mmTPC1_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0xE482F8\n\n#define mmTPC1_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0xE482FC\n\n#define mmTPC1_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0xE48300\n\n#define mmTPC1_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0xE48304\n\n#define mmTPC1_QM_CP_FENCE0_RDATA_0                                  0xE48308\n\n#define mmTPC1_QM_CP_FENCE0_RDATA_1                                  0xE4830C\n\n#define mmTPC1_QM_CP_FENCE0_RDATA_2                                  0xE48310\n\n#define mmTPC1_QM_CP_FENCE0_RDATA_3                                  0xE48314\n\n#define mmTPC1_QM_CP_FENCE0_RDATA_4                                  0xE48318\n\n#define mmTPC1_QM_CP_FENCE1_RDATA_0                                  0xE4831C\n\n#define mmTPC1_QM_CP_FENCE1_RDATA_1                                  0xE48320\n\n#define mmTPC1_QM_CP_FENCE1_RDATA_2                                  0xE48324\n\n#define mmTPC1_QM_CP_FENCE1_RDATA_3                                  0xE48328\n\n#define mmTPC1_QM_CP_FENCE1_RDATA_4                                  0xE4832C\n\n#define mmTPC1_QM_CP_FENCE2_RDATA_0                                  0xE48330\n\n#define mmTPC1_QM_CP_FENCE2_RDATA_1                                  0xE48334\n\n#define mmTPC1_QM_CP_FENCE2_RDATA_2                                  0xE48338\n\n#define mmTPC1_QM_CP_FENCE2_RDATA_3                                  0xE4833C\n\n#define mmTPC1_QM_CP_FENCE2_RDATA_4                                  0xE48340\n\n#define mmTPC1_QM_CP_FENCE3_RDATA_0                                  0xE48344\n\n#define mmTPC1_QM_CP_FENCE3_RDATA_1                                  0xE48348\n\n#define mmTPC1_QM_CP_FENCE3_RDATA_2                                  0xE4834C\n\n#define mmTPC1_QM_CP_FENCE3_RDATA_3                                  0xE48350\n\n#define mmTPC1_QM_CP_FENCE3_RDATA_4                                  0xE48354\n\n#define mmTPC1_QM_CP_FENCE0_CNT_0                                    0xE48358\n\n#define mmTPC1_QM_CP_FENCE0_CNT_1                                    0xE4835C\n\n#define mmTPC1_QM_CP_FENCE0_CNT_2                                    0xE48360\n\n#define mmTPC1_QM_CP_FENCE0_CNT_3                                    0xE48364\n\n#define mmTPC1_QM_CP_FENCE0_CNT_4                                    0xE48368\n\n#define mmTPC1_QM_CP_FENCE1_CNT_0                                    0xE4836C\n\n#define mmTPC1_QM_CP_FENCE1_CNT_1                                    0xE48370\n\n#define mmTPC1_QM_CP_FENCE1_CNT_2                                    0xE48374\n\n#define mmTPC1_QM_CP_FENCE1_CNT_3                                    0xE48378\n\n#define mmTPC1_QM_CP_FENCE1_CNT_4                                    0xE4837C\n\n#define mmTPC1_QM_CP_FENCE2_CNT_0                                    0xE48380\n\n#define mmTPC1_QM_CP_FENCE2_CNT_1                                    0xE48384\n\n#define mmTPC1_QM_CP_FENCE2_CNT_2                                    0xE48388\n\n#define mmTPC1_QM_CP_FENCE2_CNT_3                                    0xE4838C\n\n#define mmTPC1_QM_CP_FENCE2_CNT_4                                    0xE48390\n\n#define mmTPC1_QM_CP_FENCE3_CNT_0                                    0xE48394\n\n#define mmTPC1_QM_CP_FENCE3_CNT_1                                    0xE48398\n\n#define mmTPC1_QM_CP_FENCE3_CNT_2                                    0xE4839C\n\n#define mmTPC1_QM_CP_FENCE3_CNT_3                                    0xE483A0\n\n#define mmTPC1_QM_CP_FENCE3_CNT_4                                    0xE483A4\n\n#define mmTPC1_QM_CP_STS_0                                           0xE483A8\n\n#define mmTPC1_QM_CP_STS_1                                           0xE483AC\n\n#define mmTPC1_QM_CP_STS_2                                           0xE483B0\n\n#define mmTPC1_QM_CP_STS_3                                           0xE483B4\n\n#define mmTPC1_QM_CP_STS_4                                           0xE483B8\n\n#define mmTPC1_QM_CP_CURRENT_INST_LO_0                               0xE483BC\n\n#define mmTPC1_QM_CP_CURRENT_INST_LO_1                               0xE483C0\n\n#define mmTPC1_QM_CP_CURRENT_INST_LO_2                               0xE483C4\n\n#define mmTPC1_QM_CP_CURRENT_INST_LO_3                               0xE483C8\n\n#define mmTPC1_QM_CP_CURRENT_INST_LO_4                               0xE483CC\n\n#define mmTPC1_QM_CP_CURRENT_INST_HI_0                               0xE483D0\n\n#define mmTPC1_QM_CP_CURRENT_INST_HI_1                               0xE483D4\n\n#define mmTPC1_QM_CP_CURRENT_INST_HI_2                               0xE483D8\n\n#define mmTPC1_QM_CP_CURRENT_INST_HI_3                               0xE483DC\n\n#define mmTPC1_QM_CP_CURRENT_INST_HI_4                               0xE483E0\n\n#define mmTPC1_QM_CP_BARRIER_CFG_0                                   0xE483F4\n\n#define mmTPC1_QM_CP_BARRIER_CFG_1                                   0xE483F8\n\n#define mmTPC1_QM_CP_BARRIER_CFG_2                                   0xE483FC\n\n#define mmTPC1_QM_CP_BARRIER_CFG_3                                   0xE48400\n\n#define mmTPC1_QM_CP_BARRIER_CFG_4                                   0xE48404\n\n#define mmTPC1_QM_CP_DBG_0_0                                         0xE48408\n\n#define mmTPC1_QM_CP_DBG_0_1                                         0xE4840C\n\n#define mmTPC1_QM_CP_DBG_0_2                                         0xE48410\n\n#define mmTPC1_QM_CP_DBG_0_3                                         0xE48414\n\n#define mmTPC1_QM_CP_DBG_0_4                                         0xE48418\n\n#define mmTPC1_QM_CP_ARUSER_31_11_0                                  0xE4841C\n\n#define mmTPC1_QM_CP_ARUSER_31_11_1                                  0xE48420\n\n#define mmTPC1_QM_CP_ARUSER_31_11_2                                  0xE48424\n\n#define mmTPC1_QM_CP_ARUSER_31_11_3                                  0xE48428\n\n#define mmTPC1_QM_CP_ARUSER_31_11_4                                  0xE4842C\n\n#define mmTPC1_QM_CP_AWUSER_31_11_0                                  0xE48430\n\n#define mmTPC1_QM_CP_AWUSER_31_11_1                                  0xE48434\n\n#define mmTPC1_QM_CP_AWUSER_31_11_2                                  0xE48438\n\n#define mmTPC1_QM_CP_AWUSER_31_11_3                                  0xE4843C\n\n#define mmTPC1_QM_CP_AWUSER_31_11_4                                  0xE48440\n\n#define mmTPC1_QM_ARB_CFG_0                                          0xE48A00\n\n#define mmTPC1_QM_ARB_CHOISE_Q_PUSH                                  0xE48A04\n\n#define mmTPC1_QM_ARB_WRR_WEIGHT_0                                   0xE48A08\n\n#define mmTPC1_QM_ARB_WRR_WEIGHT_1                                   0xE48A0C\n\n#define mmTPC1_QM_ARB_WRR_WEIGHT_2                                   0xE48A10\n\n#define mmTPC1_QM_ARB_WRR_WEIGHT_3                                   0xE48A14\n\n#define mmTPC1_QM_ARB_CFG_1                                          0xE48A18\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_0                               0xE48A20\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_1                               0xE48A24\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_2                               0xE48A28\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_3                               0xE48A2C\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_4                               0xE48A30\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_5                               0xE48A34\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_6                               0xE48A38\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_7                               0xE48A3C\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_8                               0xE48A40\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_9                               0xE48A44\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_10                              0xE48A48\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_11                              0xE48A4C\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_12                              0xE48A50\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_13                              0xE48A54\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_14                              0xE48A58\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_15                              0xE48A5C\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_16                              0xE48A60\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_17                              0xE48A64\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_18                              0xE48A68\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_19                              0xE48A6C\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_20                              0xE48A70\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_21                              0xE48A74\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_22                              0xE48A78\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_23                              0xE48A7C\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_24                              0xE48A80\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_25                              0xE48A84\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_26                              0xE48A88\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_27                              0xE48A8C\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_28                              0xE48A90\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_29                              0xE48A94\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_30                              0xE48A98\n\n#define mmTPC1_QM_ARB_MST_AVAIL_CRED_31                              0xE48A9C\n\n#define mmTPC1_QM_ARB_MST_CRED_INC                                   0xE48AA0\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0xE48AA4\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0xE48AA8\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0xE48AAC\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0xE48AB0\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0xE48AB4\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0xE48AB8\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0xE48ABC\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0xE48AC0\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0xE48AC4\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0xE48AC8\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0xE48ACC\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0xE48AD0\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0xE48AD4\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0xE48AD8\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0xE48ADC\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0xE48AE0\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0xE48AE4\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0xE48AE8\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0xE48AEC\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0xE48AF0\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0xE48AF4\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0xE48AF8\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0xE48AFC\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0xE48B00\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0xE48B04\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0xE48B08\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0xE48B0C\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0xE48B10\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0xE48B14\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0xE48B18\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0xE48B1C\n\n#define mmTPC1_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0xE48B20\n\n#define mmTPC1_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0xE48B28\n\n#define mmTPC1_QM_ARB_MST_SLAVE_EN                                   0xE48B2C\n\n#define mmTPC1_QM_ARB_MST_QUIET_PER                                  0xE48B34\n\n#define mmTPC1_QM_ARB_SLV_CHOISE_WDT                                 0xE48B38\n\n#define mmTPC1_QM_ARB_SLV_ID                                         0xE48B3C\n\n#define mmTPC1_QM_ARB_MSG_MAX_INFLIGHT                               0xE48B44\n\n#define mmTPC1_QM_ARB_MSG_AWUSER_31_11                               0xE48B48\n\n#define mmTPC1_QM_ARB_MSG_AWUSER_SEC_PROP                            0xE48B4C\n\n#define mmTPC1_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0xE48B50\n\n#define mmTPC1_QM_ARB_BASE_LO                                        0xE48B54\n\n#define mmTPC1_QM_ARB_BASE_HI                                        0xE48B58\n\n#define mmTPC1_QM_ARB_STATE_STS                                      0xE48B80\n\n#define mmTPC1_QM_ARB_CHOISE_FULLNESS_STS                            0xE48B84\n\n#define mmTPC1_QM_ARB_MSG_STS                                        0xE48B88\n\n#define mmTPC1_QM_ARB_SLV_CHOISE_Q_HEAD                              0xE48B8C\n\n#define mmTPC1_QM_ARB_ERR_CAUSE                                      0xE48B9C\n\n#define mmTPC1_QM_ARB_ERR_MSG_EN                                     0xE48BA0\n\n#define mmTPC1_QM_ARB_ERR_STS_DRP                                    0xE48BA8\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_0                                 0xE48BB0\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_1                                 0xE48BB4\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_2                                 0xE48BB8\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_3                                 0xE48BBC\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_4                                 0xE48BC0\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_5                                 0xE48BC4\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_6                                 0xE48BC8\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_7                                 0xE48BCC\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_8                                 0xE48BD0\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_9                                 0xE48BD4\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_10                                0xE48BD8\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_11                                0xE48BDC\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_12                                0xE48BE0\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_13                                0xE48BE4\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_14                                0xE48BE8\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_15                                0xE48BEC\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_16                                0xE48BF0\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_17                                0xE48BF4\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_18                                0xE48BF8\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_19                                0xE48BFC\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_20                                0xE48C00\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_21                                0xE48C04\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_22                                0xE48C08\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_23                                0xE48C0C\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_24                                0xE48C10\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_25                                0xE48C14\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_26                                0xE48C18\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_27                                0xE48C1C\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_28                                0xE48C20\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_29                                0xE48C24\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_30                                0xE48C28\n\n#define mmTPC1_QM_ARB_MST_CRED_STS_31                                0xE48C2C\n\n#define mmTPC1_QM_CGM_CFG                                            0xE48C70\n\n#define mmTPC1_QM_CGM_STS                                            0xE48C74\n\n#define mmTPC1_QM_CGM_CFG1                                           0xE48C78\n\n#define mmTPC1_QM_LOCAL_RANGE_BASE                                   0xE48C80\n\n#define mmTPC1_QM_LOCAL_RANGE_SIZE                                   0xE48C84\n\n#define mmTPC1_QM_CSMR_STRICT_PRIO_CFG                               0xE48C90\n\n#define mmTPC1_QM_HBW_RD_RATE_LIM_CFG_1                              0xE48C94\n\n#define mmTPC1_QM_LBW_WR_RATE_LIM_CFG_0                              0xE48C98\n\n#define mmTPC1_QM_LBW_WR_RATE_LIM_CFG_1                              0xE48C9C\n\n#define mmTPC1_QM_HBW_RD_RATE_LIM_CFG_0                              0xE48CA0\n\n#define mmTPC1_QM_GLBL_AXCACHE                                       0xE48CA4\n\n#define mmTPC1_QM_IND_GW_APB_CFG                                     0xE48CB0\n\n#define mmTPC1_QM_IND_GW_APB_WDATA                                   0xE48CB4\n\n#define mmTPC1_QM_IND_GW_APB_RDATA                                   0xE48CB8\n\n#define mmTPC1_QM_IND_GW_APB_STATUS                                  0xE48CBC\n\n#define mmTPC1_QM_GLBL_ERR_ADDR_LO                                   0xE48CD0\n\n#define mmTPC1_QM_GLBL_ERR_ADDR_HI                                   0xE48CD4\n\n#define mmTPC1_QM_GLBL_ERR_WDATA                                     0xE48CD8\n\n#define mmTPC1_QM_GLBL_MEM_INIT_BUSY                                 0xE48D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}