Library IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

entity LUT is
	Port(cont: in integer range 0 to 1023;
		  salida: out integer range 0 to 255);
end entity;

architecture comportamiento of LUT is
type matrix is array(0 to 639, 0 to 419) of std_logic_vector(11 downo 0);
();
begin
		
	salida <= sen(cont);

end comportamiento;