

================================================================
== Vitis HLS Report for 'out_stream_merge'
================================================================
* Date:           Tue Nov 19 23:14:19 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_conv_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.50 ns|  4.980 ns|     2.03 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  60.000 ns|  60.000 ns|    6|    6|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 6, D = 9, States = { 1 2 3 5 6 7 8 9 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 
4 --> 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_ch_idx_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %input_ch_idx"   --->   Operation 10 'read' 'input_ch_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %input_ch_idx_read, i3 0"   --->   Operation 11 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_shl2_cast3 = zext i7 %p_shl2"   --->   Operation 12 'zext' 'p_shl2_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i7 %p_shl2"   --->   Operation 13 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %input_ch_idx_read, i1 0"   --->   Operation 14 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i5 %p_shl3"   --->   Operation 15 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%kernel_idx = sub i8 %p_shl2_cast, i8 %p_shl3_cast"   --->   Operation 16 'sub' 'kernel_idx' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %input_ch_idx_read, i5 0" [src/yolo_conv.cpp:299]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln299 = zext i9 %shl_ln" [src/yolo_conv.cpp:299]   --->   Operation 18 'zext' 'zext_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%sub_ln299 = sub i10 %zext_ln299, i10 %p_shl2_cast3" [src/yolo_conv.cpp:299]   --->   Operation 19 'sub' 'sub_ln299' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %sub_ln299, i32 5, i32 9" [src/yolo_conv.cpp:299]   --->   Operation 20 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.36ns)   --->   "%icmp_ln299 = icmp_slt  i5 %tmp_236, i5 1" [src/yolo_conv.cpp:299]   --->   Operation 21 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299, void %for.inc, void %if.then" [src/yolo_conv.cpp:299]   --->   Operation 22 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln300 = icmp_eq  i4 %input_ch_idx_read, i4 0" [src/yolo_conv.cpp:300]   --->   Operation 23 'icmp' 'icmp_ln300' <Predicate = (icmp_ln299)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %icmp_ln300, void %V.i1221.case.24, void %V.i1221.case.0" [src/yolo_conv.cpp:300]   --->   Operation 24 'br' 'br_ln300' <Predicate = (icmp_ln299)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_24, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 25 'nbreadreq' 'tmp_s' <Predicate = (icmp_ln299 & !icmp_ln300)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%br_ln300 = br void %V.i1221.exit" [src/yolo_conv.cpp:300]   --->   Operation 26 'br' 'br_ln300' <Predicate = (icmp_ln299 & !icmp_ln300)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_0, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 27 'nbreadreq' 'tmp' <Predicate = (icmp_ln299 & icmp_ln300)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln300 = br void %V.i1221.exit" [src/yolo_conv.cpp:300]   --->   Operation 28 'br' 'br_ln300' <Predicate = (icmp_ln299 & icmp_ln300)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = phi i1 %tmp, void %V.i1221.case.0, i1 %tmp_s, void %V.i1221.case.24" [src/yolo_conv.cpp:300]   --->   Operation 29 'phi' 'empty' <Predicate = (icmp_ln299)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %empty, void %if.end47, void %if.then4" [src/yolo_conv.cpp:300]   --->   Operation 30 'br' 'br_ln300' <Predicate = (icmp_ln299)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_118 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_27, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 31 'nbreadreq' 'tmp_118' <Predicate = (icmp_ln299 & !icmp_ln300 & empty)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_117 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_3, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 32 'nbreadreq' 'tmp_117' <Predicate = (icmp_ln299 & icmp_ln300 & empty)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln299 = or i10 %sub_ln299, i10 4" [src/yolo_conv.cpp:299]   --->   Operation 33 'or' 'or_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln299 = sext i10 %or_ln299" [src/yolo_conv.cpp:299]   --->   Operation 34 'sext' 'sext_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %or_ln299, i32 5, i32 9" [src/yolo_conv.cpp:299]   --->   Operation 35 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.36ns)   --->   "%icmp_ln299_1 = icmp_slt  i5 %tmp_237, i5 1" [src/yolo_conv.cpp:299]   --->   Operation 36 'icmp' 'icmp_ln299_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299_1, void %for.inc.1, void %if.then.1" [src/yolo_conv.cpp:299]   --->   Operation 37 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln300_1 = icmp_eq  i4 %input_ch_idx_read, i4 0" [src/yolo_conv.cpp:300]   --->   Operation 38 'icmp' 'icmp_ln300_1' <Predicate = (icmp_ln299_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %icmp_ln300_1, void %V.i12.117.case.28, void %V.i12.117.case.4" [src/yolo_conv.cpp:300]   --->   Operation 39 'br' 'br_ln300' <Predicate = (icmp_ln299_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_120 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_28, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 40 'nbreadreq' 'tmp_120' <Predicate = (icmp_ln299_1 & !icmp_ln300_1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%br_ln300 = br void %V.i12.117.exit" [src/yolo_conv.cpp:300]   --->   Operation 41 'br' 'br_ln300' <Predicate = (icmp_ln299_1 & !icmp_ln300_1)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_119 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_4, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 42 'nbreadreq' 'tmp_119' <Predicate = (icmp_ln299_1 & icmp_ln300_1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%br_ln300 = br void %V.i12.117.exit" [src/yolo_conv.cpp:300]   --->   Operation 43 'br' 'br_ln300' <Predicate = (icmp_ln299_1 & icmp_ln300_1)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln299 = add i11 %sext_ln299, i11 4" [src/yolo_conv.cpp:299]   --->   Operation 44 'add' 'add_ln299' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln299, i32 5, i32 10" [src/yolo_conv.cpp:299]   --->   Operation 45 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.42ns)   --->   "%icmp_ln299_2 = icmp_slt  i6 %tmp_238, i6 1" [src/yolo_conv.cpp:299]   --->   Operation 46 'icmp' 'icmp_ln299_2' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299_2, void %for.inc.2, void %if.then.2" [src/yolo_conv.cpp:299]   --->   Operation 47 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_123 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_8, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 48 'nbreadreq' 'tmp_123' <Predicate = (icmp_ln299_2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %tmp_123, void %if.end47.2, void %if.then4.2" [src/yolo_conv.cpp:300]   --->   Operation 49 'br' 'br_ln300' <Predicate = (icmp_ln299_2)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_124 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_11, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 50 'nbreadreq' 'tmp_124' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln299_1 = add i11 %sext_ln299, i11 8" [src/yolo_conv.cpp:299]   --->   Operation 51 'add' 'add_ln299_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln299_1, i32 5, i32 10" [src/yolo_conv.cpp:299]   --->   Operation 52 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.42ns)   --->   "%icmp_ln299_3 = icmp_slt  i6 %tmp_239, i6 1" [src/yolo_conv.cpp:299]   --->   Operation 53 'icmp' 'icmp_ln299_3' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299_3, void %for.inc.3, void %if.then.3" [src/yolo_conv.cpp:299]   --->   Operation 54 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_125 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_1213, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 55 'nbreadreq' 'tmp_125' <Predicate = (icmp_ln299_3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %tmp_125, void %if.end47.3, void %if.then4.3" [src/yolo_conv.cpp:300]   --->   Operation 56 'br' 'br_ln300' <Predicate = (icmp_ln299_3)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_126 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_15, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 57 'nbreadreq' 'tmp_126' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln299_2 = add i11 %sext_ln299, i11 12" [src/yolo_conv.cpp:299]   --->   Operation 58 'add' 'add_ln299_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln299_2, i32 5, i32 10" [src/yolo_conv.cpp:299]   --->   Operation 59 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.42ns)   --->   "%icmp_ln299_4 = icmp_slt  i6 %tmp_240, i6 1" [src/yolo_conv.cpp:299]   --->   Operation 60 'icmp' 'icmp_ln299_4' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299_4, void %for.inc.4, void %if.then.4" [src/yolo_conv.cpp:299]   --->   Operation 61 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln299_3 = add i11 %sext_ln299, i11 16" [src/yolo_conv.cpp:299]   --->   Operation 62 'add' 'add_ln299_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln299_3, i32 5, i32 10" [src/yolo_conv.cpp:299]   --->   Operation 63 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.42ns)   --->   "%icmp_ln299_5 = icmp_slt  i6 %tmp_241, i6 1" [src/yolo_conv.cpp:299]   --->   Operation 64 'icmp' 'icmp_ln299_5' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299_5, void %for.end, void %if.then.5" [src/yolo_conv.cpp:299]   --->   Operation 65 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln300, void %V.i71624.case.27, void %V.i71624.case.3" [src/yolo_conv.cpp:304]   --->   Operation 66 'br' 'br_ln304' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_0_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_24" [src/yolo_conv.cpp:304]   --->   Operation 67 'read' 'curr_output_data_sub_data_0_V' <Predicate = (icmp_ln299 & !icmp_ln300 & empty)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 68 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_1_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_25" [src/yolo_conv.cpp:305]   --->   Operation 68 'read' 'curr_output_data_sub_data_1_V' <Predicate = (icmp_ln299 & !icmp_ln300 & empty)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 69 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_2_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_26" [src/yolo_conv.cpp:306]   --->   Operation 69 'read' 'curr_output_data_sub_data_2_V' <Predicate = (icmp_ln299 & !icmp_ln300 & empty)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln309 = br void %V.i71624.exit" [src/yolo_conv.cpp:309]   --->   Operation 70 'br' 'br_ln309' <Predicate = (icmp_ln299 & !icmp_ln300 & empty)> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (2.73ns)   --->   "%out_stream_group_0_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_0" [src/yolo_conv.cpp:304]   --->   Operation 71 'read' 'out_stream_group_0_read' <Predicate = (icmp_ln299 & icmp_ln300 & empty)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 72 [1/1] (2.73ns)   --->   "%out_stream_group_1_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_1" [src/yolo_conv.cpp:305]   --->   Operation 72 'read' 'out_stream_group_1_read' <Predicate = (icmp_ln299 & icmp_ln300 & empty)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 73 [1/1] (2.73ns)   --->   "%out_stream_group_2_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_2" [src/yolo_conv.cpp:306]   --->   Operation 73 'read' 'out_stream_group_2_read' <Predicate = (icmp_ln299 & icmp_ln300 & empty)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln309 = br void %V.i71624.exit" [src/yolo_conv.cpp:309]   --->   Operation 74 'br' 'br_ln309' <Predicate = (icmp_ln299 & icmp_ln300 & empty)> <Delay = 1.58>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%empty_79 = phi i1 %tmp_117, void %V.i71624.case.3, i1 %tmp_118, void %V.i71624.case.27" [src/yolo_conv.cpp:309]   --->   Operation 75 'phi' 'empty_79' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln311 = br i1 %icmp_ln300, void %V.i71624.case.2742, void %V.i71624.case.341" [src/yolo_conv.cpp:311]   --->   Operation 76 'br' 'br_ln311' <Predicate = (icmp_ln299 & empty & empty_79)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty_80 = phi i1 %tmp_119, void %V.i12.117.case.4, i1 %tmp_120, void %V.i12.117.case.28" [src/yolo_conv.cpp:300]   --->   Operation 77 'phi' 'empty_80' <Predicate = (icmp_ln299_1)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %empty_80, void %if.end47.1, void %if.then4.1" [src/yolo_conv.cpp:300]   --->   Operation 78 'br' 'br_ln300' <Predicate = (icmp_ln299_1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_122 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_31, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 79 'nbreadreq' 'tmp_122' <Predicate = (icmp_ln299_1 & !icmp_ln300_1 & empty_80)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_121 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_7, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 80 'nbreadreq' 'tmp_121' <Predicate = (icmp_ln299_1 & icmp_ln300_1 & empty_80)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln309 = br i1 %tmp_124, void %if.end.2, void %if.then25.2" [src/yolo_conv.cpp:309]   --->   Operation 81 'br' 'br_ln309' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 1.58>
ST_2 : Operation 82 [1/1] (1.58ns)   --->   "%br_ln309 = br i1 %tmp_126, void %if.end.3, void %if.then25.3" [src/yolo_conv.cpp:309]   --->   Operation 82 'br' 'br_ln309' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 1.58>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_127 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_16, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 83 'nbreadreq' 'tmp_127' <Predicate = (icmp_ln299_4)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %tmp_127, void %if.end47.4, void %if.then4.4" [src/yolo_conv.cpp:300]   --->   Operation 84 'br' 'br_ln300' <Predicate = (icmp_ln299_4)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_128 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_19, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 85 'nbreadreq' 'tmp_128' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln309 = br i1 %tmp_128, void %if.end.4, void %if.then25.4" [src/yolo_conv.cpp:309]   --->   Operation 86 'br' 'br_ln309' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.44>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%fold_output_ch_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %fold_output_ch"   --->   Operation 87 'read' 'fold_output_ch_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%last_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %last"   --->   Operation 88 'read' 'last_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%curr_input_6_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %curr_input_6"   --->   Operation 89 'read' 'curr_input_6_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%curr_input_5_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %curr_input_5"   --->   Operation 90 'read' 'curr_input_5_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%curr_input_3_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %curr_input_3"   --->   Operation 91 'read' 'curr_input_3_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%curr_input_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %curr_input_2"   --->   Operation 92 'read' 'curr_input_2_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%curr_input_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %curr_input_1"   --->   Operation 93 'read' 'curr_input_1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%fold_output_ch_cast = zext i4 %fold_output_ch_read"   --->   Operation 94 'zext' 'fold_output_ch_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_1"   --->   Operation 95 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_31, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_30, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_29, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_28, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_27, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_26, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_25, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_24, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_2325, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_22, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_21, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_20, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_19, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_18, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_17, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_16, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_15, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_14, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_13, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_1213, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_11, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_10, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_9, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_8, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_7, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_6, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_5, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_4, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_3, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_2, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_1, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_0, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %outStream_V_dest_V, i5 %outStream_V_id_V, i1 %outStream_V_last_V, i2 %outStream_V_user_V, i8 %outStream_V_strb_V, i8 %outStream_V_keep_V, i64 %outStream_V_data_V, void @empty_17, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.73ns)   --->   "%sub = add i5 %fold_output_ch_cast, i5 31"   --->   Operation 129 'add' 'sub' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln298 = sext i5 %sub" [src/yolo_conv.cpp:298]   --->   Operation 130 'sext' 'sext_ln298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_2_V = phi i16 %out_stream_group_2_read, void %V.i71624.case.3, i16 %curr_output_data_sub_data_2_V, void %V.i71624.case.27"   --->   Operation 131 'phi' 'tmp_data_sub_data_2_V' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_0_V = phi i16 %out_stream_group_0_read, void %V.i71624.case.3, i16 %curr_output_data_sub_data_0_V, void %V.i71624.case.27"   --->   Operation 132 'phi' 'tmp_data_sub_data_0_V' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_1_V = phi i16 %out_stream_group_1_read, void %V.i71624.case.3, i16 %curr_output_data_sub_data_1_V, void %V.i71624.case.27"   --->   Operation 133 'phi' 'tmp_data_sub_data_1_V' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.70ns)   --->   "%br_ln309 = br i1 %empty_79, void %if.end, void %if.then25" [src/yolo_conv.cpp:309]   --->   Operation 134 'br' 'br_ln309' <Predicate = (icmp_ln299 & empty)> <Delay = 1.70>
ST_3 : Operation 135 [1/1] (2.73ns)   --->   "%out_stream_group_27_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_27" [src/yolo_conv.cpp:311]   --->   Operation 135 'read' 'out_stream_group_27_read' <Predicate = (icmp_ln299 & !icmp_ln300 & empty & empty_79)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 136 [1/1] (1.70ns)   --->   "%br_ln311 = br void %if.end" [src/yolo_conv.cpp:311]   --->   Operation 136 'br' 'br_ln311' <Predicate = (icmp_ln299 & !icmp_ln300 & empty & empty_79)> <Delay = 1.70>
ST_3 : Operation 137 [1/1] (2.73ns)   --->   "%out_stream_group_3_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_3" [src/yolo_conv.cpp:311]   --->   Operation 137 'read' 'out_stream_group_3_read' <Predicate = (icmp_ln299 & icmp_ln300 & empty & empty_79)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 138 [1/1] (1.70ns)   --->   "%br_ln311 = br void %if.end" [src/yolo_conv.cpp:311]   --->   Operation 138 'br' 'br_ln311' <Predicate = (icmp_ln299 & icmp_ln300 & empty & empty_79)> <Delay = 1.70>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V_8 = phi i16 %out_stream_group_3_read, void %V.i71624.case.341, i16 %out_stream_group_27_read, void %V.i71624.case.2742, i16 0, void %V.i71624.exit" [src/yolo_conv.cpp:311]   --->   Operation 139 'phi' 'curr_output_data_sub_data_3_V_8' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.55ns)   --->   "%icmp_ln322 = icmp_eq  i8 %kernel_idx, i8 %sext_ln298" [src/yolo_conv.cpp:322]   --->   Operation 140 'icmp' 'icmp_ln322' <Predicate = (icmp_ln299 & empty)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.97ns)   --->   "%curr_output_last_V = and i1 %icmp_ln322, i1 %last_read" [src/yolo_conv.cpp:322]   --->   Operation 141 'and' 'curr_output_last_V' <Predicate = (icmp_ln299 & empty)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_8, i16 %tmp_data_sub_data_2_V, i16 %tmp_data_sub_data_1_V, i16 %tmp_data_sub_data_0_V"   --->   Operation 142 'bitconcatenate' 'p_s' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_s, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V, i5 %curr_input_5_read, i6 %curr_input_6_read"   --->   Operation 143 'write' 'write_ln258' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln331 = br void %if.end47" [src/yolo_conv.cpp:331]   --->   Operation 144 'br' 'br_ln331' <Predicate = (icmp_ln299 & empty)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%kernel_idx_1 = or i8 %kernel_idx, i8 1" [src/yolo_conv.cpp:298]   --->   Operation 145 'or' 'kernel_idx_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln300_1, void %V.i716.120.case.31, void %V.i716.120.case.7" [src/yolo_conv.cpp:304]   --->   Operation 146 'br' 'br_ln304' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_0_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_28" [src/yolo_conv.cpp:304]   --->   Operation 147 'read' 'curr_output_data_sub_data_0_V_2' <Predicate = (icmp_ln299_1 & !icmp_ln300_1 & empty_80)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 148 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_1_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_29" [src/yolo_conv.cpp:305]   --->   Operation 148 'read' 'curr_output_data_sub_data_1_V_2' <Predicate = (icmp_ln299_1 & !icmp_ln300_1 & empty_80)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 149 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_2_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_30" [src/yolo_conv.cpp:306]   --->   Operation 149 'read' 'curr_output_data_sub_data_2_V_2' <Predicate = (icmp_ln299_1 & !icmp_ln300_1 & empty_80)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 150 [1/1] (1.58ns)   --->   "%br_ln309 = br void %V.i716.120.exit" [src/yolo_conv.cpp:309]   --->   Operation 150 'br' 'br_ln309' <Predicate = (icmp_ln299_1 & !icmp_ln300_1 & empty_80)> <Delay = 1.58>
ST_3 : Operation 151 [1/1] (2.73ns)   --->   "%out_stream_group_4_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_4" [src/yolo_conv.cpp:304]   --->   Operation 151 'read' 'out_stream_group_4_read' <Predicate = (icmp_ln299_1 & icmp_ln300_1 & empty_80)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 152 [1/1] (2.73ns)   --->   "%out_stream_group_5_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_5" [src/yolo_conv.cpp:305]   --->   Operation 152 'read' 'out_stream_group_5_read' <Predicate = (icmp_ln299_1 & icmp_ln300_1 & empty_80)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 153 [1/1] (2.73ns)   --->   "%out_stream_group_6_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_6" [src/yolo_conv.cpp:306]   --->   Operation 153 'read' 'out_stream_group_6_read' <Predicate = (icmp_ln299_1 & icmp_ln300_1 & empty_80)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 154 [1/1] (1.58ns)   --->   "%br_ln309 = br void %V.i716.120.exit" [src/yolo_conv.cpp:309]   --->   Operation 154 'br' 'br_ln309' <Predicate = (icmp_ln299_1 & icmp_ln300_1 & empty_80)> <Delay = 1.58>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%empty_81 = phi i1 %tmp_121, void %V.i716.120.case.7, i1 %tmp_122, void %V.i716.120.case.31" [src/yolo_conv.cpp:309]   --->   Operation 155 'phi' 'empty_81' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln311 = br i1 %icmp_ln300_1, void %V.i716.120.case.3137, void %V.i716.120.case.736" [src/yolo_conv.cpp:311]   --->   Operation 156 'br' 'br_ln311' <Predicate = (icmp_ln299_1 & empty_80 & empty_81)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.55ns)   --->   "%icmp_ln322_1 = icmp_eq  i8 %kernel_idx_1, i8 %sext_ln298" [src/yolo_conv.cpp:322]   --->   Operation 157 'icmp' 'icmp_ln322_1' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.97ns)   --->   "%curr_output_last_V_1 = and i1 %icmp_ln322_1, i1 %last_read" [src/yolo_conv.cpp:322]   --->   Operation 158 'and' 'curr_output_last_V_1' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (1.91ns)   --->   "%kernel_idx_2 = add i8 %kernel_idx, i8 2" [src/yolo_conv.cpp:298]   --->   Operation 159 'add' 'kernel_idx_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (1.55ns)   --->   "%icmp_ln322_2 = icmp_eq  i8 %kernel_idx_2, i8 %sext_ln298" [src/yolo_conv.cpp:322]   --->   Operation 160 'icmp' 'icmp_ln322_2' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.97ns)   --->   "%curr_output_last_V_2 = and i1 %icmp_ln322_2, i1 %last_read" [src/yolo_conv.cpp:322]   --->   Operation 161 'and' 'curr_output_last_V_2' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (1.91ns)   --->   "%kernel_idx_3 = add i8 %kernel_idx, i8 3" [src/yolo_conv.cpp:298]   --->   Operation 162 'add' 'kernel_idx_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (1.55ns)   --->   "%icmp_ln322_3 = icmp_eq  i8 %kernel_idx_3, i8 %sext_ln298" [src/yolo_conv.cpp:322]   --->   Operation 163 'icmp' 'icmp_ln322_3' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.97ns)   --->   "%curr_output_last_V_3 = and i1 %icmp_ln322_3, i1 %last_read" [src/yolo_conv.cpp:322]   --->   Operation 164 'and' 'curr_output_last_V_3' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (1.91ns)   --->   "%kernel_idx_4 = add i8 %kernel_idx, i8 4" [src/yolo_conv.cpp:298]   --->   Operation 165 'add' 'kernel_idx_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (1.55ns)   --->   "%icmp_ln322_4 = icmp_eq  i8 %kernel_idx_4, i8 %sext_ln298" [src/yolo_conv.cpp:322]   --->   Operation 166 'icmp' 'icmp_ln322_4' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.97ns)   --->   "%curr_output_last_V_4 = and i1 %icmp_ln322_4, i1 %last_read" [src/yolo_conv.cpp:322]   --->   Operation 167 'and' 'curr_output_last_V_4' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (1.91ns)   --->   "%kernel_idx_5 = add i8 %kernel_idx, i8 5" [src/yolo_conv.cpp:298]   --->   Operation 168 'add' 'kernel_idx_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_129 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_20, i32 1" [src/yolo_conv.cpp:300]   --->   Operation 169 'nbreadreq' 'tmp_129' <Predicate = (icmp_ln299_5)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %tmp_129, void %if.end47.5, void %if.then4.5" [src/yolo_conv.cpp:300]   --->   Operation 170 'br' 'br_ln300' <Predicate = (icmp_ln299_5)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_130 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_2325, i32 1" [src/yolo_conv.cpp:309]   --->   Operation 171 'nbreadreq' 'tmp_130' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln309 = br i1 %tmp_130, void %if.end.5, void %if.then25.5" [src/yolo_conv.cpp:309]   --->   Operation 172 'br' 'br_ln309' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 1.58>
ST_3 : Operation 173 [1/1] (1.55ns)   --->   "%icmp_ln322_5 = icmp_eq  i8 %kernel_idx_5, i8 %sext_ln298" [src/yolo_conv.cpp:322]   --->   Operation 173 'icmp' 'icmp_ln322_5' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.97ns)   --->   "%curr_output_last_V_5 = and i1 %icmp_ln322_5, i1 %last_read" [src/yolo_conv.cpp:322]   --->   Operation 174 'and' 'curr_output_last_V_5' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 8> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.inc" [src/yolo_conv.cpp:300]   --->   Operation 175 'br' 'br_ln300' <Predicate = (icmp_ln299)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.inc.1" [src/yolo_conv.cpp:300]   --->   Operation 176 'br' 'br_ln300' <Predicate = (icmp_ln299_1)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.inc.2" [src/yolo_conv.cpp:300]   --->   Operation 177 'br' 'br_ln300' <Predicate = (icmp_ln299_2)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.inc.3" [src/yolo_conv.cpp:300]   --->   Operation 178 'br' 'br_ln300' <Predicate = (icmp_ln299_3)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.inc.4" [src/yolo_conv.cpp:300]   --->   Operation 179 'br' 'br_ln300' <Predicate = (icmp_ln299_4)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.end" [src/yolo_conv.cpp:300]   --->   Operation 180 'br' 'br_ln300' <Predicate = (icmp_ln299_5)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln334 = ret" [src/yolo_conv.cpp:334]   --->   Operation 181 'ret' 'ret_ln334' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.44>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_2_V_1 = phi i16 %out_stream_group_6_read, void %V.i716.120.case.7, i16 %curr_output_data_sub_data_2_V_2, void %V.i716.120.case.31"   --->   Operation 182 'phi' 'tmp_data_sub_data_2_V_1' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_0_V_1 = phi i16 %out_stream_group_4_read, void %V.i716.120.case.7, i16 %curr_output_data_sub_data_0_V_2, void %V.i716.120.case.31"   --->   Operation 183 'phi' 'tmp_data_sub_data_0_V_1' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_1_V_1 = phi i16 %out_stream_group_5_read, void %V.i716.120.case.7, i16 %curr_output_data_sub_data_1_V_2, void %V.i716.120.case.31"   --->   Operation 184 'phi' 'tmp_data_sub_data_1_V_1' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (1.70ns)   --->   "%br_ln309 = br i1 %empty_81, void %if.end.1, void %if.then25.1" [src/yolo_conv.cpp:309]   --->   Operation 185 'br' 'br_ln309' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 1.70>
ST_5 : Operation 186 [1/1] (2.73ns)   --->   "%out_stream_group_31_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_31" [src/yolo_conv.cpp:311]   --->   Operation 186 'read' 'out_stream_group_31_read' <Predicate = (icmp_ln299_1 & !icmp_ln300_1 & empty_80 & empty_81)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 187 [1/1] (1.70ns)   --->   "%br_ln311 = br void %if.end.1" [src/yolo_conv.cpp:311]   --->   Operation 187 'br' 'br_ln311' <Predicate = (icmp_ln299_1 & !icmp_ln300_1 & empty_80 & empty_81)> <Delay = 1.70>
ST_5 : Operation 188 [1/1] (2.73ns)   --->   "%out_stream_group_7_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_7" [src/yolo_conv.cpp:311]   --->   Operation 188 'read' 'out_stream_group_7_read' <Predicate = (icmp_ln299_1 & icmp_ln300_1 & empty_80 & empty_81)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 189 [1/1] (1.70ns)   --->   "%br_ln311 = br void %if.end.1" [src/yolo_conv.cpp:311]   --->   Operation 189 'br' 'br_ln311' <Predicate = (icmp_ln299_1 & icmp_ln300_1 & empty_80 & empty_81)> <Delay = 1.70>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V_9 = phi i16 %out_stream_group_7_read, void %V.i716.120.case.736, i16 %out_stream_group_31_read, void %V.i716.120.case.3137, i16 0, void %V.i716.120.exit" [src/yolo_conv.cpp:311]   --->   Operation 190 'phi' 'curr_output_data_sub_data_3_V_9' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%p_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_9, i16 %tmp_data_sub_data_2_V_1, i16 %tmp_data_sub_data_1_V_1, i16 %tmp_data_sub_data_0_V_1"   --->   Operation 191 'bitconcatenate' 'p_8' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_8, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_1, i5 %curr_input_5_read, i6 %curr_input_6_read"   --->   Operation 192 'write' 'write_ln258' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln331 = br void %if.end47.1" [src/yolo_conv.cpp:331]   --->   Operation 193 'br' 'br_ln331' <Predicate = (icmp_ln299_1 & empty_80)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_3_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_11" [src/yolo_conv.cpp:311]   --->   Operation 194 'read' 'curr_output_data_sub_data_3_V' <Predicate = (icmp_ln299_2 & tmp_123 & tmp_124)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 195 [1/1] (1.58ns)   --->   "%br_ln312 = br void %if.end.2" [src/yolo_conv.cpp:312]   --->   Operation 195 'br' 'br_ln312' <Predicate = (icmp_ln299_2 & tmp_123 & tmp_124)> <Delay = 1.58>

State 6 <SV = 4> <Delay = 2.73>
ST_6 : Operation 196 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_0_V_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_8" [src/yolo_conv.cpp:304]   --->   Operation 196 'read' 'curr_output_data_sub_data_0_V_7' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 197 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_1_V_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_9" [src/yolo_conv.cpp:305]   --->   Operation 197 'read' 'curr_output_data_sub_data_1_V_7' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 198 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_2_V_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_10" [src/yolo_conv.cpp:306]   --->   Operation 198 'read' 'curr_output_data_sub_data_2_V_7' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V_10 = phi i16 %curr_output_data_sub_data_3_V, void %if.then25.2, i16 0, void %if.then4.2"   --->   Operation 199 'phi' 'curr_output_data_sub_data_3_V_10' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%p_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_10, i16 %curr_output_data_sub_data_2_V_7, i16 %curr_output_data_sub_data_1_V_7, i16 %curr_output_data_sub_data_0_V_7"   --->   Operation 200 'bitconcatenate' 'p_9' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_9, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_2, i5 %curr_input_5_read, i6 %curr_input_6_read"   --->   Operation 201 'write' 'write_ln258' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln331 = br void %if.end47.2" [src/yolo_conv.cpp:331]   --->   Operation 202 'br' 'br_ln331' <Predicate = (icmp_ln299_2 & tmp_123)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_3_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_15" [src/yolo_conv.cpp:311]   --->   Operation 203 'read' 'curr_output_data_sub_data_3_V_2' <Predicate = (icmp_ln299_3 & tmp_125 & tmp_126)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 204 [1/1] (1.58ns)   --->   "%br_ln312 = br void %if.end.3" [src/yolo_conv.cpp:312]   --->   Operation 204 'br' 'br_ln312' <Predicate = (icmp_ln299_3 & tmp_125 & tmp_126)> <Delay = 1.58>

State 7 <SV = 5> <Delay = 2.73>
ST_7 : Operation 205 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_0_V_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_1213" [src/yolo_conv.cpp:304]   --->   Operation 205 'read' 'curr_output_data_sub_data_0_V_8' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 206 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_1_V_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_13" [src/yolo_conv.cpp:305]   --->   Operation 206 'read' 'curr_output_data_sub_data_1_V_8' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 207 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_2_V_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_14" [src/yolo_conv.cpp:306]   --->   Operation 207 'read' 'curr_output_data_sub_data_2_V_8' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V_11 = phi i16 %curr_output_data_sub_data_3_V_2, void %if.then25.3, i16 0, void %if.then4.3"   --->   Operation 208 'phi' 'curr_output_data_sub_data_3_V_11' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%p_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_11, i16 %curr_output_data_sub_data_2_V_8, i16 %curr_output_data_sub_data_1_V_8, i16 %curr_output_data_sub_data_0_V_8"   --->   Operation 209 'bitconcatenate' 'p_10' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_10, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_3, i5 %curr_input_5_read, i6 %curr_input_6_read"   --->   Operation 210 'write' 'write_ln258' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln331 = br void %if.end47.3" [src/yolo_conv.cpp:331]   --->   Operation 211 'br' 'br_ln331' <Predicate = (icmp_ln299_3 & tmp_125)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_3_V_4 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_19" [src/yolo_conv.cpp:311]   --->   Operation 212 'read' 'curr_output_data_sub_data_3_V_4' <Predicate = (icmp_ln299_4 & tmp_127 & tmp_128)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 213 [1/1] (1.58ns)   --->   "%br_ln312 = br void %if.end.4" [src/yolo_conv.cpp:312]   --->   Operation 213 'br' 'br_ln312' <Predicate = (icmp_ln299_4 & tmp_127 & tmp_128)> <Delay = 1.58>

State 8 <SV = 6> <Delay = 2.73>
ST_8 : Operation 214 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_0_V_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_16" [src/yolo_conv.cpp:304]   --->   Operation 214 'read' 'curr_output_data_sub_data_0_V_9' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 215 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_1_V_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_17" [src/yolo_conv.cpp:305]   --->   Operation 215 'read' 'curr_output_data_sub_data_1_V_9' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 216 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_2_V_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_18" [src/yolo_conv.cpp:306]   --->   Operation 216 'read' 'curr_output_data_sub_data_2_V_9' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V_12 = phi i16 %curr_output_data_sub_data_3_V_4, void %if.then25.4, i16 0, void %if.then4.4"   --->   Operation 217 'phi' 'curr_output_data_sub_data_3_V_12' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%p_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_12, i16 %curr_output_data_sub_data_2_V_9, i16 %curr_output_data_sub_data_1_V_9, i16 %curr_output_data_sub_data_0_V_9"   --->   Operation 218 'bitconcatenate' 'p_11' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_11, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_4, i5 %curr_input_5_read, i6 %curr_input_6_read"   --->   Operation 219 'write' 'write_ln258' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln331 = br void %if.end47.4" [src/yolo_conv.cpp:331]   --->   Operation 220 'br' 'br_ln331' <Predicate = (icmp_ln299_4 & tmp_127)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_3_V_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_2325" [src/yolo_conv.cpp:311]   --->   Operation 221 'read' 'curr_output_data_sub_data_3_V_6' <Predicate = (icmp_ln299_5 & tmp_129 & tmp_130)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 222 [1/1] (1.58ns)   --->   "%br_ln312 = br void %if.end.5" [src/yolo_conv.cpp:312]   --->   Operation 222 'br' 'br_ln312' <Predicate = (icmp_ln299_5 & tmp_129 & tmp_130)> <Delay = 1.58>

State 9 <SV = 7> <Delay = 2.73>
ST_9 : Operation 223 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_0_V_10 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_20" [src/yolo_conv.cpp:304]   --->   Operation 223 'read' 'curr_output_data_sub_data_0_V_10' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 224 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_1_V_10 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_21" [src/yolo_conv.cpp:305]   --->   Operation 224 'read' 'curr_output_data_sub_data_1_V_10' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 225 [1/1] (2.73ns)   --->   "%curr_output_data_sub_data_2_V_10 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_22" [src/yolo_conv.cpp:306]   --->   Operation 225 'read' 'curr_output_data_sub_data_2_V_10' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 2.73> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%curr_output_data_sub_data_3_V_13 = phi i16 %curr_output_data_sub_data_3_V_6, void %if.then25.5, i16 0, void %if.then4.5"   --->   Operation 226 'phi' 'curr_output_data_sub_data_3_V_13' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%p_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_13, i16 %curr_output_data_sub_data_2_V_10, i16 %curr_output_data_sub_data_1_V_10, i16 %curr_output_data_sub_data_0_V_10"   --->   Operation 227 'bitconcatenate' 'p_12' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_12, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_5, i5 %curr_input_5_read, i6 %curr_input_6_read"   --->   Operation 228 'write' 'write_ln258' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln331 = br void %if.end47.5" [src/yolo_conv.cpp:331]   --->   Operation 229 'br' 'br_ln331' <Predicate = (icmp_ln299_5 & tmp_129)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.5ns, clock uncertainty: 2.03ns.

 <State 1>: 4.98ns
The critical path consists of the following:
	wire read operation ('input_ch_idx_read') on port 'input_ch_idx' [55]  (0 ns)
	'sub' operation ('sub_ln299', src/yolo_conv.cpp:299) [101]  (1.82 ns)
	'or' operation ('or_ln299', src/yolo_conv.cpp:299) [156]  (0 ns)
	'add' operation ('add_ln299_3', src/yolo_conv.cpp:299) [293]  (1.73 ns)
	'icmp' operation ('icmp_ln299_5', src/yolo_conv.cpp:299) [295]  (1.43 ns)

 <State 2>: 2.74ns
The critical path consists of the following:
	fifo read operation ('curr_output.data.sub_data_0.V', src/yolo_conv.cpp:304) on port 'out_stream_group_24' (src/yolo_conv.cpp:304) [120]  (2.74 ns)

 <State 3>: 4.44ns
The critical path consists of the following:
	fifo read operation ('out_stream_group_27_read', src/yolo_conv.cpp:311) on port 'out_stream_group_27' (src/yolo_conv.cpp:311) [140]  (2.74 ns)
	multiplexor before 'phi' operation ('curr_output.data.sub_data_3.V', src/yolo_conv.cpp:311) with incoming values : ('out_stream_group_27_read', src/yolo_conv.cpp:311) ('out_stream_group_3_read', src/yolo_conv.cpp:311) [146]  (1.71 ns)
	'phi' operation ('curr_output.data.sub_data_3.V', src/yolo_conv.cpp:311) with incoming values : ('out_stream_group_27_read', src/yolo_conv.cpp:311) ('out_stream_group_3_read', src/yolo_conv.cpp:311) [146]  (0 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 4.44ns
The critical path consists of the following:
	fifo read operation ('out_stream_group_31_read', src/yolo_conv.cpp:311) on port 'out_stream_group_31' (src/yolo_conv.cpp:311) [196]  (2.74 ns)
	multiplexor before 'phi' operation ('curr_output.data.sub_data_3.V', src/yolo_conv.cpp:311) with incoming values : ('out_stream_group_31_read', src/yolo_conv.cpp:311) ('out_stream_group_7_read', src/yolo_conv.cpp:311) [202]  (1.71 ns)
	'phi' operation ('curr_output.data.sub_data_3.V', src/yolo_conv.cpp:311) with incoming values : ('out_stream_group_31_read', src/yolo_conv.cpp:311) ('out_stream_group_7_read', src/yolo_conv.cpp:311) [202]  (0 ns)

 <State 6>: 2.74ns
The critical path consists of the following:
	fifo read operation ('curr_output.data.sub_data_3.V', src/yolo_conv.cpp:311) on port 'out_stream_group_15' (src/yolo_conv.cpp:311) [253]  (2.74 ns)

 <State 7>: 2.74ns
The critical path consists of the following:
	fifo read operation ('curr_output.data.sub_data_0.V', src/yolo_conv.cpp:304) on port 'out_stream_group_1213' (src/yolo_conv.cpp:304) [247]  (2.74 ns)

 <State 8>: 2.74ns
The critical path consists of the following:
	fifo read operation ('curr_output.data.sub_data_0.V', src/yolo_conv.cpp:304) on port 'out_stream_group_16' (src/yolo_conv.cpp:304) [274]  (2.74 ns)

 <State 9>: 2.74ns
The critical path consists of the following:
	fifo read operation ('curr_output.data.sub_data_0.V', src/yolo_conv.cpp:304) on port 'out_stream_group_20' (src/yolo_conv.cpp:304) [301]  (2.74 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
