\hypertarget{core__armv8mml_8h_source}{}\doxysection{core\+\_\+armv8mml.\+h}
\label{core__armv8mml_8h_source}\index{SDK/CMSIS/core\_armv8mml.h@{SDK/CMSIS/core\_armv8mml.h}}
\mbox{\hyperlink{core__armv8mml_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{7 \textcolor{comment}{/*}}
\DoxyCodeLine{8 \textcolor{comment}{ * Copyright (c) 2009-\/2018 Arm Limited. All rights reserved.}}
\DoxyCodeLine{9 \textcolor{comment}{ *}}
\DoxyCodeLine{10 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{11 \textcolor{comment}{ *}}
\DoxyCodeLine{12 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{13 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{14 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{15 \textcolor{comment}{ *}}
\DoxyCodeLine{16 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{17 \textcolor{comment}{ *}}
\DoxyCodeLine{18 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{19 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{20 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{21 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{22 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{23 \textcolor{comment}{ */}}
\DoxyCodeLine{24 }
\DoxyCodeLine{25 \textcolor{preprocessor}{\#if   defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{26 \textcolor{preprocessor}{  \#pragma system\_include         }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#elif defined (\_\_clang\_\_)}}
\DoxyCodeLine{28 \textcolor{preprocessor}{  \#pragma clang system\_header   }\textcolor{comment}{/* treat file as system include file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{30 }
\DoxyCodeLine{31 \textcolor{preprocessor}{\#ifndef \_\_CORE\_ARMV8MML\_H\_GENERIC}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#define \_\_CORE\_ARMV8MML\_H\_GENERIC}}
\DoxyCodeLine{33 }
\DoxyCodeLine{34 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{35 }
\DoxyCodeLine{36 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{37  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{39 }
\DoxyCodeLine{55 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{56 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{57 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{cmsis__version_8h}{cmsis\_version.h}}"{}}}
\DoxyCodeLine{64  }
\DoxyCodeLine{65 \textcolor{comment}{/*  CMSIS Armv8MML definitions */}}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#define \_\_ARMv8MML\_CMSIS\_VERSION\_MAIN  (\_\_CM\_CMSIS\_VERSION\_MAIN)                   }}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#define \_\_ARMv8MML\_CMSIS\_VERSION\_SUB   (\_\_CM\_CMSIS\_VERSION\_SUB)                    }}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define \_\_ARMv8MML\_CMSIS\_VERSION       ((\_\_ARMv8MML\_CMSIS\_VERSION\_MAIN << 16U) | \(\backslash\)}}
\DoxyCodeLine{69 \textcolor{preprocessor}{                                         \_\_ARMv8MML\_CMSIS\_VERSION\_SUB           )  }}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define \_\_CORTEX\_M                     (81U)                                       }}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{77 \textcolor{preprocessor}{  \#if defined \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{78 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{79 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{80 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{81 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{82 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{83 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{84 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{85 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{86 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{87 }
\DoxyCodeLine{88 \textcolor{preprocessor}{  \#if defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{89 \textcolor{preprocessor}{    \#if defined(\_\_DSP\_PRESENT) \&\& (\_\_DSP\_PRESENT == 1U)}}
\DoxyCodeLine{90 \textcolor{preprocessor}{      \#define \_\_DSP\_USED       1U}}
\DoxyCodeLine{91 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{92 \textcolor{preprocessor}{      \#error "{}Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{93 \textcolor{preprocessor}{      \#define \_\_DSP\_USED         0U    }}
\DoxyCodeLine{94 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{95 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{96 \textcolor{preprocessor}{    \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{97 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{98   }
\DoxyCodeLine{99 \textcolor{preprocessor}{\#elif defined (\_\_ARMCC\_VERSION) \&\& (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{100 \textcolor{preprocessor}{  \#if defined \_\_ARM\_PCS\_VFP}}
\DoxyCodeLine{101 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{102 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{103 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{104 \textcolor{preprocessor}{      \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{105 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{106 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{107 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{108 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{109 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{110 }
\DoxyCodeLine{111 \textcolor{preprocessor}{  \#if defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{112 \textcolor{preprocessor}{    \#if defined(\_\_DSP\_PRESENT) \&\& (\_\_DSP\_PRESENT == 1U)}}
\DoxyCodeLine{113 \textcolor{preprocessor}{      \#define \_\_DSP\_USED       1U}}
\DoxyCodeLine{114 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{115 \textcolor{preprocessor}{      \#error "{}Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{116 \textcolor{preprocessor}{      \#define \_\_DSP\_USED         0U    }}
\DoxyCodeLine{117 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{118 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{119 \textcolor{preprocessor}{    \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{120 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{121 }
\DoxyCodeLine{122 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{123 \textcolor{preprocessor}{  \#if defined (\_\_VFP\_FP\_\_) \&\& !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{124 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{125 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{126 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{127 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{128 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{129 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{130 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{131 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{132 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{133   }
\DoxyCodeLine{134 \textcolor{preprocessor}{  \#if defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{135 \textcolor{preprocessor}{    \#if defined(\_\_DSP\_PRESENT) \&\& (\_\_DSP\_PRESENT == 1U)}}
\DoxyCodeLine{136 \textcolor{preprocessor}{      \#define \_\_DSP\_USED       1U}}
\DoxyCodeLine{137 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{138 \textcolor{preprocessor}{      \#error "{}Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{139 \textcolor{preprocessor}{      \#define \_\_DSP\_USED         0U    }}
\DoxyCodeLine{140 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{141 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{142 \textcolor{preprocessor}{    \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{143 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{144   }
\DoxyCodeLine{145 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{146 \textcolor{preprocessor}{  \#if defined \_\_ARMVFP\_\_}}
\DoxyCodeLine{147 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{148 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{149 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{150 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{151 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{152 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{153 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{154 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{155 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{156 }
\DoxyCodeLine{157 \textcolor{preprocessor}{  \#if defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{158 \textcolor{preprocessor}{    \#if defined(\_\_DSP\_PRESENT) \&\& (\_\_DSP\_PRESENT == 1U)}}
\DoxyCodeLine{159 \textcolor{preprocessor}{      \#define \_\_DSP\_USED       1U}}
\DoxyCodeLine{160 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{161 \textcolor{preprocessor}{      \#error "{}Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{162 \textcolor{preprocessor}{      \#define \_\_DSP\_USED         0U    }}
\DoxyCodeLine{163 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{164 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{165 \textcolor{preprocessor}{    \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{166 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{167   }
\DoxyCodeLine{168 \textcolor{preprocessor}{\#elif defined ( \_\_TI\_ARM\_\_ )}}
\DoxyCodeLine{169 \textcolor{preprocessor}{  \#if defined \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{170 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{171 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{172 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{173 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{174 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{175 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{176 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{177 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{178 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{179 }
\DoxyCodeLine{180 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{181 \textcolor{preprocessor}{  \#if defined \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{182 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{183 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{184 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{185 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{186 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{187 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{188 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{189 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{190 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{191 }
\DoxyCodeLine{192 \textcolor{preprocessor}{\#elif defined ( \_\_CSMC\_\_ )}}
\DoxyCodeLine{193 \textcolor{preprocessor}{  \#if ( \_\_CSMC\_\_ \& 0x400U)}}
\DoxyCodeLine{194 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{195 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{196 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{197 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{198 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{199 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{200 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{201 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{202 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{203 }
\DoxyCodeLine{204 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{205 }
\DoxyCodeLine{206 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{cmsis__compiler_8h}{cmsis\_compiler.h}}"{}}               \textcolor{comment}{/* CMSIS compiler specific defines */}}
\DoxyCodeLine{207 }
\DoxyCodeLine{208 }
\DoxyCodeLine{209 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{210 \}}
\DoxyCodeLine{211 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{212 }
\DoxyCodeLine{213 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_ARMV8MML\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{214 }
\DoxyCodeLine{215 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{216 }
\DoxyCodeLine{217 \textcolor{preprocessor}{\#ifndef \_\_CORE\_ARMV8MML\_H\_DEPENDANT}}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define \_\_CORE\_ARMV8MML\_H\_DEPENDANT}}
\DoxyCodeLine{219 }
\DoxyCodeLine{220 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{221  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{222 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{223 }
\DoxyCodeLine{224 \textcolor{comment}{/* check device defines and use defaults */}}
\DoxyCodeLine{225 \textcolor{preprocessor}{\#if defined \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{226 \textcolor{preprocessor}{  \#ifndef \_\_ARMv8MML\_REV}}
\DoxyCodeLine{227 \textcolor{preprocessor}{    \#define \_\_ARMv8MML\_REV               0x0000U}}
\DoxyCodeLine{228 \textcolor{preprocessor}{    \#warning "{}\_\_ARMv8MML\_REV not defined in device header file; using default!"{}}}
\DoxyCodeLine{229 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{230 }
\DoxyCodeLine{231 \textcolor{preprocessor}{  \#ifndef \_\_FPU\_PRESENT}}
\DoxyCodeLine{232 \textcolor{preprocessor}{    \#define \_\_FPU\_PRESENT             0U}}
\DoxyCodeLine{233 \textcolor{preprocessor}{    \#warning "{}\_\_FPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{234 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{235 }
\DoxyCodeLine{236 \textcolor{preprocessor}{  \#ifndef \_\_MPU\_PRESENT}}
\DoxyCodeLine{237 \textcolor{preprocessor}{    \#define \_\_MPU\_PRESENT             0U}}
\DoxyCodeLine{238 \textcolor{preprocessor}{    \#warning "{}\_\_MPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{239 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{240 }
\DoxyCodeLine{241 \textcolor{preprocessor}{  \#ifndef \_\_SAUREGION\_PRESENT}}
\DoxyCodeLine{242 \textcolor{preprocessor}{    \#define \_\_SAUREGION\_PRESENT       0U}}
\DoxyCodeLine{243 \textcolor{preprocessor}{    \#warning "{}\_\_SAUREGION\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{244 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{245 }
\DoxyCodeLine{246 \textcolor{preprocessor}{  \#ifndef \_\_DSP\_PRESENT}}
\DoxyCodeLine{247 \textcolor{preprocessor}{    \#define \_\_DSP\_PRESENT             0U}}
\DoxyCodeLine{248 \textcolor{preprocessor}{    \#warning "{}\_\_DSP\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{249 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{250 }
\DoxyCodeLine{251 \textcolor{preprocessor}{  \#ifndef \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{252 \textcolor{preprocessor}{    \#define \_\_NVIC\_PRIO\_BITS          3U}}
\DoxyCodeLine{253 \textcolor{preprocessor}{    \#warning "{}\_\_NVIC\_PRIO\_BITS not defined in device header file; using default!"{}}}
\DoxyCodeLine{254 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{255 }
\DoxyCodeLine{256 \textcolor{preprocessor}{  \#ifndef \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{257 \textcolor{preprocessor}{    \#define \_\_Vendor\_SysTickConfig    0U}}
\DoxyCodeLine{258 \textcolor{preprocessor}{    \#warning "{}\_\_Vendor\_SysTickConfig not defined in device header file; using default!"{}}}
\DoxyCodeLine{259 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{260 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{261 }
\DoxyCodeLine{262 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{270 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{271 \textcolor{preprocessor}{  \#define   \_\_I     volatile             }}
\DoxyCodeLine{272 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{273 \textcolor{preprocessor}{  \#define   \_\_I     volatile const       }}
\DoxyCodeLine{274 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{276 \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{278 \textcolor{comment}{/* following defines should be used for structure members */}}
\DoxyCodeLine{279 \textcolor{preprocessor}{\#define     \_\_IM     volatile const      }}
\DoxyCodeLine{280 \textcolor{preprocessor}{\#define     \_\_OM     volatile            }}
\DoxyCodeLine{281 \textcolor{preprocessor}{\#define     \_\_IOM    volatile            }}
\DoxyCodeLine{287 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{288 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{289 \textcolor{comment}{  Core Register contain:}}
\DoxyCodeLine{290 \textcolor{comment}{  -\/ Core Register}}
\DoxyCodeLine{291 \textcolor{comment}{  -\/ Core NVIC Register}}
\DoxyCodeLine{292 \textcolor{comment}{  -\/ Core SCB Register}}
\DoxyCodeLine{293 \textcolor{comment}{  -\/ Core SysTick Register}}
\DoxyCodeLine{294 \textcolor{comment}{  -\/ Core Debug Register}}
\DoxyCodeLine{295 \textcolor{comment}{  -\/ Core MPU Register}}
\DoxyCodeLine{296 \textcolor{comment}{  -\/ Core SAU Register}}
\DoxyCodeLine{297 \textcolor{comment}{  -\/ Core FPU Register}}
\DoxyCodeLine{298 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{314 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{315 \{}
\DoxyCodeLine{316   \textcolor{keyword}{struct}}
\DoxyCodeLine{317   \{}
\DoxyCodeLine{318     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16;              }
\DoxyCodeLine{319     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4;                       }
\DoxyCodeLine{320     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7;               }
\DoxyCodeLine{321     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1;                        }
\DoxyCodeLine{322     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1;                        }
\DoxyCodeLine{323     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1;                        }
\DoxyCodeLine{324     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1;                        }
\DoxyCodeLine{325     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1;                        }
\DoxyCodeLine{326   \} b;                                   }
\DoxyCodeLine{327   uint32\_t w;                            }
\DoxyCodeLine{328 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{329 }
\DoxyCodeLine{330 \textcolor{comment}{/* APSR Register Definitions */}}
\DoxyCodeLine{331 \textcolor{preprocessor}{\#define APSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{332 \textcolor{preprocessor}{\#define APSR\_N\_Msk                         (1UL << APSR\_N\_Pos)                            }}
\DoxyCodeLine{334 \textcolor{preprocessor}{\#define APSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{335 \textcolor{preprocessor}{\#define APSR\_Z\_Msk                         (1UL << APSR\_Z\_Pos)                            }}
\DoxyCodeLine{337 \textcolor{preprocessor}{\#define APSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define APSR\_C\_Msk                         (1UL << APSR\_C\_Pos)                            }}
\DoxyCodeLine{340 \textcolor{preprocessor}{\#define APSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{341 \textcolor{preprocessor}{\#define APSR\_V\_Msk                         (1UL << APSR\_V\_Pos)                            }}
\DoxyCodeLine{343 \textcolor{preprocessor}{\#define APSR\_Q\_Pos                         27U                                            }}
\DoxyCodeLine{344 \textcolor{preprocessor}{\#define APSR\_Q\_Msk                         (1UL << APSR\_Q\_Pos)                            }}
\DoxyCodeLine{346 \textcolor{preprocessor}{\#define APSR\_GE\_Pos                        16U                                            }}
\DoxyCodeLine{347 \textcolor{preprocessor}{\#define APSR\_GE\_Msk                        (0xFUL << APSR\_GE\_Pos)                         }}
\DoxyCodeLine{353 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{354 \{}
\DoxyCodeLine{355   \textcolor{keyword}{struct}}
\DoxyCodeLine{356   \{}
\DoxyCodeLine{357     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9;                      }
\DoxyCodeLine{358     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23;              }
\DoxyCodeLine{359   \} b;                                   }
\DoxyCodeLine{360   uint32\_t w;                            }
\DoxyCodeLine{361 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{362 }
\DoxyCodeLine{363 \textcolor{comment}{/* IPSR Register Definitions */}}
\DoxyCodeLine{364 \textcolor{preprocessor}{\#define IPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define IPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< IPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{371 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{372 \{}
\DoxyCodeLine{373   \textcolor{keyword}{struct}}
\DoxyCodeLine{374   \{}
\DoxyCodeLine{375     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9;                      }
\DoxyCodeLine{376     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:7;               }
\DoxyCodeLine{377     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4;                       }
\DoxyCodeLine{378     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4;               }
\DoxyCodeLine{379     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1;                        }
\DoxyCodeLine{380     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}:2;                       }
\DoxyCodeLine{381     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1;                        }
\DoxyCodeLine{382     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1;                        }
\DoxyCodeLine{383     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1;                        }
\DoxyCodeLine{384     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1;                        }
\DoxyCodeLine{385     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1;                        }
\DoxyCodeLine{386   \} b;                                   }
\DoxyCodeLine{387   uint32\_t w;                            }
\DoxyCodeLine{388 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{389 }
\DoxyCodeLine{390 \textcolor{comment}{/* xPSR Register Definitions */}}
\DoxyCodeLine{391 \textcolor{preprocessor}{\#define xPSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define xPSR\_N\_Msk                         (1UL << xPSR\_N\_Pos)                            }}
\DoxyCodeLine{394 \textcolor{preprocessor}{\#define xPSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define xPSR\_Z\_Msk                         (1UL << xPSR\_Z\_Pos)                            }}
\DoxyCodeLine{397 \textcolor{preprocessor}{\#define xPSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#define xPSR\_C\_Msk                         (1UL << xPSR\_C\_Pos)                            }}
\DoxyCodeLine{400 \textcolor{preprocessor}{\#define xPSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{401 \textcolor{preprocessor}{\#define xPSR\_V\_Msk                         (1UL << xPSR\_V\_Pos)                            }}
\DoxyCodeLine{403 \textcolor{preprocessor}{\#define xPSR\_Q\_Pos                         27U                                            }}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define xPSR\_Q\_Msk                         (1UL << xPSR\_Q\_Pos)                            }}
\DoxyCodeLine{406 \textcolor{preprocessor}{\#define xPSR\_IT\_Pos                        25U                                            }}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define xPSR\_IT\_Msk                        (3UL << xPSR\_IT\_Pos)                           }}
\DoxyCodeLine{409 \textcolor{preprocessor}{\#define xPSR\_T\_Pos                         24U                                            }}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define xPSR\_T\_Msk                         (1UL << xPSR\_T\_Pos)                            }}
\DoxyCodeLine{412 \textcolor{preprocessor}{\#define xPSR\_GE\_Pos                        16U                                            }}
\DoxyCodeLine{413 \textcolor{preprocessor}{\#define xPSR\_GE\_Msk                        (0xFUL << xPSR\_GE\_Pos)                         }}
\DoxyCodeLine{415 \textcolor{preprocessor}{\#define xPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#define xPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< xPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{422 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{423 \{}
\DoxyCodeLine{424   \textcolor{keyword}{struct}}
\DoxyCodeLine{425   \{}
\DoxyCodeLine{426     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1;                    }
\DoxyCodeLine{427     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1;                    }
\DoxyCodeLine{428     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1;                     }
\DoxyCodeLine{429     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}:1;                     }
\DoxyCodeLine{430     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:28;              }
\DoxyCodeLine{431   \} b;                                   }
\DoxyCodeLine{432   uint32\_t w;                            }
\DoxyCodeLine{433 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{434 }
\DoxyCodeLine{435 \textcolor{comment}{/* CONTROL Register Definitions */}}
\DoxyCodeLine{436 \textcolor{preprocessor}{\#define CONTROL\_SFPA\_Pos                    3U                                            }}
\DoxyCodeLine{437 \textcolor{preprocessor}{\#define CONTROL\_SFPA\_Msk                   (1UL << CONTROL\_SFPA\_Pos)                      }}
\DoxyCodeLine{439 \textcolor{preprocessor}{\#define CONTROL\_FPCA\_Pos                    2U                                            }}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define CONTROL\_FPCA\_Msk                   (1UL << CONTROL\_FPCA\_Pos)                      }}
\DoxyCodeLine{442 \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Pos                   1U                                            }}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Msk                  (1UL << CONTROL\_SPSEL\_Pos)                     }}
\DoxyCodeLine{445 \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Pos                   0U                                            }}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Msk                  (1UL }\textcolor{comment}{/*<< CONTROL\_nPRIV\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{461 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{462 \{}
\DoxyCodeLine{463   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ISER[16U];              }
\DoxyCodeLine{464         uint32\_t RESERVED0[16U];}
\DoxyCodeLine{465   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICER[16U];              }
\DoxyCodeLine{466         uint32\_t RSERVED1[16U];}
\DoxyCodeLine{467   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ISPR[16U];              }
\DoxyCodeLine{468         uint32\_t RESERVED2[16U];}
\DoxyCodeLine{469   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICPR[16U];              }
\DoxyCodeLine{470         uint32\_t RESERVED3[16U];}
\DoxyCodeLine{471   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t IABR[16U];              }
\DoxyCodeLine{472         uint32\_t RESERVED4[16U];}
\DoxyCodeLine{473   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ITNS[16U];              }
\DoxyCodeLine{474         uint32\_t RESERVED5[16U];}
\DoxyCodeLine{475   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint8\_t  IPR[496U];              }
\DoxyCodeLine{476         uint32\_t RESERVED6[580U];}
\DoxyCodeLine{477   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8}{STIR}};                   }
\DoxyCodeLine{478 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{479 }
\DoxyCodeLine{480 \textcolor{comment}{/* Software Triggered Interrupt Register Definitions */}}
\DoxyCodeLine{481 \textcolor{preprocessor}{\#define NVIC\_STIR\_INTID\_Pos                 0U                                         }}
\DoxyCodeLine{482 \textcolor{preprocessor}{\#define NVIC\_STIR\_INTID\_Msk                (0x1FFUL }\textcolor{comment}{/*<< NVIC\_STIR\_INTID\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{497 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{498 \{}
\DoxyCodeLine{499   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t CPUID;                  }
\DoxyCodeLine{500   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICSR;                   }
\DoxyCodeLine{501   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae457d2615e203c3d5904a43a1bc9df71}{VTOR}};                   }
\DoxyCodeLine{502   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t AIRCR;                  }
\DoxyCodeLine{503   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SCR;                    }
\DoxyCodeLine{504   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CCR;                    }
\DoxyCodeLine{505   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint8\_t  SHPR[12U];              }
\DoxyCodeLine{506   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SHCSR;                  }
\DoxyCodeLine{507   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0f9e27357254e6e953a94f95bda040b1}{CFSR}};                   }
\DoxyCodeLine{508   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab974e7ceb2e52a3fbcaa84e06e52922d}{HFSR}};                   }
\DoxyCodeLine{509   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b590075aa07880ce686d5cfb4e61c5c}{DFSR}};                   }
\DoxyCodeLine{510   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae9d94d186615d57d38c9253cb842d244}{MMFAR}};                  }
\DoxyCodeLine{511   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3fde073744418e2fe476333cb4d55d0d}{BFAR}};                   }
\DoxyCodeLine{512   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3ef0057e48fdef798f2ee12125a80d9f}{AFSR}};                   }
\DoxyCodeLine{513   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t ID\_PFR[2U];             }
\DoxyCodeLine{514   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga883f7e28417c51d3a3bf03185baf448f}{ID\_DFR}};                 }
\DoxyCodeLine{515   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga394a63fd0c3f9d7a52d7b220e31a2ef4}{ID\_ADR}};                 }
\DoxyCodeLine{516   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t ID\_MMFR[4U];            }
\DoxyCodeLine{517   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t ID\_ISAR[6U];            }
\DoxyCodeLine{518   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40b4dc749a25d1c95c2125e88683a591}{CLIDR}};                  }
\DoxyCodeLine{519   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaad937861e203bb05ae22c4369c458561}{CTR}};                    }
\DoxyCodeLine{520   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga90c793639fc9470e50e4f4fc4b3464da}{CCSIDR}};                 }
\DoxyCodeLine{521   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae627674bc3ccfc2d67caccfc1f4ea4ed}{CSSELR}};                 }
\DoxyCodeLine{522   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab8e9dd6ca5f31244ea352ed0c19155d8}{CPACR}};                  }
\DoxyCodeLine{523   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b7fa817ab498ce63563c73ae316c9b6}{NSACR}};                  }
\DoxyCodeLine{524         uint32\_t RESERVED3[92U];}
\DoxyCodeLine{525   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8}{STIR}};                   }
\DoxyCodeLine{526         uint32\_t RESERVED4[15U];}
\DoxyCodeLine{527   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b0103b438c8922eaea5624f71afbbc8}{MVFR0}};                  }
\DoxyCodeLine{528   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0a610dc4212de3ce1ad62e9afa76c728}{MVFR1}};                  }
\DoxyCodeLine{529   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8353348c9336aa1aadcbf86b6f0f18c9}{MVFR2}};                  }
\DoxyCodeLine{530         uint32\_t RESERVED5[1U];}
\DoxyCodeLine{531   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga011024c365e7c5bd13a63830af60b10c}{ICIALLU}};                }
\DoxyCodeLine{532         uint32\_t RESERVED6[1U];}
\DoxyCodeLine{533   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1a8ecda7b1e4a1100dd82fc694bb4eb5}{ICIMVAU}};                }
\DoxyCodeLine{534   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga72402d657f9e448afce57bbd8577864d}{DCIMVAC}};                }
\DoxyCodeLine{535   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaca1ec746911b0934dd11c31d93a369be}{DCISW}};                  }
\DoxyCodeLine{536   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9d4029e220311690756d836948e71393}{DCCMVAU}};                }
\DoxyCodeLine{537   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc23dc74d8f0378d81bc72302e325e50}{DCCMVAC}};                }
\DoxyCodeLine{538   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2bf149d6d8f4fa59e25aee340512cb79}{DCCSW}};                  }
\DoxyCodeLine{539   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga18ef4bf4fbbb205544985598b1bb64f4}{DCCIMVAC}};               }
\DoxyCodeLine{540   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab6e447723358e736a9f69ffc88a97ba1}{DCCISW}};                 }
\DoxyCodeLine{541         uint32\_t RESERVED7[6U];}
\DoxyCodeLine{542   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8}{ITCMCR}};                 }
\DoxyCodeLine{543   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc}{DTCMCR}};                 }
\DoxyCodeLine{544   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga209b4026c2994d0e18e883aa9af5c3cc}{AHBPCR}};                 }
\DoxyCodeLine{545   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga39711bf09810b078ac81b2c76c6908f6}{CACR}};                   }
\DoxyCodeLine{546   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga25bb4ac449a4122217e2ca74b9ad4e3e}{AHBSCR}};                 }
\DoxyCodeLine{547         uint32\_t RESERVED8[1U];}
\DoxyCodeLine{548   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa104b9e01b129abe3de43c439916f655}{ABFSR}};                  }
\DoxyCodeLine{549 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{550 }
\DoxyCodeLine{551 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{552 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24U                                            }}
\DoxyCodeLine{553 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{555 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20U                                            }}
\DoxyCodeLine{556 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{558 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Pos         16U                                            }}
\DoxyCodeLine{559 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Msk         (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)          }}
\DoxyCodeLine{561 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4U                                            }}
\DoxyCodeLine{562 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{564 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0U                                            }}
\DoxyCodeLine{565 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL }\textcolor{comment}{/*<< SCB\_CPUID\_REVISION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{567 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{568 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMISET\_Pos            31U                                            }}
\DoxyCodeLine{569 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMISET\_Msk            (1UL << SCB\_ICSR\_PENDNMISET\_Pos)               }}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMICLR\_Pos            30U                                            }}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMICLR\_Msk            (1UL << SCB\_ICSR\_PENDNMICLR\_Pos)               }}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28U                                            }}
\DoxyCodeLine{575 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27U                                            }}
\DoxyCodeLine{578 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{580 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26U                                            }}
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{583 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25U                                            }}
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{586 \textcolor{preprocessor}{\#define SCB\_ICSR\_STTNS\_Pos                 24U                                            }}
\DoxyCodeLine{587 \textcolor{preprocessor}{\#define SCB\_ICSR\_STTNS\_Msk                 (1UL << SCB\_ICSR\_STTNS\_Pos)                    }}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23U                                            }}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{592 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22U                                            }}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{595 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12U                                            }}
\DoxyCodeLine{596 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{598 \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Pos             11U                                            }}
\DoxyCodeLine{599 \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Msk             (1UL << SCB\_ICSR\_RETTOBASE\_Pos)                }}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0U                                            }}
\DoxyCodeLine{602 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL }\textcolor{comment}{/*<< SCB\_ICSR\_VECTACTIVE\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{604 \textcolor{comment}{/* SCB Vector Table Offset Register Definitions */}}
\DoxyCodeLine{605 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Pos                 7U                                            }}
\DoxyCodeLine{606 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Msk                (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)           }}
\DoxyCodeLine{608 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{609 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16U                                            }}
\DoxyCodeLine{610 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{612 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16U                                            }}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{615 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15U                                            }}
\DoxyCodeLine{616 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{618 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIS\_Pos                 14U                                            }}
\DoxyCodeLine{619 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIS\_Msk                 (1UL << SCB\_AIRCR\_PRIS\_Pos)                    }}
\DoxyCodeLine{621 \textcolor{preprocessor}{\#define SCB\_AIRCR\_BFHFNMINS\_Pos            13U                                            }}
\DoxyCodeLine{622 \textcolor{preprocessor}{\#define SCB\_AIRCR\_BFHFNMINS\_Msk            (1UL << SCB\_AIRCR\_BFHFNMINS\_Pos)               }}
\DoxyCodeLine{624 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Pos              8U                                            }}
\DoxyCodeLine{625 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Msk             (7UL << SCB\_AIRCR\_PRIGROUP\_Pos)                }}
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQS\_Pos          3U                                            }}
\DoxyCodeLine{628 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQS\_Msk         (1UL << SCB\_AIRCR\_SYSRESETREQS\_Pos)            }}
\DoxyCodeLine{630 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2U                                            }}
\DoxyCodeLine{631 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1U                                            }}
\DoxyCodeLine{634 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{636 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4U                                            }}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{640 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEPS\_Pos              3U                                            }}
\DoxyCodeLine{641 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEPS\_Msk             (1UL << SCB\_SCR\_SLEEPDEEPS\_Pos)                }}
\DoxyCodeLine{643 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2U                                            }}
\DoxyCodeLine{644 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{646 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1U                                            }}
\DoxyCodeLine{647 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{649 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{650 \textcolor{preprocessor}{\#define SCB\_CCR\_BP\_Pos                     18U                                            }}
\DoxyCodeLine{651 \textcolor{preprocessor}{\#define SCB\_CCR\_BP\_Msk                     (1UL << SCB\_CCR\_BP\_Pos)                        }}
\DoxyCodeLine{653 \textcolor{preprocessor}{\#define SCB\_CCR\_IC\_Pos                     17U                                            }}
\DoxyCodeLine{654 \textcolor{preprocessor}{\#define SCB\_CCR\_IC\_Msk                     (1UL << SCB\_CCR\_IC\_Pos)                        }}
\DoxyCodeLine{656 \textcolor{preprocessor}{\#define SCB\_CCR\_DC\_Pos                     16U                                            }}
\DoxyCodeLine{657 \textcolor{preprocessor}{\#define SCB\_CCR\_DC\_Msk                     (1UL << SCB\_CCR\_DC\_Pos)                        }}
\DoxyCodeLine{659 \textcolor{preprocessor}{\#define SCB\_CCR\_STKOFHFNMIGN\_Pos           10U                                            }}
\DoxyCodeLine{660 \textcolor{preprocessor}{\#define SCB\_CCR\_STKOFHFNMIGN\_Msk           (1UL << SCB\_CCR\_STKOFHFNMIGN\_Pos)              }}
\DoxyCodeLine{662 \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Pos               8U                                            }}
\DoxyCodeLine{663 \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Msk              (1UL << SCB\_CCR\_BFHFNMIGN\_Pos)                 }}
\DoxyCodeLine{665 \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Pos               4U                                            }}
\DoxyCodeLine{666 \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Msk              (1UL << SCB\_CCR\_DIV\_0\_TRP\_Pos)                 }}
\DoxyCodeLine{668 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3U                                            }}
\DoxyCodeLine{669 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{671 \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Pos            1U                                            }}
\DoxyCodeLine{672 \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Msk           (1UL << SCB\_CCR\_USERSETMPEND\_Pos)              }}
\DoxyCodeLine{674 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{675 \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTPENDED\_Pos      21U                                            }}
\DoxyCodeLine{676 \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTPENDED\_Msk      (1UL << SCB\_SHCSR\_HARDFAULTPENDED\_Pos)         }}
\DoxyCodeLine{678 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTPENDED\_Pos    20U                                            }}
\DoxyCodeLine{679 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTPENDED\_Msk    (1UL << SCB\_SHCSR\_SECUREFAULTPENDED\_Pos)       }}
\DoxyCodeLine{681 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTENA\_Pos       19U                                            }}
\DoxyCodeLine{682 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTENA\_Msk       (1UL << SCB\_SHCSR\_SECUREFAULTENA\_Pos)          }}
\DoxyCodeLine{684 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Pos          18U                                            }}
\DoxyCodeLine{685 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Msk          (1UL << SCB\_SHCSR\_USGFAULTENA\_Pos)             }}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Pos          17U                                            }}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTENA\_Pos)             }}
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Pos          16U                                            }}
\DoxyCodeLine{691 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Msk          (1UL << SCB\_SHCSR\_MEMFAULTENA\_Pos)             }}
\DoxyCodeLine{693 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15U                                            }}
\DoxyCodeLine{694 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{696 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Pos       14U                                            }}
\DoxyCodeLine{697 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_BUSFAULTPENDED\_Pos)          }}
\DoxyCodeLine{699 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Pos       13U                                            }}
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_MEMFAULTPENDED\_Pos)          }}
\DoxyCodeLine{702 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Pos       12U                                            }}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_USGFAULTPENDED\_Pos)          }}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Pos           11U                                            }}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Msk           (1UL << SCB\_SHCSR\_SYSTICKACT\_Pos)              }}
\DoxyCodeLine{708 \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Pos            10U                                            }}
\DoxyCodeLine{709 \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Msk            (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)               }}
\DoxyCodeLine{711 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Pos            8U                                            }}
\DoxyCodeLine{712 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Msk           (1UL << SCB\_SHCSR\_MONITORACT\_Pos)              }}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Pos             7U                                            }}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Msk            (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)               }}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define SCB\_SHCSR\_NMIACT\_Pos                5U                                            }}
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define SCB\_SHCSR\_NMIACT\_Msk               (1UL << SCB\_SHCSR\_NMIACT\_Pos)                  }}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTACT\_Pos        4U                                            }}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTACT\_Msk       (1UL << SCB\_SHCSR\_SECUREFAULTACT\_Pos)          }}
\DoxyCodeLine{723 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Pos           3U                                            }}
\DoxyCodeLine{724 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Msk          (1UL << SCB\_SHCSR\_USGFAULTACT\_Pos)             }}
\DoxyCodeLine{726 \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTACT\_Pos          2U                                            }}
\DoxyCodeLine{727 \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTACT\_Msk         (1UL << SCB\_SHCSR\_HARDFAULTACT\_Pos)            }}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Pos           1U                                            }}
\DoxyCodeLine{730 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTACT\_Pos)             }}
\DoxyCodeLine{732 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Pos           0U                                            }}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Msk          (1UL }\textcolor{comment}{/*<< SCB\_SHCSR\_MEMFAULTACT\_Pos*/}\textcolor{preprocessor}{)         }}
\DoxyCodeLine{735 \textcolor{comment}{/* SCB Configurable Fault Status Register Definitions */}}
\DoxyCodeLine{736 \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Pos            16U                                            }}
\DoxyCodeLine{737 \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Msk            (0xFFFFUL << SCB\_CFSR\_USGFAULTSR\_Pos)          }}
\DoxyCodeLine{739 \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Pos             8U                                            }}
\DoxyCodeLine{740 \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Msk            (0xFFUL << SCB\_CFSR\_BUSFAULTSR\_Pos)            }}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Pos             0U                                            }}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Msk            (0xFFUL }\textcolor{comment}{/*<< SCB\_CFSR\_MEMFAULTSR\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{745 \textcolor{comment}{/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{746 \textcolor{preprocessor}{\#define SCB\_CFSR\_MMARVALID\_Pos             (SCB\_SHCSR\_MEMFAULTACT\_Pos + 7U)               }}
\DoxyCodeLine{747 \textcolor{preprocessor}{\#define SCB\_CFSR\_MMARVALID\_Msk             (1UL << SCB\_CFSR\_MMARVALID\_Pos)                }}
\DoxyCodeLine{749 \textcolor{preprocessor}{\#define SCB\_CFSR\_MLSPERR\_Pos               (SCB\_SHCSR\_MEMFAULTACT\_Pos + 5U)               }}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define SCB\_CFSR\_MLSPERR\_Msk               (1UL << SCB\_CFSR\_MLSPERR\_Pos)                  }}
\DoxyCodeLine{752 \textcolor{preprocessor}{\#define SCB\_CFSR\_MSTKERR\_Pos               (SCB\_SHCSR\_MEMFAULTACT\_Pos + 4U)               }}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define SCB\_CFSR\_MSTKERR\_Msk               (1UL << SCB\_CFSR\_MSTKERR\_Pos)                  }}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define SCB\_CFSR\_MUNSTKERR\_Pos             (SCB\_SHCSR\_MEMFAULTACT\_Pos + 3U)               }}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define SCB\_CFSR\_MUNSTKERR\_Msk             (1UL << SCB\_CFSR\_MUNSTKERR\_Pos)                }}
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define SCB\_CFSR\_DACCVIOL\_Pos              (SCB\_SHCSR\_MEMFAULTACT\_Pos + 1U)               }}
\DoxyCodeLine{759 \textcolor{preprocessor}{\#define SCB\_CFSR\_DACCVIOL\_Msk              (1UL << SCB\_CFSR\_DACCVIOL\_Pos)                 }}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#define SCB\_CFSR\_IACCVIOL\_Pos              (SCB\_SHCSR\_MEMFAULTACT\_Pos + 0U)               }}
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define SCB\_CFSR\_IACCVIOL\_Msk              (1UL }\textcolor{comment}{/*<< SCB\_CFSR\_IACCVIOL\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{764 \textcolor{comment}{/* BusFault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define SCB\_CFSR\_BFARVALID\_Pos            (SCB\_CFSR\_BUSFAULTSR\_Pos + 7U)                  }}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#define SCB\_CFSR\_BFARVALID\_Msk            (1UL << SCB\_CFSR\_BFARVALID\_Pos)                 }}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#define SCB\_CFSR\_LSPERR\_Pos               (SCB\_CFSR\_BUSFAULTSR\_Pos + 5U)                  }}
\DoxyCodeLine{769 \textcolor{preprocessor}{\#define SCB\_CFSR\_LSPERR\_Msk               (1UL << SCB\_CFSR\_LSPERR\_Pos)                    }}
\DoxyCodeLine{771 \textcolor{preprocessor}{\#define SCB\_CFSR\_STKERR\_Pos               (SCB\_CFSR\_BUSFAULTSR\_Pos + 4U)                  }}
\DoxyCodeLine{772 \textcolor{preprocessor}{\#define SCB\_CFSR\_STKERR\_Msk               (1UL << SCB\_CFSR\_STKERR\_Pos)                    }}
\DoxyCodeLine{774 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNSTKERR\_Pos             (SCB\_CFSR\_BUSFAULTSR\_Pos + 3U)                  }}
\DoxyCodeLine{775 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNSTKERR\_Msk             (1UL << SCB\_CFSR\_UNSTKERR\_Pos)                  }}
\DoxyCodeLine{777 \textcolor{preprocessor}{\#define SCB\_CFSR\_IMPRECISERR\_Pos          (SCB\_CFSR\_BUSFAULTSR\_Pos + 2U)                  }}
\DoxyCodeLine{778 \textcolor{preprocessor}{\#define SCB\_CFSR\_IMPRECISERR\_Msk          (1UL << SCB\_CFSR\_IMPRECISERR\_Pos)               }}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#define SCB\_CFSR\_PRECISERR\_Pos            (SCB\_CFSR\_BUSFAULTSR\_Pos + 1U)                  }}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#define SCB\_CFSR\_PRECISERR\_Msk            (1UL << SCB\_CFSR\_PRECISERR\_Pos)                 }}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define SCB\_CFSR\_IBUSERR\_Pos              (SCB\_CFSR\_BUSFAULTSR\_Pos + 0U)                  }}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#define SCB\_CFSR\_IBUSERR\_Msk              (1UL << SCB\_CFSR\_IBUSERR\_Pos)                   }}
\DoxyCodeLine{786 \textcolor{comment}{/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{787 \textcolor{preprocessor}{\#define SCB\_CFSR\_DIVBYZERO\_Pos            (SCB\_CFSR\_USGFAULTSR\_Pos + 9U)                  }}
\DoxyCodeLine{788 \textcolor{preprocessor}{\#define SCB\_CFSR\_DIVBYZERO\_Msk            (1UL << SCB\_CFSR\_DIVBYZERO\_Pos)                 }}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNALIGNED\_Pos            (SCB\_CFSR\_USGFAULTSR\_Pos + 8U)                  }}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNALIGNED\_Msk            (1UL << SCB\_CFSR\_UNALIGNED\_Pos)                 }}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define SCB\_CFSR\_STKOF\_Pos                (SCB\_CFSR\_USGFAULTSR\_Pos + 4U)                  }}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define SCB\_CFSR\_STKOF\_Msk                (1UL << SCB\_CFSR\_STKOF\_Pos)                     }}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#define SCB\_CFSR\_NOCP\_Pos                 (SCB\_CFSR\_USGFAULTSR\_Pos + 3U)                  }}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define SCB\_CFSR\_NOCP\_Msk                 (1UL << SCB\_CFSR\_NOCP\_Pos)                      }}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define SCB\_CFSR\_INVPC\_Pos                (SCB\_CFSR\_USGFAULTSR\_Pos + 2U)                  }}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define SCB\_CFSR\_INVPC\_Msk                (1UL << SCB\_CFSR\_INVPC\_Pos)                     }}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define SCB\_CFSR\_INVSTATE\_Pos             (SCB\_CFSR\_USGFAULTSR\_Pos + 1U)                  }}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define SCB\_CFSR\_INVSTATE\_Msk             (1UL << SCB\_CFSR\_INVSTATE\_Pos)                  }}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNDEFINSTR\_Pos           (SCB\_CFSR\_USGFAULTSR\_Pos + 0U)                  }}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNDEFINSTR\_Msk           (1UL << SCB\_CFSR\_UNDEFINSTR\_Pos)                }}
\DoxyCodeLine{808 \textcolor{comment}{/* SCB Hard Fault Status Register Definitions */}}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Pos              31U                                            }}
\DoxyCodeLine{810 \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Msk              (1UL << SCB\_HFSR\_DEBUGEVT\_Pos)                 }}
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Pos                30U                                            }}
\DoxyCodeLine{813 \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Msk                (1UL << SCB\_HFSR\_FORCED\_Pos)                   }}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Pos                1U                                            }}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Msk               (1UL << SCB\_HFSR\_VECTTBL\_Pos)                  }}
\DoxyCodeLine{818 \textcolor{comment}{/* SCB Debug Fault Status Register Definitions */}}
\DoxyCodeLine{819 \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Pos               4U                                            }}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Msk              (1UL << SCB\_DFSR\_EXTERNAL\_Pos)                 }}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Pos                 3U                                            }}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Msk                (1UL << SCB\_DFSR\_VCATCH\_Pos)                   }}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Pos                2U                                            }}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Msk               (1UL << SCB\_DFSR\_DWTTRAP\_Pos)                  }}
\DoxyCodeLine{828 \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Pos                   1U                                            }}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Msk                  (1UL << SCB\_DFSR\_BKPT\_Pos)                     }}
\DoxyCodeLine{831 \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Pos                 0U                                            }}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Msk                (1UL }\textcolor{comment}{/*<< SCB\_DFSR\_HALTED\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{834 \textcolor{comment}{/* SCB Non-\/Secure Access Control Register Definitions */}}
\DoxyCodeLine{835 \textcolor{preprocessor}{\#define SCB\_NSACR\_CP11\_Pos                 11U                                            }}
\DoxyCodeLine{836 \textcolor{preprocessor}{\#define SCB\_NSACR\_CP11\_Msk                 (1UL << SCB\_NSACR\_CP11\_Pos)                    }}
\DoxyCodeLine{838 \textcolor{preprocessor}{\#define SCB\_NSACR\_CP10\_Pos                 10U                                            }}
\DoxyCodeLine{839 \textcolor{preprocessor}{\#define SCB\_NSACR\_CP10\_Msk                 (1UL << SCB\_NSACR\_CP10\_Pos)                    }}
\DoxyCodeLine{841 \textcolor{preprocessor}{\#define SCB\_NSACR\_CPn\_Pos                   0U                                            }}
\DoxyCodeLine{842 \textcolor{preprocessor}{\#define SCB\_NSACR\_CPn\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_NSACR\_CPn\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{844 \textcolor{comment}{/* SCB Cache Level ID Register Definitions */}}
\DoxyCodeLine{845 \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOUU\_Pos                 27U                                            }}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOUU\_Msk                 (7UL << SCB\_CLIDR\_LOUU\_Pos)                    }}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOC\_Pos                  24U                                            }}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOC\_Msk                  (7UL << SCB\_CLIDR\_LOC\_Pos)                     }}
\DoxyCodeLine{851 \textcolor{comment}{/* SCB Cache Type Register Definitions */}}
\DoxyCodeLine{852 \textcolor{preprocessor}{\#define SCB\_CTR\_FORMAT\_Pos                 29U                                            }}
\DoxyCodeLine{853 \textcolor{preprocessor}{\#define SCB\_CTR\_FORMAT\_Msk                 (7UL << SCB\_CTR\_FORMAT\_Pos)                    }}
\DoxyCodeLine{855 \textcolor{preprocessor}{\#define SCB\_CTR\_CWG\_Pos                    24U                                            }}
\DoxyCodeLine{856 \textcolor{preprocessor}{\#define SCB\_CTR\_CWG\_Msk                    (0xFUL << SCB\_CTR\_CWG\_Pos)                     }}
\DoxyCodeLine{858 \textcolor{preprocessor}{\#define SCB\_CTR\_ERG\_Pos                    20U                                            }}
\DoxyCodeLine{859 \textcolor{preprocessor}{\#define SCB\_CTR\_ERG\_Msk                    (0xFUL << SCB\_CTR\_ERG\_Pos)                     }}
\DoxyCodeLine{861 \textcolor{preprocessor}{\#define SCB\_CTR\_DMINLINE\_Pos               16U                                            }}
\DoxyCodeLine{862 \textcolor{preprocessor}{\#define SCB\_CTR\_DMINLINE\_Msk               (0xFUL << SCB\_CTR\_DMINLINE\_Pos)                }}
\DoxyCodeLine{864 \textcolor{preprocessor}{\#define SCB\_CTR\_IMINLINE\_Pos                0U                                            }}
\DoxyCodeLine{865 \textcolor{preprocessor}{\#define SCB\_CTR\_IMINLINE\_Msk               (0xFUL }\textcolor{comment}{/*<< SCB\_CTR\_IMINLINE\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{867 \textcolor{comment}{/* SCB Cache Size ID Register Definitions */}}
\DoxyCodeLine{868 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WT\_Pos                  31U                                            }}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WT\_Msk                  (1UL << SCB\_CCSIDR\_WT\_Pos)                     }}
\DoxyCodeLine{871 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WB\_Pos                  30U                                            }}
\DoxyCodeLine{872 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WB\_Msk                  (1UL << SCB\_CCSIDR\_WB\_Pos)                     }}
\DoxyCodeLine{874 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_RA\_Pos                  29U                                            }}
\DoxyCodeLine{875 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_RA\_Msk                  (1UL << SCB\_CCSIDR\_RA\_Pos)                     }}
\DoxyCodeLine{877 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WA\_Pos                  28U                                            }}
\DoxyCodeLine{878 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WA\_Msk                  (1UL << SCB\_CCSIDR\_WA\_Pos)                     }}
\DoxyCodeLine{880 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_NUMSETS\_Pos             13U                                            }}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_NUMSETS\_Msk             (0x7FFFUL << SCB\_CCSIDR\_NUMSETS\_Pos)           }}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_ASSOCIATIVITY\_Pos        3U                                            }}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_ASSOCIATIVITY\_Msk       (0x3FFUL << SCB\_CCSIDR\_ASSOCIATIVITY\_Pos)      }}
\DoxyCodeLine{886 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_LINESIZE\_Pos             0U                                            }}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_LINESIZE\_Msk            (7UL }\textcolor{comment}{/*<< SCB\_CCSIDR\_LINESIZE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{889 \textcolor{comment}{/* SCB Cache Size Selection Register Definitions */}}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#define SCB\_CSSELR\_LEVEL\_Pos                1U                                            }}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define SCB\_CSSELR\_LEVEL\_Msk               (7UL << SCB\_CSSELR\_LEVEL\_Pos)                  }}
\DoxyCodeLine{893 \textcolor{preprocessor}{\#define SCB\_CSSELR\_IND\_Pos                  0U                                            }}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define SCB\_CSSELR\_IND\_Msk                 (1UL }\textcolor{comment}{/*<< SCB\_CSSELR\_IND\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{896 \textcolor{comment}{/* SCB Software Triggered Interrupt Register Definitions */}}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#define SCB\_STIR\_INTID\_Pos                  0U                                            }}
\DoxyCodeLine{898 \textcolor{preprocessor}{\#define SCB\_STIR\_INTID\_Msk                 (0x1FFUL }\textcolor{comment}{/*<< SCB\_STIR\_INTID\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{900 \textcolor{comment}{/* SCB D-\/Cache Invalidate by Set-\/way Register Definitions */}}
\DoxyCodeLine{901 \textcolor{preprocessor}{\#define SCB\_DCISW\_WAY\_Pos                  30U                                            }}
\DoxyCodeLine{902 \textcolor{preprocessor}{\#define SCB\_DCISW\_WAY\_Msk                  (3UL << SCB\_DCISW\_WAY\_Pos)                     }}
\DoxyCodeLine{904 \textcolor{preprocessor}{\#define SCB\_DCISW\_SET\_Pos                   5U                                            }}
\DoxyCodeLine{905 \textcolor{preprocessor}{\#define SCB\_DCISW\_SET\_Msk                  (0x1FFUL << SCB\_DCISW\_SET\_Pos)                 }}
\DoxyCodeLine{907 \textcolor{comment}{/* SCB D-\/Cache Clean by Set-\/way Register Definitions */}}
\DoxyCodeLine{908 \textcolor{preprocessor}{\#define SCB\_DCCSW\_WAY\_Pos                  30U                                            }}
\DoxyCodeLine{909 \textcolor{preprocessor}{\#define SCB\_DCCSW\_WAY\_Msk                  (3UL << SCB\_DCCSW\_WAY\_Pos)                     }}
\DoxyCodeLine{911 \textcolor{preprocessor}{\#define SCB\_DCCSW\_SET\_Pos                   5U                                            }}
\DoxyCodeLine{912 \textcolor{preprocessor}{\#define SCB\_DCCSW\_SET\_Msk                  (0x1FFUL << SCB\_DCCSW\_SET\_Pos)                 }}
\DoxyCodeLine{914 \textcolor{comment}{/* SCB D-\/Cache Clean and Invalidate by Set-\/way Register Definitions */}}
\DoxyCodeLine{915 \textcolor{preprocessor}{\#define SCB\_DCCISW\_WAY\_Pos                 30U                                            }}
\DoxyCodeLine{916 \textcolor{preprocessor}{\#define SCB\_DCCISW\_WAY\_Msk                 (3UL << SCB\_DCCISW\_WAY\_Pos)                    }}
\DoxyCodeLine{918 \textcolor{preprocessor}{\#define SCB\_DCCISW\_SET\_Pos                  5U                                            }}
\DoxyCodeLine{919 \textcolor{preprocessor}{\#define SCB\_DCCISW\_SET\_Msk                 (0x1FFUL << SCB\_DCCISW\_SET\_Pos)                }}
\DoxyCodeLine{921 \textcolor{comment}{/* Instruction Tightly-\/Coupled Memory Control Register Definitions */}}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_SZ\_Pos                   3U                                            }}
\DoxyCodeLine{923 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_SZ\_Msk                  (0xFUL << SCB\_ITCMCR\_SZ\_Pos)                   }}
\DoxyCodeLine{925 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RETEN\_Pos                2U                                            }}
\DoxyCodeLine{926 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RETEN\_Msk               (1UL << SCB\_ITCMCR\_RETEN\_Pos)                  }}
\DoxyCodeLine{928 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RMW\_Pos                  1U                                            }}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RMW\_Msk                 (1UL << SCB\_ITCMCR\_RMW\_Pos)                    }}
\DoxyCodeLine{931 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_EN\_Pos                   0U                                            }}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_EN\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_ITCMCR\_EN\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{934 \textcolor{comment}{/* Data Tightly-\/Coupled Memory Control Register Definitions */}}
\DoxyCodeLine{935 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_SZ\_Pos                   3U                                            }}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_SZ\_Msk                  (0xFUL << SCB\_DTCMCR\_SZ\_Pos)                   }}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RETEN\_Pos                2U                                            }}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RETEN\_Msk               (1UL << SCB\_DTCMCR\_RETEN\_Pos)                   }}
\DoxyCodeLine{941 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RMW\_Pos                  1U                                            }}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RMW\_Msk                 (1UL << SCB\_DTCMCR\_RMW\_Pos)                    }}
\DoxyCodeLine{944 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_EN\_Pos                   0U                                            }}
\DoxyCodeLine{945 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_EN\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_DTCMCR\_EN\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{947 \textcolor{comment}{/* AHBP Control Register Definitions */}}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define SCB\_AHBPCR\_SZ\_Pos                   1U                                            }}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define SCB\_AHBPCR\_SZ\_Msk                  (7UL << SCB\_AHBPCR\_SZ\_Pos)                     }}
\DoxyCodeLine{951 \textcolor{preprocessor}{\#define SCB\_AHBPCR\_EN\_Pos                   0U                                            }}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define SCB\_AHBPCR\_EN\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_AHBPCR\_EN\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{954 \textcolor{comment}{/* L1 Cache Control Register Definitions */}}
\DoxyCodeLine{955 \textcolor{preprocessor}{\#define SCB\_CACR\_FORCEWT\_Pos                2U                                            }}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define SCB\_CACR\_FORCEWT\_Msk               (1UL << SCB\_CACR\_FORCEWT\_Pos)                  }}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#define SCB\_CACR\_ECCEN\_Pos                  1U                                            }}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define SCB\_CACR\_ECCEN\_Msk                 (1UL << SCB\_CACR\_ECCEN\_Pos)                    }}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#define SCB\_CACR\_SIWT\_Pos                   0U                                            }}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define SCB\_CACR\_SIWT\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_CACR\_SIWT\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{964 \textcolor{comment}{/* AHBS Control Register Definitions */}}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_INITCOUNT\_Pos           11U                                            }}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_INITCOUNT\_Msk           (0x1FUL << SCB\_AHBPCR\_INITCOUNT\_Pos)           }}
\DoxyCodeLine{968 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_TPRI\_Pos                 2U                                            }}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_TPRI\_Msk                (0x1FFUL << SCB\_AHBPCR\_TPRI\_Pos)               }}
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_CTL\_Pos                  0U                                            }}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_CTL\_Msk                 (3UL }\textcolor{comment}{/*<< SCB\_AHBPCR\_CTL\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{974 \textcolor{comment}{/* Auxiliary Bus Fault Status Register Definitions */}}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIMTYPE\_Pos              8U                                            }}
\DoxyCodeLine{976 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIMTYPE\_Msk             (3UL << SCB\_ABFSR\_AXIMTYPE\_Pos)                }}
\DoxyCodeLine{978 \textcolor{preprocessor}{\#define SCB\_ABFSR\_EPPB\_Pos                  4U                                            }}
\DoxyCodeLine{979 \textcolor{preprocessor}{\#define SCB\_ABFSR\_EPPB\_Msk                 (1UL << SCB\_ABFSR\_EPPB\_Pos)                    }}
\DoxyCodeLine{981 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIM\_Pos                  3U                                            }}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIM\_Msk                 (1UL << SCB\_ABFSR\_AXIM\_Pos)                    }}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AHBP\_Pos                  2U                                            }}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AHBP\_Msk                 (1UL << SCB\_ABFSR\_AHBP\_Pos)                    }}
\DoxyCodeLine{987 \textcolor{preprocessor}{\#define SCB\_ABFSR\_DTCM\_Pos                  1U                                            }}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define SCB\_ABFSR\_DTCM\_Msk                 (1UL << SCB\_ABFSR\_DTCM\_Pos)                    }}
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define SCB\_ABFSR\_ITCM\_Pos                  0U                                            }}
\DoxyCodeLine{991 \textcolor{preprocessor}{\#define SCB\_ABFSR\_ITCM\_Msk                 (1UL }\textcolor{comment}{/*<< SCB\_ABFSR\_ITCM\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{1006 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1007 \{}
\DoxyCodeLine{1008         uint32\_t RESERVED0[1U];}
\DoxyCodeLine{1009   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacf9b76331abd768af25a10b3625da4b4}{ICTR}};                   }
\DoxyCodeLine{1010   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafabed911b9f91f9df848999e1b5d6504}{ACTLR}};                  }
\DoxyCodeLine{1011   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6236035fc90059a599910d9cb9299ff0}{CPPWR}};                  }
\DoxyCodeLine{1012 \} \mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCnSCB\_Type}};}
\DoxyCodeLine{1013 }
\DoxyCodeLine{1014 \textcolor{comment}{/* Interrupt Controller Type Register Definitions */}}
\DoxyCodeLine{1015 \textcolor{preprocessor}{\#define SCnSCB\_ICTR\_INTLINESNUM\_Pos         0U                                         }}
\DoxyCodeLine{1016 \textcolor{preprocessor}{\#define SCnSCB\_ICTR\_INTLINESNUM\_Msk        (0xFUL }\textcolor{comment}{/*<< SCnSCB\_ICTR\_INTLINESNUM\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{1031 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1032 \{}
\DoxyCodeLine{1033   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{1034   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t LOAD;                   }
\DoxyCodeLine{1035   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t VAL;                    }
\DoxyCodeLine{1036   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t CALIB;                  }
\DoxyCodeLine{1037 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{1038 }
\DoxyCodeLine{1039 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16U                                            }}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2U                                            }}
\DoxyCodeLine{1044 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{1046 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1U                                            }}
\DoxyCodeLine{1047 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0U                                            }}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL }\textcolor{comment}{/*<< SysTick\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{1052 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0U                                            }}
\DoxyCodeLine{1054 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_LOAD\_RELOAD\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1056 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0U                                            }}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_VAL\_CURRENT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1060 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{1061 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31U                                            }}
\DoxyCodeLine{1062 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{1064 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30U                                            }}
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{1067 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0U                                            }}
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_CALIB\_TENMS\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1083 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1084 \{}
\DoxyCodeLine{1085   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  \textcolor{keyword}{union}}
\DoxyCodeLine{1086   \{}
\DoxyCodeLine{1087     \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint8\_t    \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}};                 }
\DoxyCodeLine{1088     \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint16\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}};                }
\DoxyCodeLine{1089     \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}};                }
\DoxyCodeLine{1090   \}  PORT [32U];                         }
\DoxyCodeLine{1091         uint32\_t RESERVED0[864U];}
\DoxyCodeLine{1092   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa6530efad3a727fb3cc8f509403b9948}{TER}};                    }
\DoxyCodeLine{1093         uint32\_t RESERVED1[15U];}
\DoxyCodeLine{1094   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafe5e266862734ca1082ceddff7180688}{TPR}};                    }
\DoxyCodeLine{1095         uint32\_t RESERVED2[15U];}
\DoxyCodeLine{1096   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4111c001c1e56fd3f51d27c5a63b04e6}{TCR}};                    }
\DoxyCodeLine{1097         uint32\_t RESERVED3[29U];}
\DoxyCodeLine{1098   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga68e56eb5e16d2aa293b0bec5c99e50fe}{IWR}};                    }
\DoxyCodeLine{1099   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae300b6ee4d883ceec8f3572fc0fc3d69}{IRR}};                    }
\DoxyCodeLine{1100   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf0446ee5dcb6082dc8bba9adcc8ec812}{IMCR}};                   }
\DoxyCodeLine{1101         uint32\_t RESERVED4[43U];}
\DoxyCodeLine{1102   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13}{LAR}};                    }
\DoxyCodeLine{1103   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}{LSR}};                    }
\DoxyCodeLine{1104         uint32\_t RESERVED5[1U];}
\DoxyCodeLine{1105   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae370aa5dc47fe03310e1d847333030e7}{DEVARCH}};                }
\DoxyCodeLine{1106         uint32\_t RESERVED6[4U];}
\DoxyCodeLine{1107   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c002e97cda2375d7421ad6415b6a02f}{PID4}};                   }
\DoxyCodeLine{1108   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac085b26f43fefeef9a4cf5c2af5e4a38}{PID5}};                   }
\DoxyCodeLine{1109   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga83ac5d00dee24cc7f805b5c147625593}{PID6}};                   }
\DoxyCodeLine{1110   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f}{PID7}};                   }
\DoxyCodeLine{1111   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e3343cc3c4a8a5a6f14937882e9202a}{PID0}};                   }
\DoxyCodeLine{1112   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafa06959344f4991b00e6c545dd2fa30b}{PID1}};                   }
\DoxyCodeLine{1113   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga63db39f871596d28e69c283288ea2eba}{PID2}};                   }
\DoxyCodeLine{1114   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac2d006eed52ba550a309e5f61ed9c401}{PID3}};                   }
\DoxyCodeLine{1115   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga26bbad5d9e0f1d302611d52373aef839}{CID0}};                   }
\DoxyCodeLine{1116   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4e60a608afd6433ecd943d95e417b80b}{CID1}};                   }
\DoxyCodeLine{1117   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad98950702e55d1851e91b22de07b11aa}{CID2}};                   }
\DoxyCodeLine{1118   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab9af64f413bf6f67e2a8044481292f67}{CID3}};                   }
\DoxyCodeLine{1119 \} \mbox{\hyperlink{struct_i_t_m___type}{ITM\_Type}};}
\DoxyCodeLine{1120 }
\DoxyCodeLine{1121 \textcolor{comment}{/* ITM Stimulus Port Register Definitions */}}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define ITM\_STIM\_DISABLED\_Pos               1U                                            }}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define ITM\_STIM\_DISABLED\_Msk              (0x1UL << ITM\_STIM\_DISABLED\_Pos)               }}
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#define ITM\_STIM\_FIFOREADY\_Pos              0U                                            }}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define ITM\_STIM\_FIFOREADY\_Msk             (0x1UL }\textcolor{comment}{/*<< ITM\_STIM\_FIFOREADY\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1128 \textcolor{comment}{/* ITM Trace Privilege Register Definitions */}}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Pos                0U                                            }}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Msk               (0xFUL }\textcolor{comment}{/*<< ITM\_TPR\_PRIVMASK\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{1132 \textcolor{comment}{/* ITM Trace Control Register Definitions */}}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Pos                   23U                                            }}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Msk                   (1UL << ITM\_TCR\_BUSY\_Pos)                      }}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define ITM\_TCR\_TRACEBUSID\_Pos             16U                                            }}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define ITM\_TCR\_TRACEBUSID\_Msk             (0x7FUL << ITM\_TCR\_TRACEBUSID\_Pos)             }}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define ITM\_TCR\_GTSFREQ\_Pos                10U                                            }}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define ITM\_TCR\_GTSFREQ\_Msk                (3UL << ITM\_TCR\_GTSFREQ\_Pos)                   }}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define ITM\_TCR\_TSPRESCALE\_Pos              8U                                            }}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#define ITM\_TCR\_TSPRESCALE\_Msk             (3UL << ITM\_TCR\_TSPRESCALE\_Pos)                }}
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define ITM\_TCR\_STALLENA\_Pos                5U                                            }}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define ITM\_TCR\_STALLENA\_Msk               (1UL << ITM\_TCR\_STALLENA\_Pos)                  }}
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Pos                  4U                                            }}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Msk                 (1UL << ITM\_TCR\_SWOENA\_Pos)                    }}
\DoxyCodeLine{1151 \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Pos                  3U                                            }}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Msk                 (1UL << ITM\_TCR\_DWTENA\_Pos)                    }}
\DoxyCodeLine{1154 \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Pos                 2U                                            }}
\DoxyCodeLine{1155 \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Msk                (1UL << ITM\_TCR\_SYNCENA\_Pos)                   }}
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Pos                   1U                                            }}
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Msk                  (1UL << ITM\_TCR\_TSENA\_Pos)                     }}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Pos                  0U                                            }}
\DoxyCodeLine{1161 \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Msk                 (1UL }\textcolor{comment}{/*<< ITM\_TCR\_ITMENA\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{1163 \textcolor{comment}{/* ITM Integration Write Register Definitions */}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define ITM\_IWR\_ATVALIDM\_Pos                0U                                            }}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define ITM\_IWR\_ATVALIDM\_Msk               (1UL }\textcolor{comment}{/*<< ITM\_IWR\_ATVALIDM\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{1167 \textcolor{comment}{/* ITM Integration Read Register Definitions */}}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define ITM\_IRR\_ATREADYM\_Pos                0U                                            }}
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define ITM\_IRR\_ATREADYM\_Msk               (1UL }\textcolor{comment}{/*<< ITM\_IRR\_ATREADYM\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{1171 \textcolor{comment}{/* ITM Integration Mode Control Register Definitions */}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define ITM\_IMCR\_INTEGRATION\_Pos            0U                                            }}
\DoxyCodeLine{1173 \textcolor{preprocessor}{\#define ITM\_IMCR\_INTEGRATION\_Msk           (1UL }\textcolor{comment}{/*<< ITM\_IMCR\_INTEGRATION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1175 \textcolor{comment}{/* ITM Lock Status Register Definitions */}}
\DoxyCodeLine{1176 \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Pos                 2U                                            }}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Msk                (1UL << ITM\_LSR\_ByteAcc\_Pos)                   }}
\DoxyCodeLine{1179 \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Pos                  1U                                            }}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Msk                 (1UL << ITM\_LSR\_Access\_Pos)                    }}
\DoxyCodeLine{1182 \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Pos                 0U                                            }}
\DoxyCodeLine{1183 \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Msk                (1UL }\textcolor{comment}{/*<< ITM\_LSR\_Present\_Pos*/}\textcolor{preprocessor}{)               } \textcolor{comment}{/* end of group CMSIS\_ITM */}}
\DoxyCodeLine{1186 }
\DoxyCodeLine{1187 }
\DoxyCodeLine{1198 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1199 \{}
\DoxyCodeLine{1200   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{1201   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga14822f5ad3426799332ac537d9293f3c}{CYCCNT}};                 }
\DoxyCodeLine{1202   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga29ca657c77928334be08a2e6555be950}{CPICNT}};                 }
\DoxyCodeLine{1203   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafe0bbc124e53ad450abc72bfb56bd74f}{EXCCNT}};                 }
\DoxyCodeLine{1204   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaafa1400cd3168b21652b86599ad3ed83}{SLEEPCNT}};               }
\DoxyCodeLine{1205   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae886261750c8c90d67a2f276d074e9c3}{LSUCNT}};                 }
\DoxyCodeLine{1206   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6324c1fbf6c94f1eaf742d09ad678216}{FOLDCNT}};                }
\DoxyCodeLine{1207   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t PCSR;                   }
\DoxyCodeLine{1208   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP0;                  }
\DoxyCodeLine{1209         uint32\_t RESERVED1[1U];}
\DoxyCodeLine{1210   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION0;              }
\DoxyCodeLine{1211         uint32\_t RESERVED2[1U];}
\DoxyCodeLine{1212   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP1;                  }
\DoxyCodeLine{1213         uint32\_t RESERVED3[1U];}
\DoxyCodeLine{1214   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION1;              }
\DoxyCodeLine{1215         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{1216   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP2;                  }
\DoxyCodeLine{1217         uint32\_t RESERVED5[1U];}
\DoxyCodeLine{1218   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION2;              }
\DoxyCodeLine{1219         uint32\_t RESERVED6[1U];}
\DoxyCodeLine{1220   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP3;                  }
\DoxyCodeLine{1221         uint32\_t RESERVED7[1U];}
\DoxyCodeLine{1222   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION3;              }
\DoxyCodeLine{1223         uint32\_t RESERVED8[1U];}
\DoxyCodeLine{1224   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP4;                  }
\DoxyCodeLine{1225         uint32\_t RESERVED9[1U];}
\DoxyCodeLine{1226   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION4;              }
\DoxyCodeLine{1227         uint32\_t RESERVED10[1U];}
\DoxyCodeLine{1228   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP5;                  }
\DoxyCodeLine{1229         uint32\_t RESERVED11[1U];}
\DoxyCodeLine{1230   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION5;              }
\DoxyCodeLine{1231         uint32\_t RESERVED12[1U];}
\DoxyCodeLine{1232   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP6;                  }
\DoxyCodeLine{1233         uint32\_t RESERVED13[1U];}
\DoxyCodeLine{1234   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION6;              }
\DoxyCodeLine{1235         uint32\_t RESERVED14[1U];}
\DoxyCodeLine{1236   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP7;                  }
\DoxyCodeLine{1237         uint32\_t RESERVED15[1U];}
\DoxyCodeLine{1238   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION7;              }
\DoxyCodeLine{1239         uint32\_t RESERVED16[1U];}
\DoxyCodeLine{1240   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP8;                  }
\DoxyCodeLine{1241         uint32\_t RESERVED17[1U];}
\DoxyCodeLine{1242   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION8;              }
\DoxyCodeLine{1243         uint32\_t RESERVED18[1U];}
\DoxyCodeLine{1244   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP9;                  }
\DoxyCodeLine{1245         uint32\_t RESERVED19[1U];}
\DoxyCodeLine{1246   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION9;              }
\DoxyCodeLine{1247         uint32\_t RESERVED20[1U];}
\DoxyCodeLine{1248   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP10;                 }
\DoxyCodeLine{1249         uint32\_t RESERVED21[1U];}
\DoxyCodeLine{1250   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION10;             }
\DoxyCodeLine{1251         uint32\_t RESERVED22[1U];}
\DoxyCodeLine{1252   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP11;                 }
\DoxyCodeLine{1253         uint32\_t RESERVED23[1U];}
\DoxyCodeLine{1254   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION11;             }
\DoxyCodeLine{1255         uint32\_t RESERVED24[1U];}
\DoxyCodeLine{1256   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP12;                 }
\DoxyCodeLine{1257         uint32\_t RESERVED25[1U];}
\DoxyCodeLine{1258   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION12;             }
\DoxyCodeLine{1259         uint32\_t RESERVED26[1U];}
\DoxyCodeLine{1260   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP13;                 }
\DoxyCodeLine{1261         uint32\_t RESERVED27[1U];}
\DoxyCodeLine{1262   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION13;             }
\DoxyCodeLine{1263         uint32\_t RESERVED28[1U];}
\DoxyCodeLine{1264   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP14;                 }
\DoxyCodeLine{1265         uint32\_t RESERVED29[1U];}
\DoxyCodeLine{1266   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION14;             }
\DoxyCodeLine{1267         uint32\_t RESERVED30[1U];}
\DoxyCodeLine{1268   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP15;                 }
\DoxyCodeLine{1269         uint32\_t RESERVED31[1U];}
\DoxyCodeLine{1270   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION15;             }
\DoxyCodeLine{1271         uint32\_t RESERVED32[934U];}
\DoxyCodeLine{1272   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}{LSR}};                    }
\DoxyCodeLine{1273         uint32\_t RESERVED33[1U];}
\DoxyCodeLine{1274   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae370aa5dc47fe03310e1d847333030e7}{DEVARCH}};                }
\DoxyCodeLine{1275 \} \mbox{\hyperlink{struct_d_w_t___type}{DWT\_Type}};}
\DoxyCodeLine{1276 }
\DoxyCodeLine{1277 \textcolor{comment}{/* DWT Control Register Definitions */}}
\DoxyCodeLine{1278 \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Pos               28U                                         }}
\DoxyCodeLine{1279 \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Msk               (0xFUL << DWT\_CTRL\_NUMCOMP\_Pos)             }}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Pos              27U                                         }}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Msk              (0x1UL << DWT\_CTRL\_NOTRCPKT\_Pos)            }}
\DoxyCodeLine{1284 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Pos             26U                                         }}
\DoxyCodeLine{1285 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Msk             (0x1UL << DWT\_CTRL\_NOEXTTRIG\_Pos)           }}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Pos              25U                                         }}
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Msk              (0x1UL << DWT\_CTRL\_NOCYCCNT\_Pos)            }}
\DoxyCodeLine{1290 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Pos              24U                                         }}
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Msk              (0x1UL << DWT\_CTRL\_NOPRFCNT\_Pos)            }}
\DoxyCodeLine{1293 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCDISS\_Pos               23U                                         }}
\DoxyCodeLine{1294 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCDISS\_Msk               (0x1UL << DWT\_CTRL\_CYCDISS\_Pos)             }}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCEVTENA\_Pos             22U                                         }}
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCEVTENA\_Msk             (0x1UL << DWT\_CTRL\_CYCEVTENA\_Pos)           }}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#define DWT\_CTRL\_FOLDEVTENA\_Pos            21U                                         }}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define DWT\_CTRL\_FOLDEVTENA\_Msk            (0x1UL << DWT\_CTRL\_FOLDEVTENA\_Pos)          }}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#define DWT\_CTRL\_LSUEVTENA\_Pos             20U                                         }}
\DoxyCodeLine{1303 \textcolor{preprocessor}{\#define DWT\_CTRL\_LSUEVTENA\_Msk             (0x1UL << DWT\_CTRL\_LSUEVTENA\_Pos)           }}
\DoxyCodeLine{1305 \textcolor{preprocessor}{\#define DWT\_CTRL\_SLEEPEVTENA\_Pos           19U                                         }}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define DWT\_CTRL\_SLEEPEVTENA\_Msk           (0x1UL << DWT\_CTRL\_SLEEPEVTENA\_Pos)         }}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCEVTENA\_Pos             18U                                         }}
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCEVTENA\_Msk             (0x1UL << DWT\_CTRL\_EXCEVTENA\_Pos)           }}
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#define DWT\_CTRL\_CPIEVTENA\_Pos             17U                                         }}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#define DWT\_CTRL\_CPIEVTENA\_Msk             (0x1UL << DWT\_CTRL\_CPIEVTENA\_Pos)           }}
\DoxyCodeLine{1314 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCTRCENA\_Pos             16U                                         }}
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCTRCENA\_Msk             (0x1UL << DWT\_CTRL\_EXCTRCENA\_Pos)           }}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define DWT\_CTRL\_PCSAMPLENA\_Pos            12U                                         }}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define DWT\_CTRL\_PCSAMPLENA\_Msk            (0x1UL << DWT\_CTRL\_PCSAMPLENA\_Pos)          }}
\DoxyCodeLine{1320 \textcolor{preprocessor}{\#define DWT\_CTRL\_SYNCTAP\_Pos               10U                                         }}
\DoxyCodeLine{1321 \textcolor{preprocessor}{\#define DWT\_CTRL\_SYNCTAP\_Msk               (0x3UL << DWT\_CTRL\_SYNCTAP\_Pos)             }}
\DoxyCodeLine{1323 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCTAP\_Pos                 9U                                         }}
\DoxyCodeLine{1324 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCTAP\_Msk                (0x1UL << DWT\_CTRL\_CYCTAP\_Pos)              }}
\DoxyCodeLine{1326 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTINIT\_Pos               5U                                         }}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTINIT\_Msk              (0xFUL << DWT\_CTRL\_POSTINIT\_Pos)            }}
\DoxyCodeLine{1329 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTPRESET\_Pos             1U                                         }}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTPRESET\_Msk            (0xFUL << DWT\_CTRL\_POSTPRESET\_Pos)          }}
\DoxyCodeLine{1332 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCCNTENA\_Pos              0U                                         }}
\DoxyCodeLine{1333 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCCNTENA\_Msk             (0x1UL }\textcolor{comment}{/*<< DWT\_CTRL\_CYCCNTENA\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{1335 \textcolor{comment}{/* DWT CPI Count Register Definitions */}}
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#define DWT\_CPICNT\_CPICNT\_Pos               0U                                         }}
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#define DWT\_CPICNT\_CPICNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_CPICNT\_CPICNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{1339 \textcolor{comment}{/* DWT Exception Overhead Count Register Definitions */}}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#define DWT\_EXCCNT\_EXCCNT\_Pos               0U                                         }}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define DWT\_EXCCNT\_EXCCNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_EXCCNT\_EXCCNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{1343 \textcolor{comment}{/* DWT Sleep Count Register Definitions */}}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define DWT\_SLEEPCNT\_SLEEPCNT\_Pos           0U                                         }}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#define DWT\_SLEEPCNT\_SLEEPCNT\_Msk          (0xFFUL }\textcolor{comment}{/*<< DWT\_SLEEPCNT\_SLEEPCNT\_Pos*/}\textcolor{preprocessor}{)   }}
\DoxyCodeLine{1347 \textcolor{comment}{/* DWT LSU Count Register Definitions */}}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define DWT\_LSUCNT\_LSUCNT\_Pos               0U                                         }}
\DoxyCodeLine{1349 \textcolor{preprocessor}{\#define DWT\_LSUCNT\_LSUCNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_LSUCNT\_LSUCNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{1351 \textcolor{comment}{/* DWT Folded-\/instruction Count Register Definitions */}}
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#define DWT\_FOLDCNT\_FOLDCNT\_Pos             0U                                         }}
\DoxyCodeLine{1353 \textcolor{preprocessor}{\#define DWT\_FOLDCNT\_FOLDCNT\_Msk            (0xFFUL }\textcolor{comment}{/*<< DWT\_FOLDCNT\_FOLDCNT\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{1355 \textcolor{comment}{/* DWT Comparator Function Register Definitions */}}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ID\_Pos                27U                                         }}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ID\_Msk                (0x1FUL << DWT\_FUNCTION\_ID\_Pos)             }}
\DoxyCodeLine{1359 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Pos           24U                                         }}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Msk           (0x1UL << DWT\_FUNCTION\_MATCHED\_Pos)         }}
\DoxyCodeLine{1362 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Pos         10U                                         }}
\DoxyCodeLine{1363 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Msk         (0x3UL << DWT\_FUNCTION\_DATAVSIZE\_Pos)       }}
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ACTION\_Pos             4U                                         }}
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ACTION\_Msk            (0x1UL << DWT\_FUNCTION\_ACTION\_Pos)          }}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCH\_Pos              0U                                         }}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCH\_Msk             (0xFUL }\textcolor{comment}{/*<< DWT\_FUNCTION\_MATCH\_Pos*/}\textcolor{preprocessor}{)       } \textcolor{comment}{/* end of group CMSIS\_DWT */}}
\DoxyCodeLine{1372 }
\DoxyCodeLine{1373 }
\DoxyCodeLine{1384 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1385 \{}
\DoxyCodeLine{1386   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SSPSR;                  }
\DoxyCodeLine{1387   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CSPSR;                  }
\DoxyCodeLine{1388         uint32\_t RESERVED0[2U];}
\DoxyCodeLine{1389   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ACPR;                   }
\DoxyCodeLine{1390         uint32\_t RESERVED1[55U];}
\DoxyCodeLine{1391   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SPPR;                   }
\DoxyCodeLine{1392         uint32\_t RESERVED2[131U];}
\DoxyCodeLine{1393   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t FFSR;                   }
\DoxyCodeLine{1394   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FFCR;                   }
\DoxyCodeLine{1395   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t FSCR;                   }
\DoxyCodeLine{1396         uint32\_t RESERVED3[759U];}
\DoxyCodeLine{1397   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t TRIGGER;                }
\DoxyCodeLine{1398   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t FIFO0;                  }
\DoxyCodeLine{1399   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t ITATBCTR2;              }
\DoxyCodeLine{1400         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{1401   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t ITATBCTR0;              }
\DoxyCodeLine{1402   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t FIFO1;                  }
\DoxyCodeLine{1403   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ITCTRL;                 }
\DoxyCodeLine{1404         uint32\_t RESERVED5[39U];}
\DoxyCodeLine{1405   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CLAIMSET;               }
\DoxyCodeLine{1406   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CLAIMCLR;               }
\DoxyCodeLine{1407         uint32\_t RESERVED7[8U];}
\DoxyCodeLine{1408   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t DEVID;                  }
\DoxyCodeLine{1409   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t DEVTYPE;                }
\DoxyCodeLine{1410 \} \mbox{\hyperlink{struct_t_p_i___type}{TPI\_Type}};}
\DoxyCodeLine{1411 }
\DoxyCodeLine{1412 \textcolor{comment}{/* TPI Asynchronous Clock Prescaler Register Definitions */}}
\DoxyCodeLine{1413 \textcolor{preprocessor}{\#define TPI\_ACPR\_PRESCALER\_Pos              0U                                         }}
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define TPI\_ACPR\_PRESCALER\_Msk             (0x1FFFUL }\textcolor{comment}{/*<< TPI\_ACPR\_PRESCALER\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1416 \textcolor{comment}{/* TPI Selected Pin Protocol Register Definitions */}}
\DoxyCodeLine{1417 \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Pos                 0U                                         }}
\DoxyCodeLine{1418 \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Msk                (0x3UL }\textcolor{comment}{/*<< TPI\_SPPR\_TXMODE\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1420 \textcolor{comment}{/* TPI Formatter and Flush Status Register Definitions */}}
\DoxyCodeLine{1421 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Pos              3U                                         }}
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Msk             (0x1UL << TPI\_FFSR\_FtNonStop\_Pos)           }}
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Pos              2U                                         }}
\DoxyCodeLine{1425 \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Msk             (0x1UL << TPI\_FFSR\_TCPresent\_Pos)           }}
\DoxyCodeLine{1427 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Pos              1U                                         }}
\DoxyCodeLine{1428 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Msk             (0x1UL << TPI\_FFSR\_FtStopped\_Pos)           }}
\DoxyCodeLine{1430 \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Pos               0U                                         }}
\DoxyCodeLine{1431 \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Msk              (0x1UL }\textcolor{comment}{/*<< TPI\_FFSR\_FlInProg\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{1433 \textcolor{comment}{/* TPI Formatter and Flush Control Register Definitions */}}
\DoxyCodeLine{1434 \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Pos                 8U                                         }}
\DoxyCodeLine{1435 \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Msk                (0x1UL << TPI\_FFCR\_TrigIn\_Pos)              }}
\DoxyCodeLine{1437 \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Pos                1U                                         }}
\DoxyCodeLine{1438 \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Msk               (0x1UL << TPI\_FFCR\_EnFCont\_Pos)             }}
\DoxyCodeLine{1440 \textcolor{comment}{/* TPI TRIGGER Register Definitions */}}
\DoxyCodeLine{1441 \textcolor{preprocessor}{\#define TPI\_TRIGGER\_TRIGGER\_Pos             0U                                         }}
\DoxyCodeLine{1442 \textcolor{preprocessor}{\#define TPI\_TRIGGER\_TRIGGER\_Msk            (0x1UL }\textcolor{comment}{/*<< TPI\_TRIGGER\_TRIGGER\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{1444 \textcolor{comment}{/* TPI Integration ETM Data Register Definitions (FIFO0) */}}
\DoxyCodeLine{1445 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_ATVALID\_Pos          29U                                         }}
\DoxyCodeLine{1446 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO0\_ITM\_ATVALID\_Pos)        }}
\DoxyCodeLine{1448 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_bytecount\_Pos        27U                                         }}
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_bytecount\_Msk        (0x3UL << TPI\_FIFO0\_ITM\_bytecount\_Pos)      }}
\DoxyCodeLine{1451 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_ATVALID\_Pos          26U                                         }}
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO0\_ETM\_ATVALID\_Pos)        }}
\DoxyCodeLine{1454 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_bytecount\_Pos        24U                                         }}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_bytecount\_Msk        (0x3UL << TPI\_FIFO0\_ETM\_bytecount\_Pos)      }}
\DoxyCodeLine{1457 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM2\_Pos                 16U                                         }}
\DoxyCodeLine{1458 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM2\_Msk                 (0xFFUL << TPI\_FIFO0\_ETM2\_Pos)              }}
\DoxyCodeLine{1460 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM1\_Pos                  8U                                         }}
\DoxyCodeLine{1461 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM1\_Msk                 (0xFFUL << TPI\_FIFO0\_ETM1\_Pos)              }}
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM0\_Pos                  0U                                         }}
\DoxyCodeLine{1464 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM0\_Msk                 (0xFFUL }\textcolor{comment}{/*<< TPI\_FIFO0\_ETM0\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1466 \textcolor{comment}{/* TPI ITATBCTR2 Register Definitions */}}
\DoxyCodeLine{1467 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY\_Pos           0U                                         }}
\DoxyCodeLine{1468 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY\_Msk          (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR2\_ATREADY\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1470 \textcolor{comment}{/* TPI Integration ITM Data Register Definitions (FIFO1) */}}
\DoxyCodeLine{1471 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_ATVALID\_Pos          29U                                         }}
\DoxyCodeLine{1472 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO1\_ITM\_ATVALID\_Pos)        }}
\DoxyCodeLine{1474 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_bytecount\_Pos        27U                                         }}
\DoxyCodeLine{1475 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_bytecount\_Msk        (0x3UL << TPI\_FIFO1\_ITM\_bytecount\_Pos)      }}
\DoxyCodeLine{1477 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_ATVALID\_Pos          26U                                         }}
\DoxyCodeLine{1478 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO1\_ETM\_ATVALID\_Pos)        }}
\DoxyCodeLine{1480 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_bytecount\_Pos        24U                                         }}
\DoxyCodeLine{1481 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_bytecount\_Msk        (0x3UL << TPI\_FIFO1\_ETM\_bytecount\_Pos)      }}
\DoxyCodeLine{1483 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM2\_Pos                 16U                                         }}
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM2\_Msk                 (0xFFUL << TPI\_FIFO1\_ITM2\_Pos)              }}
\DoxyCodeLine{1486 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM1\_Pos                  8U                                         }}
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM1\_Msk                 (0xFFUL << TPI\_FIFO1\_ITM1\_Pos)              }}
\DoxyCodeLine{1489 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM0\_Pos                  0U                                         }}
\DoxyCodeLine{1490 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM0\_Msk                 (0xFFUL }\textcolor{comment}{/*<< TPI\_FIFO1\_ITM0\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1492 \textcolor{comment}{/* TPI ITATBCTR0 Register Definitions */}}
\DoxyCodeLine{1493 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY\_Pos           0U                                         }}
\DoxyCodeLine{1494 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY\_Msk          (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR0\_ATREADY\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1496 \textcolor{comment}{/* TPI Integration Mode Control Register Definitions */}}
\DoxyCodeLine{1497 \textcolor{preprocessor}{\#define TPI\_ITCTRL\_Mode\_Pos                 0U                                         }}
\DoxyCodeLine{1498 \textcolor{preprocessor}{\#define TPI\_ITCTRL\_Mode\_Msk                (0x1UL }\textcolor{comment}{/*<< TPI\_ITCTRL\_Mode\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1500 \textcolor{comment}{/* TPI DEVID Register Definitions */}}
\DoxyCodeLine{1501 \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Pos             11U                                         }}
\DoxyCodeLine{1502 \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Msk             (0x1UL << TPI\_DEVID\_NRZVALID\_Pos)           }}
\DoxyCodeLine{1504 \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Pos            10U                                         }}
\DoxyCodeLine{1505 \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Msk            (0x1UL << TPI\_DEVID\_MANCVALID\_Pos)          }}
\DoxyCodeLine{1507 \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Pos             9U                                         }}
\DoxyCodeLine{1508 \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Msk            (0x1UL << TPI\_DEVID\_PTINVALID\_Pos)          }}
\DoxyCodeLine{1510 \textcolor{preprocessor}{\#define TPI\_DEVID\_MinBufSz\_Pos              6U                                         }}
\DoxyCodeLine{1511 \textcolor{preprocessor}{\#define TPI\_DEVID\_MinBufSz\_Msk             (0x7UL << TPI\_DEVID\_MinBufSz\_Pos)           }}
\DoxyCodeLine{1513 \textcolor{preprocessor}{\#define TPI\_DEVID\_AsynClkIn\_Pos             5U                                         }}
\DoxyCodeLine{1514 \textcolor{preprocessor}{\#define TPI\_DEVID\_AsynClkIn\_Msk            (0x1UL << TPI\_DEVID\_AsynClkIn\_Pos)          }}
\DoxyCodeLine{1516 \textcolor{preprocessor}{\#define TPI\_DEVID\_NrTraceInput\_Pos          0U                                         }}
\DoxyCodeLine{1517 \textcolor{preprocessor}{\#define TPI\_DEVID\_NrTraceInput\_Msk         (0x1FUL }\textcolor{comment}{/*<< TPI\_DEVID\_NrTraceInput\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{1519 \textcolor{comment}{/* TPI DEVTYPE Register Definitions */}}
\DoxyCodeLine{1520 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Pos           4U                                         }}
\DoxyCodeLine{1521 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Msk          (0xFUL << TPI\_DEVTYPE\_MajorType\_Pos)        }}
\DoxyCodeLine{1523 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Pos             0U                                         }}
\DoxyCodeLine{1524 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Msk            (0xFUL }\textcolor{comment}{/*<< TPI\_DEVTYPE\_SubType\_Pos*/}\textcolor{preprocessor}{)      } \textcolor{comment}{/* end of group CMSIS\_TPI */}}
\DoxyCodeLine{1527 }
\DoxyCodeLine{1528 }
\DoxyCodeLine{1529 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{1540 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1541 \{}
\DoxyCodeLine{1542   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t TYPE;                   }
\DoxyCodeLine{1543   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{1544   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RNR;                    }
\DoxyCodeLine{1545   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR;                   }
\DoxyCodeLine{1546   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RLAR;                   }
\DoxyCodeLine{1547   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR\_A1;                }
\DoxyCodeLine{1548   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RLAR\_A1;                }
\DoxyCodeLine{1549   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR\_A2;                }
\DoxyCodeLine{1550   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RLAR\_A2;                }
\DoxyCodeLine{1551   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR\_A3;                }
\DoxyCodeLine{1552   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RLAR\_A3;                }
\DoxyCodeLine{1553         uint32\_t RESERVED0[1];}
\DoxyCodeLine{1554   \textcolor{keyword}{union }\{}
\DoxyCodeLine{1555   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t MAIR[2];}
\DoxyCodeLine{1556   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{1557   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t MAIR0;                  }
\DoxyCodeLine{1558   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t MAIR1;                  }
\DoxyCodeLine{1559   \};}
\DoxyCodeLine{1560   \};}
\DoxyCodeLine{1561 \} MPU\_Type;}
\DoxyCodeLine{1562 }
\DoxyCodeLine{1563 \textcolor{preprocessor}{\#define MPU\_TYPE\_RALIASES                  4U}}
\DoxyCodeLine{1564 }
\DoxyCodeLine{1565 \textcolor{comment}{/* MPU Type Register Definitions */}}
\DoxyCodeLine{1566 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Pos               16U                                            }}
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Msk               (0xFFUL << MPU\_TYPE\_IREGION\_Pos)               }}
\DoxyCodeLine{1569 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Pos                8U                                            }}
\DoxyCodeLine{1570 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Msk               (0xFFUL << MPU\_TYPE\_DREGION\_Pos)               }}
\DoxyCodeLine{1572 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Pos               0U                                            }}
\DoxyCodeLine{1573 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Msk              (1UL }\textcolor{comment}{/*<< MPU\_TYPE\_SEPARATE\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{1575 \textcolor{comment}{/* MPU Control Register Definitions */}}
\DoxyCodeLine{1576 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Pos             2U                                            }}
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Msk            (1UL << MPU\_CTRL\_PRIVDEFENA\_Pos)               }}
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Pos               1U                                            }}
\DoxyCodeLine{1580 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Msk              (1UL << MPU\_CTRL\_HFNMIENA\_Pos)                 }}
\DoxyCodeLine{1582 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{1583 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{1585 \textcolor{comment}{/* MPU Region Number Register Definitions */}}
\DoxyCodeLine{1586 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< MPU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{1589 \textcolor{comment}{/* MPU Region Base Address Register Definitions */}}
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Pos                   5U                                            }}
\DoxyCodeLine{1591 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Msk                  (0x7FFFFFFUL << MPU\_RBAR\_ADDR\_Pos)             }}
\DoxyCodeLine{1593 \textcolor{preprocessor}{\#define MPU\_RBAR\_SH\_Pos                     3U                                            }}
\DoxyCodeLine{1594 \textcolor{preprocessor}{\#define MPU\_RBAR\_SH\_Msk                    (0x3UL << MPU\_RBAR\_SH\_Pos)                     }}
\DoxyCodeLine{1596 \textcolor{preprocessor}{\#define MPU\_RBAR\_AP\_Pos                     1U                                            }}
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#define MPU\_RBAR\_AP\_Msk                    (0x3UL << MPU\_RBAR\_AP\_Pos)                     }}
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#define MPU\_RBAR\_XN\_Pos                     0U                                            }}
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#define MPU\_RBAR\_XN\_Msk                    (01UL }\textcolor{comment}{/*<< MPU\_RBAR\_XN\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{1602 \textcolor{comment}{/* MPU Region Limit Address Register Definitions */}}
\DoxyCodeLine{1603 \textcolor{preprocessor}{\#define MPU\_RLAR\_LIMIT\_Pos                  5U                                            }}
\DoxyCodeLine{1604 \textcolor{preprocessor}{\#define MPU\_RLAR\_LIMIT\_Msk                 (0x7FFFFFFUL << MPU\_RLAR\_LIMIT\_Pos)            }}
\DoxyCodeLine{1606 \textcolor{preprocessor}{\#define MPU\_RLAR\_AttrIndx\_Pos               1U                                            }}
\DoxyCodeLine{1607 \textcolor{preprocessor}{\#define MPU\_RLAR\_AttrIndx\_Msk              (0x7UL << MPU\_RLAR\_AttrIndx\_Pos)               }}
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#define MPU\_RLAR\_EN\_Pos                     0U                                            }}
\DoxyCodeLine{1610 \textcolor{preprocessor}{\#define MPU\_RLAR\_EN\_Msk                    (1UL }\textcolor{comment}{/*<< MPU\_RLAR\_EN\_Pos*/}\textcolor{preprocessor}{)                   }}
\DoxyCodeLine{1612 \textcolor{comment}{/* MPU Memory Attribute Indirection Register 0 Definitions */}}
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr3\_Pos                24U                                            }}
\DoxyCodeLine{1614 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr3\_Msk                (0xFFUL << MPU\_MAIR0\_Attr3\_Pos)                }}
\DoxyCodeLine{1616 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr2\_Pos                16U                                            }}
\DoxyCodeLine{1617 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr2\_Msk                (0xFFUL << MPU\_MAIR0\_Attr2\_Pos)                }}
\DoxyCodeLine{1619 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr1\_Pos                 8U                                            }}
\DoxyCodeLine{1620 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr1\_Msk                (0xFFUL << MPU\_MAIR0\_Attr1\_Pos)                }}
\DoxyCodeLine{1622 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr0\_Pos                 0U                                            }}
\DoxyCodeLine{1623 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr0\_Msk                (0xFFUL }\textcolor{comment}{/*<< MPU\_MAIR0\_Attr0\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{1625 \textcolor{comment}{/* MPU Memory Attribute Indirection Register 1 Definitions */}}
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr7\_Pos                24U                                            }}
\DoxyCodeLine{1627 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr7\_Msk                (0xFFUL << MPU\_MAIR1\_Attr7\_Pos)                }}
\DoxyCodeLine{1629 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr6\_Pos                16U                                            }}
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr6\_Msk                (0xFFUL << MPU\_MAIR1\_Attr6\_Pos)                }}
\DoxyCodeLine{1632 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr5\_Pos                 8U                                            }}
\DoxyCodeLine{1633 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr5\_Msk                (0xFFUL << MPU\_MAIR1\_Attr5\_Pos)                }}
\DoxyCodeLine{1635 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr4\_Pos                 0U                                            }}
\DoxyCodeLine{1636 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr4\_Msk                (0xFFUL }\textcolor{comment}{/*<< MPU\_MAIR1\_Attr4\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{1639 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1640 }
\DoxyCodeLine{1641 }
\DoxyCodeLine{1642 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{1653 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1654 \{}
\DoxyCodeLine{1655   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{1656   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t TYPE;                   }
\DoxyCodeLine{1657 \textcolor{preprocessor}{\#if defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U)}}
\DoxyCodeLine{1658   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RNR;                    }
\DoxyCodeLine{1659   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR;                   }
\DoxyCodeLine{1660   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RLAR;                   }
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1662         uint32\_t RESERVED0[3];}
\DoxyCodeLine{1663 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1664   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SFSR;                   }
\DoxyCodeLine{1665   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SFAR;                   }
\DoxyCodeLine{1666 \} SAU\_Type;}
\DoxyCodeLine{1667 }
\DoxyCodeLine{1668 \textcolor{comment}{/* SAU Control Register Definitions */}}
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#define SAU\_CTRL\_ALLNS\_Pos                  1U                                            }}
\DoxyCodeLine{1670 \textcolor{preprocessor}{\#define SAU\_CTRL\_ALLNS\_Msk                 (1UL << SAU\_CTRL\_ALLNS\_Pos)                    }}
\DoxyCodeLine{1672 \textcolor{preprocessor}{\#define SAU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#define SAU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< SAU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{1675 \textcolor{comment}{/* SAU Type Register Definitions */}}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define SAU\_TYPE\_SREGION\_Pos                0U                                            }}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#define SAU\_TYPE\_SREGION\_Msk               (0xFFUL }\textcolor{comment}{/*<< SAU\_TYPE\_SREGION\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#if defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U)}}
\DoxyCodeLine{1680 \textcolor{comment}{/* SAU Region Number Register Definitions */}}
\DoxyCodeLine{1681 \textcolor{preprocessor}{\#define SAU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{1682 \textcolor{preprocessor}{\#define SAU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< SAU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{1684 \textcolor{comment}{/* SAU Region Base Address Register Definitions */}}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define SAU\_RBAR\_BADDR\_Pos                  5U                                            }}
\DoxyCodeLine{1686 \textcolor{preprocessor}{\#define SAU\_RBAR\_BADDR\_Msk                 (0x7FFFFFFUL << SAU\_RBAR\_BADDR\_Pos)            }}
\DoxyCodeLine{1688 \textcolor{comment}{/* SAU Region Limit Address Register Definitions */}}
\DoxyCodeLine{1689 \textcolor{preprocessor}{\#define SAU\_RLAR\_LADDR\_Pos                  5U                                            }}
\DoxyCodeLine{1690 \textcolor{preprocessor}{\#define SAU\_RLAR\_LADDR\_Msk                 (0x7FFFFFFUL << SAU\_RLAR\_LADDR\_Pos)            }}
\DoxyCodeLine{1692 \textcolor{preprocessor}{\#define SAU\_RLAR\_NSC\_Pos                    1U                                            }}
\DoxyCodeLine{1693 \textcolor{preprocessor}{\#define SAU\_RLAR\_NSC\_Msk                   (1UL << SAU\_RLAR\_NSC\_Pos)                      }}
\DoxyCodeLine{1695 \textcolor{preprocessor}{\#define SAU\_RLAR\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{1696 \textcolor{preprocessor}{\#define SAU\_RLAR\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< SAU\_RLAR\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{1698 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1699 }
\DoxyCodeLine{1700 \textcolor{comment}{/* Secure Fault Status Register Definitions */}}
\DoxyCodeLine{1701 \textcolor{preprocessor}{\#define SAU\_SFSR\_LSERR\_Pos                  7U                                            }}
\DoxyCodeLine{1702 \textcolor{preprocessor}{\#define SAU\_SFSR\_LSERR\_Msk                 (1UL << SAU\_SFSR\_LSERR\_Pos)                    }}
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#define SAU\_SFSR\_SFARVALID\_Pos              6U                                            }}
\DoxyCodeLine{1705 \textcolor{preprocessor}{\#define SAU\_SFSR\_SFARVALID\_Msk             (1UL << SAU\_SFSR\_SFARVALID\_Pos)                }}
\DoxyCodeLine{1707 \textcolor{preprocessor}{\#define SAU\_SFSR\_LSPERR\_Pos                 5U                                            }}
\DoxyCodeLine{1708 \textcolor{preprocessor}{\#define SAU\_SFSR\_LSPERR\_Msk                (1UL << SAU\_SFSR\_LSPERR\_Pos)                   }}
\DoxyCodeLine{1710 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVTRAN\_Pos                4U                                            }}
\DoxyCodeLine{1711 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVTRAN\_Msk               (1UL << SAU\_SFSR\_INVTRAN\_Pos)                  }}
\DoxyCodeLine{1713 \textcolor{preprocessor}{\#define SAU\_SFSR\_AUVIOL\_Pos                 3U                                            }}
\DoxyCodeLine{1714 \textcolor{preprocessor}{\#define SAU\_SFSR\_AUVIOL\_Msk                (1UL << SAU\_SFSR\_AUVIOL\_Pos)                   }}
\DoxyCodeLine{1716 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVER\_Pos                  2U                                            }}
\DoxyCodeLine{1717 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVER\_Msk                 (1UL << SAU\_SFSR\_INVER\_Pos)                    }}
\DoxyCodeLine{1719 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVIS\_Pos                  1U                                            }}
\DoxyCodeLine{1720 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVIS\_Msk                 (1UL << SAU\_SFSR\_INVIS\_Pos)                    }}
\DoxyCodeLine{1722 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVEP\_Pos                  0U                                            }}
\DoxyCodeLine{1723 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVEP\_Msk                 (1UL }\textcolor{comment}{/*<< SAU\_SFSR\_INVEP\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{1726 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1727 }
\DoxyCodeLine{1728 }
\DoxyCodeLine{1739 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1740 \{}
\DoxyCodeLine{1741         uint32\_t RESERVED0[1U];}
\DoxyCodeLine{1742   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga242040bad11980d6250848a44cc967e3}{FPCCR}};                  }
\DoxyCodeLine{1743   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4fa83b560b046f9cec201c68fbe33507}{FPCAR}};                  }
\DoxyCodeLine{1744   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga05a8c9a999e6ca4ff19f30c93ec50217}{FPDSCR}};                 }
\DoxyCodeLine{1745   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b0103b438c8922eaea5624f71afbbc8}{MVFR0}};                  }
\DoxyCodeLine{1746   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0a610dc4212de3ce1ad62e9afa76c728}{MVFR1}};                  }
\DoxyCodeLine{1747 \} \mbox{\hyperlink{struct_f_p_u___type}{FPU\_Type}};}
\DoxyCodeLine{1748 }
\DoxyCodeLine{1749 \textcolor{comment}{/* Floating-\/Point Context Control Register Definitions */}}
\DoxyCodeLine{1750 \textcolor{preprocessor}{\#define FPU\_FPCCR\_ASPEN\_Pos                31U                                            }}
\DoxyCodeLine{1751 \textcolor{preprocessor}{\#define FPU\_FPCCR\_ASPEN\_Msk                (1UL << FPU\_FPCCR\_ASPEN\_Pos)                   }}
\DoxyCodeLine{1753 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPEN\_Pos                30U                                            }}
\DoxyCodeLine{1754 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPEN\_Msk                (1UL << FPU\_FPCCR\_LSPEN\_Pos)                   }}
\DoxyCodeLine{1756 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPENS\_Pos               29U                                            }}
\DoxyCodeLine{1757 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPENS\_Msk               (1UL << FPU\_FPCCR\_LSPENS\_Pos)                  }}
\DoxyCodeLine{1759 \textcolor{preprocessor}{\#define FPU\_FPCCR\_CLRONRET\_Pos             28U                                            }}
\DoxyCodeLine{1760 \textcolor{preprocessor}{\#define FPU\_FPCCR\_CLRONRET\_Msk             (1UL << FPU\_FPCCR\_CLRONRET\_Pos)                }}
\DoxyCodeLine{1762 \textcolor{preprocessor}{\#define FPU\_FPCCR\_CLRONRETS\_Pos            27U                                            }}
\DoxyCodeLine{1763 \textcolor{preprocessor}{\#define FPU\_FPCCR\_CLRONRETS\_Msk            (1UL << FPU\_FPCCR\_CLRONRETS\_Pos)               }}
\DoxyCodeLine{1765 \textcolor{preprocessor}{\#define FPU\_FPCCR\_TS\_Pos                   26U                                            }}
\DoxyCodeLine{1766 \textcolor{preprocessor}{\#define FPU\_FPCCR\_TS\_Msk                   (1UL << FPU\_FPCCR\_TS\_Pos)                      }}
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#define FPU\_FPCCR\_UFRDY\_Pos                10U                                            }}
\DoxyCodeLine{1769 \textcolor{preprocessor}{\#define FPU\_FPCCR\_UFRDY\_Msk                (1UL << FPU\_FPCCR\_UFRDY\_Pos)                   }}
\DoxyCodeLine{1771 \textcolor{preprocessor}{\#define FPU\_FPCCR\_SPLIMVIOL\_Pos             9U                                            }}
\DoxyCodeLine{1772 \textcolor{preprocessor}{\#define FPU\_FPCCR\_SPLIMVIOL\_Msk            (1UL << FPU\_FPCCR\_SPLIMVIOL\_Pos)               }}
\DoxyCodeLine{1774 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MONRDY\_Pos                8U                                            }}
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MONRDY\_Msk               (1UL << FPU\_FPCCR\_MONRDY\_Pos)                  }}
\DoxyCodeLine{1777 \textcolor{preprocessor}{\#define FPU\_FPCCR\_SFRDY\_Pos                 7U                                            }}
\DoxyCodeLine{1778 \textcolor{preprocessor}{\#define FPU\_FPCCR\_SFRDY\_Msk                (1UL << FPU\_FPCCR\_SFRDY\_Pos)                   }}
\DoxyCodeLine{1780 \textcolor{preprocessor}{\#define FPU\_FPCCR\_BFRDY\_Pos                 6U                                            }}
\DoxyCodeLine{1781 \textcolor{preprocessor}{\#define FPU\_FPCCR\_BFRDY\_Msk                (1UL << FPU\_FPCCR\_BFRDY\_Pos)                   }}
\DoxyCodeLine{1783 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MMRDY\_Pos                 5U                                            }}
\DoxyCodeLine{1784 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MMRDY\_Msk                (1UL << FPU\_FPCCR\_MMRDY\_Pos)                   }}
\DoxyCodeLine{1786 \textcolor{preprocessor}{\#define FPU\_FPCCR\_HFRDY\_Pos                 4U                                            }}
\DoxyCodeLine{1787 \textcolor{preprocessor}{\#define FPU\_FPCCR\_HFRDY\_Msk                (1UL << FPU\_FPCCR\_HFRDY\_Pos)                   }}
\DoxyCodeLine{1789 \textcolor{preprocessor}{\#define FPU\_FPCCR\_THREAD\_Pos                3U                                            }}
\DoxyCodeLine{1790 \textcolor{preprocessor}{\#define FPU\_FPCCR\_THREAD\_Msk               (1UL << FPU\_FPCCR\_THREAD\_Pos)                  }}
\DoxyCodeLine{1792 \textcolor{preprocessor}{\#define FPU\_FPCCR\_S\_Pos                     2U                                            }}
\DoxyCodeLine{1793 \textcolor{preprocessor}{\#define FPU\_FPCCR\_S\_Msk                    (1UL << FPU\_FPCCR\_S\_Pos)                       }}
\DoxyCodeLine{1795 \textcolor{preprocessor}{\#define FPU\_FPCCR\_USER\_Pos                  1U                                            }}
\DoxyCodeLine{1796 \textcolor{preprocessor}{\#define FPU\_FPCCR\_USER\_Msk                 (1UL << FPU\_FPCCR\_USER\_Pos)                    }}
\DoxyCodeLine{1798 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPACT\_Pos                0U                                            }}
\DoxyCodeLine{1799 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPACT\_Msk               (1UL }\textcolor{comment}{/*<< FPU\_FPCCR\_LSPACT\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{1801 \textcolor{comment}{/* Floating-\/Point Context Address Register Definitions */}}
\DoxyCodeLine{1802 \textcolor{preprocessor}{\#define FPU\_FPCAR\_ADDRESS\_Pos               3U                                            }}
\DoxyCodeLine{1803 \textcolor{preprocessor}{\#define FPU\_FPCAR\_ADDRESS\_Msk              (0x1FFFFFFFUL << FPU\_FPCAR\_ADDRESS\_Pos)        }}
\DoxyCodeLine{1805 \textcolor{comment}{/* Floating-\/Point Default Status Control Register Definitions */}}
\DoxyCodeLine{1806 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_AHP\_Pos                 26U                                            }}
\DoxyCodeLine{1807 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_AHP\_Msk                 (1UL << FPU\_FPDSCR\_AHP\_Pos)                    }}
\DoxyCodeLine{1809 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_DN\_Pos                  25U                                            }}
\DoxyCodeLine{1810 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_DN\_Msk                  (1UL << FPU\_FPDSCR\_DN\_Pos)                     }}
\DoxyCodeLine{1812 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_FZ\_Pos                  24U                                            }}
\DoxyCodeLine{1813 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_FZ\_Msk                  (1UL << FPU\_FPDSCR\_FZ\_Pos)                     }}
\DoxyCodeLine{1815 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_RMode\_Pos               22U                                            }}
\DoxyCodeLine{1816 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_RMode\_Msk               (3UL << FPU\_FPDSCR\_RMode\_Pos)                  }}
\DoxyCodeLine{1818 \textcolor{comment}{/* Media and FP Feature Register 0 Definitions */}}
\DoxyCodeLine{1819 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_rounding\_modes\_Pos    28U                                            }}
\DoxyCodeLine{1820 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_rounding\_modes\_Msk    (0xFUL << FPU\_MVFR0\_FP\_rounding\_modes\_Pos)     }}
\DoxyCodeLine{1822 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Short\_vectors\_Pos        24U                                            }}
\DoxyCodeLine{1823 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Short\_vectors\_Msk        (0xFUL << FPU\_MVFR0\_Short\_vectors\_Pos)         }}
\DoxyCodeLine{1825 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Square\_root\_Pos          20U                                            }}
\DoxyCodeLine{1826 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Square\_root\_Msk          (0xFUL << FPU\_MVFR0\_Square\_root\_Pos)           }}
\DoxyCodeLine{1828 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Divide\_Pos               16U                                            }}
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Divide\_Msk               (0xFUL << FPU\_MVFR0\_Divide\_Pos)                }}
\DoxyCodeLine{1831 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_excep\_trapping\_Pos    12U                                            }}
\DoxyCodeLine{1832 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_excep\_trapping\_Msk    (0xFUL << FPU\_MVFR0\_FP\_excep\_trapping\_Pos)     }}
\DoxyCodeLine{1834 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Double\_precision\_Pos      8U                                            }}
\DoxyCodeLine{1835 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Double\_precision\_Msk     (0xFUL << FPU\_MVFR0\_Double\_precision\_Pos)      }}
\DoxyCodeLine{1837 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Single\_precision\_Pos      4U                                            }}
\DoxyCodeLine{1838 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Single\_precision\_Msk     (0xFUL << FPU\_MVFR0\_Single\_precision\_Pos)      }}
\DoxyCodeLine{1840 \textcolor{preprocessor}{\#define FPU\_MVFR0\_A\_SIMD\_registers\_Pos      0U                                            }}
\DoxyCodeLine{1841 \textcolor{preprocessor}{\#define FPU\_MVFR0\_A\_SIMD\_registers\_Msk     (0xFUL }\textcolor{comment}{/*<< FPU\_MVFR0\_A\_SIMD\_registers\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{1843 \textcolor{comment}{/* Media and FP Feature Register 1 Definitions */}}
\DoxyCodeLine{1844 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_fused\_MAC\_Pos         28U                                            }}
\DoxyCodeLine{1845 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_fused\_MAC\_Msk         (0xFUL << FPU\_MVFR1\_FP\_fused\_MAC\_Pos)          }}
\DoxyCodeLine{1847 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_HPFP\_Pos              24U                                            }}
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_HPFP\_Msk              (0xFUL << FPU\_MVFR1\_FP\_HPFP\_Pos)               }}
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#define FPU\_MVFR1\_D\_NaN\_mode\_Pos            4U                                            }}
\DoxyCodeLine{1851 \textcolor{preprocessor}{\#define FPU\_MVFR1\_D\_NaN\_mode\_Msk           (0xFUL << FPU\_MVFR1\_D\_NaN\_mode\_Pos)            }}
\DoxyCodeLine{1853 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FtZ\_mode\_Pos              0U                                            }}
\DoxyCodeLine{1854 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FtZ\_mode\_Msk             (0xFUL }\textcolor{comment}{/*<< FPU\_MVFR1\_FtZ\_mode\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1869 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1870 \{}
\DoxyCodeLine{1871   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t DHCSR;                  }
\DoxyCodeLine{1872   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t DCRSR;                  }
\DoxyCodeLine{1873   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t DCRDR;                  }
\DoxyCodeLine{1874   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t DEMCR;                  }
\DoxyCodeLine{1875         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{1876   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t DAUTHCTRL;              }
\DoxyCodeLine{1877   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t DSCSR;                  }
\DoxyCodeLine{1878 \} \mbox{\hyperlink{struct_core_debug___type}{CoreDebug\_Type}};}
\DoxyCodeLine{1879 }
\DoxyCodeLine{1880 \textcolor{comment}{/* Debug Halting Control and Status Register Definitions */}}
\DoxyCodeLine{1881 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Pos         16U                                            }}
\DoxyCodeLine{1882 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Msk         (0xFFFFUL << CoreDebug\_DHCSR\_DBGKEY\_Pos)       }}
\DoxyCodeLine{1884 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos   26U                                            }}
\DoxyCodeLine{1885 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk   (1UL << CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos)      }}
\DoxyCodeLine{1887 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos     25U                                            }}
\DoxyCodeLine{1888 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk     (1UL << CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos)        }}
\DoxyCodeLine{1890 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos    24U                                            }}
\DoxyCodeLine{1891 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk    (1UL << CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)       }}
\DoxyCodeLine{1893 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos       19U                                            }}
\DoxyCodeLine{1894 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk       (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)          }}
\DoxyCodeLine{1896 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Pos        18U                                            }}
\DoxyCodeLine{1897 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Msk        (1UL << CoreDebug\_DHCSR\_S\_SLEEP\_Pos)           }}
\DoxyCodeLine{1899 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Pos         17U                                            }}
\DoxyCodeLine{1900 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)            }}
\DoxyCodeLine{1902 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Pos       16U                                            }}
\DoxyCodeLine{1903 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Msk       (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)          }}
\DoxyCodeLine{1905 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos     5U                                            }}
\DoxyCodeLine{1906 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk    (1UL << CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)       }}
\DoxyCodeLine{1908 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Pos      3U                                            }}
\DoxyCodeLine{1909 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk     (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)        }}
\DoxyCodeLine{1911 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Pos          2U                                            }}
\DoxyCodeLine{1912 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Msk         (1UL << CoreDebug\_DHCSR\_C\_STEP\_Pos)            }}
\DoxyCodeLine{1914 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Pos          1U                                            }}
\DoxyCodeLine{1915 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)            }}
\DoxyCodeLine{1917 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos       0U                                            }}
\DoxyCodeLine{1918 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk      (1UL }\textcolor{comment}{/*<< CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{1920 \textcolor{comment}{/* Debug Core Register Selector Register Definitions */}}
\DoxyCodeLine{1921 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Pos         16U                                            }}
\DoxyCodeLine{1922 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Msk         (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)            }}
\DoxyCodeLine{1924 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Pos          0U                                            }}
\DoxyCodeLine{1925 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Msk         (0x1FUL }\textcolor{comment}{/*<< CoreDebug\_DCRSR\_REGSEL\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{1927 \textcolor{comment}{/* Debug Exception and Monitor Control Register Definitions */}}
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Pos         24U                                            }}
\DoxyCodeLine{1929 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Msk         (1UL << CoreDebug\_DEMCR\_TRCENA\_Pos)            }}
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Pos        19U                                            }}
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Msk        (1UL << CoreDebug\_DEMCR\_MON\_REQ\_Pos)           }}
\DoxyCodeLine{1934 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Pos       18U                                            }}
\DoxyCodeLine{1935 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_STEP\_Pos)          }}
\DoxyCodeLine{1937 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Pos       17U                                            }}
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_PEND\_Pos)          }}
\DoxyCodeLine{1940 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Pos         16U                                            }}
\DoxyCodeLine{1941 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Msk         (1UL << CoreDebug\_DEMCR\_MON\_EN\_Pos)            }}
\DoxyCodeLine{1943 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos     10U                                            }}
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)        }}
\DoxyCodeLine{1946 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Pos       9U                                            }}
\DoxyCodeLine{1947 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_INTERR\_Pos)         }}
\DoxyCodeLine{1949 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Pos       8U                                            }}
\DoxyCodeLine{1950 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_BUSERR\_Pos)         }}
\DoxyCodeLine{1952 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Pos      7U                                            }}
\DoxyCodeLine{1953 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_STATERR\_Pos)        }}
\DoxyCodeLine{1955 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Pos       6U                                            }}
\DoxyCodeLine{1956 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_CHKERR\_Pos)         }}
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos      5U                                            }}
\DoxyCodeLine{1959 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)        }}
\DoxyCodeLine{1961 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Pos        4U                                            }}
\DoxyCodeLine{1962 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Msk       (1UL << CoreDebug\_DEMCR\_VC\_MMERR\_Pos)          }}
\DoxyCodeLine{1964 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos    0U                                            }}
\DoxyCodeLine{1965 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk   (1UL }\textcolor{comment}{/*<< CoreDebug\_DEMCR\_VC\_CORERESET\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{1967 \textcolor{comment}{/* Debug Authentication Control Register Definitions */}}
\DoxyCodeLine{1968 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos  3U                                            }}
\DoxyCodeLine{1969 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk (1UL << CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos)    }}
\DoxyCodeLine{1971 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos  2U                                            }}
\DoxyCodeLine{1972 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk (1UL << CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos)    }}
\DoxyCodeLine{1974 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos   1U                                            }}
\DoxyCodeLine{1975 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk  (1UL << CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos)     }}
\DoxyCodeLine{1977 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos   0U                                            }}
\DoxyCodeLine{1978 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk  (1UL }\textcolor{comment}{/*<< CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos*/}\textcolor{preprocessor}{) }}
\DoxyCodeLine{1980 \textcolor{comment}{/* Debug Security Control and Status Register Definitions */}}
\DoxyCodeLine{1981 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_CDS\_Pos            16U                                            }}
\DoxyCodeLine{1982 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_CDS\_Msk            (1UL << CoreDebug\_DSCSR\_CDS\_Pos)               }}
\DoxyCodeLine{1984 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSEL\_Pos          1U                                            }}
\DoxyCodeLine{1985 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSEL\_Msk         (1UL << CoreDebug\_DSCSR\_SBRSEL\_Pos)            }}
\DoxyCodeLine{1987 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSELEN\_Pos        0U                                            }}
\DoxyCodeLine{1988 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSELEN\_Msk       (1UL }\textcolor{comment}{/*<< CoreDebug\_DSCSR\_SBRSELEN\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{2006 \textcolor{preprocessor}{\#define \_VAL2FLD(field, value)    (((uint32\_t)(value) << field \#\# \_Pos) \& field \#\# \_Msk)}}
\DoxyCodeLine{2007 }
\DoxyCodeLine{2014 \textcolor{preprocessor}{\#define \_FLD2VAL(field, value)    (((uint32\_t)(value) \& field \#\# \_Msk) >> field \#\# \_Pos)}}
\DoxyCodeLine{2015 }
\DoxyCodeLine{2026 \textcolor{comment}{/* Memory mapping of Core Hardware */}}
\DoxyCodeLine{2027 \textcolor{preprocessor}{  \#define SCS\_BASE            (0xE000E000UL)                             }}
\DoxyCodeLine{2028 \textcolor{preprocessor}{  \#define ITM\_BASE            (0xE0000000UL)                             }}
\DoxyCodeLine{2029 \textcolor{preprocessor}{  \#define DWT\_BASE            (0xE0001000UL)                             }}
\DoxyCodeLine{2030 \textcolor{preprocessor}{  \#define TPI\_BASE            (0xE0040000UL)                             }}
\DoxyCodeLine{2031 \textcolor{preprocessor}{  \#define CoreDebug\_BASE      (0xE000EDF0UL)                             }}
\DoxyCodeLine{2032 \textcolor{preprocessor}{  \#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                     }}
\DoxyCodeLine{2033 \textcolor{preprocessor}{  \#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                     }}
\DoxyCodeLine{2034 \textcolor{preprocessor}{  \#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                     }}
\DoxyCodeLine{2036 \textcolor{preprocessor}{  \#define SCnSCB              ((SCnSCB\_Type    *)     SCS\_BASE         ) }}
\DoxyCodeLine{2037 \textcolor{preprocessor}{  \#define SCB                 ((SCB\_Type       *)     SCB\_BASE         ) }}
\DoxyCodeLine{2038 \textcolor{preprocessor}{  \#define SysTick             ((SysTick\_Type   *)     SysTick\_BASE     ) }}
\DoxyCodeLine{2039 \textcolor{preprocessor}{  \#define NVIC                ((NVIC\_Type      *)     NVIC\_BASE        ) }}
\DoxyCodeLine{2040 \textcolor{preprocessor}{  \#define ITM                 ((ITM\_Type       *)     ITM\_BASE         ) }}
\DoxyCodeLine{2041 \textcolor{preprocessor}{  \#define DWT                 ((DWT\_Type       *)     DWT\_BASE         ) }}
\DoxyCodeLine{2042 \textcolor{preprocessor}{  \#define TPI                 ((TPI\_Type       *)     TPI\_BASE         ) }}
\DoxyCodeLine{2043 \textcolor{preprocessor}{  \#define CoreDebug           ((CoreDebug\_Type *)     CoreDebug\_BASE   ) }}
\DoxyCodeLine{2045 \textcolor{preprocessor}{  \#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{2046 \textcolor{preprocessor}{    \#define MPU\_BASE          (SCS\_BASE +  0x0D90UL)                     }}
\DoxyCodeLine{2047 \textcolor{preprocessor}{    \#define MPU               ((MPU\_Type       *)     MPU\_BASE         ) }}
\DoxyCodeLine{2048 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2049 }
\DoxyCodeLine{2050 \textcolor{preprocessor}{  \#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{2051 \textcolor{preprocessor}{    \#define SAU\_BASE          (SCS\_BASE +  0x0DD0UL)                     }}
\DoxyCodeLine{2052 \textcolor{preprocessor}{    \#define SAU               ((SAU\_Type       *)     SAU\_BASE         ) }}
\DoxyCodeLine{2053 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2054 }
\DoxyCodeLine{2055 \textcolor{preprocessor}{  \#define FPU\_BASE            (SCS\_BASE +  0x0F30UL)                     }}
\DoxyCodeLine{2056 \textcolor{preprocessor}{  \#define FPU                 ((FPU\_Type       *)     FPU\_BASE         ) }}
\DoxyCodeLine{2058 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{2059 \textcolor{preprocessor}{  \#define SCS\_BASE\_NS         (0xE002E000UL)                             }}
\DoxyCodeLine{2060 \textcolor{preprocessor}{  \#define CoreDebug\_BASE\_NS   (0xE002EDF0UL)                             }}
\DoxyCodeLine{2061 \textcolor{preprocessor}{  \#define SysTick\_BASE\_NS     (SCS\_BASE\_NS +  0x0010UL)                  }}
\DoxyCodeLine{2062 \textcolor{preprocessor}{  \#define NVIC\_BASE\_NS        (SCS\_BASE\_NS +  0x0100UL)                  }}
\DoxyCodeLine{2063 \textcolor{preprocessor}{  \#define SCB\_BASE\_NS         (SCS\_BASE\_NS +  0x0D00UL)                  }}
\DoxyCodeLine{2065 \textcolor{preprocessor}{  \#define SCnSCB\_NS           ((SCnSCB\_Type    *)     SCS\_BASE\_NS      ) }}
\DoxyCodeLine{2066 \textcolor{preprocessor}{  \#define SCB\_NS              ((SCB\_Type       *)     SCB\_BASE\_NS      ) }}
\DoxyCodeLine{2067 \textcolor{preprocessor}{  \#define SysTick\_NS          ((SysTick\_Type   *)     SysTick\_BASE\_NS  ) }}
\DoxyCodeLine{2068 \textcolor{preprocessor}{  \#define NVIC\_NS             ((NVIC\_Type      *)     NVIC\_BASE\_NS     ) }}
\DoxyCodeLine{2069 \textcolor{preprocessor}{  \#define CoreDebug\_NS        ((CoreDebug\_Type *)     CoreDebug\_BASE\_NS) }}
\DoxyCodeLine{2071 \textcolor{preprocessor}{  \#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{2072 \textcolor{preprocessor}{    \#define MPU\_BASE\_NS       (SCS\_BASE\_NS +  0x0D90UL)                  }}
\DoxyCodeLine{2073 \textcolor{preprocessor}{    \#define MPU\_NS            ((MPU\_Type       *)     MPU\_BASE\_NS      ) }}
\DoxyCodeLine{2074 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2075 }
\DoxyCodeLine{2076 \textcolor{preprocessor}{  \#define FPU\_BASE\_NS         (SCS\_BASE\_NS +  0x0F30UL)                  }}
\DoxyCodeLine{2077 \textcolor{preprocessor}{  \#define FPU\_NS              ((FPU\_Type       *)     FPU\_BASE\_NS      ) }}
\DoxyCodeLine{2079 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2084 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{2085 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{2086 \textcolor{comment}{  Core Function Interface contains:}}
\DoxyCodeLine{2087 \textcolor{comment}{  -\/ Core NVIC Functions}}
\DoxyCodeLine{2088 \textcolor{comment}{  -\/ Core SysTick Functions}}
\DoxyCodeLine{2089 \textcolor{comment}{  -\/ Core Debug Functions}}
\DoxyCodeLine{2090 \textcolor{comment}{  -\/ Core Register Access Functions}}
\DoxyCodeLine{2091 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{2098 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2106 \textcolor{preprocessor}{\#ifdef CMSIS\_NVIC\_VIRTUAL}}
\DoxyCodeLine{2107 \textcolor{preprocessor}{  \#ifndef CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{2108 \textcolor{preprocessor}{    \#define CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE "{}cmsis\_nvic\_virtual.h"{}}}
\DoxyCodeLine{2109 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2110 \textcolor{preprocessor}{  \#include CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{2111 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2112 \textcolor{preprocessor}{  \#define NVIC\_SetPriorityGrouping    \_\_NVIC\_SetPriorityGrouping}}
\DoxyCodeLine{2113 \textcolor{preprocessor}{  \#define NVIC\_GetPriorityGrouping    \_\_NVIC\_GetPriorityGrouping}}
\DoxyCodeLine{2114 \textcolor{preprocessor}{  \#define NVIC\_EnableIRQ              \_\_NVIC\_EnableIRQ}}
\DoxyCodeLine{2115 \textcolor{preprocessor}{  \#define NVIC\_GetEnableIRQ           \_\_NVIC\_GetEnableIRQ}}
\DoxyCodeLine{2116 \textcolor{preprocessor}{  \#define NVIC\_DisableIRQ             \_\_NVIC\_DisableIRQ}}
\DoxyCodeLine{2117 \textcolor{preprocessor}{  \#define NVIC\_GetPendingIRQ          \_\_NVIC\_GetPendingIRQ}}
\DoxyCodeLine{2118 \textcolor{preprocessor}{  \#define NVIC\_SetPendingIRQ          \_\_NVIC\_SetPendingIRQ}}
\DoxyCodeLine{2119 \textcolor{preprocessor}{  \#define NVIC\_ClearPendingIRQ        \_\_NVIC\_ClearPendingIRQ}}
\DoxyCodeLine{2120 \textcolor{preprocessor}{  \#define NVIC\_GetActive              \_\_NVIC\_GetActive}}
\DoxyCodeLine{2121 \textcolor{preprocessor}{  \#define NVIC\_SetPriority            \_\_NVIC\_SetPriority}}
\DoxyCodeLine{2122 \textcolor{preprocessor}{  \#define NVIC\_GetPriority            \_\_NVIC\_GetPriority}}
\DoxyCodeLine{2123 \textcolor{preprocessor}{  \#define NVIC\_SystemReset            \_\_NVIC\_SystemReset}}
\DoxyCodeLine{2124 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CMSIS\_NVIC\_VIRTUAL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2125 }
\DoxyCodeLine{2126 \textcolor{preprocessor}{\#ifdef CMSIS\_VECTAB\_VIRTUAL}}
\DoxyCodeLine{2127 \textcolor{preprocessor}{  \#ifndef CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{2128 \textcolor{preprocessor}{    \#define CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE "{}cmsis\_vectab\_virtual.h"{}}}
\DoxyCodeLine{2129 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2130 \textcolor{preprocessor}{  \#include CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{2131 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2132 \textcolor{preprocessor}{  \#define NVIC\_SetVector              \_\_NVIC\_SetVector}}
\DoxyCodeLine{2133 \textcolor{preprocessor}{  \#define NVIC\_GetVector              \_\_NVIC\_GetVector}}
\DoxyCodeLine{2134 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* (CMSIS\_VECTAB\_VIRTUAL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2135 }
\DoxyCodeLine{2136 \textcolor{preprocessor}{\#define NVIC\_USER\_IRQ\_OFFSET          16}}
\DoxyCodeLine{2137 }
\DoxyCodeLine{2138 }
\DoxyCodeLine{2139 }
\DoxyCodeLine{2149 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gafc94dcbaee03e4746ade1f5bb9aaa56d}{\_\_NVIC\_SetPriorityGrouping}}(uint32\_t PriorityGroup)}
\DoxyCodeLine{2150 \{}
\DoxyCodeLine{2151   uint32\_t reg\_value;}
\DoxyCodeLine{2152   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);             \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{2153 }
\DoxyCodeLine{2154   reg\_value  =  \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR;                                                   \textcolor{comment}{/* read old register configuration    */}}
\DoxyCodeLine{2155   reg\_value \&= \string~((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{SCB\_AIRCR\_VECTKEY\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}})); \textcolor{comment}{/* clear bits to change               */}}
\DoxyCodeLine{2156   reg\_value  =  (reg\_value                                   |}
\DoxyCodeLine{2157                 ((uint32\_t)0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{2158                 (PriorityGroupTmp << 8U)                      );              \textcolor{comment}{/* Insert write key and priorty group */}}
\DoxyCodeLine{2159   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR =  reg\_value;}
\DoxyCodeLine{2160 \}}
\DoxyCodeLine{2161 }
\DoxyCodeLine{2162 }
\DoxyCodeLine{2168 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga9b894af672df4373eb637f8288845c05}{\_\_NVIC\_GetPriorityGrouping}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2169 \{}
\DoxyCodeLine{2170   \textcolor{keywordflow}{return} ((uint32\_t)((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) >> \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}}));}
\DoxyCodeLine{2171 \}}
\DoxyCodeLine{2172 }
\DoxyCodeLine{2173 }
\DoxyCodeLine{2180 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\_\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2181 \{}
\DoxyCodeLine{2182   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2183   \{}
\DoxyCodeLine{2184     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL));}
\DoxyCodeLine{2185   \}}
\DoxyCodeLine{2186 \}}
\DoxyCodeLine{2187 }
\DoxyCodeLine{2188 }
\DoxyCodeLine{2197 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\_\_NVIC\_GetEnableIRQ}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2198 \{}
\DoxyCodeLine{2199   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2200   \{}
\DoxyCodeLine{2201     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] \& (1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2202   \}}
\DoxyCodeLine{2203   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2204   \{}
\DoxyCodeLine{2205     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2206   \}}
\DoxyCodeLine{2207 \}}
\DoxyCodeLine{2208 }
\DoxyCodeLine{2209 }
\DoxyCodeLine{2216 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\_\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2217 \{}
\DoxyCodeLine{2218   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2219   \{}
\DoxyCodeLine{2220     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL));}
\DoxyCodeLine{2221     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();}
\DoxyCodeLine{2222     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}();}
\DoxyCodeLine{2223   \}}
\DoxyCodeLine{2224 \}}
\DoxyCodeLine{2225 }
\DoxyCodeLine{2226 }
\DoxyCodeLine{2235 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\_\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2236 \{}
\DoxyCodeLine{2237   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2238   \{}
\DoxyCodeLine{2239     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] \& (1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2240   \}}
\DoxyCodeLine{2241   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2242   \{}
\DoxyCodeLine{2243     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2244   \}}
\DoxyCodeLine{2245 \}}
\DoxyCodeLine{2246 }
\DoxyCodeLine{2247 }
\DoxyCodeLine{2254 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\_\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2255 \{}
\DoxyCodeLine{2256   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2257   \{}
\DoxyCodeLine{2258     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL));}
\DoxyCodeLine{2259   \}}
\DoxyCodeLine{2260 \}}
\DoxyCodeLine{2261 }
\DoxyCodeLine{2262 }
\DoxyCodeLine{2269 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\_\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2270 \{}
\DoxyCodeLine{2271   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2272   \{}
\DoxyCodeLine{2273     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL));}
\DoxyCodeLine{2274   \}}
\DoxyCodeLine{2275 \}}
\DoxyCodeLine{2276 }
\DoxyCodeLine{2277 }
\DoxyCodeLine{2286 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaa2837003c28c45abf193fe5e8d27f593}{\_\_NVIC\_GetActive}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2287 \{}
\DoxyCodeLine{2288   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2289   \{}
\DoxyCodeLine{2290     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IABR[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] \& (1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2291   \}}
\DoxyCodeLine{2292   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2293   \{}
\DoxyCodeLine{2294     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2295   \}}
\DoxyCodeLine{2296 \}}
\DoxyCodeLine{2297 }
\DoxyCodeLine{2298 }
\DoxyCodeLine{2299 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{2308 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t NVIC\_GetTargetState(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2309 \{}
\DoxyCodeLine{2310   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2311   \{}
\DoxyCodeLine{2312     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] \& (1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2313   \}}
\DoxyCodeLine{2314   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2315   \{}
\DoxyCodeLine{2316     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2317   \}}
\DoxyCodeLine{2318 \}}
\DoxyCodeLine{2319 }
\DoxyCodeLine{2320 }
\DoxyCodeLine{2329 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t NVIC\_SetTargetState(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2330 \{}
\DoxyCodeLine{2331   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2332   \{}
\DoxyCodeLine{2333     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] |=  ((uint32\_t)(1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL)));}
\DoxyCodeLine{2334     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] \& (1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2335   \}}
\DoxyCodeLine{2336   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2337   \{}
\DoxyCodeLine{2338     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2339   \}}
\DoxyCodeLine{2340 \}}
\DoxyCodeLine{2341 }
\DoxyCodeLine{2342 }
\DoxyCodeLine{2351 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t NVIC\_ClearTargetState(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2352 \{}
\DoxyCodeLine{2353   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2354   \{}
\DoxyCodeLine{2355     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] \&= \string~((uint32\_t)(1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL)));}
\DoxyCodeLine{2356     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] \& (1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2357   \}}
\DoxyCodeLine{2358   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2359   \{}
\DoxyCodeLine{2360     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2361   \}}
\DoxyCodeLine{2362 \}}
\DoxyCodeLine{2363 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2364 }
\DoxyCodeLine{2365 }
\DoxyCodeLine{2375 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\_\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}, uint32\_t priority)}
\DoxyCodeLine{2376 \{}
\DoxyCodeLine{2377   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2378   \{}
\DoxyCodeLine{2379     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IPR[((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})]               = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{2380   \}}
\DoxyCodeLine{2381   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2382   \{}
\DoxyCodeLine{2383     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0xFUL)-\/4UL] = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{2384   \}}
\DoxyCodeLine{2385 \}}
\DoxyCodeLine{2386 }
\DoxyCodeLine{2387 }
\DoxyCodeLine{2397 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\_\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2398 \{}
\DoxyCodeLine{2399 }
\DoxyCodeLine{2400   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2401   \{}
\DoxyCodeLine{2402     \textcolor{keywordflow}{return}(((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IPR[((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})]               >> (8U -\/ \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{2403   \}}
\DoxyCodeLine{2404   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2405   \{}
\DoxyCodeLine{2406     \textcolor{keywordflow}{return}(((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0xFUL)-\/4UL] >> (8U -\/ \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{2407   \}}
\DoxyCodeLine{2408 \}}
\DoxyCodeLine{2409 }
\DoxyCodeLine{2410 }
\DoxyCodeLine{2422 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}} (uint32\_t PriorityGroup, uint32\_t PreemptPriority, uint32\_t SubPriority)}
\DoxyCodeLine{2423 \{}
\DoxyCodeLine{2424   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{2425   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{2426   uint32\_t SubPriorityBits;}
\DoxyCodeLine{2427 }
\DoxyCodeLine{2428   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{2429   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{2430 }
\DoxyCodeLine{2431   \textcolor{keywordflow}{return} (}
\DoxyCodeLine{2432            ((PreemptPriority \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL)) << SubPriorityBits) |}
\DoxyCodeLine{2433            ((SubPriority     \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL)))}
\DoxyCodeLine{2434          );}
\DoxyCodeLine{2435 \}}
\DoxyCodeLine{2436 }
\DoxyCodeLine{2437 }
\DoxyCodeLine{2449 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3387607fd8a1a32cccd77d2ac672dd96}{NVIC\_DecodePriority}} (uint32\_t Priority, uint32\_t PriorityGroup, uint32\_t* \textcolor{keyword}{const} pPreemptPriority, uint32\_t* \textcolor{keyword}{const} pSubPriority)}
\DoxyCodeLine{2450 \{}
\DoxyCodeLine{2451   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{2452   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{2453   uint32\_t SubPriorityBits;}
\DoxyCodeLine{2454 }
\DoxyCodeLine{2455   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{2456   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{2457 }
\DoxyCodeLine{2458   *pPreemptPriority = (Priority >> SubPriorityBits) \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL);}
\DoxyCodeLine{2459   *pSubPriority     = (Priority                   ) \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL);}
\DoxyCodeLine{2460 \}}
\DoxyCodeLine{2461 }
\DoxyCodeLine{2462 }
\DoxyCodeLine{2472 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\_\_NVIC\_SetVector}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}, uint32\_t vector)}
\DoxyCodeLine{2473 \{}
\DoxyCodeLine{2474   uint32\_t *vectors = (uint32\_t *)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{2475   vectors[(int32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} + \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{NVIC\_USER\_IRQ\_OFFSET}}] = vector;}
\DoxyCodeLine{2476 \}}
\DoxyCodeLine{2477 }
\DoxyCodeLine{2478 }
\DoxyCodeLine{2487 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\_\_NVIC\_GetVector}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2488 \{}
\DoxyCodeLine{2489   uint32\_t *vectors = (uint32\_t *)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{2490   \textcolor{keywordflow}{return} vectors[(int32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} + \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{NVIC\_USER\_IRQ\_OFFSET}}];}
\DoxyCodeLine{2491 \}}
\DoxyCodeLine{2492 }
\DoxyCodeLine{2493 }
\DoxyCodeLine{2498 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga49f66a3782cbff3b821bd9802cd046f5}{\_\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2499 \{}
\DoxyCodeLine{2500   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{2501 \textcolor{comment}{                                                                       buffered write are completed before reset */}}
\DoxyCodeLine{2502   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = (uint32\_t)((0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}})    |}
\DoxyCodeLine{2503                            (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) |}
\DoxyCodeLine{2504                             \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}}    );         \textcolor{comment}{/* Keep priority group unchanged */}}
\DoxyCodeLine{2505   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure completion of memory access */}}
\DoxyCodeLine{2506 }
\DoxyCodeLine{2507   \textcolor{keywordflow}{for}(;;)                                                           \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{2508   \{}
\DoxyCodeLine{2509     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{2510   \}}
\DoxyCodeLine{2511 \}}
\DoxyCodeLine{2512 }
\DoxyCodeLine{2513 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{2523 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_SetPriorityGrouping\_NS(uint32\_t PriorityGroup)}
\DoxyCodeLine{2524 \{}
\DoxyCodeLine{2525   uint32\_t reg\_value;}
\DoxyCodeLine{2526   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);             \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{2527 }
\DoxyCodeLine{2528   reg\_value  =  SCB\_NS-\/>AIRCR;                                                   \textcolor{comment}{/* read old register configuration    */}}
\DoxyCodeLine{2529   reg\_value \&= \string~((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{SCB\_AIRCR\_VECTKEY\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}));             \textcolor{comment}{/* clear bits to change               */}}
\DoxyCodeLine{2530   reg\_value  =  (reg\_value                                   |}
\DoxyCodeLine{2531                 ((uint32\_t)0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{2532                 (PriorityGroupTmp << 8U)                      );              \textcolor{comment}{/* Insert write key and priorty group */}}
\DoxyCodeLine{2533   SCB\_NS-\/>AIRCR =  reg\_value;}
\DoxyCodeLine{2534 \}}
\DoxyCodeLine{2535 }
\DoxyCodeLine{2536 }
\DoxyCodeLine{2542 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_NVIC\_GetPriorityGrouping\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2543 \{}
\DoxyCodeLine{2544   \textcolor{keywordflow}{return} ((uint32\_t)((SCB\_NS-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) >> \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}}));}
\DoxyCodeLine{2545 \}}
\DoxyCodeLine{2546 }
\DoxyCodeLine{2547 }
\DoxyCodeLine{2554 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_EnableIRQ\_NS(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2555 \{}
\DoxyCodeLine{2556   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2557   \{}
\DoxyCodeLine{2558     NVIC\_NS-\/>ISER[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL));}
\DoxyCodeLine{2559   \}}
\DoxyCodeLine{2560 \}}
\DoxyCodeLine{2561 }
\DoxyCodeLine{2562 }
\DoxyCodeLine{2571 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_NVIC\_GetEnableIRQ\_NS(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2572 \{}
\DoxyCodeLine{2573   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2574   \{}
\DoxyCodeLine{2575     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>ISER[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] \& (1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2576   \}}
\DoxyCodeLine{2577   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2578   \{}
\DoxyCodeLine{2579     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2580   \}}
\DoxyCodeLine{2581 \}}
\DoxyCodeLine{2582 }
\DoxyCodeLine{2583 }
\DoxyCodeLine{2590 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_DisableIRQ\_NS(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2591 \{}
\DoxyCodeLine{2592   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2593   \{}
\DoxyCodeLine{2594     NVIC\_NS-\/>ICER[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL));}
\DoxyCodeLine{2595   \}}
\DoxyCodeLine{2596 \}}
\DoxyCodeLine{2597 }
\DoxyCodeLine{2598 }
\DoxyCodeLine{2607 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_NVIC\_GetPendingIRQ\_NS(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2608 \{}
\DoxyCodeLine{2609   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2610   \{}
\DoxyCodeLine{2611     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>ISPR[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] \& (1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2612   \}}
\DoxyCodeLine{2613   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2614   \{}
\DoxyCodeLine{2615     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2616   \}}
\DoxyCodeLine{2617 \}}
\DoxyCodeLine{2618 }
\DoxyCodeLine{2619 }
\DoxyCodeLine{2626 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_SetPendingIRQ\_NS(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2627 \{}
\DoxyCodeLine{2628   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2629   \{}
\DoxyCodeLine{2630     NVIC\_NS-\/>ISPR[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL));}
\DoxyCodeLine{2631   \}}
\DoxyCodeLine{2632 \}}
\DoxyCodeLine{2633 }
\DoxyCodeLine{2634 }
\DoxyCodeLine{2641 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_ClearPendingIRQ\_NS(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2642 \{}
\DoxyCodeLine{2643   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2644   \{}
\DoxyCodeLine{2645     NVIC\_NS-\/>ICPR[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL));}
\DoxyCodeLine{2646   \}}
\DoxyCodeLine{2647 \}}
\DoxyCodeLine{2648 }
\DoxyCodeLine{2649 }
\DoxyCodeLine{2658 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_NVIC\_GetActive\_NS(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2659 \{}
\DoxyCodeLine{2660   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2661   \{}
\DoxyCodeLine{2662     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>IABR[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5UL)] \& (1UL << (((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2663   \}}
\DoxyCodeLine{2664   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2665   \{}
\DoxyCodeLine{2666     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2667   \}}
\DoxyCodeLine{2668 \}}
\DoxyCodeLine{2669 }
\DoxyCodeLine{2670 }
\DoxyCodeLine{2680 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_SetPriority\_NS(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}, uint32\_t priority)}
\DoxyCodeLine{2681 \{}
\DoxyCodeLine{2682   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2683   \{}
\DoxyCodeLine{2684     NVIC\_NS-\/>IPR[((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})]               = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{2685   \}}
\DoxyCodeLine{2686   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2687   \{}
\DoxyCodeLine{2688     SCB\_NS-\/>SHPR[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0xFUL)-\/4UL] = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{2689   \}}
\DoxyCodeLine{2690 \}}
\DoxyCodeLine{2691 }
\DoxyCodeLine{2692 }
\DoxyCodeLine{2701 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_NVIC\_GetPriority\_NS(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{2702 \{}
\DoxyCodeLine{2703 }
\DoxyCodeLine{2704   \textcolor{keywordflow}{if} ((int32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >= 0)}
\DoxyCodeLine{2705   \{}
\DoxyCodeLine{2706     \textcolor{keywordflow}{return}(((uint32\_t)NVIC\_NS-\/>IPR[((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})]               >> (8U -\/ \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{2707   \}}
\DoxyCodeLine{2708   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2709   \{}
\DoxyCodeLine{2710     \textcolor{keywordflow}{return}(((uint32\_t)SCB\_NS-\/>SHPR[(((uint32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0xFUL)-\/4UL] >> (8U -\/ \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{2711   \}}
\DoxyCodeLine{2712 \}}
\DoxyCodeLine{2713 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  defined (\_\_ARM\_FEATURE\_CMSE) \&\&(\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2714 }
\DoxyCodeLine{2717 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  MPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2718 }
\DoxyCodeLine{2719 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{2720 }
\DoxyCodeLine{2721 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{mpu__armv8_8h}{mpu\_armv8.h}}"{}}}
\DoxyCodeLine{2722 }
\DoxyCodeLine{2723 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2724 }
\DoxyCodeLine{2725 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  FPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2741 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6bcad99ce80a0e7e4ddc6f2379081756}{SCB\_GetFPUType}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2742 \{}
\DoxyCodeLine{2743   uint32\_t mvfr0;}
\DoxyCodeLine{2744 }
\DoxyCodeLine{2745   mvfr0 = \mbox{\hyperlink{group___c_m_s_i_s__core__base_gabc7c93f2594e85ece1e1a24f10591428}{FPU}}-\/>MVFR0;}
\DoxyCodeLine{2746   \textcolor{keywordflow}{if}      ((mvfr0 \& (\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\_MVFR0\_Single\_precision\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\_MVFR0\_Double\_precision\_Msk}})) == 0x220U)}
\DoxyCodeLine{2747   \{}
\DoxyCodeLine{2748     \textcolor{keywordflow}{return} 2U;           \textcolor{comment}{/* Double + Single precision FPU */}}
\DoxyCodeLine{2749   \}}
\DoxyCodeLine{2750   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((mvfr0 \& (\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\_MVFR0\_Single\_precision\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\_MVFR0\_Double\_precision\_Msk}})) == 0x020U)}
\DoxyCodeLine{2751   \{}
\DoxyCodeLine{2752     \textcolor{keywordflow}{return} 1U;           \textcolor{comment}{/* Single precision FPU */}}
\DoxyCodeLine{2753   \}}
\DoxyCodeLine{2754   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2755   \{}
\DoxyCodeLine{2756     \textcolor{keywordflow}{return} 0U;           \textcolor{comment}{/* No FPU */}}
\DoxyCodeLine{2757   \}}
\DoxyCodeLine{2758 \}}
\DoxyCodeLine{2759 }
\DoxyCodeLine{2760 }
\DoxyCodeLine{2765 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   SAU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2773 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{2774 }
\DoxyCodeLine{2779 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_SAU\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2780 \{}
\DoxyCodeLine{2781     SAU-\/>CTRL |=  (SAU\_CTRL\_ENABLE\_Msk);}
\DoxyCodeLine{2782 \}}
\DoxyCodeLine{2783 }
\DoxyCodeLine{2784 }
\DoxyCodeLine{2785 }
\DoxyCodeLine{2790 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_SAU\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2791 \{}
\DoxyCodeLine{2792     SAU-\/>CTRL \&= \string~(SAU\_CTRL\_ENABLE\_Msk);}
\DoxyCodeLine{2793 \}}
\DoxyCodeLine{2794 }
\DoxyCodeLine{2795 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2796 }
\DoxyCodeLine{2802 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2810 \textcolor{preprocessor}{\#if defined (\_\_Vendor\_SysTickConfig) \&\& (\_\_Vendor\_SysTickConfig == 0U)}}
\DoxyCodeLine{2811 }
\DoxyCodeLine{2823 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t SysTick\_Config(uint32\_t ticks)}
\DoxyCodeLine{2824 \{}
\DoxyCodeLine{2825   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{2826   \{}
\DoxyCodeLine{2827     \textcolor{keywordflow}{return} (1UL);                                                   \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{2828   \}}
\DoxyCodeLine{2829 }
\DoxyCodeLine{2830   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                         \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{2831   \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}{NVIC\_SetPriority}} (\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{2832   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0UL;                                             \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{2833   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{2834                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{2835                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                         \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{2836   \textcolor{keywordflow}{return} (0UL);                                                     \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{2837 \}}
\DoxyCodeLine{2838 }
\DoxyCodeLine{2839 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{2852 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_SysTick\_Config\_NS(uint32\_t ticks)}
\DoxyCodeLine{2853 \{}
\DoxyCodeLine{2854   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{2855   \{}
\DoxyCodeLine{2856     \textcolor{keywordflow}{return} (1UL);                                                         \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{2857   \}}
\DoxyCodeLine{2858 }
\DoxyCodeLine{2859   SysTick\_NS-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                            \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{2860   TZ\_NVIC\_SetPriority\_NS (\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{2861   SysTick\_NS-\/>VAL   = 0UL;                                                \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{2862   SysTick\_NS-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{2863                       \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{2864                       \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                            \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{2865   \textcolor{keywordflow}{return} (0UL);                                                           \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{2866 \}}
\DoxyCodeLine{2867 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2868 }
\DoxyCodeLine{2869 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2870 }
\DoxyCodeLine{2875 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# Debug In/Output function \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2883 \textcolor{keyword}{extern} \textcolor{keyword}{volatile} int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};                              }
\DoxyCodeLine{2884 \textcolor{preprocessor}{\#define                 ITM\_RXBUFFER\_EMPTY  ((int32\_t)0x5AA55AA5U) }}
\DoxyCodeLine{2895 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac90a497bd64286b84552c2c553d3419e}{ITM\_SendChar}} (uint32\_t ch)}
\DoxyCodeLine{2896 \{}
\DoxyCodeLine{2897   \textcolor{keywordflow}{if} (((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TCR \& \mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7dd53e3bff24ac09d94e61cb595cb2d9}{ITM\_TCR\_ITMENA\_Msk}}) != 0UL) \&\&      \textcolor{comment}{/* ITM enabled */}}
\DoxyCodeLine{2898       ((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TER \& 1UL               ) != 0UL)   )     \textcolor{comment}{/* ITM Port \#0 enabled */}}
\DoxyCodeLine{2899   \{}
\DoxyCodeLine{2900     \textcolor{keywordflow}{while} (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0U].u32 == 0UL)}
\DoxyCodeLine{2901     \{}
\DoxyCodeLine{2902       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{2903     \}}
\DoxyCodeLine{2904     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0U].u8 = (uint8\_t)ch;}
\DoxyCodeLine{2905   \}}
\DoxyCodeLine{2906   \textcolor{keywordflow}{return} (ch);}
\DoxyCodeLine{2907 \}}
\DoxyCodeLine{2908 }
\DoxyCodeLine{2909 }
\DoxyCodeLine{2916 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac3ee2c30a1ac4ed34c8a866a17decd53}{ITM\_ReceiveChar}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{2917 \{}
\DoxyCodeLine{2918   int32\_t ch = -\/1;                           \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{2919 }
\DoxyCodeLine{2920   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} != \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}})}
\DoxyCodeLine{2921   \{}
\DoxyCodeLine{2922     ch = \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};}
\DoxyCodeLine{2923     \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} = \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}};       \textcolor{comment}{/* ready for next character */}}
\DoxyCodeLine{2924   \}}
\DoxyCodeLine{2925 }
\DoxyCodeLine{2926   \textcolor{keywordflow}{return} (ch);}
\DoxyCodeLine{2927 \}}
\DoxyCodeLine{2928 }
\DoxyCodeLine{2929 }
\DoxyCodeLine{2936 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae61ce9ca5917735325cd93b0fb21dd29}{ITM\_CheckChar}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{2937 \{}
\DoxyCodeLine{2938 }
\DoxyCodeLine{2939   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} == \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}})}
\DoxyCodeLine{2940   \{}
\DoxyCodeLine{2941     \textcolor{keywordflow}{return} (0);                              \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{2942   \}}
\DoxyCodeLine{2943   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2944   \{}
\DoxyCodeLine{2945     \textcolor{keywordflow}{return} (1);                              \textcolor{comment}{/*    character available */}}
\DoxyCodeLine{2946   \}}
\DoxyCodeLine{2947 \}}
\DoxyCodeLine{2948 }
\DoxyCodeLine{2954 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{2955 \}}
\DoxyCodeLine{2956 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2957 }
\DoxyCodeLine{2958 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_ARMV8MML\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2959 }
\DoxyCodeLine{2960 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}

\end{DoxyCode}
