#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jul  5 23:24:59 2023
# Process ID: 34096
# Current directory: C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19944 C:\Users\amuly\Reversible-32bit-ALU\Reversible-32bit-ALU\ALU-32bit\ALU-32bit.xpr
# Log file: C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit/vivado.log
# Journal file: C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit\vivado.jou
# Running On: AMULYA_HP, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 8403 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit/ALU-32bit.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit/ALU-32bit.srcs/sources_1/new/full_adder_1bit.v w ]
add_files C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit/ALU-32bit.srcs/sources_1/new/full_adder_1bit.v
update_compile_order -fileset sources_1
close [ open C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit/ALU-32bit.srcs/sources_1/new/adder_32bit.v w ]
add_files C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit/ALU-32bit.srcs/sources_1/new/adder_32bit.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit/ALU-32bit.srcs/sim_1/new/adder_32bit_tb.v w ]
add_files -fileset sim_1 C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit/ALU-32bit.srcs/sim_1/new/adder_32bit_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ripple_carry_adder_32bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ripple_carry_adder_32bit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit/ALU-32bit.srcs/sim_1/new/full_adder_tb.v w ]
add_files -fileset sim_1 C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit/ALU-32bit.srcs/sim_1/new/full_adder_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top full_adder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top full_adder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source full_adder_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ripple_carry_adder_32bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ripple_carry_adder_32bit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source ripple_carry_adder_32bit_tb.tcl
close_sim
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source ripple_carry_adder_32bit_tb.tcl
close_sim
launch_simulation
source ripple_carry_adder_32bit_tb.tcl
close_sim
close [ open C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit/ALU-32bit.srcs/sources_1/new/bitwise_compliment.v w ]
add_files C:/Users/amuly/Reversible-32bit-ALU/Reversible-32bit-ALU/ALU-32bit/ALU-32bit.srcs/sources_1/new/bitwise_compliment.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source ripple_carry_adder_32bit_tb.tcl
close_sim
launch_simulation
source ripple_carry_adder_32bit_tb.tcl
close_sim
update_compile_order -fileset sources_1
launch_simulation
source ripple_carry_adder_32bit_tb.tcl
close_sim
