<profile>

<section name = "Vitis HLS Report for 'nnlayer'" level="0">
<item name = "Date">Tue May 10 10:12:21 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">HLS_Project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.526 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176">nnlayer_Pipeline_VITIS_LOOP_45_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184">nnlayer_Pipeline_VITIS_LOOP_30_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193">nnlayer_Pipeline_VITIS_LOOP_16_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202">nnlayer_Pipeline_VITIS_LOOP_105_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211">nnlayer_Pipeline_VITIS_LOOP_86_2, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224">nnlayer_Pipeline_VITIS_LOOP_51_2, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235">nnlayer_Pipeline_VITIS_LOOP_74_3, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_83_1">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 86, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">19, 6, 14202, 11102, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 353, -</column>
<column name="Register">-, -, 163, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">7, 3, 13, 21, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 19, 0, 421, 402, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202">nnlayer_Pipeline_VITIS_LOOP_105_1, 0, 0, 35, 74, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193">nnlayer_Pipeline_VITIS_LOOP_16_1, 0, 0, 35, 89, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184">nnlayer_Pipeline_VITIS_LOOP_30_1, 0, 0, 1665, 1312, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176">nnlayer_Pipeline_VITIS_LOOP_45_1, 0, 0, 46, 151, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224">nnlayer_Pipeline_VITIS_LOOP_51_2, 0, 5, 3026, 2220, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235">nnlayer_Pipeline_VITIS_LOOP_74_3, 0, 0, 8868, 6713, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211">nnlayer_Pipeline_VITIS_LOOP_86_2, 0, 1, 106, 141, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_14s_14s_14_4_1_U41">mul_mul_14s_14s_14_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="output_V_U">output_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="resArray_V_U">resArray_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="outNeurons_2_fu_267_p2">+, 0, 0, 23, 16, 1</column>
<column name="ap_block_state13_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op102_call_state14">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op92_call_state13">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1547_fu_307_p2">icmp, 0, 0, 29, 64, 1</column>
<column name="icmp_ln83_1_fu_262_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln83_fu_248_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="ap_block_state14_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="outNeurons_fu_98">9, 2, 16, 32</column>
<column name="output_V_address0">37, 7, 7, 49</column>
<column name="output_V_ce0">37, 7, 1, 7</column>
<column name="output_V_ce1">9, 2, 1, 2</column>
<column name="output_V_d0">14, 3, 16, 48</column>
<column name="output_V_we0">14, 3, 1, 3</column>
<column name="output_r_address0">25, 5, 7, 35</column>
<column name="output_r_ce0">25, 5, 1, 5</column>
<column name="output_r_d0">25, 5, 16, 80</column>
<column name="output_r_we0">25, 5, 1, 5</column>
<column name="resArray_V_address0">20, 4, 7, 28</column>
<column name="resArray_V_ce0">20, 4, 1, 4</column>
<column name="resArray_V_d0">14, 3, 32, 96</column>
<column name="resArray_V_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="activation_read_reg_325">8, 0, 8, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="bias_load_reg_400">16, 0, 16, 0</column>
<column name="empty_reg_363">14, 0, 14, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1547_reg_414">1, 0, 1, 0</column>
<column name="icmp_ln83_reg_368">1, 0, 1, 0</column>
<column name="mul_i_reg_395">14, 0, 14, 0</column>
<column name="numOfInputNeurons_read_reg_340">16, 0, 16, 0</column>
<column name="numOfOutputNeurons_read_reg_329">16, 0, 16, 0</column>
<column name="outNeurons_1_reg_372">16, 0, 16, 0</column>
<column name="outNeurons_fu_98">16, 0, 16, 0</column>
<column name="rhs_2_reg_405">8, 0, 16, 8</column>
<column name="zext_ln85_reg_385">16, 0, 64, 48</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 16, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 16, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_local_block">out, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, nnlayer, return value</column>
</table>
</item>
</section>
</profile>
