IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.75        Core1: 78.09        
Core2: 25.16        Core3: 78.44        
Core4: 11.65        Core5: 82.92        
Core6: 20.86        Core7: 62.59        
Core8: 19.89        Core9: 52.96        
Core10: 20.52        Core11: 98.01        
Core12: 20.48        Core13: 96.76        
Core14: 22.02        Core15: 95.71        
Core16: 24.69        Core17: 15.86        
Core18: 24.91        Core19: 39.23        
Core20: 21.11        Core21: 72.18        
Core22: 23.15        Core23: 25.52        
Core24: 24.38        Core25: 66.81        
Core26: 18.05        Core27: 94.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.11
Socket1: 66.32
DDR read Latency(ns)
Socket0: 59937.78
Socket1: 317.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.37        Core1: 77.30        
Core2: 29.33        Core3: 78.38        
Core4: 12.87        Core5: 81.93        
Core6: 22.91        Core7: 61.42        
Core8: 22.98        Core9: 51.77        
Core10: 21.85        Core11: 97.31        
Core12: 21.63        Core13: 96.41        
Core14: 22.83        Core15: 94.83        
Core16: 26.66        Core17: 15.22        
Core18: 27.87        Core19: 39.75        
Core20: 29.20        Core21: 71.28        
Core22: 27.00        Core23: 24.37        
Core24: 24.27        Core25: 66.53        
Core26: 24.89        Core27: 94.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.08
Socket1: 65.43
DDR read Latency(ns)
Socket0: 63244.21
Socket1: 326.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.33        Core1: 77.29        
Core2: 11.72        Core3: 78.49        
Core4: 23.02        Core5: 82.37        
Core6: 16.65        Core7: 62.07        
Core8: 24.19        Core9: 53.48        
Core10: 20.82        Core11: 97.95        
Core12: 20.95        Core13: 96.73        
Core14: 27.38        Core15: 95.41        
Core16: 26.82        Core17: 16.28        
Core18: 25.70        Core19: 35.36        
Core20: 21.14        Core21: 70.45        
Core22: 22.51        Core23: 23.22        
Core24: 24.45        Core25: 67.01        
Core26: 24.74        Core27: 94.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.86
Socket1: 65.17
DDR read Latency(ns)
Socket0: 59957.71
Socket1: 327.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.98        Core1: 78.37        
Core2: 14.78        Core3: 77.92        
Core4: 21.13        Core5: 82.36        
Core6: 22.86        Core7: 60.74        
Core8: 20.73        Core9: 51.91        
Core10: 22.20        Core11: 97.85        
Core12: 10.79        Core13: 96.59        
Core14: 18.99        Core15: 95.35        
Core16: 21.98        Core17: 16.14        
Core18: 21.17        Core19: 41.15        
Core20: 25.34        Core21: 71.41        
Core22: 27.56        Core23: 20.87        
Core24: 23.67        Core25: 67.17        
Core26: 24.26        Core27: 94.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.20
Socket1: 65.54
DDR read Latency(ns)
Socket0: 62268.43
Socket1: 328.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.97        Core1: 76.81        
Core2: 11.42        Core3: 77.49        
Core4: 19.37        Core5: 81.45        
Core6: 20.06        Core7: 62.18        
Core8: 21.68        Core9: 52.49        
Core10: 23.92        Core11: 97.25        
Core12: 13.50        Core13: 95.91        
Core14: 20.61        Core15: 94.72        
Core16: 20.45        Core17: 17.17        
Core18: 21.37        Core19: 33.88        
Core20: 24.13        Core21: 71.20        
Core22: 24.06        Core23: 21.12        
Core24: 24.66        Core25: 67.65        
Core26: 25.40        Core27: 93.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.53
Socket1: 64.81
DDR read Latency(ns)
Socket0: 62990.83
Socket1: 328.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.78        Core1: 78.06        
Core2: 15.64        Core3: 77.45        
Core4: 28.34        Core5: 80.81        
Core6: 19.59        Core7: 62.18        
Core8: 22.43        Core9: 53.53        
Core10: 23.44        Core11: 97.13        
Core12: 22.67        Core13: 95.63        
Core14: 23.25        Core15: 94.05        
Core16: 28.68        Core17: 16.36        
Core18: 25.66        Core19: 34.70        
Core20: 24.92        Core21: 72.87        
Core22: 23.13        Core23: 23.33        
Core24: 26.76        Core25: 65.99        
Core26: 24.77        Core27: 93.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.76
Socket1: 65.17
DDR read Latency(ns)
Socket0: 62656.38
Socket1: 329.24
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.22        Core1: 78.55        
Core2: 27.32        Core3: 79.46        
Core4: 28.64        Core5: 83.45        
Core6: 29.79        Core7: 64.91        
Core8: 16.25        Core9: 63.75        
Core10: 28.71        Core11: 95.81        
Core12: 27.45        Core13: 93.69        
Core14: 29.12        Core15: 96.10        
Core16: 26.81        Core17: 12.98        
Core18: 24.43        Core19: 41.67        
Core20: 24.05        Core21: 74.76        
Core22: 24.24        Core23: 34.06        
Core24: 25.19        Core25: 69.48        
Core26: 31.88        Core27: 94.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.82
Socket1: 66.88
DDR read Latency(ns)
Socket0: 54497.96
Socket1: 328.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.02        Core1: 78.68        
Core2: 28.37        Core3: 79.56        
Core4: 27.11        Core5: 80.98        
Core6: 21.13        Core7: 66.62        
Core8: 11.66        Core9: 64.94        
Core10: 18.59        Core11: 96.16        
Core12: 19.56        Core13: 93.34        
Core14: 19.87        Core15: 96.05        
Core16: 21.93        Core17: 10.99        
Core18: 24.36        Core19: 43.89        
Core20: 24.38        Core21: 73.46        
Core22: 23.25        Core23: 32.36        
Core24: 22.41        Core25: 69.31        
Core26: 26.93        Core27: 93.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.45
Socket1: 65.63
DDR read Latency(ns)
Socket0: 55294.36
Socket1: 334.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.91        Core1: 78.22        
Core2: 25.48        Core3: 80.01        
Core4: 21.50        Core5: 82.34        
Core6: 11.23        Core7: 66.80        
Core8: 14.42        Core9: 64.15        
Core10: 21.31        Core11: 96.17        
Core12: 17.92        Core13: 94.76        
Core14: 19.49        Core15: 96.35        
Core16: 19.31        Core17: 11.32        
Core18: 24.16        Core19: 42.95        
Core20: 24.28        Core21: 75.23        
Core22: 24.18        Core23: 34.20        
Core24: 22.82        Core25: 69.81        
Core26: 20.71        Core27: 94.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.73
Socket1: 66.52
DDR read Latency(ns)
Socket0: 55524.86
Socket1: 335.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.56        Core1: 78.54        
Core2: 29.22        Core3: 80.07        
Core4: 24.98        Core5: 82.08        
Core6: 11.50        Core7: 66.09        
Core8: 19.98        Core9: 64.45        
Core10: 22.52        Core11: 95.98        
Core12: 19.83        Core13: 92.79        
Core14: 19.54        Core15: 96.26        
Core16: 21.24        Core17: 11.71        
Core18: 23.29        Core19: 43.14        
Core20: 23.72        Core21: 74.17        
Core22: 23.90        Core23: 33.48        
Core24: 23.54        Core25: 69.23        
Core26: 25.55        Core27: 94.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.45
Socket1: 66.54
DDR read Latency(ns)
Socket0: 55471.48
Socket1: 335.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.59        Core1: 79.76        
Core2: 10.36        Core3: 81.51        
Core4: 19.24        Core5: 83.91        
Core6: 13.56        Core7: 65.12        
Core8: 23.92        Core9: 65.58        
Core10: 18.19        Core11: 96.71        
Core12: 20.45        Core13: 94.18        
Core14: 23.97        Core15: 96.63        
Core16: 22.51        Core17: 13.01        
Core18: 23.18        Core19: 48.17        
Core20: 24.33        Core21: 73.31        
Core22: 23.65        Core23: 39.23        
Core24: 23.31        Core25: 70.42        
Core26: 24.29        Core27: 95.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.52
Socket1: 68.88
DDR read Latency(ns)
Socket0: 53683.20
Socket1: 333.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.45        Core1: 77.51        
Core2: 17.01        Core3: 79.93        
Core4: 22.98        Core5: 83.33        
Core6: 23.97        Core7: 66.72        
Core8: 21.64        Core9: 64.32        
Core10: 20.95        Core11: 95.92        
Core12: 28.51        Core13: 93.41        
Core14: 30.57        Core15: 96.76        
Core16: 28.37        Core17: 13.44        
Core18: 31.02        Core19: 43.84        
Core20: 29.22        Core21: 73.40        
Core22: 23.81        Core23: 32.78        
Core24: 23.86        Core25: 70.07        
Core26: 23.85        Core27: 94.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.75
Socket1: 67.51
DDR read Latency(ns)
Socket0: 54727.08
Socket1: 332.19
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.83        Core1: 82.39        
Core2: 24.43        Core3: 81.51        
Core4: 25.63        Core5: 73.37        
Core6: 23.63        Core7: 69.84        
Core8: 22.60        Core9: 59.19        
Core10: 23.72        Core11: 99.22        
Core12: 22.56        Core13: 97.95        
Core14: 26.02        Core15: 95.71        
Core16: 22.68        Core17: 12.50        
Core18: 20.74        Core19: 50.54        
Core20: 15.73        Core21: 71.28        
Core22: 10.75        Core23: 52.42        
Core24: 20.28        Core25: 68.17        
Core26: 19.74        Core27: 97.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.21
Socket1: 69.64
DDR read Latency(ns)
Socket0: 53547.02
Socket1: 318.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.80        Core1: 82.78        
Core2: 24.97        Core3: 83.18        
Core4: 24.22        Core5: 76.63        
Core6: 24.35        Core7: 71.00        
Core8: 21.52        Core9: 59.86        
Core10: 23.11        Core11: 99.97        
Core12: 24.20        Core13: 98.72        
Core14: 24.54        Core15: 96.75        
Core16: 24.92        Core17: 13.45        
Core18: 26.21        Core19: 51.11        
Core20: 30.08        Core21: 69.27        
Core22: 13.03        Core23: 53.08        
Core24: 10.95        Core25: 66.84        
Core26: 18.63        Core27: 97.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.82
Socket1: 70.90
DDR read Latency(ns)
Socket0: 55485.16
Socket1: 328.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.56        Core1: 81.15        
Core2: 21.12        Core3: 81.56        
Core4: 22.54        Core5: 72.59        
Core6: 20.43        Core7: 68.79        
Core8: 24.88        Core9: 59.26        
Core10: 23.02        Core11: 98.73        
Core12: 19.74        Core13: 97.37        
Core14: 24.68        Core15: 95.49        
Core16: 23.07        Core17: 14.07        
Core18: 19.40        Core19: 45.41        
Core20: 21.19        Core21: 72.06        
Core22: 21.61        Core23: 51.35        
Core24: 15.32        Core25: 65.15        
Core26: 18.90        Core27: 96.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.85
Socket1: 69.29
DDR read Latency(ns)
Socket0: 53080.09
Socket1: 327.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.37        Core1: 83.07        
Core2: 21.50        Core3: 82.38        
Core4: 24.42        Core5: 73.03        
Core6: 18.33        Core7: 68.92        
Core8: 25.00        Core9: 59.52        
Core10: 18.40        Core11: 99.46        
Core12: 23.45        Core13: 98.12        
Core14: 24.08        Core15: 95.85        
Core16: 26.72        Core17: 12.51        
Core18: 24.54        Core19: 47.52        
Core20: 25.30        Core21: 70.76        
Core22: 23.60        Core23: 49.90        
Core24: 11.10        Core25: 67.96        
Core26: 22.86        Core27: 97.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.63
Socket1: 69.54
DDR read Latency(ns)
Socket0: 55348.86
Socket1: 330.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.45        Core1: 81.95        
Core2: 23.81        Core3: 81.94        
Core4: 21.86        Core5: 73.96        
Core6: 21.45        Core7: 70.13        
Core8: 30.09        Core9: 59.13        
Core10: 25.22        Core11: 99.32        
Core12: 23.37        Core13: 97.95        
Core14: 23.84        Core15: 95.74        
Core16: 24.10        Core17: 13.48        
Core18: 25.95        Core19: 46.91        
Core20: 27.27        Core21: 70.64        
Core22: 30.24        Core23: 49.82        
Core24: 12.61        Core25: 66.01        
Core26: 20.90        Core27: 96.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.29
Socket1: 69.69
DDR read Latency(ns)
Socket0: 56849.11
Socket1: 328.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.91        Core1: 81.84        
Core2: 21.68        Core3: 81.71        
Core4: 26.32        Core5: 73.29        
Core6: 22.81        Core7: 71.23        
Core8: 25.55        Core9: 59.91        
Core10: 21.05        Core11: 99.28        
Core12: 23.84        Core13: 97.91        
Core14: 23.78        Core15: 96.56        
Core16: 24.66        Core17: 11.73        
Core18: 28.59        Core19: 48.79        
Core20: 27.89        Core21: 70.72        
Core22: 24.06        Core23: 48.96        
Core24: 28.59        Core25: 68.49        
Core26: 10.98        Core27: 97.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.34
Socket1: 69.15
DDR read Latency(ns)
Socket0: 56341.92
Socket1: 331.12
