Return-Path: <linux-doc+bounces-95292-lists+linux-doc=lfdr.de@vger.kernel.org>
Delivered-To: lists+linux-doc@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id zPw/Cp6YTGpEmwEAu9opvQ
	(envelope-from <linux-doc+bounces-95292-lists+linux-doc=lfdr.de@vger.kernel.org>)
	for <lists+linux-doc@lfdr.de>; Tue, 07 Jul 2026 08:11:42 +0200
X-Original-To: lists+linux-doc@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])
	by mail.lfdr.de (Postfix) with ESMTPS id A21A2717CCD
	for <lists+linux-doc@lfdr.de>; Tue, 07 Jul 2026 08:11:41 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=huawei.com header.s=dkim header.b=FfcxKaHv;
	dmarc=pass (policy=quarantine) header.from=huawei.com;
	spf=pass (mail.lfdr.de: domain of "linux-doc+bounces-95292-lists+linux-doc=lfdr.de@vger.kernel.org" designates 172.105.105.114 as permitted sender) smtp.mailfrom="linux-doc+bounces-95292-lists+linux-doc=lfdr.de@vger.kernel.org";
	arc=pass ("subspace.kernel.org:s=arc-20240116:i=1")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id 1739030205EE
	for <lists+linux-doc@lfdr.de>; Tue,  7 Jul 2026 06:11:33 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id F0927388363;
	Tue,  7 Jul 2026 06:11:30 +0000 (UTC)
X-Original-To: linux-doc@vger.kernel.org
Received: from canpmsgout03.his.huawei.com (canpmsgout03.his.huawei.com [113.46.200.218])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8A6B3385D8B;
	Tue,  7 Jul 2026 06:11:26 +0000 (UTC)
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1783404690; cv=none; b=BEEo50LwiHq0I9l9KMb3xTMAD0rwyFW+fub323YUjA49bhLQM5vcvyH/wOFmuAXw848G6i5is8rbX7XwPUY4Vj1OSfqgLlL0S0lYTV89ejQiYWNxu6V+16Qjsh7g8RYo1dTJcmIpAIJrOgU172nJwn1kRYcj/iYuLXELuki/CUY=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1783404690; c=relaxed/simple;
	bh=HvKROzRN/MmyW+Iduf8yLOxjL5M1hd6nBbz9xNooYxU=;
	h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From:
	 In-Reply-To:Content-Type; b=Vly5Ih4qYvZhnRZNGhUqnujSPfv0qoeFMCxt8oqz6ZmmLxF615/8DHg3QXokQc5RMn+H9rPWpQcLpzwQhHwo7wnNhFGOBEHr3VKaWXtgMZrtKhj6F8m/O3KCjeBAl8Z5yyMuTavWxgXVA9CsnusZGYO7vRNgK2qJ+LVyvJgwaIw=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=huawei.com; spf=pass smtp.mailfrom=huawei.com; dkim=pass (1024-bit key) header.d=huawei.com header.i=@huawei.com header.b=FfcxKaHv; arc=none smtp.client-ip=113.46.200.218
dkim-signature: v=1; a=rsa-sha256; d=huawei.com; s=dkim;
	c=relaxed/relaxed; q=dns/txt;
	h=From;
	bh=s+k4YLB2aPZHJzgI+LGSMyb/EUFeyoNW7T6bVJeLgOM=;
	b=FfcxKaHvWGpE+OeszGHja+ic7QDEU3LpDfI8ikmg81TzbLTp/Ge9Kto+SmX2wLWNOTVw5vhVk
	xj0Gr7KTy1IWHVW8YTdBteMO/0D5pkTSi7AphDH7FeODvlY97lpG7evc2eD9LrUv3yrxhqCy50d
	gpdkute1U/cEGKIYO34DQKY=
Received: from mail.maildlp.com (unknown [172.19.162.144])
	by canpmsgout03.his.huawei.com (SkyGuard) with ESMTPS id 4gvVxx0cTJzpT0K;
	Tue,  7 Jul 2026 14:02:45 +0800 (CST)
Received: from kwepemr100010.china.huawei.com (unknown [7.202.195.125])
	by mail.maildlp.com (Postfix) with ESMTPS id 4588F4056E;
	Tue,  7 Jul 2026 14:11:23 +0800 (CST)
Received: from [10.67.120.103] (10.67.120.103) by
 kwepemr100010.china.huawei.com (7.202.195.125) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.2.1544.36; Tue, 7 Jul 2026 14:11:22 +0800
Message-ID: <34447d66-8d53-4dc7-82fe-58057f2a5b57@huawei.com>
Date: Tue, 7 Jul 2026 14:11:23 +0800
Precedence: bulk
X-Mailing-List: linux-doc@vger.kernel.org
List-Id: <linux-doc.vger.kernel.org>
List-Subscribe: <mailto:linux-doc+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-doc+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v3 3/5] KVM: arm64: Add support for FEAT_HDBSS
To: Leonardo Bras <leo.bras@arm.com>
CC: Inochi Amaoto <inochiama@gmail.com>, Marc Zyngier <maz@kernel.org>,
	<oupton@kernel.org>, <catalin.marinas@arm.com>, <corbet@lwn.net>,
	<pbonzini@redhat.com>, <will@kernel.org>, <yuzenghui@huawei.com>,
	<wangzhou1@hisilicon.com>, <liuyonglong@huawei.com>,
	<Jonathan.Cameron@huawei.com>, <yezhenyu2@huawei.com>, <linuxarm@huawei.com>,
	<joey.gouly@arm.com>, <kvmarm@lists.linux.dev>, <kvm@vger.kernel.org>,
	<linux-arm-kernel@lists.infradead.org>, <linux-doc@vger.kernel.org>,
	<linux-kernel@vger.kernel.org>, <skhan@linuxfoundation.org>,
	<suzuki.poulose@arm.com>
References: <20260225040421.2683931-1-zhengtian10@huawei.com>
 <20260225040421.2683931-4-zhengtian10@huawei.com>
 <ahzUUDAMoHtDFJD3@inochi.infowork> <864ijmvdpy.wl-maz@kernel.org>
 <ah1KLrpYBXSMM91H@inochi.infowork>
 <22abfaf8-8636-4ed3-9a5c-fb4fdef1bc19@huawei.com>
 <aku1N23Szkta9uA6@LeoBrasDK>
From: Tian Zheng <zhengtian10@huawei.com>
In-Reply-To: <aku1N23Szkta9uA6@LeoBrasDK>
Content-Type: text/plain; charset="UTF-8"; format=flowed
Content-Transfer-Encoding: 8bit
X-ClientProxiedBy: kwepems200002.china.huawei.com (7.221.188.68) To
 kwepemr100010.china.huawei.com (7.202.195.125)
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-9.16 / 15.00];
	WHITELIST_DMARC(-7.00)[huawei.com:D:+];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[huawei.com,quarantine];
	R_SPF_ALLOW(-0.20)[+ip4:172.105.105.114:c];
	R_DKIM_ALLOW(-0.20)[huawei.com:s=dkim];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	FORWARDED(0.00)[lists@lfdr.de];
	TAGGED_FROM(0.00)[bounces-95292-lists,linux-doc=lfdr.de];
	MIME_TRACE(0.00)[0:+];
	RCPT_COUNT_TWELVE(0.00)[22];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:leo.bras@arm.com,m:inochiama@gmail.com,m:maz@kernel.org,m:oupton@kernel.org,m:catalin.marinas@arm.com,m:corbet@lwn.net,m:pbonzini@redhat.com,m:will@kernel.org,m:yuzenghui@huawei.com,m:wangzhou1@hisilicon.com,m:liuyonglong@huawei.com,m:Jonathan.Cameron@huawei.com,m:yezhenyu2@huawei.com,m:linuxarm@huawei.com,m:joey.gouly@arm.com,m:kvmarm@lists.linux.dev,m:kvm@vger.kernel.org,m:linux-arm-kernel@lists.infradead.org,m:linux-doc@vger.kernel.org,m:linux-kernel@vger.kernel.org,m:skhan@linuxfoundation.org,m:suzuki.poulose@arm.com,s:lists@lfdr.de];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORGED_SENDER(0.00)[zhengtian10@huawei.com,linux-doc@vger.kernel.org];
	FREEMAIL_CC(0.00)[gmail.com,kernel.org,arm.com,lwn.net,redhat.com,huawei.com,hisilicon.com,lists.linux.dev,vger.kernel.org,lists.infradead.org,linuxfoundation.org];
	FROM_HAS_DN(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.105.96.0/20, country:SG];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	RCVD_COUNT_FIVE(0.00)[6];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[zhengtian10@huawei.com,linux-doc@vger.kernel.org];
	DKIM_TRACE(0.00)[huawei.com:+];
	ALIAS_RESOLVED(0.00)[];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	MID_RHS_MATCH_FROM(0.00)[];
	TO_DN_SOME(0.00)[];
	TAGGED_RCPT(0.00)[linux-doc];
	DBL_BLOCKED_OPENRESOLVER(0.00)[tor.lore.kernel.org:helo,tor.lore.kernel.org:rdns,vger.kernel.org:from_smtp]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: A21A2717CCD


On 7/6/2026 10:01 PM, Leonardo Bras wrote:
> On Fri, Jun 05, 2026 at 04:29:49PM +0800, Tian Zheng wrote:
>> On 6/1/2026 5:05 PM, Inochi Amaoto wrote:
>>> On Mon, Jun 01, 2026 at 09:58:49AM +0100, Marc Zyngier wrote:
>>>> On Mon, 01 Jun 2026 01:50:22 +0100,
>>>> Inochi Amaoto <inochiama@gmail.com> wrote:
>>>>> On Wed, Feb 25, 2026 at 12:04:19PM +0800, Tian Zheng wrote:
>>>>>> From: eillon <yezhenyu2@huawei.com>
>>>>>>
>>>>>> Armv9.5 introduces the Hardware Dirty Bit State Structure (HDBSS) feature,
>>>>>> indicated by ID_AA64MMFR1_EL1.HAFDBS == 0b0100. A CPU capability is added
>>>>>> to notify the user of the feature.
>>>>>>
>>>>>> Add KVM_CAP_ARM_HW_DIRTY_STATE_TRACK ioctl and basic framework for
>>>>>> ARM64 HDBSS support. Since the HDBSS buffer size is configurable and
>>>>>> cannot be determined at KVM initialization, an IOCTL interface is
>>>>>> required.
>>>>>>
>>>>>> Actually exposing the new capability to user space happens in a later
>>>>>> patch.
>>>>>>
>>>>>> Signed-off-by: eillon <yezhenyu2@huawei.com>
>>>>>> Signed-off-by: Tian Zheng <zhengtian10@huawei.com>
>>>>>> ---
>>>>>>    arch/arm64/include/asm/cpufeature.h |  5 +++++
>>>>>>    arch/arm64/kernel/cpufeature.c      | 12 ++++++++++++
>>>>>>    arch/arm64/tools/cpucaps            |  1 +
>>>>>>    include/uapi/linux/kvm.h            |  1 +
>>>>>>    tools/include/uapi/linux/kvm.h      |  1 +
>>>>>>    5 files changed, 20 insertions(+)
>>>>>>
>>>>>> diff --git a/arch/arm64/include/asm/cpufeature.h b/arch/arm64/include/asm/cpufeature.h
>>>>>> index 4de51f8d92cb..dcc2e2cad5ad 100644
>>>>>> --- a/arch/arm64/include/asm/cpufeature.h
>>>>>> +++ b/arch/arm64/include/asm/cpufeature.h
>>>>>> @@ -856,6 +856,11 @@ static inline bool system_supports_haft(void)
>>>>>>    	return cpus_have_final_cap(ARM64_HAFT);
>>>>>>    }
>>>>>>
>>>>>> +static inline bool system_supports_hdbss(void)
>>>>>> +{
>>>>>> +	return cpus_have_final_cap(ARM64_HAS_HDBSS);
>>>>>> +}
>>>>>> +
>>>>>>    static __always_inline bool system_supports_mpam(void)
>>>>>>    {
>>>>>>    	return alternative_has_cap_unlikely(ARM64_MPAM);
>>>>>> diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c
>>>>>> index c31f8e17732a..348b0afffc3e 100644
>>>>>> --- a/arch/arm64/kernel/cpufeature.c
>>>>>> +++ b/arch/arm64/kernel/cpufeature.c
>>>>>> @@ -2124,6 +2124,11 @@ static bool hvhe_possible(const struct arm64_cpu_capabilities *entry,
>>>>>>    	return arm64_test_sw_feature_override(ARM64_SW_FEATURE_OVERRIDE_HVHE);
>>>>>>    }
>>>>>>
>>>>>> +static bool has_vhe_hdbss(const struct arm64_cpu_capabilities *entry, int cope)
>>>>>> +{
>>>>>> +	return is_kernel_in_hyp_mode() && has_cpuid_feature(entry, cope);
>>>>>> +}
>>>>>> +
>>>>>>    bool cpu_supports_bbml2_noabort(void)
>>>>>>    {
>>>>>>    	/*
>>>>>> @@ -2759,6 +2764,13 @@ static const struct arm64_cpu_capabilities arm64_features[] = {
>>>>>>    		ARM64_CPUID_FIELDS(ID_AA64MMFR1_EL1, HAFDBS, HAFT)
>>>>>>    	},
>>>>>>    #endif
>>>>>> +	{
>>>>>> +		.desc = "Hardware Dirty state tracking structure (HDBSS)",
>>>>>> +		.type = ARM64_CPUCAP_SYSTEM_FEATURE,
>>>>>> +		.capability = ARM64_HAS_HDBSS,
>>>>>> +		.matches = has_vhe_hdbss,
>>>>>> +		ARM64_CPUID_FIELDS(ID_AA64MMFR1_EL1, HAFDBS, HDBSS)
>>>>>> +	},
>>>>>>    	{
>>>>>>    		.desc = "CRC32 instructions",
>>>>>>    		.capability = ARM64_HAS_CRC32,
>>>>>> diff --git a/arch/arm64/tools/cpucaps b/arch/arm64/tools/cpucaps
>>>>>> index 7261553b644b..f6ece5b85532 100644
>>>>>> --- a/arch/arm64/tools/cpucaps
>>>>>> +++ b/arch/arm64/tools/cpucaps
>>>>>> @@ -68,6 +68,7 @@ HAS_VA52
>>>>>>    HAS_VIRT_HOST_EXTN
>>>>>>    HAS_WFXT
>>>>>>    HAS_XNX
>>>>>> +HAS_HDBSS
>>>>>>    HAFT
>>>>>>    HW_DBM
>>>>>>    KVM_HVHE
>>>>>> diff --git a/include/uapi/linux/kvm.h b/include/uapi/linux/kvm.h
>>>>>> index 65500f5db379..15ee42cdbd51 100644
>>>>>> --- a/include/uapi/linux/kvm.h
>>>>>> +++ b/include/uapi/linux/kvm.h
>>>>>> @@ -985,6 +985,7 @@ struct kvm_enable_cap {
>>>>>>    #define KVM_CAP_ARM_SEA_TO_USER 245
>>>>>>    #define KVM_CAP_S390_USER_OPEREXEC 246
>>>>>>    #define KVM_CAP_S390_KEYOP 247
>>>>>> +#define KVM_CAP_ARM_HW_DIRTY_STATE_TRACK 248
>>>>>>
>>>>>>    struct kvm_irq_routing_irqchip {
>>>>>>    	__u32 irqchip;
>>>>>> diff --git a/tools/include/uapi/linux/kvm.h b/tools/include/uapi/linux/kvm.h
>>>>>> index dddb781b0507..93e0a1e14dc7 100644
>>>>>> --- a/tools/include/uapi/linux/kvm.h
>>>>>> +++ b/tools/include/uapi/linux/kvm.h
>>>>>> @@ -974,6 +974,7 @@ struct kvm_enable_cap {
>>>>>>    #define KVM_CAP_GUEST_MEMFD_FLAGS 244
>>>>>>    #define KVM_CAP_ARM_SEA_TO_USER 245
>>>>>>    #define KVM_CAP_S390_USER_OPEREXEC 246
>>>>>> +#define KVM_CAP_ARM_HW_DIRTY_STATE_TRACK 248
>>>>>>
>>>>>>    struct kvm_irq_routing_irqchip {
>>>>>>    	__u32 irqchip;
>>>>>> --
>>>>>> 2.33.0
>>>>>>
>>>>> Instead of having these architecture specific capability, I wonder if
>>>>> we can add a generic capability like "KVM_CAP_HW_DIRTY_STATE", so
>>>>> other architecture supports similar things can reuse this capability,
>>>> What of the existing stuff doing the same thing? x86's PML, to start
>>>> with?
>>>>
>>> In fact I think the HDBSS is the first one with non-fixed size.
>>> Although there is a in process RISC-V extension for it, there will
>>> be a long story to make it ratified.
>>>
>>>>> For this generic thing I suggest, the getter returns the max support
>>>>> entry count (or the buffer size) it supports like the dirty ring
>>>>> capability. And the setter just let the architecture set the parameters
>>>>> based on the user request.
>>>> This looks wrong on a number of levels.
>>>>
>>>> - If you want something generic, there is the existing dirty
>>>>     log/bitmap. How this stuff is populated is none of the user's
>>>>     business (trapping write accesses, dirty bit collection from the
>>>>     PTs, or HW-generated log), and we don't need an extra feature for
>>>>     it. Performance will obviously suck, but that's what you pay for
>>>>     something abstracted and cross-architecture.
>>>>
>>>> - If you want something architecture specific, then it can't be
>>>>     generic, by definition. You get the raw speed and compatibility with
>>>>     other arch-specific extensions.
>>>>
>>> OK, I agree, it is better to keep this thing arch-specific. Doing a
>>> generic thing does not benefit too much, I have made a mistake on
>>> it. Thanks for your kindly explanation.
>>
>> Awesome. Thanks for the review.
>>
>> I agree with Marc—keeping this ARM-specific is the right approach.
>> Also, in v4 we're removing the ioctl interface entirely. HDBSS will be
>> auto-enabled during migration setup and auto-disabled when migration
>> completes, so the capability naming issue becomes moot.
>>
>> I plan to post v4 with the updated approach soon.
> Hi Tian,
>
> Any updates in the v4?
> Please let me know if you want help in any kind, in regards to this
> patchset.
>
> Thanks!
> Leo
Hi Leo,

Thanks for the follow-up. I've finished polishing v4 and am doing one 
last internal review.

In this version, I've also aligned with the latest HACDBS v2 
implementation you shared—e.g.,
auto-inserting KVM_PGTABLE_S2_DBM into pgt->flags during 
kvm_init_stage2_mmu.

One note: dirty ring mode is not yet supported in v4—the series 
currently focuses on the
dirty bitmap mode. I'll explicitly call this out in the commit messages 
(including that
KVM_DIRTY_LOG_MANUAL_PROTECT_ENABLE and related dirty ring components 
are omitted) to avoid
any confusion during review.

I plan to send v4 out later this week.

Thanks,
Tian

