/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2019 Synaptics Incorporated
 *
 * Author: Shaojun Feng <Shaojun.Feng@synaptics.com>
 *
 */

/dts-v1/;

#include "vs680.dtsi"
#include "include/dt-bindings/gpio/gpio.h"

/ {
	model = "Synaptics VS680 Bananapi-M6";
	compatible = "Synaptics,vs680", "Synaptics,asserial";

	memory {
		device_type = "memory";
		reg = <0 0x4a00000 0 0x6c200000>;
	};

	fts {
		compatible = "google,flash-ts-mmc";
	};

	chosen {
        stdout-path = &smuart0;
    };

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		usb0_vbus: regulator@0 {
			compatible = "regulator-fixed";
			regulator-name = "usb0_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			// gpio = <&expander0 3 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		xhci0_vbus: xhci0_vbus {
			compatible = "regulator-fixed";
			regulator-name = "xhci0_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			// gpio = <&expander0 2 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};
	};
};

&sysmgr_pinctrl {
	sm_i2c_tw3_pmux: sm_i2c_tw3_pmux {
		groups = "SM_TW3_SCL", "SM_TW3_SDA";
		function = "tw3";
	};
};

&pinctrl {
	emmc_pmux: emmc-pmux {
		groups = "NAND_IO0", "NAND_IO1", "NAND_IO2", "NAND_IO3", "NAND_IO4", "NAND_IO5", "ND_IO6", "NAND_IO7", "NAND_ALE", "NAND_CLE", "NAND_WPn";
		function = "emmc";
    };

	usb_vbus_pmux: usb_vbus_pmux {
		groups = "USB2_DRV_VBUS";
		function = "gpio";
	};

	i2c_tw0_pmux: i2c_tw0_pmux {
		groups = "TW0_SCL", "TW0_SDA";
		function = "tw0";
	};
	sdhci1_pmux: sdhci1_pmux{
		groups = "SDIO_CDn", "SDIO_WP";
		function = "sdio";
	};
};

&CPU_SLEEP_0 {
	status = "disabled";
};

&smuart0 {
	status = "okay";
};

&spi0 {
	status = "okay";
	max-write-size = <128>;
	clock-frequency = <100000000>;
	spi-flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		reg = <0>;
		memory-map = <0x0 0xf0000000 0x0 0x4000000>;
		spi-max-frequency = <10000000>;
        };
};

&phy0 {
	reg = <0>;
};

&i2c3 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&sm_i2c_tw3_pmux>;
	// expander0: gpio@43 {
	// 	compatible = "fcs,fxl6408";
	// 	reg = <0x43>;
	// 	gpio-controller;
	// 	#gpio-cells = <2>;
	// };
	expander1: gpio@44 {
		compatible = "fcs,fxl6408";
		reg = <0x44>;
		gpio-controller;
		#gpio-cells = <2>;
	};
};

&gmac0 {
	status = "okay";
	max-speed = <1000>;
	phy-mode = "rgmii-id";
	phy-handle = <&phy0>;
	phy = <&phy0>;
	//snps,reset-gpio = <&expander1 0 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	snps,reset-delays-us = <0 10000 50000>;
};

&sdhci2 {
	status = "okay";
	max-frequency = <50000000>;
	cap-mmc-highspeed;
	1_8v-signalling;
};

&sdhci1 {
	status="okay";
	pinctrl-0 = <&sdhci1_pmux>;
	pinctrl-names = "default";
	// snps,select-sd-gpio = <&expander0 0 GPIO_ACTIVE_HIGH>;
	cap-sd-highspeed;
	sd-uhs-sdr12;
	sd-uhs-sdr25;
	sd-uhs-sdr50;
	sd-uhs-sdr104;
	no-sdio;
	no-mmc;
	3_3v-signalling;
	phy-setting = <0x304 0 0x7 0x2>, <0x304 16 0x7 0x2>, <0x308 0 0x7 0x0>, <0x308 16 0x7 0x2>, <0x30C 0 0x7 0x2>,
	<0x304 3 0x3 0x1>, <0x304 19 0x3 0x1>, <0x308 3 0x3 0x0>, <0x308 19 0x3 0x2>, <0x30C 3 0x3 0x1>,
	<0x304 5 0xF 0x3>, <0x304 21 0xF 0x3>, <0x308 5 0xF 0x3>, <0x308 21 0xF 0x3>, <0x30C 5 0xF 0x3>,
	<0x304 9 0xF 0x2>, <0x304 25 0xF 0x2>, <0x308 9 0xF 0x2>, <0x308 25 0xF 0x2>, <0x30C 9 0xF 0x2>;
};

&i2c0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c_tw0_pmux>;
};

&usb_phy0 {
	status = "okay";
};

&usb0 {
	vbus-supply = <&usb0_vbus>;
	status = "okay";
};

&usb_phy1 {
	status = "okay";
};

&xhci0 {
	vbus-supply = <&xhci0_vbus>;
	// snps,reset-gpio = <&expander0 0 GPIO_ACTIVE_HIGH>;
	// snps,reset-active-high;
	status = "okay";
};
