{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 09:26:49 2015 " "Info: Processing started: Wed Jan 07 09:26:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED -c LED --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LED -c LED --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED-L " "Info: Found design unit 1: LED-L" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LED " "Info: Found entity 1: LED" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED " "Info: Elaborating entity \"LED\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GC_L LED.vhd(15) " "Warning (10631): VHDL Process Statement warning at LED.vhd(15): inferring latch(es) for signal or variable \"GC_L\", which holds its previous value in one or more paths through the process" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SW_L LED.vhd(15) " "Warning (10631): VHDL Process Statement warning at LED.vhd(15): inferring latch(es) for signal or variable \"SW_L\", which holds its previous value in one or more paths through the process" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MS_L LED.vhd(15) " "Warning (10631): VHDL Process Statement warning at LED.vhd(15): inferring latch(es) for signal or variable \"MS_L\", which holds its previous value in one or more paths through the process" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_L\[0\] LED.vhd(15) " "Info (10041): Inferred latch for \"MS_L\[0\]\" at LED.vhd(15)" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_L\[1\] LED.vhd(15) " "Info (10041): Inferred latch for \"MS_L\[1\]\" at LED.vhd(15)" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_L\[2\] LED.vhd(15) " "Info (10041): Inferred latch for \"MS_L\[2\]\" at LED.vhd(15)" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_L\[3\] LED.vhd(15) " "Info (10041): Inferred latch for \"MS_L\[3\]\" at LED.vhd(15)" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_L\[0\] LED.vhd(15) " "Info (10041): Inferred latch for \"SW_L\[0\]\" at LED.vhd(15)" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_L\[1\] LED.vhd(15) " "Info (10041): Inferred latch for \"SW_L\[1\]\" at LED.vhd(15)" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_L\[2\] LED.vhd(15) " "Info (10041): Inferred latch for \"SW_L\[2\]\" at LED.vhd(15)" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_L\[0\] LED.vhd(15) " "Info (10041): Inferred latch for \"GC_L\[0\]\" at LED.vhd(15)" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_L\[1\] LED.vhd(15) " "Info (10041): Inferred latch for \"GC_L\[1\]\" at LED.vhd(15)" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_L\[2\] LED.vhd(15) " "Info (10041): Inferred latch for \"GC_L\[2\]\" at LED.vhd(15)" {  } { { "LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 09:26:50 2015 " "Info: Processing ended: Wed Jan 07 09:26:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
