#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 14 12:50:22 2023
# Process ID: 2414748
# Current directory: /home/weigao/PHY-Project
# Command line: vivado
# Log file: /home/weigao/PHY-Project/vivado.log
# Journal file: /home/weigao/PHY-Project/vivado.jou
# Running On: atlas3, OS: Linux, CPU Frequency: 1200.012 MHz, CPU Physical cores: 23, Host memory: 201351 MB
#-----------------------------------------------------------
start_gui
open_project /home/weigao/project_JUNE/project_JUNE.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/weigao/PHY-Project/rtl/axis_xgmii_rx_64.v] -no_script -reset -force -quiet
remove_files  /home/weigao/PHY-Project/rtl/axis_xgmii_rx_64.v
export_ip_user_files -of_objects  [get_files /home/weigao/PHY-Project/rtl/axis_xgmii_tx_64.v] -no_script -reset -force -quiet
remove_files  /home/weigao/PHY-Project/rtl/axis_xgmii_tx_64.v
import_files
export_ip_user_files -of_objects  [get_files /home/weigao/project_JUNE/project_JUNE.srcs/sources_1/imports/PHY-Project/IPG_RTL/debug/debug_ipg_tx.v] -no_script -reset -force -quiet
remove_files  /home/weigao/project_JUNE/project_JUNE.srcs/sources_1/imports/PHY-Project/IPG_RTL/debug/debug_ipg_tx.v
export_ip_user_files -of_objects  [get_files /home/weigao/project_JUNE/project_JUNE.srcs/sources_1/imports/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v] -no_script -reset -force -quiet
remove_files  /home/weigao/project_JUNE/project_JUNE.srcs/sources_1/imports/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v
export_ip_user_files -of_objects  [get_files /home/weigao/project_JUNE/project_JUNE.srcs/sources_1/imports/PHY-Project/IPG_RTL/debug/new_ipg_tx.v] -no_script -reset -force -quiet
remove_files  /home/weigao/project_JUNE/project_JUNE.srcs/sources_1/imports/PHY-Project/IPG_RTL/debug/new_ipg_tx.v
set_property top ipg_mac_phy_10g [current_fileset]
export_ip_user_files -of_objects  [get_files /home/weigao/project_JUNE/project_JUNE.srcs/sources_1/imports/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v] -no_script -reset -force -quiet
remove_files  /home/weigao/project_JUNE/project_JUNE.srcs/sources_1/imports/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v
update_compile_order -fileset sources_1
close_project
create_project project_JULY /home/weigao/project_JULY -part xcu250-figd2104-2L-e
set_property board_part xilinx.com:au250:part0:1.3 [current_project]
add_files -norecurse -scan_for_includes {/home/weigao/PHY-Project/rtl/axis_eth_fcs_insert_64.v /home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v /home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v /home/weigao/PHY-Project/IPG_RTL/ipg_proc.v /home/weigao/PHY-Project/IPG_RTL/ipg_tx.v /home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v /home/weigao/PHY-Project/IPG_RTL/ipg_rx.v /home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v /home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v /home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v /home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v /home/weigao/PHY-Project/Buffer_RTL/req_gen.v /home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v /home/weigao/PHY-Project/rtl/axis_eth_fcs_check_64.v /home/weigao/PHY-Project/Buffer_RTL/buf_mon.v /home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v /home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v /home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v /home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v /home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v /home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v /home/weigao/PHY-Project/Buffer_RTL/frame_filter.v /home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top ipg_mac_phy_10g [current_fileset]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
launch_simulation
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/weigao/PHY-Project/rtl/lfsr.v
update_compile_order -fileset sources_1
launch_simulation
source axis_eth_fcs_insert_64.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {/home/weigao/PHY-Project/IPG_TB/test_ipg_proc.v /home/weigao/PHY-Project/IPG_TB/vivadotest_ipg_mac_phy_10g.v /home/weigao/PHY-Project/IPG_TB/test_buf.v /home/weigao/PHY-Project/IPG_TB/test_ipg_mac_phy.v /home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v {/home/weigao/PHY-Project/IPG_TB/vivadotest_ipg_mac_phy_10g _2P.v} /home/weigao/PHY-Project/IPG_TB/test_eth_phy.v /home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v}
update_compile_order -fileset sim_1
set_property top test_ipg_mac_phy [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
relaunch_sim
add_files -norecurse -scan_for_includes {/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v /home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v /home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v}
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source test_ipg_mac_phy.tcl
current_sim simulation_1
close_sim
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/weigao/PHY-Project/IPG_TB/test_mac_10g.v
update_compile_order -fileset sim_1
set_property top test_mac_10g [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source test_mac_10g.tcl
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/test_mac_10g/rx_clk}} {{/test_mac_10g/tx_clk}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
