============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Sep 23 2025  04:20:48 pm
  Module:                 multiplexor
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (2587 ps) Path Delay Check
     Startpoint: (F) sel
       Endpoint: (R) mux_out[0]

                   Capture    Launch  
      Path Delay:+    3000         -  
      Drv Adjust:+       0        34  
         Arrival:=    3000            
                                      
   Required Time:=    3000            
       Data Path:-     413            
           Slack:=    2587            

Exceptions/Constraints:
  max_delay             3000            constraints_multiple_line_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  sel            -       -     F     (arrival)      5  2.5    70     0      34    (-,-) 
  g138__4319/Y   -       S0->Y R     CLKMX2X6       1 50.0   230   379     413    (-,-) 
  mux_out[0]     -       -     R     (port)         -    -     -     0     413    (-,-) 
#---------------------------------------------------------------------------------------

