$date
	Mon Oct 11 12:53:20 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Mod_10_Counter_test $end
$var wire 4 ! res [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module DUT $end
$var wire 1 $ Q1_bar $end
$var wire 1 % Q2_bar $end
$var wire 1 & Q3_bar $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 4 ' res [3:0] $end
$var wire 1 ( Q3 $end
$var wire 1 ) Q2 $end
$var wire 1 * Q1 $end
$var wire 1 + Q0 $end
$scope module D0 $end
$var wire 1 , D $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 + Q $end
$upscope $end
$scope module D1 $end
$var wire 1 $ D $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 * Q $end
$upscope $end
$scope module D2 $end
$var wire 1 % D $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 ) Q $end
$upscope $end
$scope module D3 $end
$var wire 1 & D $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 ( Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
x)
x(
bx '
x&
x%
x$
1#
x"
bx !
$end
#5
0"
#10
0%
0$
0&
1,
0+
0*
0)
b0 !
b0 '
0(
1"
#15
0"
0#
#20
1$
0,
b1 !
b1 '
1+
1"
#25
0"
#30
1$
1,
0+
b10 !
b10 '
1*
1"
#35
0"
#40
0$
1%
0,
b11 !
b11 '
1+
1"
#45
0"
#50
1%
1,
0+
0*
b100 !
b100 '
1)
1"
#55
0"
#60
1$
0,
b101 !
b101 '
1+
1"
#65
0"
#70
1$
1,
0+
b110 !
b110 '
1*
1"
#75
0"
#80
0%
0$
1&
0,
b111 !
b111 '
1+
1"
#85
0"
#90
1,
0+
0*
0)
b1000 !
b1000 '
1(
1"
#95
0"
#100
0&
0,
b1001 !
b1001 '
1+
1"
#115
