#[doc = "Register `RTC_STATE0` reader"]
pub type R = crate::R<RTC_STATE0_SPEC>;
#[doc = "Register `RTC_STATE0` writer"]
pub type W = crate::W<RTC_STATE0_SPEC>;
#[doc = "Field `RTC_SW_CPU_INT` writer - rtc software interrupt to main cpu"]
pub type RTC_SW_CPU_INT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RTC_SLP_REJECT_CAUSE_CLR` writer - clear rtc sleep reject cause"]
pub type RTC_SLP_REJECT_CAUSE_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `APB2RTC_BRIDGE_SEL` reader - 1: APB to RTC using bridge, 0: APB to RTC using sync"]
pub type APB2RTC_BRIDGE_SEL_R = crate::BitReader;
#[doc = "Field `APB2RTC_BRIDGE_SEL` writer - 1: APB to RTC using bridge, 0: APB to RTC using sync"]
pub type APB2RTC_BRIDGE_SEL_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SDIO_ACTIVE_IND` reader - SDIO active indication"]
pub type SDIO_ACTIVE_IND_R = crate::BitReader;
#[doc = "Field `SLP_WAKEUP` reader - leep wakeup bit"]
pub type SLP_WAKEUP_R = crate::BitReader;
#[doc = "Field `SLP_WAKEUP` writer - leep wakeup bit"]
pub type SLP_WAKEUP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLP_REJECT` reader - leep reject bit"]
pub type SLP_REJECT_R = crate::BitReader;
#[doc = "Field `SLP_REJECT` writer - leep reject bit"]
pub type SLP_REJECT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SLEEP_EN` reader - sleep enable bit"]
pub type SLEEP_EN_R = crate::BitReader;
#[doc = "Field `SLEEP_EN` writer - sleep enable bit"]
pub type SLEEP_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 22 - 1: APB to RTC using bridge, 0: APB to RTC using sync"]
    #[inline(always)]
    pub fn apb2rtc_bridge_sel(&self) -> APB2RTC_BRIDGE_SEL_R {
        APB2RTC_BRIDGE_SEL_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 28 - SDIO active indication"]
    #[inline(always)]
    pub fn sdio_active_ind(&self) -> SDIO_ACTIVE_IND_R {
        SDIO_ACTIVE_IND_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - leep wakeup bit"]
    #[inline(always)]
    pub fn slp_wakeup(&self) -> SLP_WAKEUP_R {
        SLP_WAKEUP_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - leep reject bit"]
    #[inline(always)]
    pub fn slp_reject(&self) -> SLP_REJECT_R {
        SLP_REJECT_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - sleep enable bit"]
    #[inline(always)]
    pub fn sleep_en(&self) -> SLEEP_EN_R {
        SLEEP_EN_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RTC_STATE0")
            .field("apb2rtc_bridge_sel", &self.apb2rtc_bridge_sel())
            .field("sdio_active_ind", &self.sdio_active_ind())
            .field("slp_wakeup", &self.slp_wakeup())
            .field("slp_reject", &self.slp_reject())
            .field("sleep_en", &self.sleep_en())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - rtc software interrupt to main cpu"]
    #[inline(always)]
    pub fn rtc_sw_cpu_int(&mut self) -> RTC_SW_CPU_INT_W<'_, RTC_STATE0_SPEC> {
        RTC_SW_CPU_INT_W::new(self, 0)
    }
    #[doc = "Bit 1 - clear rtc sleep reject cause"]
    #[inline(always)]
    pub fn rtc_slp_reject_cause_clr(&mut self) -> RTC_SLP_REJECT_CAUSE_CLR_W<'_, RTC_STATE0_SPEC> {
        RTC_SLP_REJECT_CAUSE_CLR_W::new(self, 1)
    }
    #[doc = "Bit 22 - 1: APB to RTC using bridge, 0: APB to RTC using sync"]
    #[inline(always)]
    pub fn apb2rtc_bridge_sel(&mut self) -> APB2RTC_BRIDGE_SEL_W<'_, RTC_STATE0_SPEC> {
        APB2RTC_BRIDGE_SEL_W::new(self, 22)
    }
    #[doc = "Bit 29 - leep wakeup bit"]
    #[inline(always)]
    pub fn slp_wakeup(&mut self) -> SLP_WAKEUP_W<'_, RTC_STATE0_SPEC> {
        SLP_WAKEUP_W::new(self, 29)
    }
    #[doc = "Bit 30 - leep reject bit"]
    #[inline(always)]
    pub fn slp_reject(&mut self) -> SLP_REJECT_W<'_, RTC_STATE0_SPEC> {
        SLP_REJECT_W::new(self, 30)
    }
    #[doc = "Bit 31 - sleep enable bit"]
    #[inline(always)]
    pub fn sleep_en(&mut self) -> SLEEP_EN_W<'_, RTC_STATE0_SPEC> {
        SLEEP_EN_W::new(self, 31)
    }
}
#[doc = "configure chip sleep\n\nYou can [`read`](crate::Reg::read) this register and get [`rtc_state0::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`rtc_state0::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct RTC_STATE0_SPEC;
impl crate::RegisterSpec for RTC_STATE0_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`rtc_state0::R`](R) reader structure"]
impl crate::Readable for RTC_STATE0_SPEC {}
#[doc = "`write(|w| ..)` method takes [`rtc_state0::W`](W) writer structure"]
impl crate::Writable for RTC_STATE0_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets RTC_STATE0 to value 0"]
impl crate::Resettable for RTC_STATE0_SPEC {}
