// Seed: 2098960844
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    output logic id_2,
    output id_3
);
  assign id_2 = 1'b0;
  logic id_4;
endmodule
