// Seed: 3486348290
module module_0;
  wire ["" : 1] id_1, id_2, id_3, id_4, id_5;
  assign module_1.id_0 = 0;
  wire [-1 : 1] id_6;
  assign id_6 = id_5;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    output tri0 id_6,
    output tri id_7,
    output logic id_8,
    input wire id_9,
    input tri0 id_10,
    output tri1 id_11
);
  always @(-1) begin : LABEL_0
    id_1 = id_4;
    id_8 <= (id_2);
  end
  module_0 modCall_1 ();
endmodule
