

================================================================
== Synthesis Summary Report of 'basic_arith_array_ap'
================================================================
+ General Information: 
    * Date:           Mon Mar 31 14:51:34 2025
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        assignment4_aptypes
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7v585t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |         Modules        | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |            |            |     |
    |         & Loops        | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |+ basic_arith_array_ap  |     -|  4.64|       60|  600.000|         -|       61|     -|        no|     -|  1 (~0%)|  3908 (~0%)|  2956 (~0%)|    -|
    | o VITIS_LOOP_14_1      |     -|  7.30|       55|  550.000|        37|        1|    20|       yes|     -|        -|           -|           -|    -|
    +------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| inA       | ap_none | 6        |
| inB       | ap_none | 12       |
| inC       | ap_none | 22       |
| inD       | ap_none | 33       |
| out1      | ap_none | 18       |
| out2      | ap_none | 13       |
| out3      | ap_none | 22       |
| out4      | ap_none | 6        |
| size      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| inA      | in        | ap_int<6>*  |
| inB      | in        | ap_int<12>* |
| inC      | in        | ap_int<22>* |
| inD      | in        | ap_int<33>* |
| out1     | out       | ap_int<18>* |
| out2     | out       | ap_int<13>* |
| out3     | out       | ap_int<22>* |
| out4     | out       | ap_int<6>*  |
| size     | in        | int         |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+-------------+---------+
| Argument | HW Name     | HW Type |
+----------+-------------+---------+
| inA      | inA         | port    |
| inB      | inB         | port    |
| inC      | inC         | port    |
| inD      | inD         | port    |
| out1     | out1        | port    |
| out1     | out1_ap_vld | port    |
| out2     | out2        | port    |
| out2     | out2_ap_vld | port    |
| out3     | out3        | port    |
| out3     | out3_ap_vld | port    |
| out4     | out4        | port    |
| out4     | out4_ap_vld | port    |
| size     | size        | port    |
+----------+-------------+---------+


================================================================
== M_AXI Burst Information
================================================================

