library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Processador is
	Generic ( largura_Dados : natural := 4 );
	
	port
	(
		CLK : in std_logic;
		Endereco: in std_logic_vector(7 downto 0);
		Opcode: in std_logic_vector(3 downto 0);
		OutEnd: out std_logic_vector(7 downto 0)
	);
end Processador;

architecture Arch of Processador is
signal end_add : std_logic_vector(7 downto 0);
signal mux_jump : std_logic;
signal saidaMuxJump : std_logic_vector(7 downto 0);
signal sig_ULA_func : std_logic_vector(2 downto 0);
signal habilitaBanco : std_logic;
signal saidaULA: std_logic_vector(3 downto 0);
signal saidaPC: std_logic_vector(7 downto 0);
signal saidaBancoReg : std_logic_vector(3 downto 0);
begin

	Somador: entity work.somador
		 port map
		 (
			A => saidaPC,
			X => end_add
		 );
		 
		 Mux2_Jump: entity work.mux
		 port map
		 (
			 A => Endereco,
			 B => end_add,		 
			 sel => mux_jump,
			 X => saidaMuxJump
		 );
		 
		 PC : entity work.pc 
		 port map
		 (
			clk => CLK,
			A => saidaMuxJump ,
			instrucao => saidaPC
		 );
		 
-- Instanciação da Unidade de Controle
    UC : entity work.UC 
    port map
    (
		igual => sig_compare,
		opcode => Opcode,
		ULA_func => sig_ULA_func,
		Habilita_BancoRegistradores => habilitaBanco,
		Mux_entradaULA => Mux_entradaULA,
		Habilita_IO => WriteIO,
		ReadEnableDisplay => ReadIO,
		Mux_Jump => mux_jump,
		HabCmp => sig_habCmp
    );
	
	 BR: entity work.BancodeRegistradores
	 port map(
        clk => CLK,
        endereco => Endereco(7 downto 4),
        dadoEscrita  => saidaULA,
        escreve    => habilitaBanco,
        saida      => saidaBancoReg
	 );
	 
    ULA : entity work.ula 
    port map
    (
		A => saidaMuxULA,
		B => saidaBancoReg,
		func => sig_ULA_func,
		C => saidaULA,
		-- Flag
		equal => sig_equal
    );
		 
	OutEnd <= saidaPC;
	
end Arch;