name: RCC
description: RCC address block description
groupName: RCC
registers:
  - name: CR
    displayName: CR
    description: RCC clock control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 5440
    resetMask: 4294967295
    fields:
      - name: SYSDIV
        description: "Clock division factor for system clock\nSet and cleared by software. SYSCLK is result of the division by:\nNote: This bitfield is only available on STM32C071xx."
        bitOffset: 2
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 (no division, reset value)
            value: 0
          - name: B_0x1
            description: '2'
            value: 1
          - name: B_0x2
            description: '3'
            value: 2
          - name: B_0x3
            description: '4'
            value: 3
          - name: B_0x4
            description: '5'
            value: 4
          - name: B_0x5
            description: '6'
            value: 5
          - name: B_0x6
            description: '7'
            value: 6
          - name: B_0x7
            description: '8'
            value: 7
      - name: HSIKERDIV
        description: "HSI48 kernel clock division factor\nThis bitfield controlled by software sets the division factor of the kernel clock divider to produce HSIKER clock:"
        bitOffset: 5
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: '1'
            value: 0
          - name: B_0x1
            description: '2'
            value: 1
          - name: B_0x2
            description: 3 (reset value)
            value: 2
          - name: B_0x3
            description: '4'
            value: 3
          - name: B_0x4
            description: '5'
            value: 4
          - name: B_0x5
            description: '6'
            value: 5
          - name: B_0x6
            description: '7'
            value: 6
          - name: B_0x7
            description: '8'
            value: 7
      - name: HSION
        description: "HSI48 clock enable\nSet and cleared by software and hardware, with hardware taking priority.\nKept low by hardware as long as the device is in a low-power mode.\nKept high by hardware as long as the system is clocked with a clock derived from HSI48. This includes the exit from low-power modes and the system clock fall-back to HSI48 upon failing HSE oscillator clock selected as system clock source."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: HSIKERON
        description: "HSI48 always-enable for peripheral kernels.\nSet and cleared by software.\nSetting the bit activates the HSI48 oscillator in Run and Stop modes, regardless of the HSION bit state. The HSI48 clock can only feed USART1, USART2, and I2C1 peripherals configured with HSI48 as kernel clock. \nNote: Keeping the HSI48 active in Stop mode allows speeding up the serial interface communication as the HSI48 clock is ready immediately upon exiting Stop mode."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI48 oscillator enable depends on the HSION bit
            value: 0
          - name: B_0x1
            description: HSI48 oscillator is active in Run and Stop modes
            value: 1
      - name: HSIRDY
        description: "HSI48 clock ready flag\nSet by hardware when the HSI48 oscillator is enabled through HSION and ready to use (stable). \nNote: Upon clearing HSION, HSIRDY goes low after six HSI48 clock cycles."
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Not ready
            value: 0
          - name: B_0x1
            description: Ready
            value: 1
      - name: HSIDIV
        description: "HSI48 clock division factor\nThis bitfield controlled by software sets the division factor of the HSI48 clock divider to produce HSISYS clock:"
        bitOffset: 11
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: '1'
            value: 0
          - name: B_0x1
            description: '2'
            value: 1
          - name: B_0x2
            description: 4 (reset value)
            value: 2
          - name: B_0x3
            description: '8'
            value: 3
          - name: B_0x4
            description: '16'
            value: 4
          - name: B_0x5
            description: '32'
            value: 5
          - name: B_0x6
            description: '64'
            value: 6
          - name: B_0x7
            description: '128'
            value: 7
      - name: HSEON
        description: "HSE clock enable\nSet and cleared by software.\nCleared by hardware to stop the HSE oscillator when entering Stop, or Standby, or Shutdown mode. This bit cannot be cleared if the HSE oscillator is used directly or indirectly as the system clock."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: HSERDY
        description: "HSE clock ready flag\nSet by hardware to indicate that the HSE oscillator is stable and ready for use. \nNote: Upon clearing HSEON, HSERDY goes low after six HSE clock cycles."
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Not ready
            value: 0
          - name: B_0x1
            description: Ready
            value: 1
      - name: HSEBYP
        description: "HSE crystal oscillator bypass\nSet and cleared by software.\nWhen the bit is set, the internal HSE oscillator is bypassed for use of an external clock. The external clock must then be enabled with the HSEON bit set. Write access to the bit is only effective when the HSE oscillator is disabled."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No bypass
            value: 0
          - name: B_0x1
            description: Bypass
            value: 1
      - name: CSSON
        description: "Clock security system enable\nSet by software to enable the clock security system. When the bit is set, the clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by hardware if a HSE clock failure is detected. The bit is cleared by hardware upon reset."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: HSIUSB48ON
        description: "HSIUSB48 clock enable\nSet and cleared by software and hardware, with hardware taking priority. Kept low by hardware as long as the device is in a low-power mode. Kept high by hardware as long as the system is clocked from HSIUSB48.\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: HSIUSB48RDY
        description: "HSIUSB48 clock ready flag\nSet by hardware when the HSIUSB48 oscillator is enabled through HSIUSB48ON and ready to use (stable).\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not ready
            value: 0
          - name: B_0x1
            description: Ready
            value: 1
  - name: ICSCR
    displayName: ICSCR
    description: RCC internal clock source calibration register
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 16384
    resetMask: 4294967040
    fields:
      - name: HSICAL
        description: "HSI48 clock calibration\nThis bitfield directly acts on the HSI48 clock frequency. Its value is a sum of an internal factory-programmed number and the value of the HSITRIM[6:0] bitfield. In the factory, the internal number is set to calibrate the HSI48 clock frequency to 48 MHz (with HSITRIM[6:0] left at its reset value). Refer to the device datasheet for HSI48 calibration accuracy and for the frequency trimming granularity.\nNote: The trimming effect presents discontinuities at HSICAL[7:0] multiples of 64."
        bitOffset: 0
        bitWidth: 8
        access: read-only
      - name: HSITRIM
        description: "HSI48 clock trimming\nThe value of this bitfield contributes to the HSICAL[7:0] bitfield value.\nIt allows HSI48 clock frequency user trimming.\nThe HSI48 frequency accuracy as stated in the device datasheet applies when this bitfield is left at its reset value."
        bitOffset: 8
        bitWidth: 7
        access: read-write
  - name: CFGR
    displayName: CFGR
    description: RCC clock configuration register
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SW
        description: "System clock switch\nThis bitfield is controlled by software and hardware. The bitfield selects the clock for SYSCLK as follows:\nOthers: Reserved\nThe setting is forced by hardware to 000 (HSISYS selected) when the MCU exits Stop, or Standby, or Shutdown mode, or when the setting is 001 (HSE selected) and HSE oscillator failure is detected."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSISYS
            value: 0
          - name: B_0x1
            description: HSE
            value: 1
          - name: B_0x3
            description: LSI
            value: 3
          - name: B_0x4
            description: LSE
            value: 4
      - name: SWS
        description: "System clock switch status\nThis bitfield is controlled by hardware to indicate the clock source used as system clock:\nOthers: Reserved"
        bitOffset: 3
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSISYS
            value: 0
          - name: B_0x1
            description: HSE
            value: 1
          - name: B_0x3
            description: LSI
            value: 3
          - name: B_0x4
            description: LSE
            value: 4
      - name: HPRE
        description: "AHB prescaler\nThis bitfield is controlled by software. To produce HCLK clock, it sets the division factor of SYSCLK clock as follows:\n0xxx: 1"
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x8
            description: '2'
            value: 8
          - name: B_0x9
            description: '4'
            value: 9
          - name: B_0xA
            description: '8'
            value: 10
          - name: B_0xB
            description: '16'
            value: 11
          - name: B_0xC
            description: '64'
            value: 12
          - name: B_0xD
            description: '128'
            value: 13
          - name: B_0xE
            description: '256'
            value: 14
          - name: B_0xF
            description: '512'
            value: 15
      - name: PPRE
        description: "APB prescaler\nThis bitfield is controlled by software. To produce PCLK clock, it sets the division factor of HCLK clock as follows:\n0xx: 1"
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x4
            description: '2'
            value: 4
          - name: B_0x5
            description: '4'
            value: 5
          - name: B_0x6
            description: '8'
            value: 6
          - name: B_0x7
            description: '16'
            value: 7
      - name: MCO2SEL
        description: "Microcontroller clock output 2 clock selector\nThis bitfield is controlled by software. It sets the clock selector for MCO2 output as follows:\nOther: reserved, must not be used\nNote: This clock output may have some truncated cycles at startup or during MCO2 clock source switching. On STM32C011xx and STM32C031xx, MCOSEL[3] is reserved."
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no clock
            value: 0
          - name: B_0x1
            description: SYSCLK
            value: 1
          - name: B_0x3
            description: HSI48
            value: 3
          - name: B_0x4
            description: HSE
            value: 4
          - name: B_0x6
            description: LSI
            value: 6
          - name: B_0x7
            description: LSE
            value: 7
          - name: B_0x8
            description: HSIUSB48
            value: 8
      - name: MCO2PRE
        description: "Microcontroller clock output 2 prescaler\nThis bitfield is controlled by software. It sets the division factor of the clock sent to the MCO2 output as follows:\n...\nOther: Reserved\nIt is highly recommended to set this field before the MCO2 output is enabled.\nNote: Values above 0111 are only significant for STM32C071xx. On STM32C011xx and STM32C031xx devices, MCOPRE[3] is reserved."
        bitOffset: 20
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: '1'
            value: 0
          - name: B_0x1
            description: '2'
            value: 1
          - name: B_0x2
            description: '4'
            value: 2
          - name: B_0x7
            description: '128'
            value: 7
          - name: B_0x8
            description: '256'
            value: 8
          - name: B_0x9
            description: '512'
            value: 9
          - name: B_0xA
            description: '1024'
            value: 10
      - name: MCOSEL
        description: "Microcontroller clock output clock selector\nThis bitfield is controlled by software. It sets the clock selector for MCO output as follows:\nOther: reserved, must not be used\nNote: This clock output may have some truncated cycles at startup or during MCO clock source switching. On STM32C011xx and STM32C031xx, MCOSEL[3] is reserved."
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no clock
            value: 0
          - name: B_0x1
            description: SYSCLK
            value: 1
          - name: B_0x3
            description: HSI48
            value: 3
          - name: B_0x4
            description: HSE
            value: 4
          - name: B_0x6
            description: LSI
            value: 6
          - name: B_0x7
            description: LSE
            value: 7
          - name: B_0x8
            description: HSIUSB48
            value: 8
      - name: MCOPRE
        description: "Microcontroller clock output prescaler\nThis bitfield is controlled by software. It sets the division factor of the clock sent to the MCO output as follows:\n...\nOther: Reserved\nIt is highly recommended to set this field before the MCO output is enabled.\nNote: Values above 0111 are only significant for STM32C071xx. On STM32C011xx and STM32C031xx devices, MCOPRE[3] is reserved."
        bitOffset: 28
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: '1'
            value: 0
          - name: B_0x1
            description: '2'
            value: 1
          - name: B_0x2
            description: '4'
            value: 2
          - name: B_0x7
            description: '128'
            value: 7
          - name: B_0x8
            description: '256'
            value: 8
          - name: B_0x9
            description: '512'
            value: 9
          - name: B_0xA
            description: '1024'
            value: 10
  - name: CRRCR
    displayName: CRRCR
    description: RCC clock recovery RC register
    addressOffset: 20
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294966784
    fields:
      - name: HSIUSB48CAL
        description: "HSIUSB48 clock calibration\nThese bits are initialized at startup with the factory-programmed HSIUSB48 calibration trim \nvalue."
        bitOffset: 0
        bitWidth: 9
        access: read-only
  - name: CIER
    displayName: CIER
    description: RCC clock interrupt enable register
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYIE
        description: "LSI ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the LSI oscillator stabilization:"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: LSERDYIE
        description: "LSE ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the LSE oscillator stabilization:"
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: HSIUSB48RDYIE
        description: "HSIUSB48 ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the HSIUSB48 oscillator stabilization:\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: HSIRDYIE
        description: "HSI48 ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the HSI48 oscillator stabilization:"
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: HSERDYIE
        description: "HSE ready interrupt enable\nSet and cleared by software to enable/disable interrupt caused by the HSE oscillator stabilization:"
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
  - name: CIFR
    displayName: CIFR
    description: RCC clock interrupt flag register
    addressOffset: 28
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYF
        description: "LSI ready interrupt flag\nThis flag indicates a pending interrupt upon LSE clock getting ready.\nSet by hardware when the LSI clock becomes stable and LSIRDYDIE is set.\nCleared by software setting the LSIRDYC bit."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Interrupt not pending
            value: 0
          - name: B_0x1
            description: Interrupt pending
            value: 1
      - name: LSERDYF
        description: "LSE ready interrupt flag\nThis flag indicates a pending interrupt upon LSE clock getting ready.\nSet by hardware when the LSE clock becomes stable and LSERDYDIE is set.\nCleared by software setting the LSERDYC bit."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Interrupt not pending
            value: 0
          - name: B_0x1
            description: Interrupt pending
            value: 1
      - name: HSIUSB48RDYF
        description: "HSIUSB48 ready interrupt flag\nSet by hardware when the HSIUSB48 clock becomes stable and HSIUSB48RDYIE is set as a response to setting HSIUSB48ON (refer to RCC clock control register (RCC_CR)). When HSIUSB48ON is not set but the HSIUSB48 oscillator is enabled by the peripheral through a clock request, this bit is not set and no interrupt is generated.\nCleared by software setting the HSIUSB48RDYC bit.\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Interrupt not pending
            value: 0
          - name: B_0x1
            description: Interrupt pending
            value: 1
      - name: HSIRDYF
        description: "HSI48 ready interrupt flag\nThis flag indicates a pending interrupt upon HSI48 clock getting ready.\nSet by hardware when the HSI48 clock becomes stable and HSIRDYIE is set in response to setting the HSION (refer to RCC clock control register (RCC_CR)). When HSION is not set but the HSI48 oscillator is enabled by the peripheral through a clock request, this bit is not set and no interrupt is generated.\nCleared by software setting the HSIRDYC bit."
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Interrupt not pending
            value: 0
          - name: B_0x1
            description: Interrupt pending
            value: 1
      - name: HSERDYF
        description: "HSE ready interrupt flag\nThis flag indicates a pending interrupt upon HSE clock getting ready.\nSet by hardware when the HSE clock becomes stable and HSERDYIE is set.\nCleared by software setting the HSERDYC bit."
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Interrupt not pending
            value: 0
          - name: B_0x1
            description: Interrupt pending
            value: 1
      - name: CSSF
        description: "HSE clock security system interrupt flag\nThis flag indicates a pending interrupt upon HSE clock failure.\nSet by hardware when a failure is detected in the HSE oscillator.\nCleared by software setting the CSSC bit."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Interrupt not pending
            value: 0
          - name: B_0x1
            description: Interrupt pending
            value: 1
      - name: LSECSSF
        description: "LSE clock security system interrupt flag\nThis flag indicates a pending interrupt upon LSE clock failure.\nSet by hardware when a failure is detected in the LSE oscillator.\nCleared by software by setting the LSECSSC bit."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Interrupt not pending
            value: 0
          - name: B_0x1
            description: Interrupt pending
            value: 1
  - name: CICR
    displayName: CICR
    description: RCC clock interrupt clear register
    addressOffset: 32
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYC
        description: "LSI ready interrupt clear\nThis bit is set by software to clear the LSIRDYF flag."
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clear LSIRDYF flag
            value: 1
      - name: LSERDYC
        description: "LSE ready interrupt clear\nThis bit is set by software to clear the LSERDYF flag."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clear LSERDYF flag
            value: 1
      - name: HSIUSB48RDYC
        description: "HSIUSB48 ready interrupt clear\nThis bit is set software to clear the HSIUSB48RDYF flag.\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 2
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clear HSIUSB48RDYF flag
            value: 1
      - name: HSIRDYC
        description: "HSI48 ready interrupt clear\nThis bit is set software to clear the HSIRDYF flag."
        bitOffset: 3
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clear HSIRDYF flag
            value: 1
      - name: HSERDYC
        description: "HSE ready interrupt clear\nThis bit is set by software to clear the HSERDYF flag."
        bitOffset: 4
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clear HSERDYF flag
            value: 1
      - name: CSSC
        description: "Clock security system interrupt clear\nThis bit is set by software to clear the HSECSSF flag."
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clear CSSF flag
            value: 1
      - name: LSECSSC
        description: "LSE Clock security system interrupt clear\nThis bit is set by software to clear the LSECSSF flag."
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clear LSECSSF flag
            value: 1
  - name: IOPRSTR
    displayName: IOPRSTR
    description: RCC I/O port reset register
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOARST
        description: "I/O port A reset\nThis bit is set and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: Reset I/O port A
            value: 1
      - name: GPIOBRST
        description: "I/O port B reset\nThis bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: Reset I/O port B
            value: 1
      - name: GPIOCRST
        description: "I/O port C reset\nThis bit is set and cleared by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: Reset I/O port C
            value: 1
      - name: GPIODRST
        description: "I/O port D reset\nThis bit is set and cleared by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: Reset I/O port D
            value: 1
      - name: GPIOFRST
        description: "I/O port F reset\nThis bit is set and cleared by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: Reset I/O port F
            value: 1
  - name: AHBRSTR
    displayName: AHBRSTR
    description: RCC AHB peripheral reset register
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DMA1RST
        description: "DMA1 and DMAMUX reset\nSet and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset DMA1 and DMAMUX
            value: 1
      - name: FLASHRST
        description: "Flash memory interface reset\nSet and cleared by software. \nThis bit can only be set when the Flash memory is in power down mode."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset Flash memory interface
            value: 1
      - name: CRCRST
        description: "CRC reset\nSet and cleared by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset CRC
            value: 1
  - name: APBRSTR1
    displayName: APBRSTR1
    description: RCC APB peripheral reset register 1
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2RST
        description: "TIM2 timer reset\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIM2
            value: 1
      - name: TIM3RST
        description: "TIM3 timer reset\nSet and cleared by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIM3
            value: 1
      - name: USBRST
        description: "USB reset\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset USB
            value: 1
      - name: SPI2RST
        description: "SPI2 reset\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset SPI2
            value: 1
      - name: CRSRST
        description: "CRS reset\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset CRS
            value: 1
      - name: USART2RST
        description: "USART2 reset\nSet and cleared by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset USART2
            value: 1
      - name: I2C1RST
        description: "I2C1 reset\nSet and cleared by software."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset I2C1
            value: 1
      - name: I2C2RST
        description: "I2C2 reset\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset I2C2
            value: 1
      - name: DBGRST
        description: "Debug support reset\nSet and cleared by software."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset DBG
            value: 1
      - name: PWRRST
        description: "Power interface reset\nSet and cleared by software."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset PWR
            value: 1
  - name: APBRSTR2
    displayName: APBRSTR2
    description: RCC APB peripheral reset register 2
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SYSCFGRST
        description: "SYSCFG reset\nSet and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset SYSCFG
            value: 1
      - name: TIM1RST
        description: "TIM1 timer reset\nSet and cleared by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIM1 timer
            value: 1
      - name: SPI1RST
        description: "SPI1 reset\nSet and cleared by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset SPI1
            value: 1
      - name: USART1RST
        description: "USART1 reset\nSet and cleared by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset USART1
            value: 1
      - name: TIM14RST
        description: "TIM14 timer reset\nSet and cleared by software."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIM14 timer
            value: 1
      - name: TIM16RST
        description: "TIM16 timer reset\nSet and cleared by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIM16 timer
            value: 1
      - name: TIM17RST
        description: "TIM16 timer reset\nSet and cleared by software."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset TIM17 timer
            value: 1
      - name: ADCRST
        description: "ADC reset\nSet and cleared by software."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset ADC
            value: 1
  - name: IOPENR
    displayName: IOPENR
    description: RCC I/O port clock enable register
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOAEN
        description: "I/O port A clock enable\nThis bit is set and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: GPIOBEN
        description: "I/O port B clock enable\nThis bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: GPIOCEN
        description: "I/O port C clock enable\nThis bit is set and cleared by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: GPIODEN
        description: "I/O port D clock enable\nThis bit is set and cleared by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: GPIOFEN
        description: "I/O port F clock enable\nThis bit is set and cleared by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
  - name: AHBENR
    displayName: AHBENR
    description: RCC AHB peripheral clock enable register
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 256
    resetMask: 4294967295
    fields:
      - name: DMA1EN
        description: "DMA1 and DMAMUX clock enable\nSet and cleared by software.\nDMAMUX is enabled as long as at least one DMA peripheral is enabled."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FLASHEN
        description: "Flash memory interface clock enable\nSet and cleared by software. \nThis bit can only be cleared when the Flash memory is in power down mode."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: CRCEN
        description: "CRC clock enable\nSet and cleared by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
  - name: APBENR1
    displayName: APBENR1
    description: RCC APB peripheral clock enable register 1
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2EN
        description: "TIM2 timer clock enable\nSet and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: TIM3EN
        description: "TIM3 timer clock enable\nSet and cleared by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RTCAPBEN
        description: "RTC APB clock enable\nSet and cleared by software."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: WWDGEN
        description: "WWDG clock enable\nSet by software to enable the window watchdog clock. Cleared by hardware system reset\nThis bit can also be set by hardware if the WWDG_SW option bit is 0."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: USBEN
        description: "USB clock enable\nSet and cleared by software."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: SPI2EN
        description: "SPI2 clock enable\nSet and cleared by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: CRSEN
        description: "CRS clock enable\nSet and cleared by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: USART2EN
        description: "USART2 clock enable\nSet and cleared by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: I2C1EN
        description: "I2C1 clock enable\nSet and cleared by software."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: I2C2EN
        description: "I2C2 clock enable\nSet and cleared by software."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: DBGEN
        description: "Debug support clock enable\nSet and cleared by software."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: PWREN
        description: "Power interface clock enable\nSet and cleared by software."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
  - name: APBENR2
    displayName: APBENR2
    description: RCC APB peripheral clock enable register 2
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SYSCFGEN
        description: "SYSCFG clock enable\nSet and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: TIM1EN
        description: "TIM1 timer clock enable\nSet and cleared by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: SPI1EN
        description: "SPI1 clock enable\nSet and cleared by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: USART1EN
        description: "USART1 clock enable\nSet and cleared by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: TIM14EN
        description: "TIM14 timer clock enable\nSet and cleared by software."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: TIM16EN
        description: "TIM16 timer clock enable\nSet and cleared by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: TIM17EN
        description: "TIM16 timer clock enable\nSet and cleared by software."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: ADCEN
        description: "ADC clock enable\nSet and cleared by software."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
  - name: IOPSMENR
    displayName: IOPSMENR
    description: RCC I/O port in Sleep mode clock enable register
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 47
    resetMask: 4294967295
    fields:
      - name: GPIOASMEN
        description: "I/O port A clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: GPIOBSMEN
        description: "I/O port B clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: GPIOCSMEN
        description: "I/O port C clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: GPIODSMEN
        description: "I/O port D clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: GPIOFSMEN
        description: "I/O port F clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
  - name: AHBSMENR
    displayName: AHBSMENR
    description: RCC AHB peripheral clock enable in Sleep/Stop mode register
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 4865
    resetMask: 4294967295
    fields:
      - name: DMA1SMEN
        description: "DMA1 and DMAMUX clock enable during Sleep mode\nSet and cleared by software.\nClock to DMAMUX during Sleep mode is enabled as long as the clock in Sleep mode is enabled to at least one DMA peripheral."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FLASHSMEN
        description: "Flash memory interface clock enable during Sleep mode\nSet and cleared by software.\nThis bit can be activated only when the Flash memory is in power down mode."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: SRAMSMEN
        description: "SRAM clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: CRCSMEN
        description: "CRC clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
  - name: APBSMENR1
    displayName: APBSMENR1
    description: RCC APB peripheral clock enable in Sleep/Stop mode register 1
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 409168899
    resetMask: 4294967295
    fields:
      - name: TIM2SMEN
        description: "TIM2 timer clock enable during Sleep mode\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: TIM3SMEN
        description: "TIM3 timer clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RTCAPBSMEN
        description: "RTC APB clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: WWDGSMEN
        description: "WWDG clock enable during Sleep and Stop modes\nSet and cleared by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: USBSMEN
        description: "USB clock enable during Sleep and Stop modes\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: SPI2SMEN
        description: "SPI2 clock enable during Sleep and Stop modes\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: CRSSMEN
        description: "CRS clock enable during Sleep and Stop modes\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: USART2SMEN
        description: "USART2 clock enable during Sleep and Stop modes\nSet and cleared by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: I2C1SMEN
        description: "I2C1 clock enable during Sleep and Stop modes\nSet and cleared by software."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: I2C2SMEN
        description: "I2C2 clock enable during Sleep and Stop modes\nSet and cleared by software.\nNote: Only applicable on STM32C071xx, reserved on other devices."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: DBGSMEN
        description: "Debug support clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: PWRSMEN
        description: "Power interface clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
  - name: APBSMENR2
    displayName: APBSMENR2
    description: RCC APB peripheral clock enable in Sleep/Stop mode register 2
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 1497089
    resetMask: 4294967295
    fields:
      - name: SYSCFGSMEN
        description: "SYSCFG clock enable during Sleep and Stop modes\nSet and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: TIM1SMEN
        description: "TIM1 timer clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: SPI1SMEN
        description: "SPI1 clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: USART1SMEN
        description: "USART1 clock enable during Sleep and Stop modes\nSet and cleared by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: TIM14SMEN
        description: "TIM14 timer clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: TIM16SMEN
        description: "TIM16 timer clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: TIM17SMEN
        description: "TIM16 timer clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: ADCSMEN
        description: "ADC clock enable during Sleep mode\nSet and cleared by software."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
  - name: CCIPR1
    displayName: CCIPR1
    description: RCC peripherals independent clock configuration register 1
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: USART1SEL
        description: "USART1 clock source selection\nThis bitfield is controlled by software to select USART1 clock source as follows:"
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK
            value: 0
          - name: B_0x1
            description: SYSCLK
            value: 1
          - name: B_0x2
            description: HSIKER
            value: 2
          - name: B_0x3
            description: LSE
            value: 3
      - name: I2C1SEL
        description: "I2C1 clock source selection\nThis bitfield is controlled by software to select I2C1 clock source as follows:"
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PCLK
            value: 0
          - name: B_0x1
            description: SYSCLK
            value: 1
          - name: B_0x2
            description: HSIKER
            value: 2
      - name: I2S1SEL
        description: "I2S1 clock source selection\nThis bitfield is controlled by software to select I2S1 clock source as follows:"
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYSCLK
            value: 0
          - name: B_0x2
            description: HSIKER
            value: 2
          - name: B_0x3
            description: I2S_CKIN
            value: 3
      - name: ADCSEL
        description: "ADCs clock source selection\nThis bitfield is controlled by software to select the asynchronous clock source for ADC:"
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: System clock
            value: 0
          - name: B_0x2
            description: HSIKER
            value: 2
  - name: CCIPR2
    displayName: CCIPR2
    description: RCC peripherals independent clock configuration register 2
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: USBSEL
        description: "USB clock source selection\nSet and cleared by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSIUSB48
            value: 0
          - name: B_0x1
            description: HSE
            value: 1
  - name: CSR1
    displayName: CSR1
    description: RCC control/status register 1
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSEON
        description: "LSE oscillator enable\nSet and cleared by software to enable LSE oscillator:"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: LSERDY
        description: "LSE oscillator ready\nSet and cleared by hardware to indicate when the external 32 kHz oscillator is ready (stable):\nAfter the LSEON bit is cleared, LSERDY goes low after 6 external low-speed oscillator clock cycles."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Not ready
            value: 0
          - name: B_0x1
            description: Ready
            value: 1
      - name: LSEBYP
        description: "LSE oscillator bypass\nSet and cleared by software to bypass the LSE oscillator (in debug mode).\nThis bit can be written only when the external 32 kHz oscillator is disabled (LSEON=0 and LSERDY=0)."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not bypassed
            value: 0
          - name: B_0x1
            description: Bypassed
            value: 1
      - name: LSEDRV
        description: "LSE oscillator drive capability\nSet by software to select the LSE oscillator drive capability as follows:\nApplicable when the LSE oscillator is in Xtal mode, as opposed to bypass mode."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: medium-high driving capability
            value: 0
          - name: B_0x1
            description: high driving capability
            value: 1
      - name: LSECSSON
        description: "CSS on LSE enable\nSet by software to enable the clock security system on LSE (32 kHz) oscillator as follows:\nLSECSSON must be enabled after the LSE oscillator is enabled (LSEON bit enabled) and ready (LSERDY flag set by hardware), and after the RTCSEL bit is selected.\nOnce enabled, this bit cannot be disabled, except after a LSE failure detection (LSECSSD\n=1). In that case the software must disable the LSECSSON bit."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: LSECSSD
        description: "CSS on LSE failure Detection\nSet by hardware to indicate when a failure is detected by the clock security system\non the external 32 kHz oscillator (LSE):"
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No failure detected
            value: 0
          - name: B_0x1
            description: Failure detected
            value: 1
      - name: RTCSEL
        description: "RTC clock source selection\nSet by software to select the clock source for the RTC as follows:\nOnce the RTC clock source is selected, it cannot be changed anymore unless the RTC domain is reset, or unless a failure is detected on LSE (LSECSSD is set). The RTCRST bit can be used to reset this bitfield to 00."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No clock
            value: 0
          - name: B_0x1
            description: LSE
            value: 1
          - name: B_0x2
            description: LSI
            value: 2
          - name: B_0x3
            description: HSE divided by 32
            value: 3
      - name: RTCEN
        description: "RTC clock enable\nSet and cleared by software. The bit enables clock to RTC and TAMP."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RTCRST
        description: "RTC domain software reset\nSet and cleared by software to reset the RTC domain:"
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Reset
            value: 1
      - name: LSCOEN
        description: "Low-speed clock output (LSCO) enable\nSet and cleared by software."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: LSCOSEL
        description: "Low-speed clock output selection\nSet and cleared by software to select the low-speed output clock:"
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI
            value: 0
          - name: B_0x1
            description: LSE
            value: 1
  - name: CSR2
    displayName: CSR2
    description: RCC control/status register 2
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 16777215
    fields:
      - name: LSION
        description: "LSI oscillator enable\nSet and cleared by software to enable/disable the LSI oscillator:"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: LSIRDY
        description: "LSI oscillator ready\nSet and cleared by hardware to indicate when the LSI oscillator is ready (stable): \nAfter the LSION bit is cleared, LSIRDY goes low after 3 LSI oscillator clock cycles. This bit can be set even if LSION = 0 if the LSI is requested by the Clock Security System on LSE, by the Independent Watchdog or by the RTC."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Not ready
            value: 0
          - name: B_0x1
            description: Ready
            value: 1
      - name: RMVF
        description: "Remove reset flags\nSet by software to clear the reset flags."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clear reset flags
            value: 1
      - name: OBLRSTF
        description: "Option byte loader reset flag\nSet by hardware when a reset from the Option byte loading occurs.\nCleared by setting the RMVF bit."
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No reset from Option byte loading occurred
            value: 0
          - name: B_0x1
            description: Reset from Option byte loading occurred
            value: 1
      - name: PINRSTF
        description: "Pin reset flag\nSet by hardware when a reset from the NRST pin occurs.\nCleared by setting the RMVF bit."
        bitOffset: 26
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No reset from NRST pin occurred
            value: 0
          - name: B_0x1
            description: Reset from NRST pin occurred
            value: 1
      - name: PWRRSTF
        description: "BOR or POR/PDR flag\nSet by hardware when a BOR or POR/PDR occurs.\nCleared by setting the RMVF bit."
        bitOffset: 27
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No BOR or POR occurred
            value: 0
          - name: B_0x1
            description: BOR or POR occurred
            value: 1
      - name: SFTRSTF
        description: "Software reset flag\nSet by hardware when a software reset occurs.\nCleared by setting the RMVF bit."
        bitOffset: 28
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No software reset occurred
            value: 0
          - name: B_0x1
            description: Software reset occurred
            value: 1
      - name: IWDGRSTF
        description: "Independent window watchdog reset flag\nSet by hardware when an independent watchdog reset domain occurs.\nCleared by setting the RMVF bit."
        bitOffset: 29
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No independent watchdog reset occurred
            value: 0
          - name: B_0x1
            description: Independent watchdog reset occurred
            value: 1
      - name: WWDGRSTF
        description: "Window watchdog reset flag\nSet by hardware when a window watchdog reset occurs.\nCleared by setting the RMVF bit."
        bitOffset: 30
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No window watchdog reset occurred
            value: 0
          - name: B_0x1
            description: Window watchdog reset occurred
            value: 1
      - name: LPWRRSTF
        description: "Low-power reset flag\nSet by hardware when a reset occurs due to illegal Stop, or Standby, or Shutdown mode entry.\nCleared by setting the RMVF bit.\nThis operates only if nRST_STOP, or nRST_STDBY or nRST_SHDW option bits are cleared."
        bitOffset: 31
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No illegal mode reset occurred
            value: 0
          - name: B_0x1
            description: Illegal mode reset occurred
            value: 1
addressBlocks:
  - offset: 0
    size: 100
    usage: registers
interrupts:
  - name: INTR
    description: RCC/CRS global interrupt
