1590140407.204178543s 1 https://cdn.media.ccc.de/events/eh2018/mp3/eh18-52-deu-Verilog_Design_Patttern_mp3.mp3
