
E:\fpga\fpgacamp2023\threed_render\threed_render_hls\solution1\sim\verilog>set PATH= 

E:\fpga\fpgacamp2023\threed_render\threed_render_hls\solution1\sim\verilog>call E:/User/app/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_threed_render_hls_top glbl -Oenable_linking_all_libraries  -prj threed_render_hls.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib "ieee_proposed=./ieee_proposed" -s threed_render_hls  
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/User/app/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_threed_render_hls_top glbl -Oenable_linking_all_libraries -prj threed_render_hls.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s threed_render_hls 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/ip/xil_defaultlib/threed_render_hls_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_fdiv_32ns_32ns_32_16_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/ip/xil_defaultlib/threed_render_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/ip/xil_defaultlib/threed_render_hls_fpext_32ns_64_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_fpext_32ns_64_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/ip/xil_defaultlib/threed_render_hls_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_fsqrt_32ns_32ns_32_16_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/AESL_axi_slave_threed_render_hls_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_threed_render_hls_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_threed_render_hls_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_color_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_color_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_fdiv_32ns_32ns_32_16_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_fdiv_32ns_32ns_32_16_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_fpext_32ns_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_fpext_32ns_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_fsqrt_32ns_32ns_32_16_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_gmem_m_axi
INFO: [VRFC 10-311] analyzing module threed_render_hls_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module threed_render_hls_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module threed_render_hls_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module threed_render_hls_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module threed_render_hls_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module threed_render_hls_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module threed_render_hls_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module threed_render_hls_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module threed_render_hls_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_matrix_mutiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_matrix_mutiply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_matrix_mutiply_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_matrix_mutiply_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_matrix_mutiply_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_matrix_mutiply_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mesh_after_projection_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mesh_after_projection_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mesh_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mesh_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mul_23s_22ns_45_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mul_23s_22ns_45_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mul_30s_29ns_58_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mul_30s_29ns_58_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mul_40s_34ns_73_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mul_40s_34ns_73_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mul_40s_35ns_73_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mul_40s_35ns_73_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mul_40s_40s_73_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mul_40s_40s_73_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mul_40s_40s_80_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mul_40s_40s_80_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mul_41s_41s_73_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mul_41s_41s_73_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mul_42s_44ns_85_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mul_42s_44ns_85_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mul_80s_24ns_80_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mul_80s_24ns_80_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mul_8ns_8ns_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mul_8ns_8ns_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mul_mul_15ns_15ns_30_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mul_mul_15ns_15ns_30_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module threed_render_hls_mul_mul_15ns_15ns_30_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mul_mul_15ns_15s_30_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mul_mul_15ns_15s_30_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module threed_render_hls_mul_mul_15ns_15s_30_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mux_164_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mux_164_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mux_32_40_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mux_32_40_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_mux_83_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_mux_83_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_rotation_matrix_initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_rotation_matrix_initial
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_screen_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_screen_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_sdiv_73ns_40s_40_77_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_sdiv_73ns_40s_40_77_seq_1_divseq
INFO: [VRFC 10-311] analyzing module threed_render_hls_sdiv_73ns_40s_40_77_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_sdiv_73ns_40s_73_77_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_sdiv_73ns_40s_73_77_seq_1_divseq
INFO: [VRFC 10-311] analyzing module threed_render_hls_sdiv_73ns_40s_73_77_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_sin_or_cos_float_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_sin_or_cos_float_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_sin_or_cos_float_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_sin_or_cos_float_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_sin_or_cos_float_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_sin_or_cos_float_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_threed_render_hls_io_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_threed_render_hls_io_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_udiv_35s_8ns_35_39_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_udiv_35s_8ns_35_39_seq_1_divseq
INFO: [VRFC 10-311] analyzing module threed_render_hls_udiv_35s_8ns_35_39_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls_udiv_8ns_8ns_7_12_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module threed_render_hls_udiv_8ns_8ns_7_12_seq_1_divseq
INFO: [VRFC 10-311] analyzing module threed_render_hls_udiv_8ns_8ns_7_12_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.threed_render_hls_mesh_V_RAM_AUT...
Compiling module xil_defaultlib.threed_render_hls_color_V_RAM_AU...
Compiling module xil_defaultlib.threed_render_hls_mesh_after_pro...
Compiling module xil_defaultlib.threed_render_hls_screen_V_RAM_A...
Compiling module xil_defaultlib.threed_render_hls_sin_or_cos_flo...
Compiling module xil_defaultlib.threed_render_hls_sin_or_cos_flo...
Compiling module xil_defaultlib.threed_render_hls_sin_or_cos_flo...
Compiling module xil_defaultlib.threed_render_hls_sin_or_cos_flo...
Compiling module xil_defaultlib.threed_render_hls_flow_control_l...
Compiling module xil_defaultlib.threed_render_hls_sin_or_cos_flo...
Compiling module xil_defaultlib.threed_render_hls_sin_or_cos_flo...
Compiling module xil_defaultlib.threed_render_hls_mul_80s_24ns_8...
Compiling module xil_defaultlib.threed_render_hls_mux_83_1_1_1(I...
Compiling module xil_defaultlib.threed_render_hls_mux_164_1_1_1(...
Compiling module xil_defaultlib.threed_render_hls_mul_23s_22ns_4...
Compiling module xil_defaultlib.threed_render_hls_mul_30s_29ns_5...
Compiling module xil_defaultlib.threed_render_hls_mul_mul_15ns_1...
Compiling module xil_defaultlib.threed_render_hls_mul_mul_15ns_1...
Compiling module xil_defaultlib.threed_render_hls_mul_mul_15ns_1...
Compiling module xil_defaultlib.threed_render_hls_mul_mul_15ns_1...
Compiling module xil_defaultlib.threed_render_hls_sin_or_cos_flo...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.threed_render_hls_fmul_32ns_32ns...
Compiling module xil_defaultlib.threed_render_hls_fmul_32ns_32ns...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.threed_render_hls_fdiv_32ns_32ns...
Compiling module xil_defaultlib.threed_render_hls_fdiv_32ns_32ns...
Compiling module xil_defaultlib.threed_render_hls_rotation_matri...
Compiling module xil_defaultlib.threed_render_hls_mul_40s_40s_73...
Compiling module xil_defaultlib.threed_render_hls_matrix_mutiply
Compiling module xil_defaultlib.threed_render_hls_mux_32_40_1_1(...
Compiling module xil_defaultlib.threed_render_hls_matrix_mutiply...
Compiling module xil_defaultlib.threed_render_hls_mul_40s_34ns_7...
Compiling module xil_defaultlib.threed_render_hls_mul_40s_35ns_7...
Compiling module xil_defaultlib.threed_render_hls_sdiv_73ns_40s_...
Compiling module xil_defaultlib.threed_render_hls_sdiv_73ns_40s_...
Compiling module xil_defaultlib.threed_render_hls_matrix_mutiply...
Compiling module xil_defaultlib.threed_render_hls_control_s_axi
Compiling module xil_defaultlib.threed_render_hls_threed_render_...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_srl...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_fif...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_mem...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_fif...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_srl...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_fif...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_srl...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_fif...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_sto...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_mem...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_fif...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_loa...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_reg...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_srl...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_fif...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_reg...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_srl...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_fif...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_srl...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_fif...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_thr...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_reg...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_wri...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_reg...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi_rea...
Compiling module xil_defaultlib.threed_render_hls_gmem_m_axi(CON...
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.threed_render_hls_fpext_32ns_64_...
Compiling module xil_defaultlib.threed_render_hls_fpext_32ns_64_...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=20)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=13,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=13,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.threed_render_hls_fsqrt_32ns_32n...
Compiling module xil_defaultlib.threed_render_hls_fsqrt_32ns_32n...
Compiling module xil_defaultlib.threed_render_hls_udiv_8ns_8ns_7...
Compiling module xil_defaultlib.threed_render_hls_udiv_8ns_8ns_7...
Compiling module xil_defaultlib.threed_render_hls_mul_42s_44ns_8...
Compiling module xil_defaultlib.threed_render_hls_mul_40s_40s_80...
Compiling module xil_defaultlib.threed_render_hls_sdiv_73ns_40s_...
Compiling module xil_defaultlib.threed_render_hls_sdiv_73ns_40s_...
Compiling module xil_defaultlib.threed_render_hls_udiv_35s_8ns_3...
Compiling module xil_defaultlib.threed_render_hls_udiv_35s_8ns_3...
Compiling module xil_defaultlib.threed_render_hls_mul_41s_41s_73...
Compiling module xil_defaultlib.threed_render_hls_mul_8ns_8ns_16...
Compiling module xil_defaultlib.threed_render_hls
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_axi_slave_threed_render_hls...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=266)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_threed_render_hls_top
Compiling module work.glbl
Built simulation snapshot threed_render_hls

****** xsim v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source xsim.dir/threed_render_hls/xsim_script.tcl
# xsim {threed_render_hls} -autoloadwcfg -tclbatch {threed_render_hls.tcl}
Time resolution is 1 ps
source threed_render_hls.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "73250655000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 73250715 ns : File "E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/sim/verilog/threed_render_hls.autotb.v" Line 525
run: Time (s): cpu = 00:00:00 ; elapsed = 00:20:27 . Memory (MB): peak = 266.707 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 60272 KB (Peak: 60272 KB), Simulation CPU Usage: 1218218 ms
INFO: [Common 17-206] Exiting xsim at Tue Jul 18 19:05:48 2023...
