--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml toplevel_p2xh.twx toplevel_p2xh.ncd -o toplevel_p2xh.twr
toplevel_p2xh.pcf -ucf pindefs-p2xh.ucf

Design file:              toplevel_p2xh.ncd
Physical constraint file: toplevel_p2xh.pcf
Device,package,speed:     xc3s50a,vq100,-4 (PRODUCTION 1.42 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLOCK_54 = PERIOD TIMEGRP "CLOCK_54" 54 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_54 = PERIOD TIMEGRP "CLOCK_54" 54 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.171ns (period - min period limit)
  Period: 6.173ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: Inst_ClockGen/audio_dcm_sp_inst/CLKFX
  Logical resource: Inst_ClockGen/audio_dcm_sp_inst/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: Inst_ClockGen/adcm_clkfx
--------------------------------------------------------------------------------
Slack: 4.405ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: Inst_ClockGen/video_dcm_sp_inst/CLKFX
  Logical resource: Inst_ClockGen/video_dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: Inst_ClockGen/dcm_clkfx
--------------------------------------------------------------------------------
Slack: 4.405ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: Inst_ClockGen/video_dcm_sp_inst/CLKFX180
  Logical resource: Inst_ClockGen/video_dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y0.CLKFX180
  Clock network: Inst_ClockGen/dcm_clkfx180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_ClockGen_adcm_clkfx = PERIOD TIMEGRP 
"Inst_ClockGen_adcm_clkfx"         TS_CLOCK_54 * 3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1472 paths analyzed, 383 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.034ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Audio/Inst_SPDIFEnc/parity (SLICE_X18Y27.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shifter_bits_2 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/parity (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.926ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.300 - 0.408)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shifter_bits_2 to Inst_Audio/Inst_SPDIFEnc/parity
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.XQ      Tcko                  0.631   Inst_Audio/Inst_SPDIFEnc/shifter_bits<2>
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_bits_2
    SLICE_X18Y28.G3      net (fanout=5)        0.412   Inst_Audio/Inst_SPDIFEnc/shifter_bits<2>
    SLICE_X18Y28.Y       Tilo                  0.707   Inst_Audio/Inst_I2SDec/Left<14>
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In1111
    SLICE_X19Y28.F1      net (fanout=5)        0.351   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In111
    SLICE_X19Y28.X       Tilo                  0.643   Inst_Audio/Inst_I2SDec/shifter<5>
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In112
    SLICE_X20Y27.G3      net (fanout=12)       0.465   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
    SLICE_X20Y27.Y       Tilo                  0.707   Inst_DVI/subpacket2_even<16>
                                                       Inst_Audio/Inst_SPDIFEnc/_n0202_inv11
    SLICE_X18Y27.SR      net (fanout=3)        1.143   Inst_Audio/Inst_SPDIFEnc/_n0202_inv1
    SLICE_X18Y27.CLK     Tsrck                 0.867   Inst_Audio/Inst_SPDIFEnc/parity
                                                       Inst_Audio/Inst_SPDIFEnc/parity
    -------------------------------------------------  ---------------------------
    Total                                      5.926ns (3.555ns logic, 2.371ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shifter_bits_1 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/parity (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.948ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.075 - 0.108)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shifter_bits_1 to Inst_Audio/Inst_SPDIFEnc/parity
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.XQ      Tcko                  0.591   Inst_Audio/Inst_SPDIFEnc/shifter_bits<1>
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_bits_1
    SLICE_X18Y28.G4      net (fanout=5)        0.474   Inst_Audio/Inst_SPDIFEnc/shifter_bits<1>
    SLICE_X18Y28.Y       Tilo                  0.707   Inst_Audio/Inst_I2SDec/Left<14>
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In1111
    SLICE_X19Y28.F1      net (fanout=5)        0.351   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In111
    SLICE_X19Y28.X       Tilo                  0.643   Inst_Audio/Inst_I2SDec/shifter<5>
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In112
    SLICE_X20Y27.G3      net (fanout=12)       0.465   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
    SLICE_X20Y27.Y       Tilo                  0.707   Inst_DVI/subpacket2_even<16>
                                                       Inst_Audio/Inst_SPDIFEnc/_n0202_inv11
    SLICE_X18Y27.SR      net (fanout=3)        1.143   Inst_Audio/Inst_SPDIFEnc/_n0202_inv1
    SLICE_X18Y27.CLK     Tsrck                 0.867   Inst_Audio/Inst_SPDIFEnc/parity
                                                       Inst_Audio/Inst_SPDIFEnc/parity
    -------------------------------------------------  ---------------------------
    Total                                      5.948ns (3.515ns logic, 2.433ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shifter_bits_3 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/parity (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.898ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.075 - 0.108)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shifter_bits_3 to Inst_Audio/Inst_SPDIFEnc/parity
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.XQ      Tcko                  0.591   Inst_Audio/Inst_SPDIFEnc/shifter_bits<3>
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_bits_3
    SLICE_X18Y28.G2      net (fanout=5)        0.424   Inst_Audio/Inst_SPDIFEnc/shifter_bits<3>
    SLICE_X18Y28.Y       Tilo                  0.707   Inst_Audio/Inst_I2SDec/Left<14>
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In1111
    SLICE_X19Y28.F1      net (fanout=5)        0.351   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In111
    SLICE_X19Y28.X       Tilo                  0.643   Inst_Audio/Inst_I2SDec/shifter<5>
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In112
    SLICE_X20Y27.G3      net (fanout=12)       0.465   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11
    SLICE_X20Y27.Y       Tilo                  0.707   Inst_DVI/subpacket2_even<16>
                                                       Inst_Audio/Inst_SPDIFEnc/_n0202_inv11
    SLICE_X18Y27.SR      net (fanout=3)        1.143   Inst_Audio/Inst_SPDIFEnc/_n0202_inv1
    SLICE_X18Y27.CLK     Tsrck                 0.867   Inst_Audio/Inst_SPDIFEnc/parity
                                                       Inst_Audio/Inst_SPDIFEnc/parity
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (3.515ns logic, 2.383ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Audio/Inst_SPDIFEnc/shifter_14 (SLICE_X7Y31.F2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_14 (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.954ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.522 - 0.595)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3 to Inst_Audio/Inst_SPDIFEnc/shifter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.YQ      Tcko                  0.676   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3
    SLICE_X19Y27.G2      net (fanout=14)       1.230   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3
    SLICE_X19Y27.Y       Tilo                  0.648   Inst_Audio/Inst_I2SDec/Left<4>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT279_SW0
    SLICE_X7Y31.G4       net (fanout=10)       1.599   N163
    SLICE_X7Y31.Y        Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0
    SLICE_X7Y31.F2       net (fanout=1)        0.431   Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0/O
    SLICE_X7Y31.CLK      Tfck                  0.722   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.954ns (2.694ns logic, 3.260ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_14 (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.347ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.522 - 0.595)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2 to Inst_Audio/Inst_SPDIFEnc/shifter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.XQ      Tcko                  0.631   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2
    SLICE_X19Y27.G4      net (fanout=16)       0.668   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2
    SLICE_X19Y27.Y       Tilo                  0.648   Inst_Audio/Inst_I2SDec/Left<4>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT279_SW0
    SLICE_X7Y31.G4       net (fanout=10)       1.599   N163
    SLICE_X7Y31.Y        Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0
    SLICE_X7Y31.F2       net (fanout=1)        0.431   Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0/O
    SLICE_X7Y31.CLK      Tfck                  0.722   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.347ns (2.649ns logic, 2.698ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_14 (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.522 - 0.595)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1 to Inst_Audio/Inst_SPDIFEnc/shifter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.XQ      Tcko                  0.591   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
    SLICE_X19Y27.G1      net (fanout=19)       0.664   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
    SLICE_X19Y27.Y       Tilo                  0.648   Inst_Audio/Inst_I2SDec/Left<4>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT279_SW0
    SLICE_X7Y31.G4       net (fanout=10)       1.599   N163
    SLICE_X7Y31.Y        Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0
    SLICE_X7Y31.F2       net (fanout=1)        0.431   Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0/O
    SLICE_X7Y31.CLK      Tfck                  0.722   Inst_Audio/Inst_SPDIFEnc/shifter<14>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.303ns (2.609ns logic, 2.694ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Audio/Inst_SPDIFEnc/shifter_12 (SLICE_X7Y30.F2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_12 (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.522 - 0.595)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3 to Inst_Audio/Inst_SPDIFEnc/shifter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.YQ      Tcko                  0.676   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3
    SLICE_X19Y27.G2      net (fanout=14)       1.230   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3
    SLICE_X19Y27.Y       Tilo                  0.648   Inst_Audio/Inst_I2SDec/Left<4>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT279_SW0
    SLICE_X7Y30.G4       net (fanout=10)       1.599   N163
    SLICE_X7Y30.Y        Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shifter<12>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812_SW0
    SLICE_X7Y30.F2       net (fanout=1)        0.367   Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812_SW0/O
    SLICE_X7Y30.CLK      Tfck                  0.722   Inst_Audio/Inst_SPDIFEnc/shifter<12>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_12
    -------------------------------------------------  ---------------------------
    Total                                      5.890ns (2.694ns logic, 3.196ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_12 (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.283ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.522 - 0.595)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2 to Inst_Audio/Inst_SPDIFEnc/shifter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.XQ      Tcko                  0.631   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2
    SLICE_X19Y27.G4      net (fanout=16)       0.668   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2
    SLICE_X19Y27.Y       Tilo                  0.648   Inst_Audio/Inst_I2SDec/Left<4>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT279_SW0
    SLICE_X7Y30.G4       net (fanout=10)       1.599   N163
    SLICE_X7Y30.Y        Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shifter<12>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812_SW0
    SLICE_X7Y30.F2       net (fanout=1)        0.367   Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812_SW0/O
    SLICE_X7Y30.CLK      Tfck                  0.722   Inst_Audio/Inst_SPDIFEnc/shifter<12>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_12
    -------------------------------------------------  ---------------------------
    Total                                      5.283ns (2.649ns logic, 2.634ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1 (FF)
  Destination:          Inst_Audio/Inst_SPDIFEnc/shifter_12 (FF)
  Requirement:          6.172ns
  Data Path Delay:      5.239ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.522 - 0.595)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 6.172ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1 to Inst_Audio/Inst_SPDIFEnc/shifter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.XQ      Tcko                  0.591   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
                                                       Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
    SLICE_X19Y27.G1      net (fanout=19)       0.664   Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1
    SLICE_X19Y27.Y       Tilo                  0.648   Inst_Audio/Inst_I2SDec/Left<4>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT279_SW0
    SLICE_X7Y30.G4       net (fanout=10)       1.599   N163
    SLICE_X7Y30.Y        Tilo                  0.648   Inst_Audio/Inst_SPDIFEnc/shifter<12>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812_SW0
    SLICE_X7Y30.F2       net (fanout=1)        0.367   Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812_SW0/O
    SLICE_X7Y30.CLK      Tfck                  0.722   Inst_Audio/Inst_SPDIFEnc/shifter<12>
                                                       Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT812
                                                       Inst_Audio/Inst_SPDIFEnc/shifter_12
    -------------------------------------------------  ---------------------------
    Total                                      5.239ns (2.609ns logic, 2.630ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_ClockGen_adcm_clkfx = PERIOD TIMEGRP "Inst_ClockGen_adcm_clkfx"
        TS_CLOCK_54 * 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_Audio/Inst_I2SDec/shifter_6 (SLICE_X17Y27.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.928ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Audio/Inst_I2SDec/shifter_5 (FF)
  Destination:          Inst_Audio/Inst_I2SDec/shifter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.002ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.385 - 0.311)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_Audio/Inst_I2SDec/shifter_5 to Inst_Audio/Inst_I2SDec/shifter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.XQ      Tcko                  0.473   Inst_Audio/Inst_I2SDec/shifter<5>
                                                       Inst_Audio/Inst_I2SDec/shifter_5
    SLICE_X17Y27.BY      net (fanout=3)        0.389   Inst_Audio/Inst_I2SDec/shifter<5>
    SLICE_X17Y27.CLK     Tckdi       (-Th)    -0.140   Inst_Audio/Inst_I2SDec/shifter<6>
                                                       Inst_Audio/Inst_I2SDec/shifter_6
    -------------------------------------------------  ---------------------------
    Total                                      1.002ns (0.613ns logic, 0.389ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Audio/Inst_I2SDec/shifter_5 (SLICE_X19Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.992ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Audio/Inst_I2SDec/shifter_4 (FF)
  Destination:          Inst_Audio/Inst_I2SDec/shifter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.019ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.102 - 0.075)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_Audio/Inst_I2SDec/shifter_4 to Inst_Audio/Inst_I2SDec/shifter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.YQ      Tcko                  0.541   Inst_Audio/Inst_I2SDec/shifter<4>
                                                       Inst_Audio/Inst_I2SDec/shifter_4
    SLICE_X19Y28.BX      net (fanout=3)        0.389   Inst_Audio/Inst_I2SDec/shifter<4>
    SLICE_X19Y28.CLK     Tckdi       (-Th)    -0.089   Inst_Audio/Inst_I2SDec/shifter<5>
                                                       Inst_Audio/Inst_I2SDec/shifter_5
    -------------------------------------------------  ---------------------------
    Total                                      1.019ns (0.630ns logic, 0.389ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Audio/Inst_I2SDec/Right_13 (SLICE_X5Y25.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Audio/Inst_I2SDec/shifter_13 (FF)
  Destination:          Inst_Audio/Inst_I2SDec/Right_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.041ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.306 - 0.303)
  Source Clock:         ClockAudio rising at 0.000ns
  Destination Clock:    ClockAudio rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_Audio/Inst_I2SDec/shifter_13 to Inst_Audio/Inst_I2SDec/Right_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.XQ       Tcko                  0.505   Inst_Audio/Inst_I2SDec/shifter<13>
                                                       Inst_Audio/Inst_I2SDec/shifter_13
    SLICE_X5Y25.BY       net (fanout=3)        0.396   Inst_Audio/Inst_I2SDec/shifter<13>
    SLICE_X5Y25.CLK      Tckdi       (-Th)    -0.140   Inst_Audio/Inst_I2SDec/Right<13>
                                                       Inst_Audio/Inst_I2SDec/Right_13
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.645ns logic, 0.396ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_ClockGen_adcm_clkfx = PERIOD TIMEGRP "Inst_ClockGen_adcm_clkfx"
        TS_CLOCK_54 * 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.158ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.172ns
  Low pulse: 3.086ns
  Low pulse limit: 1.007ns (Twpl)
  Physical resource: Inst_Audio/Deglitch_AData/syncer<3>/CLK
  Logical resource: Inst_Audio/Deglitch_AData/Mshreg_syncer_3/WS
  Location pin: SLICE_X16Y0.CLK
  Clock network: ClockAudio
--------------------------------------------------------------------------------
Slack: 4.158ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.172ns
  High pulse: 3.086ns
  High pulse limit: 1.007ns (Twph)
  Physical resource: Inst_Audio/Deglitch_AData/syncer<3>/CLK
  Logical resource: Inst_Audio/Deglitch_AData/Mshreg_syncer_3/WS
  Location pin: SLICE_X16Y0.CLK
  Clock network: ClockAudio
--------------------------------------------------------------------------------
Slack: 4.158ns (period - min period limit)
  Period: 6.172ns
  Min period limit: 2.014ns (496.524MHz) (Tcp)
  Physical resource: Inst_Audio/Deglitch_AData/syncer<3>/CLK
  Logical resource: Inst_Audio/Deglitch_AData/Mshreg_syncer_3/WS
  Location pin: SLICE_X16Y0.CLK
  Clock network: ClockAudio
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_ClockGen_dcm_clk2x = PERIOD TIMEGRP 
"Inst_ClockGen_dcm_clk2x"         TS_CLOCK_54 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 366488 paths analyzed, 3473 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.120ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVI/TDMS_encoder_green/encoded_2 (SLICE_X2Y13.F2), 6581 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/green_d_0 (FF)
  Destination:          Inst_DVI/TDMS_encoder_green/encoded_2 (FF)
  Requirement:          18.518ns
  Data Path Delay:      16.961ns (Levels of Logic = 12)
  Clock Path Skew:      -0.159ns (0.254 - 0.413)
  Source Clock:         Clock54M rising at 0.000ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/green_d_0 to Inst_DVI/TDMS_encoder_green/encoded_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y5.YQ        Tcko                  0.676   Inst_DVI/green_d<0>
                                                       Inst_DVI/green_d_0
    SLICE_X0Y11.F1       net (fanout=13)       1.751   Inst_DVI/green_d<0>
    SLICE_X0Y11.X        Tilo                  0.692   Inst_yuv_to_rgb/VideoOut_PixelG<2>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut<1>_SW1
    SLICE_X0Y10.G3       net (fanout=1)        0.619   N207
    SLICE_X0Y10.Y        Tilo                  0.707   Inst_yuv_to_rgb/VideoOut_PixelG<3>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut<1>
    SLICE_X0Y13.F2       net (fanout=2)        0.360   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut<1>
    SLICE_X0Y13.X        Tilo                  0.692   Inst_yuv_to_rgb/VideoOut_PixelG<4>
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X2Y10.G4       net (fanout=14)       0.651   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X2Y10.Y        Tilo                  0.707   Inst_DVI/TDMS_encoder_green/data_word<2>
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X2Y10.F4       net (fanout=11)       0.154   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X2Y10.X        Tilo                  0.692   Inst_DVI/TDMS_encoder_green/data_word<2>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_data_word31
    SLICE_X3Y7.G2        net (fanout=3)        0.714   Inst_DVI/TDMS_encoder_green/data_word<2>
    SLICE_X3Y7.Y         Tilo                  0.648   VGA_Green<1>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd3_xor<0>11
    SLICE_X2Y6.G1        net (fanout=3)        0.241   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_03
    SLICE_X2Y6.Y         Tilo                  0.707   N92
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X5Y6.G1        net (fanout=5)        0.605   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X5Y6.Y         Tilo                  0.648   VGA_Green<5>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X3Y5.G4        net (fanout=2)        0.386   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut<1>
    SLICE_X3Y5.Y         Tilo                  0.648   Inst_DVI/TDMS_encoder_green/Madd_GND_14_o_data_word_disparity[3]_add_30_OUT_cy<1>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_xor<1>11
    SLICE_X5Y4.G3        net (fanout=8)        0.508   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_16
    SLICE_X5Y4.Y         Tilo                  0.648   VGA_Green<0>
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o15
    SLICE_X7Y5.G2        net (fanout=4)        0.483   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o15
    SLICE_X7Y5.Y         Tilo                  0.648   Inst_DVI/TDMS_encoder_green/encoded<9>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT111
    SLICE_X2Y13.F2       net (fanout=8)        1.574   Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT11
    SLICE_X2Y13.CLK      Tfck                  0.802   Inst_DVI/TDMS_encoder_green/encoded<2>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT31
                                                       Inst_DVI/TDMS_encoder_green/encoded_2
    -------------------------------------------------  ---------------------------
    Total                                     16.961ns (8.915ns logic, 8.046ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/green_d_0 (FF)
  Destination:          Inst_DVI/TDMS_encoder_green/encoded_2 (FF)
  Requirement:          18.518ns
  Data Path Delay:      16.907ns (Levels of Logic = 12)
  Clock Path Skew:      -0.159ns (0.254 - 0.413)
  Source Clock:         Clock54M rising at 0.000ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/green_d_0 to Inst_DVI/TDMS_encoder_green/encoded_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y5.YQ        Tcko                  0.676   Inst_DVI/green_d<0>
                                                       Inst_DVI/green_d_0
    SLICE_X0Y11.F1       net (fanout=13)       1.751   Inst_DVI/green_d<0>
    SLICE_X0Y11.X        Tilo                  0.692   Inst_yuv_to_rgb/VideoOut_PixelG<2>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut<1>_SW1
    SLICE_X0Y10.G3       net (fanout=1)        0.619   N207
    SLICE_X0Y10.Y        Tilo                  0.707   Inst_yuv_to_rgb/VideoOut_PixelG<3>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut<1>
    SLICE_X0Y13.F2       net (fanout=2)        0.360   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut<1>
    SLICE_X0Y13.X        Tilo                  0.692   Inst_yuv_to_rgb/VideoOut_PixelG<4>
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X2Y10.G4       net (fanout=14)       0.651   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X2Y10.Y        Tilo                  0.707   Inst_DVI/TDMS_encoder_green/data_word<2>
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X2Y10.F4       net (fanout=11)       0.154   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X2Y10.X        Tilo                  0.692   Inst_DVI/TDMS_encoder_green/data_word<2>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_data_word31
    SLICE_X3Y7.F2        net (fanout=3)        0.732   Inst_DVI/TDMS_encoder_green/data_word<2>
    SLICE_X3Y7.X         Tilo                  0.643   VGA_Green<1>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd3_cy<0>11
    SLICE_X3Y6.G3        net (fanout=2)        0.424   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd3_cy<0>
    SLICE_X3Y6.Y         Tilo                  0.648   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_cy<1>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut<1>1
    SLICE_X5Y6.G2        net (fanout=2)        0.414   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut<1>
    SLICE_X5Y6.Y         Tilo                  0.648   VGA_Green<5>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X3Y5.G4        net (fanout=2)        0.386   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut<1>
    SLICE_X3Y5.Y         Tilo                  0.648   Inst_DVI/TDMS_encoder_green/Madd_GND_14_o_data_word_disparity[3]_add_30_OUT_cy<1>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_xor<1>11
    SLICE_X5Y4.G3        net (fanout=8)        0.508   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_16
    SLICE_X5Y4.Y         Tilo                  0.648   VGA_Green<0>
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o15
    SLICE_X7Y5.G2        net (fanout=4)        0.483   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o15
    SLICE_X7Y5.Y         Tilo                  0.648   Inst_DVI/TDMS_encoder_green/encoded<9>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT111
    SLICE_X2Y13.F2       net (fanout=8)        1.574   Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT11
    SLICE_X2Y13.CLK      Tfck                  0.802   Inst_DVI/TDMS_encoder_green/encoded<2>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT31
                                                       Inst_DVI/TDMS_encoder_green/encoded_2
    -------------------------------------------------  ---------------------------
    Total                                     16.907ns (8.851ns logic, 8.056ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/green_d_0 (FF)
  Destination:          Inst_DVI/TDMS_encoder_green/encoded_2 (FF)
  Requirement:          18.518ns
  Data Path Delay:      16.712ns (Levels of Logic = 12)
  Clock Path Skew:      -0.159ns (0.254 - 0.413)
  Source Clock:         Clock54M rising at 0.000ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/green_d_0 to Inst_DVI/TDMS_encoder_green/encoded_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y5.YQ        Tcko                  0.676   Inst_DVI/green_d<0>
                                                       Inst_DVI/green_d_0
    SLICE_X0Y11.F1       net (fanout=13)       1.751   Inst_DVI/green_d<0>
    SLICE_X0Y11.X        Tilo                  0.692   Inst_yuv_to_rgb/VideoOut_PixelG<2>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut<1>_SW1
    SLICE_X0Y10.G3       net (fanout=1)        0.619   N207
    SLICE_X0Y10.Y        Tilo                  0.707   Inst_yuv_to_rgb/VideoOut_PixelG<3>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut<1>
    SLICE_X0Y13.F2       net (fanout=2)        0.360   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd2_lut<1>
    SLICE_X0Y13.X        Tilo                  0.692   Inst_yuv_to_rgb/VideoOut_PixelG<4>
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X2Y10.G4       net (fanout=14)       0.651   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X2Y10.Y        Tilo                  0.707   Inst_DVI/TDMS_encoder_green/data_word<2>
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X2Y10.F4       net (fanout=11)       0.154   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X2Y10.X        Tilo                  0.692   Inst_DVI/TDMS_encoder_green/data_word<2>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_data_word31
    SLICE_X3Y7.G2        net (fanout=3)        0.714   Inst_DVI/TDMS_encoder_green/data_word<2>
    SLICE_X3Y7.Y         Tilo                  0.648   VGA_Green<1>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd3_xor<0>11
    SLICE_X2Y6.G1        net (fanout=3)        0.241   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_03
    SLICE_X2Y6.Y         Tilo                  0.707   N92
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut<0>1
    SLICE_X5Y6.G1        net (fanout=5)        0.605   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut<0>
    SLICE_X5Y6.Y         Tilo                  0.648   VGA_Green<5>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X5Y6.F3        net (fanout=2)        0.077   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut<1>
    SLICE_X5Y6.X         Tilo                  0.643   VGA_Green<5>
                                                       Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_cy<1>11
    SLICE_X5Y4.G1        net (fanout=10)       0.573   Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_cy<1>
    SLICE_X5Y4.Y         Tilo                  0.648   VGA_Green<0>
                                                       Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o15
    SLICE_X7Y5.G2        net (fanout=4)        0.483   Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o15
    SLICE_X7Y5.Y         Tilo                  0.648   Inst_DVI/TDMS_encoder_green/encoded<9>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT111
    SLICE_X2Y13.F2       net (fanout=8)        1.574   Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT11
    SLICE_X2Y13.CLK      Tfck                  0.802   Inst_DVI/TDMS_encoder_green/encoded<2>
                                                       Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT31
                                                       Inst_DVI/TDMS_encoder_green/encoded_2
    -------------------------------------------------  ---------------------------
    Total                                     16.712ns (8.910ns logic, 7.802ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/TDMS_encoder_blue/dc_bias_3 (SLICE_X21Y1.F2), 6729 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/blue_d_6 (FF)
  Destination:          Inst_DVI/TDMS_encoder_blue/dc_bias_3 (FF)
  Requirement:          18.518ns
  Data Path Delay:      16.886ns (Levels of Logic = 13)
  Clock Path Skew:      -0.018ns (0.383 - 0.401)
  Source Clock:         Clock54M rising at 0.000ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/blue_d_6 to Inst_DVI/TDMS_encoder_blue/dc_bias_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.XQ       Tcko                  0.631   Inst_DVI/blue_d<6>
                                                       Inst_DVI/blue_d_6
    SLICE_X20Y11.G1      net (fanout=4)        1.406   Inst_DVI/blue_d<6>
    SLICE_X20Y11.Y       Tilo                  0.707   Inst_DVI/subpacket2_odd<3>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>1_SW0
    SLICE_X20Y13.G1      net (fanout=1)        0.449   N217
    SLICE_X20Y13.Y       Tilo                  0.707   Inst_DVI/left_buffer<1>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X20Y13.F3      net (fanout=3)        0.127   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X20Y13.X       Tilo                  0.692   Inst_DVI/left_buffer<1>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71_SW0
    SLICE_X20Y10.F2      net (fanout=1)        0.351   N113
    SLICE_X20Y10.X       Tilo                  0.692   Inst_DVI/hsync_delay<1>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71
    SLICE_X20Y8.G1       net (fanout=14)       0.490   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71
    SLICE_X20Y8.Y        Tilo                  0.707   Inst_DVI/shift_blue_5_BRB2
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X19Y8.G1       net (fanout=10)       0.632   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X19Y8.Y        Tilo                  0.648   Inst_DVI/left_buffer<5>
                                                       Inst_DVI/TDMS_encoder_blue/Mmux_data_word71
    SLICE_X22Y6.F2       net (fanout=3)        0.695   Inst_DVI/TDMS_encoder_blue/data_word<6>
    SLICE_X22Y6.X        Tilo                  0.692   Inst_DVI/shift_blue_6_BRB2
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut<1>1
    SLICE_X18Y6.G1       net (fanout=3)        0.521   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut<1>
    SLICE_X18Y6.Y        Tilo                  0.707   VGA_Blue<5>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X19Y4.G4       net (fanout=2)        1.206   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_lut<1>
    SLICE_X19Y4.Y        Tilo                  0.648   Inst_yuv_to_rgb/VideoOut_PixelB<3>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_xor<1>11
    SLICE_X18Y5.F2       net (fanout=8)        0.269   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd_16
    SLICE_X18Y5.X        Tilo                  0.692   Inst_yuv_to_rgb/VideoOut_PixelB<0>
                                                       Inst_DVI/TDMS_encoder_blue/Msub_GND_14_o_GND_14_o_sub_29_OUT<3:0>_cy<1>11
    SLICE_X22Y1.F2       net (fanout=1)        0.607   Inst_DVI/TDMS_encoder_blue/Msub_GND_14_o_GND_14_o_sub_29_OUT<3:0>_cy<1>
    SLICE_X22Y1.X        Tilo                  0.692   N199
                                                       Inst_DVI/TDMS_encoder_blue/Eqn_360_SW1
    SLICE_X22Y0.F2       net (fanout=1)        0.074   N199
    SLICE_X22Y0.X        Tilo                  0.692   Inst_DVI/blank_delay<0>
                                                       Inst_DVI/TDMS_encoder_blue/Eqn_360
    SLICE_X21Y1.F2       net (fanout=1)        0.430   Inst_DVI/TDMS_encoder_blue/Eqn_360
    SLICE_X21Y1.CLK      Tfck                  0.722   Inst_DVI/TDMS_encoder_blue/dc_bias<3>
                                                       Inst_DVI/TDMS_encoder_blue/Eqn_3109
                                                       Inst_DVI/TDMS_encoder_blue/dc_bias_3
    -------------------------------------------------  ---------------------------
    Total                                     16.886ns (9.629ns logic, 7.257ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/blue_d_6 (FF)
  Destination:          Inst_DVI/TDMS_encoder_blue/dc_bias_3 (FF)
  Requirement:          18.518ns
  Data Path Delay:      16.603ns (Levels of Logic = 13)
  Clock Path Skew:      -0.018ns (0.383 - 0.401)
  Source Clock:         Clock54M rising at 0.000ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/blue_d_6 to Inst_DVI/TDMS_encoder_blue/dc_bias_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.XQ       Tcko                  0.631   Inst_DVI/blue_d<6>
                                                       Inst_DVI/blue_d_6
    SLICE_X20Y11.G1      net (fanout=4)        1.406   Inst_DVI/blue_d<6>
    SLICE_X20Y11.Y       Tilo                  0.707   Inst_DVI/subpacket2_odd<3>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>1_SW0
    SLICE_X20Y13.G1      net (fanout=1)        0.449   N217
    SLICE_X20Y13.Y       Tilo                  0.707   Inst_DVI/left_buffer<1>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X20Y12.G3      net (fanout=3)        0.128   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X20Y12.Y       Tilo                  0.707   Inst_DVI/subpacket4_even<4>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o21
    SLICE_X21Y13.F1      net (fanout=1)        0.173   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o2
    SLICE_X21Y13.X       Tilo                  0.643   Inst_DVI/left_buffer<3>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X20Y8.G4       net (fanout=14)       0.418   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X20Y8.Y        Tilo                  0.707   Inst_DVI/shift_blue_5_BRB2
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X19Y8.G1       net (fanout=10)       0.632   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X19Y8.Y        Tilo                  0.648   Inst_DVI/left_buffer<5>
                                                       Inst_DVI/TDMS_encoder_blue/Mmux_data_word71
    SLICE_X22Y6.F2       net (fanout=3)        0.695   Inst_DVI/TDMS_encoder_blue/data_word<6>
    SLICE_X22Y6.X        Tilo                  0.692   Inst_DVI/shift_blue_6_BRB2
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut<1>1
    SLICE_X18Y6.G1       net (fanout=3)        0.521   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut<1>
    SLICE_X18Y6.Y        Tilo                  0.707   VGA_Blue<5>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X19Y4.G4       net (fanout=2)        1.206   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_lut<1>
    SLICE_X19Y4.Y        Tilo                  0.648   Inst_yuv_to_rgb/VideoOut_PixelB<3>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_xor<1>11
    SLICE_X18Y5.F2       net (fanout=8)        0.269   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd_16
    SLICE_X18Y5.X        Tilo                  0.692   Inst_yuv_to_rgb/VideoOut_PixelB<0>
                                                       Inst_DVI/TDMS_encoder_blue/Msub_GND_14_o_GND_14_o_sub_29_OUT<3:0>_cy<1>11
    SLICE_X22Y1.F2       net (fanout=1)        0.607   Inst_DVI/TDMS_encoder_blue/Msub_GND_14_o_GND_14_o_sub_29_OUT<3:0>_cy<1>
    SLICE_X22Y1.X        Tilo                  0.692   N199
                                                       Inst_DVI/TDMS_encoder_blue/Eqn_360_SW1
    SLICE_X22Y0.F2       net (fanout=1)        0.074   N199
    SLICE_X22Y0.X        Tilo                  0.692   Inst_DVI/blank_delay<0>
                                                       Inst_DVI/TDMS_encoder_blue/Eqn_360
    SLICE_X21Y1.F2       net (fanout=1)        0.430   Inst_DVI/TDMS_encoder_blue/Eqn_360
    SLICE_X21Y1.CLK      Tfck                  0.722   Inst_DVI/TDMS_encoder_blue/dc_bias<3>
                                                       Inst_DVI/TDMS_encoder_blue/Eqn_3109
                                                       Inst_DVI/TDMS_encoder_blue/dc_bias_3
    -------------------------------------------------  ---------------------------
    Total                                     16.603ns (9.595ns logic, 7.008ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/blue_d_6 (FF)
  Destination:          Inst_DVI/TDMS_encoder_blue/dc_bias_3 (FF)
  Requirement:          18.518ns
  Data Path Delay:      16.476ns (Levels of Logic = 13)
  Clock Path Skew:      -0.018ns (0.383 - 0.401)
  Source Clock:         Clock54M rising at 0.000ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/blue_d_6 to Inst_DVI/TDMS_encoder_blue/dc_bias_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.XQ       Tcko                  0.631   Inst_DVI/blue_d<6>
                                                       Inst_DVI/blue_d_6
    SLICE_X20Y11.G1      net (fanout=4)        1.406   Inst_DVI/blue_d<6>
    SLICE_X20Y11.Y       Tilo                  0.707   Inst_DVI/subpacket2_odd<3>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>1_SW0
    SLICE_X20Y13.G1      net (fanout=1)        0.449   N217
    SLICE_X20Y13.Y       Tilo                  0.707   Inst_DVI/left_buffer<1>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X21Y13.G2      net (fanout=3)        0.189   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X21Y13.Y       Tilo                  0.648   Inst_DVI/left_buffer<3>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o17
    SLICE_X21Y13.F4      net (fanout=1)        0.044   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o17/O
    SLICE_X21Y13.X       Tilo                  0.643   Inst_DVI/left_buffer<3>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X20Y8.G4       net (fanout=14)       0.418   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X20Y8.Y        Tilo                  0.707   Inst_DVI/shift_blue_5_BRB2
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X19Y8.G1       net (fanout=10)       0.632   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X19Y8.Y        Tilo                  0.648   Inst_DVI/left_buffer<5>
                                                       Inst_DVI/TDMS_encoder_blue/Mmux_data_word71
    SLICE_X22Y6.F2       net (fanout=3)        0.695   Inst_DVI/TDMS_encoder_blue/data_word<6>
    SLICE_X22Y6.X        Tilo                  0.692   Inst_DVI/shift_blue_6_BRB2
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut<1>1
    SLICE_X18Y6.G1       net (fanout=3)        0.521   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut<1>
    SLICE_X18Y6.Y        Tilo                  0.707   VGA_Blue<5>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X19Y4.G4       net (fanout=2)        1.206   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_lut<1>
    SLICE_X19Y4.Y        Tilo                  0.648   Inst_yuv_to_rgb/VideoOut_PixelB<3>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_xor<1>11
    SLICE_X18Y5.F2       net (fanout=8)        0.269   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd_16
    SLICE_X18Y5.X        Tilo                  0.692   Inst_yuv_to_rgb/VideoOut_PixelB<0>
                                                       Inst_DVI/TDMS_encoder_blue/Msub_GND_14_o_GND_14_o_sub_29_OUT<3:0>_cy<1>11
    SLICE_X22Y1.F2       net (fanout=1)        0.607   Inst_DVI/TDMS_encoder_blue/Msub_GND_14_o_GND_14_o_sub_29_OUT<3:0>_cy<1>
    SLICE_X22Y1.X        Tilo                  0.692   N199
                                                       Inst_DVI/TDMS_encoder_blue/Eqn_360_SW1
    SLICE_X22Y0.F2       net (fanout=1)        0.074   N199
    SLICE_X22Y0.X        Tilo                  0.692   Inst_DVI/blank_delay<0>
                                                       Inst_DVI/TDMS_encoder_blue/Eqn_360
    SLICE_X21Y1.F2       net (fanout=1)        0.430   Inst_DVI/TDMS_encoder_blue/Eqn_360
    SLICE_X21Y1.CLK      Tfck                  0.722   Inst_DVI/TDMS_encoder_blue/dc_bias<3>
                                                       Inst_DVI/TDMS_encoder_blue/Eqn_3109
                                                       Inst_DVI/TDMS_encoder_blue/dc_bias_3
    -------------------------------------------------  ---------------------------
    Total                                     16.476ns (9.536ns logic, 6.940ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/TDMS_encoder_blue/encoded_4 (SLICE_X22Y8.F1), 6544 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/blue_d_6 (FF)
  Destination:          Inst_DVI/TDMS_encoder_blue/encoded_4 (FF)
  Requirement:          18.518ns
  Data Path Delay:      16.795ns (Levels of Logic = 12)
  Clock Path Skew:      -0.083ns (0.318 - 0.401)
  Source Clock:         Clock54M rising at 0.000ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/blue_d_6 to Inst_DVI/TDMS_encoder_blue/encoded_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.XQ       Tcko                  0.631   Inst_DVI/blue_d<6>
                                                       Inst_DVI/blue_d_6
    SLICE_X20Y11.G1      net (fanout=4)        1.406   Inst_DVI/blue_d<6>
    SLICE_X20Y11.Y       Tilo                  0.707   Inst_DVI/subpacket2_odd<3>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>1_SW0
    SLICE_X20Y13.G1      net (fanout=1)        0.449   N217
    SLICE_X20Y13.Y       Tilo                  0.707   Inst_DVI/left_buffer<1>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X20Y13.F3      net (fanout=3)        0.127   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X20Y13.X       Tilo                  0.692   Inst_DVI/left_buffer<1>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71_SW0
    SLICE_X20Y10.F2      net (fanout=1)        0.351   N113
    SLICE_X20Y10.X       Tilo                  0.692   Inst_DVI/hsync_delay<1>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71
    SLICE_X20Y8.G1       net (fanout=14)       0.490   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71
    SLICE_X20Y8.Y        Tilo                  0.707   Inst_DVI/shift_blue_5_BRB2
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X19Y8.G1       net (fanout=10)       0.632   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X19Y8.Y        Tilo                  0.648   Inst_DVI/left_buffer<5>
                                                       Inst_DVI/TDMS_encoder_blue/Mmux_data_word71
    SLICE_X22Y6.F2       net (fanout=3)        0.695   Inst_DVI/TDMS_encoder_blue/data_word<6>
    SLICE_X22Y6.X        Tilo                  0.692   Inst_DVI/shift_blue_6_BRB2
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut<1>1
    SLICE_X18Y6.G1       net (fanout=3)        0.521   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut<1>
    SLICE_X18Y6.Y        Tilo                  0.707   VGA_Blue<5>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X19Y4.G4       net (fanout=2)        1.206   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_lut<1>
    SLICE_X19Y4.Y        Tilo                  0.648   Inst_yuv_to_rgb/VideoOut_PixelB<3>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_xor<1>11
    SLICE_X19Y2.G4       net (fanout=8)        0.547   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd_16
    SLICE_X19Y2.Y        Tilo                  0.648   VGA_Blue<1>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_6_o15
    SLICE_X21Y3.G3       net (fanout=2)        0.419   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_6_o15
    SLICE_X21Y3.Y        Tilo                  0.648   Inst_DVI/TDMS_encoder_blue/encoded<9>
                                                       Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT111
    SLICE_X22Y8.F1       net (fanout=8)        1.023   Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT11
    SLICE_X22Y8.CLK      Tfck                  0.802   Inst_DVI/TDMS_encoder_blue/encoded<4>
                                                       Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT51
                                                       Inst_DVI/TDMS_encoder_blue/encoded_4
    -------------------------------------------------  ---------------------------
    Total                                     16.795ns (8.929ns logic, 7.866ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/blue_d_6 (FF)
  Destination:          Inst_DVI/TDMS_encoder_blue/encoded_4 (FF)
  Requirement:          18.518ns
  Data Path Delay:      16.512ns (Levels of Logic = 12)
  Clock Path Skew:      -0.083ns (0.318 - 0.401)
  Source Clock:         Clock54M rising at 0.000ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/blue_d_6 to Inst_DVI/TDMS_encoder_blue/encoded_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.XQ       Tcko                  0.631   Inst_DVI/blue_d<6>
                                                       Inst_DVI/blue_d_6
    SLICE_X20Y11.G1      net (fanout=4)        1.406   Inst_DVI/blue_d<6>
    SLICE_X20Y11.Y       Tilo                  0.707   Inst_DVI/subpacket2_odd<3>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>1_SW0
    SLICE_X20Y13.G1      net (fanout=1)        0.449   N217
    SLICE_X20Y13.Y       Tilo                  0.707   Inst_DVI/left_buffer<1>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X20Y12.G3      net (fanout=3)        0.128   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X20Y12.Y       Tilo                  0.707   Inst_DVI/subpacket4_even<4>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o21
    SLICE_X21Y13.F1      net (fanout=1)        0.173   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o2
    SLICE_X21Y13.X       Tilo                  0.643   Inst_DVI/left_buffer<3>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X20Y8.G4       net (fanout=14)       0.418   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o33
    SLICE_X20Y8.Y        Tilo                  0.707   Inst_DVI/shift_blue_5_BRB2
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X19Y8.G1       net (fanout=10)       0.632   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X19Y8.Y        Tilo                  0.648   Inst_DVI/left_buffer<5>
                                                       Inst_DVI/TDMS_encoder_blue/Mmux_data_word71
    SLICE_X22Y6.F2       net (fanout=3)        0.695   Inst_DVI/TDMS_encoder_blue/data_word<6>
    SLICE_X22Y6.X        Tilo                  0.692   Inst_DVI/shift_blue_6_BRB2
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut<1>1
    SLICE_X18Y6.G1       net (fanout=3)        0.521   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut<1>
    SLICE_X18Y6.Y        Tilo                  0.707   VGA_Blue<5>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X19Y4.G4       net (fanout=2)        1.206   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_lut<1>
    SLICE_X19Y4.Y        Tilo                  0.648   Inst_yuv_to_rgb/VideoOut_PixelB<3>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_xor<1>11
    SLICE_X19Y2.G4       net (fanout=8)        0.547   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd_16
    SLICE_X19Y2.Y        Tilo                  0.648   VGA_Blue<1>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_6_o15
    SLICE_X21Y3.G3       net (fanout=2)        0.419   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_6_o15
    SLICE_X21Y3.Y        Tilo                  0.648   Inst_DVI/TDMS_encoder_blue/encoded<9>
                                                       Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT111
    SLICE_X22Y8.F1       net (fanout=8)        1.023   Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT11
    SLICE_X22Y8.CLK      Tfck                  0.802   Inst_DVI/TDMS_encoder_blue/encoded<4>
                                                       Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT51
                                                       Inst_DVI/TDMS_encoder_blue/encoded_4
    -------------------------------------------------  ---------------------------
    Total                                     16.512ns (8.895ns logic, 7.617ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/blue_d_4 (FF)
  Destination:          Inst_DVI/TDMS_encoder_blue/encoded_4 (FF)
  Requirement:          18.518ns
  Data Path Delay:      16.389ns (Levels of Logic = 12)
  Clock Path Skew:      -0.109ns (0.318 - 0.427)
  Source Clock:         Clock54M rising at 0.000ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/blue_d_4 to Inst_DVI/TDMS_encoder_blue/encoded_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y4.YQ       Tcko                  0.676   Inst_DVI/vsync_d
                                                       Inst_DVI/blue_d_4
    SLICE_X20Y11.G4      net (fanout=5)        0.955   Inst_DVI/blue_d<4>
    SLICE_X20Y11.Y       Tilo                  0.707   Inst_DVI/subpacket2_odd<3>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>1_SW0
    SLICE_X20Y13.G1      net (fanout=1)        0.449   N217
    SLICE_X20Y13.Y       Tilo                  0.707   Inst_DVI/left_buffer<1>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X20Y13.F3      net (fanout=3)        0.127   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X20Y13.X       Tilo                  0.692   Inst_DVI/left_buffer<1>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71_SW0
    SLICE_X20Y10.F2      net (fanout=1)        0.351   N113
    SLICE_X20Y10.X       Tilo                  0.692   Inst_DVI/hsync_delay<1>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71
    SLICE_X20Y8.G1       net (fanout=14)       0.490   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o71
    SLICE_X20Y8.Y        Tilo                  0.707   Inst_DVI/shift_blue_5_BRB2
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X19Y8.G1       net (fanout=10)       0.632   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_5_o79
    SLICE_X19Y8.Y        Tilo                  0.648   Inst_DVI/left_buffer<5>
                                                       Inst_DVI/TDMS_encoder_blue/Mmux_data_word71
    SLICE_X22Y6.F2       net (fanout=3)        0.695   Inst_DVI/TDMS_encoder_blue/data_word<6>
    SLICE_X22Y6.X        Tilo                  0.692   Inst_DVI/shift_blue_6_BRB2
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut<1>1
    SLICE_X18Y6.G1       net (fanout=3)        0.521   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_lut<1>
    SLICE_X18Y6.Y        Tilo                  0.707   VGA_Blue<5>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd5_xor<1>11
    SLICE_X19Y4.G4       net (fanout=2)        1.206   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_lut<1>
    SLICE_X19Y4.Y        Tilo                  0.648   Inst_yuv_to_rgb/VideoOut_PixelB<3>
                                                       Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd6_xor<1>11
    SLICE_X19Y2.G4       net (fanout=8)        0.547   Inst_DVI/TDMS_encoder_blue/ADDERTREE_INTERNAL_Madd_16
    SLICE_X19Y2.Y        Tilo                  0.648   VGA_Blue<1>
                                                       Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_6_o15
    SLICE_X21Y3.G3       net (fanout=2)        0.419   Inst_DVI/TDMS_encoder_blue/GND_14_o_GND_14_o_OR_6_o15
    SLICE_X21Y3.Y        Tilo                  0.648   Inst_DVI/TDMS_encoder_blue/encoded<9>
                                                       Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT111
    SLICE_X22Y8.F1       net (fanout=8)        1.023   Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT11
    SLICE_X22Y8.CLK      Tfck                  0.802   Inst_DVI/TDMS_encoder_blue/encoded<4>
                                                       Inst_DVI/TDMS_encoder_blue/Mmux_dc_bias[3]_c[1]_mux_34_OUT51
                                                       Inst_DVI/TDMS_encoder_blue/encoded_4
    -------------------------------------------------  ---------------------------
    Total                                     16.389ns (8.974ns logic, 7.415ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_ClockGen_dcm_clk2x = PERIOD TIMEGRP "Inst_ClockGen_dcm_clk2x"
        TS_CLOCK_54 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVI/Mshreg_right_en_sync_1 (SLICE_X4Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Audio/Inst_I2SDec/RightEnable (FF)
  Destination:          Inst_DVI/Mshreg_right_en_sync_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.364ns (1.232 - 0.868)
  Source Clock:         ClockAudio rising at 18.518ns
  Destination Clock:    Clock54M rising at 18.518ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_Audio/Inst_I2SDec/RightEnable to Inst_DVI/Mshreg_right_en_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y30.YQ       Tcko                  0.541   Inst_Audio/Inst_I2SDec/RightEnable
                                                       Inst_Audio/Inst_I2SDec/RightEnable
    SLICE_X4Y30.BY       net (fanout=1)        0.361   Inst_Audio/Inst_I2SDec/RightEnable
    SLICE_X4Y30.CLK      Tdh         (-Th)     0.126   Inst_DVI/right_enable
                                                       Inst_DVI/Mshreg_right_en_sync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.415ns logic, 0.361ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/Mshreg_red_d_7 (SLICE_X8Y3.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_Red_7 (FF)
  Destination:          Inst_DVI/Mshreg_red_d_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.670ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.151 - 0.116)
  Source Clock:         Clock54M rising at 0.000ns
  Destination Clock:    Clock54M rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VGA_Red_7 to Inst_DVI/Mshreg_red_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y4.YQ        Tcko                  0.464   VGA_Red<6>
                                                       VGA_Red_7
    SLICE_X8Y3.BY        net (fanout=1)        0.332   VGA_Red<7>
    SLICE_X8Y3.CLK       Tdh         (-Th)     0.126   Inst_DVI/red_d<7>
                                                       Inst_DVI/Mshreg_red_d_7
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.338ns logic, 0.332ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/Mshreg_green_d_1 (SLICE_X2Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.641ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_Green_1 (FF)
  Destination:          Inst_DVI/Mshreg_green_d_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.081 - 0.063)
  Source Clock:         Clock54M rising at 0.000ns
  Destination Clock:    Clock54M rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VGA_Green_1 to Inst_DVI/Mshreg_green_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y7.XQ        Tcko                  0.473   VGA_Green<1>
                                                       VGA_Green_1
    SLICE_X2Y4.BX        net (fanout=1)        0.332   VGA_Green<1>
    SLICE_X2Y4.CLK       Tdh         (-Th)     0.146   Inst_DVI/green_d<1>
                                                       Inst_DVI/Mshreg_green_d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.327ns logic, 0.332ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_ClockGen_dcm_clk2x = PERIOD TIMEGRP "Inst_ClockGen_dcm_clk2x"
        TS_CLOCK_54 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.342ns (period - min period limit)
  Period: 18.518ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKA)
  Physical resource: Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT/CLKA
  Logical resource: Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: Clock54M
--------------------------------------------------------------------------------
Slack: 15.342ns (period - min period limit)
  Period: 18.518ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKA)
  Physical resource: Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT/CLKA
  Logical resource: Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: Clock54M
--------------------------------------------------------------------------------
Slack: 16.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 18.518ns
  Low pulse: 9.259ns
  Low pulse limit: 1.007ns (Twpl)
  Physical resource: Inst_DVI/channel_status<0>/CLK
  Logical resource: Inst_DVI/Mshreg_channel_status_0_11/WS
  Location pin: SLICE_X22Y20.CLK
  Clock network: Clock54M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_ClockGen_dcm_clkfx = PERIOD TIMEGRP 
"Inst_ClockGen_dcm_clkfx"         TS_CLOCK_54 * 2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 184 paths analyzed, 112 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.539ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVI/shift_green_0 (SLICE_X10Y22.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/latched_green_0 (FF)
  Destination:          Inst_DVI/shift_green_0 (FF)
  Requirement:          3.704ns
  Data Path Delay:      3.102ns (Levels of Logic = 1)
  Clock Path Skew:      -0.168ns (0.890 - 1.058)
  Source Clock:         Clock54M rising at 18.518ns
  Destination Clock:    DVIClockP rising at 22.222ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/latched_green_0 to Inst_DVI/shift_green_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y14.XQ       Tcko                  0.591   Inst_DVI/latched_green<0>
                                                       Inst_DVI/latched_green_0
    SLICE_X10Y22.G1      net (fanout=1)        1.694   Inst_DVI/latched_green<0>
    SLICE_X10Y22.CLK     Tgck                  0.817   Inst_DVI/shift_clock<2>
                                                       Inst_DVI/Mmux_GND_9_o_latched_green[9]_mux_262_OUT11
                                                       Inst_DVI/shift_green_0
    -------------------------------------------------  ---------------------------
    Total                                      3.102ns (1.408ns logic, 1.694ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/shift_green_1 (SLICE_X13Y22.F4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/latched_green_1 (FF)
  Destination:          Inst_DVI/shift_green_1 (FF)
  Requirement:          3.704ns
  Data Path Delay:      2.950ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (0.880 - 1.070)
  Source Clock:         Clock54M rising at 18.518ns
  Destination Clock:    DVIClockP rising at 22.222ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/latched_green_1 to Inst_DVI/shift_green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y12.XQ       Tcko                  0.631   Inst_DVI/latched_green<1>
                                                       Inst_DVI/latched_green_1
    SLICE_X13Y22.F4      net (fanout=1)        1.597   Inst_DVI/latched_green<1>
    SLICE_X13Y22.CLK     Tfck                  0.722   Inst_DVI/shift_green<1>
                                                       Inst_DVI/Mmux_GND_9_o_latched_green[9]_mux_262_OUT21
                                                       Inst_DVI/shift_green_1
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.353ns logic, 1.597ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/shift_blue_1 (SLICE_X16Y22.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/latched_blue_1 (FF)
  Destination:          Inst_DVI/shift_blue_1 (FF)
  Requirement:          3.704ns
  Data Path Delay:      2.699ns (Levels of Logic = 1)
  Clock Path Skew:      -0.158ns (0.896 - 1.054)
  Source Clock:         Clock54M rising at 18.518ns
  Destination Clock:    DVIClockP rising at 22.222ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/latched_blue_1 to Inst_DVI/shift_blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.XQ      Tcko                  0.631   Inst_DVI/latched_blue<1>
                                                       Inst_DVI/latched_blue_1
    SLICE_X16Y22.G1      net (fanout=1)        1.251   Inst_DVI/latched_blue<1>
    SLICE_X16Y22.CLK     Tgck                  0.817   Inst_DVI/shift_clock<0>
                                                       Inst_DVI/Mmux_GND_9_o_latched_blue[9]_mux_263_OUT21
                                                       Inst_DVI/shift_blue_1
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (1.448ns logic, 1.251ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_ClockGen_dcm_clkfx = PERIOD TIMEGRP "Inst_ClockGen_dcm_clkfx"
        TS_CLOCK_54 * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF0 (P93.O1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.790ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVI/shift_red_0 (FF)
  Destination:          Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.851ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.280 - 0.219)
  Source Clock:         DVIClockP rising at 7.407ns
  Destination Clock:    DVIClockP rising at 7.407ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_DVI/shift_red_0 to Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y23.XQ      Tcko                  0.473   Inst_DVI/shift_red<0>
                                                       Inst_DVI/shift_red_0
    P93.O1               net (fanout=1)        0.390   Inst_DVI/shift_red<0>
    P93.OTCLK1           Tiocko      (-Th)     0.012   DVI_Red<0>
                                                       Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      0.851ns (0.461ns logic, 0.390ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0 (P94.O1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVI/shift_red_1 (FF)
  Destination:          Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.280 - 0.219)
  Source Clock:         DVIClockP rising at 7.407ns
  Destination Clock:    DVIClockP rising at 7.407ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_DVI/shift_red_1 to Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y23.XQ      Tcko                  0.505   Inst_DVI/shift_red<1>
                                                       Inst_DVI/shift_red_1
    P94.O1               net (fanout=1)        0.612   Inst_DVI/shift_red<1>
    P94.OTCLK1           Tiocko      (-Th)     0.012   DVI_Red<1>
                                                       Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.493ns logic, 0.612ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/shift_clock_4 (SLICE_X13Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVI/shift_clock_6 (FF)
  Destination:          Inst_DVI/shift_clock_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DVIClockP rising at 7.407ns
  Destination Clock:    DVIClockP rising at 7.407ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_DVI/shift_clock_6 to Inst_DVI/shift_clock_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.YQ      Tcko                  0.464   Inst_DVI/shift_clock<4>
                                                       Inst_DVI/shift_clock_6
    SLICE_X13Y23.BX      net (fanout=2)        0.498   Inst_DVI/shift_clock<6>
    SLICE_X13Y23.CLK     Tckdi       (-Th)    -0.089   Inst_DVI/shift_clock<4>
                                                       Inst_DVI/shift_clock_4
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.553ns logic, 0.498ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_ClockGen_dcm_clkfx = PERIOD TIMEGRP "Inst_ClockGen_dcm_clkfx"
        TS_CLOCK_54 * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.805ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.407ns
  Low pulse: 3.703ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: Inst_DVI/shift_blue<0>/CLK
  Logical resource: Inst_DVI/shift_blue_0/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: DVIClockP
--------------------------------------------------------------------------------
Slack: 5.805ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.407ns
  High pulse: 3.703ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: Inst_DVI/shift_blue<0>/CLK
  Logical resource: Inst_DVI/shift_blue_0/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: DVIClockP
--------------------------------------------------------------------------------
Slack: 5.805ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.407ns
  Low pulse: 3.703ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: Inst_DVI/shift_red_6_BRB1/CLK
  Logical resource: Inst_DVI/shift_red_6_BRB1/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: DVIClockP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_ClockGen_dcm_clkfx180 = PERIOD TIMEGRP 
"Inst_ClockGen_dcm_clkfx180"         TS_CLOCK_54 * 2.5 PHASE 3.7037037 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.766ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1 (P93.ODDRIN2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0 (FF)
  Destination:          Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1 (FF)
  Requirement:          3.703ns
  Data Path Delay:      1.617ns (Levels of Logic = 0)
  Clock Path Skew:      -0.266ns (0.865 - 1.131)
  Source Clock:         DVIClockP rising at 0.000ns
  Destination Clock:    DVIClockN rising at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0 to Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P94.ODDROUT1         Tiockddr              1.017   DVI_Red<1>
                                                       Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0
    P93.ODDRIN2          net (fanout=1)        0.050   Inst_DVI/ODDR2_red/ODDR2D1IN.Q
    P93.OTCLK2           Tioddrck              0.550   DVI_Red<0>
                                                       Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      1.617ns (1.567ns logic, 0.050ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1 (P77.ODDRIN2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0 (FF)
  Destination:          Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1 (FF)
  Requirement:          3.703ns
  Data Path Delay:      1.617ns (Levels of Logic = 0)
  Clock Path Skew:      -0.262ns (0.878 - 1.140)
  Source Clock:         DVIClockP rising at 0.000ns
  Destination Clock:    DVIClockN rising at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0 to Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.ODDROUT1         Tiockddr              1.017   DVI_Clock<1>
                                                       Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0
    P77.ODDRIN2          net (fanout=1)        0.050   Inst_DVI/ODDR2_clock/ODDR2D1IN.Q
    P77.OTCLK2           Tioddrck              0.550   DVI_Clock<0>
                                                       Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      1.617ns (1.567ns logic, 0.050ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1 (P88.ODDRIN2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0 (FF)
  Destination:          Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1 (FF)
  Requirement:          3.703ns
  Data Path Delay:      1.617ns (Levels of Logic = 0)
  Clock Path Skew:      -0.262ns (0.848 - 1.110)
  Source Clock:         DVIClockP rising at 0.000ns
  Destination Clock:    DVIClockN rising at 3.703ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0 to Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P89.ODDROUT1         Tiockddr              1.017   DVI_Green<1>
                                                       Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0
    P88.ODDRIN2          net (fanout=1)        0.050   Inst_DVI/ODDR2_green/ODDR2D1IN.Q
    P88.OTCLK2           Tioddrck              0.550   DVI_Green<0>
                                                       Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      1.617ns (1.567ns logic, 0.050ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_ClockGen_dcm_clkfx180 = PERIOD TIMEGRP "Inst_ClockGen_dcm_clkfx180"
        TS_CLOCK_54 * 2.5 PHASE 3.7037037 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1 (P77.ODDRIN2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0 (FF)
  Destination:          Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1 (FF)
  Requirement:          3.704ns
  Data Path Delay:      0.689ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (1.093 - 0.916)
  Source Clock:         DVIClockP rising at 7.407ns
  Destination Clock:    DVIClockN rising at 3.703ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0 to Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.ODDROUT1         Tiockddr              0.814   DVI_Clock<1>
                                                       Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0
    P77.ODDRIN2          net (fanout=1)        0.040   Inst_DVI/ODDR2_clock/ODDR2D1IN.Q
    P77.OTCLK2           Tiockddr    (-Th)     0.165   DVI_Clock<0>
                                                       Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.649ns logic, 0.040ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1 (P83.ODDRIN2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.219ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0 (FF)
  Destination:          Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1 (FF)
  Requirement:          3.704ns
  Data Path Delay:      0.689ns (Levels of Logic = 0)
  Clock Path Skew:      0.174ns (1.059 - 0.885)
  Source Clock:         DVIClockP rising at 7.407ns
  Destination Clock:    DVIClockN rising at 3.703ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0 to Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.ODDROUT1         Tiockddr              0.814   DVI_Blue<1>
                                                       Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0
    P83.ODDRIN2          net (fanout=1)        0.040   Inst_DVI/ODDR2_blue/ODDR2D1IN.Q
    P83.OTCLK2           Tiockddr    (-Th)     0.165   DVI_Blue<0>
                                                       Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.649ns logic, 0.040ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1 (P93.ODDRIN2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0 (FF)
  Destination:          Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1 (FF)
  Requirement:          3.704ns
  Data Path Delay:      0.689ns (Levels of Logic = 0)
  Clock Path Skew:      0.169ns (1.078 - 0.909)
  Source Clock:         DVIClockP rising at 7.407ns
  Destination Clock:    DVIClockN rising at 3.703ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0 to Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P94.ODDROUT1         Tiockddr              0.814   DVI_Red<1>
                                                       Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0
    P93.ODDRIN2          net (fanout=1)        0.040   Inst_DVI/ODDR2_red/ODDR2D1IN.Q
    P93.OTCLK2           Tiockddr    (-Th)     0.165   DVI_Red<0>
                                                       Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.649ns logic, 0.040ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_ClockGen_dcm_clkfx180 = PERIOD TIMEGRP "Inst_ClockGen_dcm_clkfx180"
        TS_CLOCK_54 * 2.5 PHASE 3.7037037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.925ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.407ns
  Low pulse: 3.703ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: DVI_Clock<0>/OTCLK2
  Logical resource: Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1/CK
  Location pin: P77.OTCLK2
  Clock network: DVIClockN
--------------------------------------------------------------------------------
Slack: 5.925ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.407ns
  High pulse: 3.703ns
  High pulse limit: 0.741ns (Twc)
  Physical resource: DVI_Clock<0>/OTCLK2
  Logical resource: Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1/CK
  Location pin: P77.OTCLK2
  Clock network: DVIClockN
--------------------------------------------------------------------------------
Slack: 5.925ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.407ns
  Low pulse: 3.703ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: DVI_Green<0>/OTCLK2
  Logical resource: Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1/CK
  Location pin: P88.OTCLK2
  Clock network: DVIClockN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<7>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.153ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_7 (P16.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.847ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<7> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_7 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 0)
  Clock Path Delay:     3.620ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<7> to Inst_GCVideo/current_cbcr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.ICLK1            Tiopickd              4.773   VData<7>
                                                       VData<7>
                                                       VData_7_IBUF
                                                       VData<7>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (4.773ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_cbcr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P16.ICLK1            net (fanout=550)      0.427   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.620ns (0.623ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.316ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<7> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.374ns (Levels of Logic = 3)
  Clock Path Delay:     3.690ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<7> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.I                Tiopi                 1.655   VData<7>
                                                       VData<7>
                                                       VData_7_IBUF
                                                       VData<7>.DELAY_ADJ
    SLICE_X1Y15.F1       net (fanout=2)        0.487   VData_7_IBUF
    SLICE_X1Y15.X        Tilo                  0.643   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y21.F1       net (fanout=1)        0.787   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y21.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      4.374ns (3.100ns logic, 1.274ns route)
                                                       (70.9% logic, 29.1% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y21.CLK      net (fanout=550)      0.497   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.623ns logic, 3.067ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0 (SLICE_X0Y7.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.139ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<7> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.561ns (Levels of Logic = 2)
  Clock Path Delay:     3.700ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<7> to Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.I                Tiopi                 1.655   VData<7>
                                                       VData<7>
                                                       VData_7_IBUF
                                                       VData<7>.DELAY_ADJ
    SLICE_X0Y7.BY        net (fanout=2)        0.731   VData_7_IBUF
    SLICE_X0Y7.CLK       Tds                   0.175   Inst_GCVideo/Video_PixelY_7_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (1.830ns logic, 0.731ns route)
                                                       (71.5% logic, 28.5% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y7.CLK       net (fanout=550)      0.507   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.700ns (0.623ns logic, 3.077ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<7>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0 (SLICE_X0Y7.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.355ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<7> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.889ns (Levels of Logic = 2)
  Clock Path Delay:     4.534ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<7> to Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.I                Tiopi                 1.431   VData<7>
                                                       VData<7>
                                                       VData_7_IBUF
                                                       VData<7>.DELAY_ADJ
    SLICE_X0Y7.BY        net (fanout=2)        0.584   VData_7_IBUF
    SLICE_X0Y7.CLK       Tdh         (-Th)     0.126   Inst_GCVideo/Video_PixelY_7_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      1.889ns (1.305ns logic, 0.584ns route)
                                                       (69.1% logic, 30.9% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y7.CLK       net (fanout=550)      0.597   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (0.724ns logic, 3.810ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_7 (P16.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.616ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<7> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_7 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 0)
  Clock Path Delay:     4.440ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<7> to Inst_GCVideo/current_cbcr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.ICLK1            Tioickpd    (-Th)    -3.056   VData<7>
                                                       VData<7>
                                                       VData_7_IBUF
                                                       VData<7>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (3.056ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P16.ICLK1            net (fanout=550)      0.503   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.440ns (0.724ns logic, 3.716ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.948ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<7> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.470ns (Levels of Logic = 3)
  Clock Path Delay:     4.522ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<7> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.I                Tiopi                 1.431   VData<7>
                                                       VData<7>
                                                       VData_7_IBUF
                                                       VData<7>.DELAY_ADJ
    SLICE_X1Y15.F1       net (fanout=2)        0.390   VData_7_IBUF
    SLICE_X1Y15.X        Tilo                  0.514   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y21.F1       net (fanout=1)        0.630   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y21.CLK      Tckf        (-Th)    -0.505   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (2.450ns logic, 1.020ns route)
                                                       (70.6% logic, 29.4% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y21.CLK      net (fanout=550)      0.585   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.724ns logic, 3.798ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<6>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.153ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_6 (P15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.847ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<6> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_6 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 0)
  Clock Path Delay:     3.620ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<6> to Inst_GCVideo/current_cbcr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.ICLK1            Tiopickd              4.773   VData<6>
                                                       VData<6>
                                                       VData_6_IBUF
                                                       VData<6>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_6
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (4.773ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_cbcr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P15.ICLK1            net (fanout=550)      0.427   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.620ns (0.623ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.424ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<6> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.266ns (Levels of Logic = 3)
  Clock Path Delay:     3.690ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<6> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.I                Tiopi                 1.655   VData<6>
                                                       VData<6>
                                                       VData_6_IBUF
                                                       VData<6>.DELAY_ADJ
    SLICE_X1Y15.F3       net (fanout=2)        0.379   VData_6_IBUF
    SLICE_X1Y15.X        Tilo                  0.643   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y21.F1       net (fanout=1)        0.787   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y21.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      4.266ns (3.100ns logic, 1.166ns route)
                                                       (72.7% logic, 27.3% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y21.CLK      net (fanout=550)      0.497   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.623ns logic, 3.067ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0 (SLICE_X4Y11.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.122ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<6> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.558ns (Levels of Logic = 2)
  Clock Path Delay:     3.680ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<6> to Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.I                Tiopi                 1.655   VData<6>
                                                       VData<6>
                                                       VData_6_IBUF
                                                       VData<6>.DELAY_ADJ
    SLICE_X4Y11.BY       net (fanout=2)        0.728   VData_6_IBUF
    SLICE_X4Y11.CLK      Tds                   0.175   Inst_GCVideo/Video_PixelY_1_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.558ns (1.830ns logic, 0.728ns route)
                                                       (71.5% logic, 28.5% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X4Y11.CLK      net (fanout=550)      0.487   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.680ns (0.623ns logic, 3.057ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<6>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0 (SLICE_X4Y11.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.376ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<6> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.887ns (Levels of Logic = 2)
  Clock Path Delay:     4.511ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<6> to Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.I                Tiopi                 1.431   VData<6>
                                                       VData<6>
                                                       VData_6_IBUF
                                                       VData<6>.DELAY_ADJ
    SLICE_X4Y11.BY       net (fanout=2)        0.582   VData_6_IBUF
    SLICE_X4Y11.CLK      Tdh         (-Th)     0.126   Inst_GCVideo/Video_PixelY_1_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (1.305ns logic, 0.582ns route)
                                                       (69.2% logic, 30.8% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X4Y11.CLK      net (fanout=550)      0.574   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (0.724ns logic, 3.787ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_6 (P15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.616ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<6> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_6 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 0)
  Clock Path Delay:     4.440ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<6> to Inst_GCVideo/current_cbcr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.ICLK1            Tioickpd    (-Th)    -3.056   VData<6>
                                                       VData<6>
                                                       VData_6_IBUF
                                                       VData<6>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_6
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (3.056ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P15.ICLK1            net (fanout=550)      0.503   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.440ns (0.724ns logic, 3.716ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.861ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<6> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.383ns (Levels of Logic = 3)
  Clock Path Delay:     4.522ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<6> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P15.I                Tiopi                 1.431   VData<6>
                                                       VData<6>
                                                       VData_6_IBUF
                                                       VData<6>.DELAY_ADJ
    SLICE_X1Y15.F3       net (fanout=2)        0.303   VData_6_IBUF
    SLICE_X1Y15.X        Tilo                  0.514   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y21.F1       net (fanout=1)        0.630   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y21.CLK      Tckf        (-Th)    -0.505   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (2.450ns logic, 0.933ns route)
                                                       (72.4% logic, 27.6% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y21.CLK      net (fanout=550)      0.585   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.724ns logic, 3.798ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<5>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.316ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.684ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<5> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      5.006ns (Levels of Logic = 3)
  Clock Path Delay:     3.690ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<5> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.I                Tiopi                 1.655   VData<5>
                                                       VData<5>
                                                       VData_5_IBUF
                                                       VData<5>.DELAY_ADJ
    SLICE_X1Y15.F2       net (fanout=3)        1.119   VData_5_IBUF
    SLICE_X1Y15.X        Tilo                  0.643   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y21.F1       net (fanout=1)        0.787   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y21.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      5.006ns (3.100ns logic, 1.906ns route)
                                                       (61.9% logic, 38.1% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y21.CLK      net (fanout=550)      0.497   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.623ns logic, 3.067ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_5 (P13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.855ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<5> (PAD)
  Destination:          Inst_GCVideo/current_flags_5 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 0)
  Clock Path Delay:     3.628ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<5> to Inst_GCVideo/current_flags_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.ICLK1            Tiopickd              4.773   VData<5>
                                                       VData<5>
                                                       VData_5_IBUF
                                                       VData<5>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_5
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (4.773ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_flags_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P13.ICLK1            net (fanout=550)      0.435   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.628ns (0.623ns logic, 3.005ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0 (SLICE_X0Y15.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.159ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<5> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 2)
  Clock Path Delay:     3.632ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<5> to Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.I                Tiopi                 1.655   VData<5>
                                                       VData<5>
                                                       VData_5_IBUF
                                                       VData<5>.DELAY_ADJ
    SLICE_X0Y15.BY       net (fanout=3)        1.643   VData_5_IBUF
    SLICE_X0Y15.CLK      Tds                   0.175   Inst_GCVideo/Video_PixelY_4_BRB1
                                                       Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (1.830ns logic, 1.643ns route)
                                                       (52.7% logic, 47.3% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y15.CLK      net (fanout=550)      0.439   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (0.623ns logic, 3.009ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<5>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_5 (SLICE_X0Y18.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.443ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<5> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_5 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.931ns (Levels of Logic = 1)
  Clock Path Delay:     4.488ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<5> to Inst_GCVideo/current_cbcr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.I                Tiopi                 1.431   VData<5>
                                                       VData<5>
                                                       VData_5_IBUF
                                                       VData<5>.DELAY_ADJ
    SLICE_X0Y18.BY       net (fanout=3)        0.327   VData_5_IBUF
    SLICE_X0Y18.CLK      Tckdi       (-Th)    -0.173   Inst_GCVideo/current_cbcr<4>
                                                       Inst_GCVideo/current_cbcr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (1.604ns logic, 0.327ns route)
                                                       (83.1% logic, 16.9% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y18.CLK      net (fanout=550)      0.551   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (0.724ns logic, 3.764ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0 (SLICE_X0Y15.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.166ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<5> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.619ns (Levels of Logic = 2)
  Clock Path Delay:     4.453ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<5> to Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.I                Tiopi                 1.431   VData<5>
                                                       VData<5>
                                                       VData_5_IBUF
                                                       VData<5>.DELAY_ADJ
    SLICE_X0Y15.BY       net (fanout=3)        1.314   VData_5_IBUF
    SLICE_X0Y15.CLK      Tdh         (-Th)     0.126   Inst_GCVideo/Video_PixelY_4_BRB1
                                                       Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.305ns logic, 1.314ns route)
                                                       (49.8% logic, 50.2% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y15.CLK      net (fanout=550)      0.516   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (0.724ns logic, 3.729ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_5 (P13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.607ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<5> (PAD)
  Destination:          Inst_GCVideo/current_flags_5 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 0)
  Clock Path Delay:     4.449ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<5> to Inst_GCVideo/current_flags_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.ICLK1            Tioickpd    (-Th)    -3.056   VData<5>
                                                       VData<5>
                                                       VData_5_IBUF
                                                       VData<5>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_5
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (3.056ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_flags_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P13.ICLK1            net (fanout=550)      0.512   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.449ns (0.724ns logic, 3.725ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<4>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.145ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_4 (P12.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.855ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<4> (PAD)
  Destination:          Inst_GCVideo/current_flags_4 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 0)
  Clock Path Delay:     3.628ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<4> to Inst_GCVideo/current_flags_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.ICLK1            Tiopickd              4.773   VData<4>
                                                       VData<4>
                                                       VData_4_IBUF
                                                       VData<4>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_4
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (4.773ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_flags_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P12.ICLK1            net (fanout=550)      0.435   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.628ns (0.623ns logic, 3.005ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.187ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<4> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.503ns (Levels of Logic = 3)
  Clock Path Delay:     3.690ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<4> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 1.655   VData<4>
                                                       VData<4>
                                                       VData_4_IBUF
                                                       VData<4>.DELAY_ADJ
    SLICE_X1Y15.F4       net (fanout=3)        0.616   VData_4_IBUF
    SLICE_X1Y15.X        Tilo                  0.643   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y21.F1       net (fanout=1)        0.787   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>6
    SLICE_X0Y21.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      4.503ns (3.100ns logic, 1.403ns route)
                                                       (68.8% logic, 31.2% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y21.CLK      net (fanout=550)      0.497   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.623ns logic, 3.067ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1 (SLICE_X0Y15.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.067ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<4> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.565ns (Levels of Logic = 2)
  Clock Path Delay:     3.632ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<4> to Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 1.655   VData<4>
                                                       VData<4>
                                                       VData_4_IBUF
                                                       VData<4>.DELAY_ADJ
    SLICE_X0Y15.BX       net (fanout=3)        0.760   VData_4_IBUF
    SLICE_X0Y15.CLK      Tds                   0.150   Inst_GCVideo/Video_PixelY_4_BRB1
                                                       Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.565ns (1.805ns logic, 0.760ns route)
                                                       (70.4% logic, 29.6% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y15.CLK      net (fanout=550)      0.439   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (0.623ns logic, 3.009ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<4>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1 (SLICE_X0Y15.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.440ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<4> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.893ns (Levels of Logic = 2)
  Clock Path Delay:     4.453ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<4> to Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 1.431   VData<4>
                                                       VData<4>
                                                       VData_4_IBUF
                                                       VData<4>.DELAY_ADJ
    SLICE_X0Y15.BX       net (fanout=3)        0.608   VData_4_IBUF
    SLICE_X0Y15.CLK      Tdh         (-Th)     0.146   Inst_GCVideo/Video_PixelY_4_BRB1
                                                       Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (1.285ns logic, 0.608ns route)
                                                       (67.9% logic, 32.1% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y15.CLK      net (fanout=550)      0.516   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (0.724ns logic, 3.729ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_4 (SLICE_X0Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.455ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<4> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_4 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Clock Path Delay:     4.488ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<4> to Inst_GCVideo/current_cbcr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 1.431   VData<4>
                                                       VData<4>
                                                       VData_4_IBUF
                                                       VData<4>.DELAY_ADJ
    SLICE_X0Y18.BX       net (fanout=3)        0.374   VData_4_IBUF
    SLICE_X0Y18.CLK      Tckdi       (-Th)    -0.138   Inst_GCVideo/current_cbcr<4>
                                                       Inst_GCVideo/current_cbcr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (1.569ns logic, 0.374ns route)
                                                       (80.8% logic, 19.2% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y18.CLK      net (fanout=550)      0.551   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (0.724ns logic, 3.764ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_4 (P12.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.607ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<4> (PAD)
  Destination:          Inst_GCVideo/current_flags_4 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 0)
  Clock Path Delay:     4.449ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<4> to Inst_GCVideo/current_flags_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.ICLK1            Tioickpd    (-Th)    -3.056   VData<4>
                                                       VData<4>
                                                       VData_4_IBUF
                                                       VData<4>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_4
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (3.056ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_flags_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P12.ICLK1            net (fanout=550)      0.512   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.449ns (0.724ns logic, 3.725ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<3>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.137ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_3 (P10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.863ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<3> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_3 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 0)
  Clock Path Delay:     3.636ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<3> to Inst_GCVideo/current_cbcr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.ICLK1            Tiopickd              4.773   VData<3>
                                                       VData<3>
                                                       VData_3_IBUF
                                                       VData<3>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (4.773ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_cbcr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P10.ICLK1            net (fanout=550)      0.443   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.623ns logic, 3.013ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.101ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<3> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 3)
  Clock Path Delay:     3.690ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<3> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.I                Tiopi                 1.655   VData<3>
                                                       VData<3>
                                                       VData_3_IBUF
                                                       VData<3>.DELAY_ADJ
    SLICE_X0Y21.G3       net (fanout=2)        0.382   VData_3_IBUF
    SLICE_X0Y21.Y        Tilo                  0.707   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y21.F3       net (fanout=1)        0.043   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y21.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (3.164ns logic, 0.425ns route)
                                                       (88.2% logic, 11.8% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y21.CLK      net (fanout=550)      0.497   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.623ns logic, 3.067ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0 (SLICE_X6Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.833ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<3> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.792ns (Levels of Logic = 2)
  Clock Path Delay:     3.625ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<3> to Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.I                Tiopi                 1.655   VData<3>
                                                       VData<3>
                                                       VData_3_IBUF
                                                       VData<3>.DELAY_ADJ
    SLICE_X6Y19.BY       net (fanout=2)        0.962   VData_3_IBUF
    SLICE_X6Y19.CLK      Tds                   0.175   Inst_GCVideo/Video_PixelY_3_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (1.830ns logic, 0.962ns route)
                                                       (65.5% logic, 34.5% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X6Y19.CLK      net (fanout=550)      0.432   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (0.623ns logic, 3.002ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<3>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0 (SLICE_X6Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.628ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<3> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.074ns (Levels of Logic = 2)
  Clock Path Delay:     4.446ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<3> to Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.I                Tiopi                 1.431   VData<3>
                                                       VData<3>
                                                       VData_3_IBUF
                                                       VData<3>.DELAY_ADJ
    SLICE_X6Y19.BY       net (fanout=2)        0.769   VData_3_IBUF
    SLICE_X6Y19.CLK      Tdh         (-Th)     0.126   Inst_GCVideo/Video_PixelY_3_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (1.305ns logic, 0.769ns route)
                                                       (62.9% logic, 37.1% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X6Y19.CLK      net (fanout=550)      0.509   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (0.724ns logic, 3.722ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.320ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<3> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.842ns (Levels of Logic = 3)
  Clock Path Delay:     4.522ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<3> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.I                Tiopi                 1.431   VData<3>
                                                       VData<3>
                                                       VData_3_IBUF
                                                       VData<3>.DELAY_ADJ
    SLICE_X0Y21.G3       net (fanout=2)        0.306   VData_3_IBUF
    SLICE_X0Y21.Y        Tilo                  0.566   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y21.F3       net (fanout=1)        0.034   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y21.CLK      Tckf        (-Th)    -0.505   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (2.502ns logic, 0.340ns route)
                                                       (88.0% logic, 12.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y21.CLK      net (fanout=550)      0.585   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.724ns logic, 3.798ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_3 (P10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.597ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<3> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_3 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 0)
  Clock Path Delay:     4.459ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<3> to Inst_GCVideo/current_cbcr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.ICLK1            Tioickpd    (-Th)    -3.056   VData<3>
                                                       VData<3>
                                                       VData_3_IBUF
                                                       VData<3>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_3
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (3.056ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P10.ICLK1            net (fanout=550)      0.522   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (0.724ns logic, 3.735ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<2>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.137ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_2 (P9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.863ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<2> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_2 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 0)
  Clock Path Delay:     3.636ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<2> to Inst_GCVideo/current_cbcr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.ICLK1             Tiopickd              4.773   VData<2>
                                                       VData<2>
                                                       VData_2_IBUF
                                                       VData<2>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (4.773ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_cbcr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P9.ICLK1             net (fanout=550)      0.443   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.623ns logic, 3.013ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.109ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<2> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 3)
  Clock Path Delay:     3.690ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<2> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.655   VData<2>
                                                       VData<2>
                                                       VData_2_IBUF
                                                       VData<2>.DELAY_ADJ
    SLICE_X0Y21.G4       net (fanout=2)        0.374   VData_2_IBUF
    SLICE_X0Y21.Y        Tilo                  0.707   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y21.F3       net (fanout=1)        0.043   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y21.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (3.164ns logic, 0.417ns route)
                                                       (88.4% logic, 11.6% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y21.CLK      net (fanout=550)      0.497   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.623ns logic, 3.067ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0 (SLICE_X12Y20.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.292ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<2> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 2)
  Clock Path Delay:     3.608ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<2> to Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.655   VData<2>
                                                       VData<2>
                                                       VData_2_IBUF
                                                       VData<2>.DELAY_ADJ
    SLICE_X12Y20.BY      net (fanout=2)        1.486   VData_2_IBUF
    SLICE_X12Y20.CLK     Tds                   0.175   Inst_GCVideo/Video_PixelY_2_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.830ns logic, 1.486ns route)
                                                       (55.2% logic, 44.8% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X12Y20.CLK     net (fanout=550)      0.415   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (0.623ns logic, 2.985ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<2>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0 (SLICE_X12Y20.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.069ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<2> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.494ns (Levels of Logic = 2)
  Clock Path Delay:     4.425ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<2> to Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.431   VData<2>
                                                       VData<2>
                                                       VData_2_IBUF
                                                       VData<2>.DELAY_ADJ
    SLICE_X12Y20.BY      net (fanout=2)        1.189   VData_2_IBUF
    SLICE_X12Y20.CLK     Tdh         (-Th)     0.126   Inst_GCVideo/Video_PixelY_2_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.494ns (1.305ns logic, 1.189ns route)
                                                       (52.3% logic, 47.7% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X12Y20.CLK     net (fanout=550)      0.488   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (0.724ns logic, 3.701ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.313ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<2> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.835ns (Levels of Logic = 3)
  Clock Path Delay:     4.522ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<2> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.431   VData<2>
                                                       VData<2>
                                                       VData_2_IBUF
                                                       VData<2>.DELAY_ADJ
    SLICE_X0Y21.G4       net (fanout=2)        0.299   VData_2_IBUF
    SLICE_X0Y21.Y        Tilo                  0.566   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y21.F3       net (fanout=1)        0.034   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y21.CLK      Tckf        (-Th)    -0.505   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      2.835ns (2.502ns logic, 0.333ns route)
                                                       (88.3% logic, 11.7% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y21.CLK      net (fanout=550)      0.585   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.724ns logic, 3.798ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_2 (P9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.597ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<2> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_2 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 0)
  Clock Path Delay:     4.459ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<2> to Inst_GCVideo/current_cbcr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.ICLK1             Tioickpd    (-Th)    -3.056   VData<2>
                                                       VData<2>
                                                       VData_2_IBUF
                                                       VData<2>.DELAY_ADJ
                                                       Inst_GCVideo/current_cbcr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (3.056ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P9.ICLK1             net (fanout=550)      0.522   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (0.724ns logic, 3.735ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<1>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.127ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_1 (P7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.873ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<1> (PAD)
  Destination:          Inst_GCVideo/current_flags_1 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 0)
  Clock Path Delay:     3.646ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<1> to Inst_GCVideo/current_flags_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.ICLK1             Tiopickd              4.773   VData<1>
                                                       VData<1>
                                                       VData_1_IBUF
                                                       VData<1>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_1
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (4.773ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_flags_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P7.ICLK1             net (fanout=550)      0.453   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (0.623ns logic, 3.023ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.768ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<1> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.922ns (Levels of Logic = 3)
  Clock Path Delay:     3.690ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<1> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.655   VData<1>
                                                       VData<1>
                                                       VData_1_IBUF
                                                       VData<1>.DELAY_ADJ
    SLICE_X0Y21.G1       net (fanout=3)        0.715   VData_1_IBUF
    SLICE_X0Y21.Y        Tilo                  0.707   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y21.F3       net (fanout=1)        0.043   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y21.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      3.922ns (3.164ns logic, 0.758ns route)
                                                       (80.7% logic, 19.3% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y21.CLK      net (fanout=550)      0.497   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.623ns logic, 3.067ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0 (SLICE_X4Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.360ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<1> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 2)
  Clock Path Delay:     3.680ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<1> to Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.655   VData<1>
                                                       VData<1>
                                                       VData_1_IBUF
                                                       VData<1>.DELAY_ADJ
    SLICE_X4Y11.BX       net (fanout=3)        1.515   VData_1_IBUF
    SLICE_X4Y11.CLK      Tds                   0.150   Inst_GCVideo/Video_PixelY_1_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.805ns logic, 1.515ns route)
                                                       (54.4% logic, 45.6% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X4Y11.CLK      net (fanout=550)      0.487   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.680ns (0.623ns logic, 3.057ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<1>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_1 (SLICE_X1Y21.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.804ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<1> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_1 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.326ns (Levels of Logic = 1)
  Clock Path Delay:     4.522ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<1> to Inst_GCVideo/current_cbcr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.431   VData<1>
                                                       VData<1>
                                                       VData_1_IBUF
                                                       VData<1>.DELAY_ADJ
    SLICE_X1Y21.BY       net (fanout=3)        0.755   VData_1_IBUF
    SLICE_X1Y21.CLK      Tckdi       (-Th)    -0.140   Inst_GCVideo/current_cbcr<0>
                                                       Inst_GCVideo/current_cbcr_1
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (1.571ns logic, 0.755ns route)
                                                       (67.5% logic, 32.5% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X1Y21.CLK      net (fanout=550)      0.585   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.724ns logic, 3.798ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0 (SLICE_X4Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.986ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<1> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.497ns (Levels of Logic = 2)
  Clock Path Delay:     4.511ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<1> to Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.431   VData<1>
                                                       VData<1>
                                                       VData_1_IBUF
                                                       VData<1>.DELAY_ADJ
    SLICE_X4Y11.BX       net (fanout=3)        1.212   VData_1_IBUF
    SLICE_X4Y11.CLK      Tdh         (-Th)     0.146   Inst_GCVideo/Video_PixelY_1_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.497ns (1.285ns logic, 1.212ns route)
                                                       (51.5% logic, 48.5% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X4Y11.CLK      net (fanout=550)      0.574   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (0.724ns logic, 3.787ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_1 (P7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.586ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<1> (PAD)
  Destination:          Inst_GCVideo/current_flags_1 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 0)
  Clock Path Delay:     4.470ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<1> to Inst_GCVideo/current_flags_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.ICLK1             Tioickpd    (-Th)    -3.056   VData<1>
                                                       VData<1>
                                                       VData_1_IBUF
                                                       VData<1>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_1
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (3.056ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_flags_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P7.ICLK1             net (fanout=550)      0.533   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.470ns (0.724ns logic, 3.746ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "VData<0>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.124ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_0 (P6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.876ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<0> (PAD)
  Destination:          Inst_GCVideo/current_flags_0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 0)
  Clock Path Delay:     3.649ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<0> to Inst_GCVideo/current_flags_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.ICLK1             Tiopickd              4.773   VData<0>
                                                       VData<0>
                                                       VData_0_IBUF
                                                       VData<0>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_0
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (4.773ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/current_flags_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P6.ICLK1             net (fanout=550)      0.456   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (0.623ns logic, 3.026ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y21.F3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.560ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<0> (PAD)
  Destination:          Inst_GCVideo/in_blanking (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.130ns (Levels of Logic = 3)
  Clock Path Delay:     3.690ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<0> to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.655   VData<0>
                                                       VData<0>
                                                       VData_0_IBUF
                                                       VData<0>.DELAY_ADJ
    SLICE_X0Y21.G2       net (fanout=3)        0.923   VData_0_IBUF
    SLICE_X0Y21.Y        Tilo                  0.707   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y21.F3       net (fanout=1)        0.043   Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>13
    SLICE_X0Y21.CLK      Tfck                  0.802   Inst_GCVideo/in_blanking
                                                       Inst_GCVideo/GND_40_o_VData[7]_equal_1_o<7>14
                                                       Inst_GCVideo/in_blanking
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (3.164ns logic, 0.966ns route)
                                                       (76.6% logic, 23.4% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/in_blanking
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y21.CLK      net (fanout=550)      0.497   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.623ns logic, 3.067ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0 (SLICE_X0Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.799ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               VData<0> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.863ns (Levels of Logic = 2)
  Clock Path Delay:     3.662ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VData<0> to Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.655   VData<0>
                                                       VData<0>
                                                       VData_0_IBUF
                                                       VData<0>.DELAY_ADJ
    SLICE_X0Y19.BY       net (fanout=3)        1.033   VData_0_IBUF
    SLICE_X0Y19.CLK      Tds                   0.175   Inst_GCVideo/Video_IsPAL
                                                       Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (1.830ns logic, 1.033ns route)
                                                       (63.9% logic, 36.1% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y19.CLK      net (fanout=550)      0.469   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.662ns (0.623ns logic, 3.039ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "VData<0>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0 (SLICE_X0Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.643ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<0> (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.131ns (Levels of Logic = 2)
  Clock Path Delay:     4.488ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<0> to Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.431   VData<0>
                                                       VData<0>
                                                       VData_0_IBUF
                                                       VData<0>.DELAY_ADJ
    SLICE_X0Y19.BY       net (fanout=3)        0.826   VData_0_IBUF
    SLICE_X0Y19.CLK      Tdh         (-Th)     0.126   Inst_GCVideo/Video_IsPAL
                                                       Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (1.305ns logic, 0.826ns route)
                                                       (61.2% logic, 38.8% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y19.CLK      net (fanout=550)      0.551   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (0.724ns logic, 3.764ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_cbcr_0 (SLICE_X1Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.675ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<0> (PAD)
  Destination:          Inst_GCVideo/current_cbcr_0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 1)
  Clock Path Delay:     4.522ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<0> to Inst_GCVideo/current_cbcr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.431   VData<0>
                                                       VData<0>
                                                       VData_0_IBUF
                                                       VData<0>.DELAY_ADJ
    SLICE_X1Y21.BX       net (fanout=3)        0.677   VData_0_IBUF
    SLICE_X1Y21.CLK      Tckdi       (-Th)    -0.089   Inst_GCVideo/current_cbcr<0>
                                                       Inst_GCVideo/current_cbcr_0
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (1.520ns logic, 0.677ns route)
                                                       (69.2% logic, 30.8% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_cbcr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X1Y21.CLK      net (fanout=550)      0.585   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.724ns logic, 3.798ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_0 (P6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.582ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               VData<0> (PAD)
  Destination:          Inst_GCVideo/current_flags_0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 0)
  Clock Path Delay:     4.474ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VData<0> to Inst_GCVideo/current_flags_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.ICLK1             Tioickpd    (-Th)    -3.056   VData<0>
                                                       VData<0>
                                                       VData_0_IBUF
                                                       VData<0>.DELAY_ADJ
                                                       Inst_GCVideo/current_flags_0
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (3.056ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_flags_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P6.ICLK1             net (fanout=550)      0.537   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.474ns (0.724ns logic, 3.750ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "CSel" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP 
"VClockN" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 48 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.623ns.
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0.CE (SLICE_X4Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.377ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CSel (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0.CE (RAM)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      6.303ns (Levels of Logic = 2)
  Clock Path Delay:     3.680ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CSel to Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0.CE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P5.I                 Tiopi                 1.655   CSel
                                                       CSel
                                                       CSel_IBUF
                                                       CSel.DELAY_ADJ
    SLICE_X5Y22.F1       net (fanout=5)        0.907   CSel_IBUF
    SLICE_X5Y22.X        Tilo                  0.643   Inst_GCVideo/PixelClockEnable
                                                       Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo<0>1
    SLICE_X4Y11.SR       net (fanout=18)       2.512   Inst_GCVideo/prev_csel_CSel_XOR_122_o
    SLICE_X4Y11.CLK      Tws                   0.586   Inst_GCVideo/Video_PixelY_1_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0.CE
    -------------------------------------------------  ---------------------------
    Total                                      6.303ns (2.884ns logic, 3.419ns route)
                                                       (45.8% logic, 54.2% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0.CE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X4Y11.CLK      net (fanout=550)      0.487   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.680ns (0.623ns logic, 3.057ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE (SLICE_X0Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.397ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CSel (PAD)
  Destination:          Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE (RAM)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      6.303ns (Levels of Logic = 2)
  Clock Path Delay:     3.700ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CSel to Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P5.I                 Tiopi                 1.655   CSel
                                                       CSel
                                                       CSel_IBUF
                                                       CSel.DELAY_ADJ
    SLICE_X5Y22.F1       net (fanout=5)        0.907   CSel_IBUF
    SLICE_X5Y22.X        Tilo                  0.643   Inst_GCVideo/PixelClockEnable
                                                       Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo<0>1
    SLICE_X0Y7.SR        net (fanout=18)       2.512   Inst_GCVideo/prev_csel_CSel_XOR_122_o
    SLICE_X0Y7.CLK       Tws                   0.586   Inst_GCVideo/Video_PixelY_7_BRB0
                                                       Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE
    -------------------------------------------------  ---------------------------
    Total                                      6.303ns (2.884ns logic, 3.419ns route)
                                                       (45.8% logic, 54.2% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y7.CLK       net (fanout=550)      0.507   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.700ns (0.623ns logic, 3.077ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/Video_PixelY_7_BRB0 (SLICE_X0Y7.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.931ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CSel (PAD)
  Destination:          Inst_GCVideo/Video_PixelY_7_BRB0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      5.769ns (Levels of Logic = 2)
  Clock Path Delay:     3.700ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CSel to Inst_GCVideo/Video_PixelY_7_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P5.I                 Tiopi                 1.655   CSel
                                                       CSel
                                                       CSel_IBUF
                                                       CSel.DELAY_ADJ
    SLICE_X5Y22.F1       net (fanout=5)        0.907   CSel_IBUF
    SLICE_X5Y22.X        Tilo                  0.643   Inst_GCVideo/PixelClockEnable
                                                       Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo<0>1
    SLICE_X0Y7.CE        net (fanout=18)       2.253   Inst_GCVideo/prev_csel_CSel_XOR_122_o
    SLICE_X0Y7.CLK       Tceck                 0.311   Inst_GCVideo/Video_PixelY_7_BRB0
                                                       Inst_GCVideo/Video_PixelY_7_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      5.769ns (2.609ns logic, 3.160ns route)
                                                       (45.2% logic, 54.8% route)

  Minimum Clock Path: VClockN to Inst_GCVideo/Video_PixelY_7_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.431   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        0.831   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.518   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.482   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.481   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.257   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.155   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y7.CLK       net (fanout=550)      0.507   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      3.700ns (0.623ns logic, 3.077ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "CSel" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/prev_csel (SLICE_X0Y26.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.363ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CSel (PAD)
  Destination:          Inst_GCVideo/prev_csel (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.963ns (Levels of Logic = 1)
  Clock Path Delay:     4.600ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CSel to Inst_GCVideo/prev_csel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P5.I                 Tiopi                 1.431   CSel
                                                       CSel
                                                       CSel_IBUF
                                                       CSel.DELAY_ADJ
    SLICE_X0Y26.BY       net (fanout=5)        0.359   CSel_IBUF
    SLICE_X0Y26.CLK      Tckdi       (-Th)    -0.173   Inst_GCVideo/prev_csel
                                                       Inst_GCVideo/prev_csel
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (1.604ns logic, 0.359ns route)
                                                       (81.7% logic, 18.3% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/prev_csel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X0Y26.CLK      net (fanout=550)      0.663   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.600ns (0.724ns logic, 3.876ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/PixelClockEnable (SLICE_X5Y22.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.093ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CSel (PAD)
  Destination:          Inst_GCVideo/PixelClockEnable (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.623ns (Levels of Logic = 2)
  Clock Path Delay:     4.530ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CSel to Inst_GCVideo/PixelClockEnable
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P5.I                 Tiopi                 1.431   CSel
                                                       CSel
                                                       CSel_IBUF
                                                       CSel.DELAY_ADJ
    SLICE_X5Y22.F1       net (fanout=5)        0.726   CSel_IBUF
    SLICE_X5Y22.CLK      Tckf        (-Th)    -0.466   Inst_GCVideo/PixelClockEnable
                                                       Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo<0>1
                                                       Inst_GCVideo/PixelClockEnable
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (1.897ns logic, 0.726ns route)
                                                       (72.3% logic, 27.7% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/PixelClockEnable
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    SLICE_X5Y22.CLK      net (fanout=550)      0.593   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.530ns (0.724ns logic, 3.806ns route)

--------------------------------------------------------------------------------

Paths for end point Inst_GCVideo/current_flags_0 (P6.ICE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.318ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CSel (PAD)
  Destination:          Inst_GCVideo/current_flags_0 (FF)
  Destination Clock:    Clock54M rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.792ns (Levels of Logic = 2)
  Clock Path Delay:     4.474ns (Levels of Logic = 4)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CSel to Inst_GCVideo/current_flags_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P5.I                 Tiopi                 1.431   CSel
                                                       CSel
                                                       CSel_IBUF
                                                       CSel.DELAY_ADJ
    SLICE_X1Y23.F1       net (fanout=5)        0.596   CSel_IBUF
    SLICE_X1Y23.X        Tilo                  0.514   Inst_422_to_444/current_cb<0>
                                                       Inst_GCVideo/_n0084_inv1
    P6.ICE               net (fanout=4)        0.482   Inst_GCVideo/_n0084_inv
    P6.ICLK1             Tiockice    (-Th)     0.231   VData<0>
                                                       Inst_GCVideo/current_flags_0
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (1.714ns logic, 1.078ns route)
                                                       (61.4% logic, 38.6% route)

  Maximum Clock Path: VClockN to Inst_GCVideo/current_flags_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 1.655   VClockN
                                                       VClockN
                                                       Inst_ClockGen/clkin1_buf
                                                       VClockN.DELAY_ADJ
    SLICE_X15Y17.G2      net (fanout=1)        1.039   Inst_ClockGen/ClockIn_internal_neg
    SLICE_X15Y17.Y       Tilo                  0.648   Inst_DVI/subpacket3_odd<26>
                                                       Inst_ClockGen/ClockIn_internal1_INV_0
    DCM_X0Y0.CLKIN       net (fanout=2)        1.853   Inst_ClockGen/ClockIn_internal
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -1.800   Inst_ClockGen/video_dcm_sp_inst
                                                       Inst_ClockGen/video_dcm_sp_inst
    BUFGMUX_X1Y10.I0     net (fanout=1)        0.321   Inst_ClockGen/dcm_clk2x
    BUFGMUX_X1Y10.O      Tgi0o                 0.221   Inst_ClockGen/clk54_buf
                                                       Inst_ClockGen/clk54_buf.GCLKMUX
                                                       Inst_ClockGen/clk54_buf
    P6.ICLK1             net (fanout=550)      0.537   Clock54M
    -------------------------------------------------  ---------------------------
    Total                                      4.474ns (0.724ns logic, 3.750ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK_54
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK_54                    |     18.519ns|      6.000ns|     18.102ns|            0|            0|            0|       368148|
| TS_Inst_ClockGen_adcm_clkfx   |      6.173ns|      6.034ns|          N/A|            0|            0|         1472|            0|
| TS_Inst_ClockGen_dcm_clk2x    |     18.519ns|     17.120ns|          N/A|            0|            0|       366488|            0|
| TS_Inst_ClockGen_dcm_clkfx    |      7.407ns|      6.539ns|          N/A|            0|            0|          184|            0|
| TS_Inst_ClockGen_dcm_clkfx180 |      7.407ns|      3.766ns|          N/A|            0|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock VClockN
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CSel        |    2.623(R)|    2.637(R)|Clock54M          |   0.000|
VData<0>    |    1.124(R)|    2.357(R)|Clock54M          |   0.000|
VData<1>    |    1.127(R)|    2.196(R)|Clock54M          |   0.000|
VData<2>    |    1.137(R)|    1.931(R)|Clock54M          |   0.000|
VData<3>    |    1.137(R)|    2.372(R)|Clock54M          |   0.000|
VData<4>    |    1.145(R)|    2.560(R)|Clock54M          |   0.000|
VData<5>    |    1.316(R)|    2.557(R)|Clock54M          |   0.000|
VData<6>    |    1.153(R)|    2.624(R)|Clock54M          |   0.000|
VData<7>    |    1.153(R)|    2.645(R)|Clock54M          |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock VClockN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
VClockN        |   17.120|         |         |         |
---------------+---------+---------+---------+---------+

COMP "VData<7>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 3.798; Ideal Clock Offset To Actual Clock 0.254; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<7>          |    1.153(R)|    2.645(R)|    3.847|    4.355|       -0.254|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.153|       2.645|    3.847|    4.355|             |
------------------+------------+------------+---------+---------+-------------+

COMP "VData<6>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 3.777; Ideal Clock Offset To Actual Clock 0.265; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<6>          |    1.153(R)|    2.624(R)|    3.847|    4.376|       -0.265|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.153|       2.624|    3.847|    4.376|             |
------------------+------------+------------+---------+---------+-------------+

COMP "VData<5>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 3.873; Ideal Clock Offset To Actual Clock 0.379; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<5>          |    1.316(R)|    2.557(R)|    3.684|    4.443|       -0.379|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.316|       2.557|    3.684|    4.443|             |
------------------+------------+------------+---------+---------+-------------+

COMP "VData<4>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 3.705; Ideal Clock Offset To Actual Clock 0.293; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<4>          |    1.145(R)|    2.560(R)|    3.855|    4.440|       -0.293|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.145|       2.560|    3.855|    4.440|             |
------------------+------------+------------+---------+---------+-------------+

COMP "VData<3>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 3.509; Ideal Clock Offset To Actual Clock 0.383; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<3>          |    1.137(R)|    2.372(R)|    3.863|    4.628|       -0.383|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.137|       2.372|    3.863|    4.628|             |
------------------+------------+------------+---------+---------+-------------+

COMP "VData<2>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 3.068; Ideal Clock Offset To Actual Clock 0.603; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<2>          |    1.137(R)|    1.931(R)|    3.863|    5.069|       -0.603|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.137|       1.931|    3.863|    5.069|             |
------------------+------------+------------+---------+---------+-------------+

COMP "VData<1>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 3.323; Ideal Clock Offset To Actual Clock 0.466; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<1>          |    1.127(R)|    2.196(R)|    3.873|    4.804|       -0.466|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.127|       2.196|    3.873|    4.804|             |
------------------+------------+------------+---------+---------+-------------+

COMP "VData<0>" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 3.481; Ideal Clock Offset To Actual Clock 0.383; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
VData<0>          |    1.124(R)|    2.357(R)|    3.876|    4.643|       -0.383|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.124|       2.357|    3.876|    4.643|             |
------------------+------------+------------+---------+---------+-------------+

COMP "CSel" OFFSET = IN 5 ns VALID 12 ns BEFORE COMP "VClockN" LOW;
Worst Case Data Window 5.260; Ideal Clock Offset To Actual Clock 0.993; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
CSel              |    2.623(R)|    2.637(R)|    2.377|    4.363|       -0.993|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.623|       2.637|    2.377|    4.363|             |
------------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 368224 paths, 0 nets, and 5977 connections

Design statistics:
   Minimum period:  17.120ns{1}   (Maximum frequency:  58.411MHz)
   Minimum input required time before clock:   2.623ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 20 14:40:09 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 193 MB



