

================================================================
== Vivado HLS Report for 'SubBytes'
================================================================
* Date:           Fri Apr  6 16:31:27 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        deutero
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvf1517-1lv-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.14|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   57|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   56|   56|        14|          -|          -|     4|    no    |
        | + Loop 1.1  |   12|   12|         3|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|      51|      34|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      66|    -|
|Register         |        -|      -|      24|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      0|      75|     100|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------+---------------+---------+---+----+------+-----+------+-------------+
    | Memory |     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------+---------+---+----+------+-----+------+-------------+
    |sbox_U  |SubBytes_sbox  |        1|  0|   0|   256|    8|     1|         2048|
    +--------+---------------+---------+---+----+------+-----+------+-------------+
    |Total   |               |        1|  0|   0|   256|    8|     1|         2048|
    +--------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_85_p2        |     +    |      0|  14|   9|           3|           1|
    |j_1_fu_111_p2       |     +    |      0|  14|   9|           3|           1|
    |tmp_2_fu_95_p2      |     +    |      0|  23|  12|           6|           6|
    |exitcond1_fu_79_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond_fu_105_p2  |   icmp   |      0|   0|   2|           3|           4|
    +--------------------+----------+-------+----+----+------------+------------+
    |Total               |          |      0|  51|  34|          18|          16|
    +--------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |i_reg_45        |   9|          2|    3|          6|
    |j_reg_56        |   9|          2|    3|          6|
    |state_address0  |  15|          3|    4|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  66|         13|   11|         30|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  5|   0|    5|          0|
    |i_1_reg_130         |  3|   0|    3|          0|
    |i_reg_45            |  3|   0|    3|          0|
    |j_1_reg_143         |  3|   0|    3|          0|
    |j_reg_56            |  3|   0|    3|          0|
    |state_addr_reg_135  |  4|   0|    4|          0|
    |tmp_1_cast_reg_122  |  3|   0|    6|          3|
    +--------------------+---+----+-----+-----------+
    |Total               | 24|   0|   27|          3|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|state_address0  | out |    4|  ap_memory |     state    |     array    |
|state_ce0       | out |    1|  ap_memory |     state    |     array    |
|state_we0       | out |    1|  ap_memory |     state    |     array    |
|state_d0        | out |   32|  ap_memory |     state    |     array    |
|state_q0        |  in |   32|  ap_memory |     state    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.49ns
ST_1: StgValue_6 (3)  [1/1] 0.49ns  loc: Edited/2nd/AES_Encrypt.c:121
:0  br label %.loopexit


 <State 2>: 0.86ns
ST_2: i (5)  [1/1] 0.00ns
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]

ST_2: tmp (6)  [1/1] 0.00ns  loc: Edited/2nd/AES_Encrypt.c:121
.loopexit:1  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

ST_2: tmp_1_cast (7)  [1/1] 0.00ns  loc: Edited/2nd/AES_Encrypt.c:121
.loopexit:2  %tmp_1_cast = zext i5 %tmp to i6

ST_2: exitcond1 (8)  [1/1] 0.18ns  loc: Edited/2nd/AES_Encrypt.c:121
.loopexit:3  %exitcond1 = icmp eq i3 %i, -4

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: i_1 (10)  [1/1] 0.86ns  loc: Edited/2nd/AES_Encrypt.c:121
.loopexit:5  %i_1 = add i3 %i, 1

ST_2: StgValue_13 (11)  [1/1] 0.00ns  loc: Edited/2nd/AES_Encrypt.c:121
.loopexit:6  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_2: StgValue_14 (13)  [1/1] 0.49ns  loc: Edited/2nd/AES_Encrypt.c:125
.preheader.preheader:0  br label %.preheader

ST_2: StgValue_15 (34)  [1/1] 0.00ns  loc: Edited/2nd/AES_Encrypt.c:129
:0  ret void


 <State 3>: 1.70ns
ST_3: j (15)  [1/1] 0.00ns
.preheader:0  %j = phi i3 [ %j_1, %1 ], [ 0, %.preheader.preheader ]

ST_3: j_cast1_cast (16)  [1/1] 0.00ns  loc: Edited/2nd/AES_Encrypt.c:125
.preheader:1  %j_cast1_cast = zext i3 %j to i6

ST_3: tmp_2 (17)  [1/1] 0.91ns  loc: Edited/2nd/AES_Encrypt.c:125
.preheader:2  %tmp_2 = add i6 %tmp_1_cast, %j_cast1_cast

ST_3: tmp_2_cast (18)  [1/1] 0.00ns  loc: Edited/2nd/AES_Encrypt.c:125
.preheader:3  %tmp_2_cast = zext i6 %tmp_2 to i32

ST_3: state_addr (19)  [1/1] 0.00ns  loc: Edited/2nd/AES_Encrypt.c:125
.preheader:4  %state_addr = getelementptr [16 x i32]* %state, i32 0, i32 %tmp_2_cast

ST_3: exitcond (20)  [1/1] 0.18ns  loc: Edited/2nd/AES_Encrypt.c:123
.preheader:5  %exitcond = icmp eq i3 %j, -4

ST_3: empty_28 (21)  [1/1] 0.00ns
.preheader:6  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: j_1 (22)  [1/1] 0.86ns  loc: Edited/2nd/AES_Encrypt.c:123
.preheader:7  %j_1 = add i3 %j, 1

ST_3: StgValue_24 (23)  [1/1] 0.00ns  loc: Edited/2nd/AES_Encrypt.c:123
.preheader:8  br i1 %exitcond, label %.loopexit.loopexit, label %1

ST_3: state_load (25)  [2/2] 0.79ns  loc: Edited/2nd/AES_Encrypt.c:125
:0  %state_load = load i32* %state_addr, align 4

ST_3: StgValue_26 (32)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.14ns
ST_4: state_load (25)  [1/2] 0.79ns  loc: Edited/2nd/AES_Encrypt.c:125
:0  %state_load = load i32* %state_addr, align 4

ST_4: sbox_addr (26)  [1/1] 0.00ns  loc: Edited/2nd/AES_Encrypt.c:27->Edited/2nd/AES_Encrypt.c:125
:1  %sbox_addr = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load

ST_4: sbox_load (27)  [2/2] 1.35ns  loc: Edited/2nd/AES_Encrypt.c:27->Edited/2nd/AES_Encrypt.c:125
:2  %sbox_load = load i8* %sbox_addr, align 1


 <State 5>: 2.14ns
ST_5: sbox_load (27)  [1/2] 1.35ns  loc: Edited/2nd/AES_Encrypt.c:27->Edited/2nd/AES_Encrypt.c:125
:2  %sbox_load = load i8* %sbox_addr, align 1

ST_5: sbox_load_cast (28)  [1/1] 0.00ns  loc: Edited/2nd/AES_Encrypt.c:27->Edited/2nd/AES_Encrypt.c:125
:3  %sbox_load_cast = zext i8 %sbox_load to i32

ST_5: StgValue_32 (29)  [1/1] 0.79ns  loc: Edited/2nd/AES_Encrypt.c:125
:4  store i32 %sbox_load_cast, i32* %state_addr, align 4

ST_5: StgValue_33 (30)  [1/1] 0.00ns  loc: Edited/2nd/AES_Encrypt.c:123
:5  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6     (br               ) [ 011111]
i              (phi              ) [ 001000]
tmp            (bitconcatenate   ) [ 000000]
tmp_1_cast     (zext             ) [ 000111]
exitcond1      (icmp             ) [ 001111]
empty          (speclooptripcount) [ 000000]
i_1            (add              ) [ 011111]
StgValue_13    (br               ) [ 000000]
StgValue_14    (br               ) [ 001111]
StgValue_15    (ret              ) [ 000000]
j              (phi              ) [ 000100]
j_cast1_cast   (zext             ) [ 000000]
tmp_2          (add              ) [ 000000]
tmp_2_cast     (zext             ) [ 000000]
state_addr     (getelementptr    ) [ 000011]
exitcond       (icmp             ) [ 001111]
empty_28       (speclooptripcount) [ 000000]
j_1            (add              ) [ 001111]
StgValue_24    (br               ) [ 000000]
StgValue_26    (br               ) [ 011111]
state_load     (load             ) [ 000000]
sbox_addr      (getelementptr    ) [ 000001]
sbox_load      (load             ) [ 000000]
sbox_load_cast (zext             ) [ 000000]
StgValue_32    (store            ) [ 000000]
StgValue_33    (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sbox">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="state_addr_gep_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="1" slack="0"/>
<pin id="23" dir="0" index="2" bw="6" slack="0"/>
<pin id="24" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/3 "/>
</bind>
</comp>

<comp id="27" class="1004" name="grp_access_fu_27">
<pin_list>
<pin id="28" dir="0" index="0" bw="4" slack="0"/>
<pin id="29" dir="0" index="1" bw="32" slack="0"/>
<pin id="30" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/3 StgValue_32/5 "/>
</bind>
</comp>

<comp id="32" class="1004" name="sbox_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="32" slack="0"/>
<pin id="36" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sbox_addr/4 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_access_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="43" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sbox_load/4 "/>
</bind>
</comp>

<comp id="45" class="1005" name="i_reg_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="3" slack="1"/>
<pin id="47" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="49" class="1004" name="i_phi_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="1" slack="1"/>
<pin id="51" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="3" slack="0"/>
<pin id="53" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="56" class="1005" name="j_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="3" slack="1"/>
<pin id="58" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="60" class="1004" name="j_phi_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="0"/>
<pin id="62" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="1" slack="1"/>
<pin id="64" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="tmp_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="0"/>
<pin id="69" dir="0" index="1" bw="3" slack="0"/>
<pin id="70" dir="0" index="2" bw="1" slack="0"/>
<pin id="71" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="tmp_1_cast_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="0"/>
<pin id="77" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="exitcond1_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="0" index="1" bw="3" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="j_cast1_cast_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1_cast/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_2_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="1"/>
<pin id="97" dir="0" index="1" bw="3" slack="0"/>
<pin id="98" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_2_cast_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="exitcond_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="3" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="j_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="sbox_load_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sbox_load_cast/5 "/>
</bind>
</comp>

<comp id="122" class="1005" name="tmp_1_cast_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="1"/>
<pin id="124" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_1_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="135" class="1005" name="state_addr_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="143" class="1005" name="j_1_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="148" class="1005" name="sbox_addr_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sbox_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="26"><net_src comp="18" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="31"><net_src comp="20" pin="3"/><net_sink comp="27" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="18" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="39"><net_src comp="27" pin="2"/><net_sink comp="32" pin=2"/></net>

<net id="44"><net_src comp="32" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="55"><net_src comp="45" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="56" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="49" pin="4"/><net_sink comp="67" pin=1"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="78"><net_src comp="67" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="83"><net_src comp="49" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="49" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="60" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="91" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="103"><net_src comp="95" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="20" pin=2"/></net>

<net id="109"><net_src comp="60" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="60" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="40" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="27" pin=1"/></net>

<net id="125"><net_src comp="75" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="133"><net_src comp="85" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="138"><net_src comp="20" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="27" pin=0"/></net>

<net id="146"><net_src comp="111" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="151"><net_src comp="32" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="40" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {5 }
	Port: sbox | {}
 - Input state : 
	Port: SubBytes : state | {3 4 }
	Port: SubBytes : sbox | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		tmp_1_cast : 2
		exitcond1 : 1
		i_1 : 1
		StgValue_13 : 2
	State 3
		j_cast1_cast : 1
		tmp_2 : 2
		tmp_2_cast : 3
		state_addr : 4
		exitcond : 1
		j_1 : 1
		StgValue_24 : 2
		state_load : 5
	State 4
		sbox_addr : 1
		sbox_load : 2
	State 5
		sbox_load_cast : 1
		StgValue_32 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       i_1_fu_85       |    14   |    9    |
|    add   |      tmp_2_fu_95      |    20   |    11   |
|          |       j_1_fu_111      |    14   |    9    |
|----------|-----------------------|---------|---------|
|   icmp   |    exitcond1_fu_79    |    0    |    1    |
|          |    exitcond_fu_105    |    0    |    1    |
|----------|-----------------------|---------|---------|
|bitconcatenate|       tmp_fu_67       |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    tmp_1_cast_fu_75   |    0    |    0    |
|   zext   |   j_cast1_cast_fu_91  |    0    |    0    |
|          |   tmp_2_cast_fu_100   |    0    |    0    |
|          | sbox_load_cast_fu_117 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    48   |    31   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_130   |    3   |
|     i_reg_45     |    3   |
|    j_1_reg_143   |    3   |
|     j_reg_56     |    3   |
| sbox_addr_reg_148|    8   |
|state_addr_reg_135|    4   |
|tmp_1_cast_reg_122|    6   |
+------------------+--------+
|       Total      |   30   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_27 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_40 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  0.978  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   48   |   31   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   30   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   78   |   49   |
+-----------+--------+--------+--------+
