Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 18 17:41:00 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.519       -2.731                      7                10274        0.049        0.000                      0                10274        3.187        0.000                       0                  3338  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_fpga_0                               {0.000 12.500}       25.000          40.000          
design_1_i/clk_wiz_0/inst/clk_in1        {0.000 12.500}       25.000          40.000          
  clk_out1_design_1_clk_wiz_0_0          {0.000 4.167}        8.333           120.000         
  clkfbout_design_1_clk_wiz_0_0          {0.000 12.500}       25.000          40.000          
design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]  {0.000 5.000}        10.000          100.000         
design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               3.614        0.000                      0                 9203        0.049        0.000                      0                 9203       11.520        0.000                       0                  3220  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.500        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.113        0.000                      0                 1054        0.143        0.000                      0                 1054        3.187        0.000                       0                   114  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     22.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0            clk_fpga_0                                     1.159        0.000                      0                   64        2.679        0.000                      0                   64  
design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]  clk_fpga_0                                     1.528        0.000                      0                   10        0.314        0.000                      0                   10  
design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]  clk_fpga_0                                     2.674        0.000                      0                    1        0.269        0.000                      0                    1  
clk_fpga_0                               clk_out1_design_1_clk_wiz_0_0                 -0.519       -2.731                      7                   97        0.144        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        8.431ns  (logic 2.279ns (27.031%)  route 6.152ns (72.969%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X19Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.422    15.903 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/Q
                         net (fo=24, routed)          1.467    17.370    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[55]
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.325    17.695 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_48/O
                         net (fo=2, routed)           0.817    18.513    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_48_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.376    18.889 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_32/O
                         net (fo=3, routed)           1.014    19.902    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_32_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.354    20.256 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_9/O
                         net (fo=3, routed)           1.155    21.412    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_9_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.326    21.738 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_3/O
                         net (fo=5, routed)           0.736    22.474    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_3_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.150    22.624 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_7/O
                         net (fo=3, routed)           0.962    23.586    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_7_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.326    23.912 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[4]_i_1/O
                         net (fo=1, routed)           0.000    23.912    design_1_i/tdc_0/inst/trig_arbiter_inst/D[4]
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.499    27.691    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[4]/C
                         clock pessimism              0.130    27.821    
                         clock uncertainty           -0.377    27.445    
    SLICE_X30Y43         FDRE (Setup_fdre_C_D)        0.081    27.526    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[4]
  -------------------------------------------------------------------
                         required time                         27.526    
                         arrival time                         -23.912    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        8.288ns  (logic 2.279ns (27.498%)  route 6.009ns (72.502%))
  Logic Levels:           6  (LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X19Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.422    15.903 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/Q
                         net (fo=24, routed)          1.467    17.370    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[55]
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.325    17.695 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_48/O
                         net (fo=2, routed)           0.817    18.513    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_48_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.376    18.889 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_32/O
                         net (fo=3, routed)           1.014    19.902    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_32_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.354    20.256 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_9/O
                         net (fo=3, routed)           1.155    21.412    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_9_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.326    21.738 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_3/O
                         net (fo=5, routed)           0.736    22.474    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_3_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.150    22.624 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_7/O
                         net (fo=3, routed)           0.819    23.443    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_7_n_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.326    23.769 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[3]_i_1/O
                         net (fo=1, routed)           0.000    23.769    design_1_i/tdc_0/inst/trig_arbiter_inst/D[3]
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.499    27.691    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[3]/C
                         clock pessimism              0.130    27.821    
                         clock uncertainty           -0.377    27.445    
    SLICE_X30Y43         FDRE (Setup_fdre_C_D)        0.077    27.522    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[3]
  -------------------------------------------------------------------
                         required time                         27.522    
                         arrival time                         -23.769    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        7.911ns  (logic 2.051ns (25.926%)  route 5.860ns (74.074%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X19Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.422    15.903 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/Q
                         net (fo=24, routed)          1.467    17.370    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[55]
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.325    17.695 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_48/O
                         net (fo=2, routed)           0.817    18.513    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_48_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.376    18.889 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_32/O
                         net (fo=3, routed)           1.014    19.902    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_32_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.354    20.256 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_9/O
                         net (fo=3, routed)           1.155    21.412    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_9_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.326    21.738 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_3/O
                         net (fo=5, routed)           0.969    22.707    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_3_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124    22.831 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[5]_i_3/O
                         net (fo=1, routed)           0.437    23.268    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[5]_i_3_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124    23.392 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[5]_i_1/O
                         net (fo=1, routed)           0.000    23.392    design_1_i/tdc_0/inst/trig_arbiter_inst/D[5]
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.499    27.691    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[5]/C
                         clock pessimism              0.130    27.821    
                         clock uncertainty           -0.377    27.445    
    SLICE_X30Y43         FDRE (Setup_fdre_C_D)        0.079    27.524    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[5]
  -------------------------------------------------------------------
                         required time                         27.524    
                         arrival time                         -23.392    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        7.831ns  (logic 2.051ns (26.192%)  route 5.780ns (73.808%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X19Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.422    15.903 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/Q
                         net (fo=24, routed)          1.467    17.370    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[55]
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.325    17.695 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_48/O
                         net (fo=2, routed)           0.817    18.513    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_48_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.376    18.889 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_32/O
                         net (fo=3, routed)           1.014    19.902    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_32_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.354    20.256 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_9/O
                         net (fo=3, routed)           1.155    21.412    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_9_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.326    21.738 f  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_3/O
                         net (fo=5, routed)           0.639    22.376    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_3_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I0_O)        0.124    22.500 f  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_4/O
                         net (fo=2, routed)           0.687    23.188    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_4_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.124    23.312 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_1/O
                         net (fo=1, routed)           0.000    23.312    design_1_i/tdc_0/inst/trig_arbiter_inst/D[6]
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.499    27.691    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[6]/C
                         clock pessimism              0.130    27.821    
                         clock uncertainty           -0.377    27.445    
    SLICE_X30Y43         FDRE (Setup_fdre_C_D)        0.079    27.524    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[6]
  -------------------------------------------------------------------
                         required time                         27.524    
                         arrival time                         -23.312    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        7.117ns  (logic 1.927ns (27.078%)  route 5.190ns (72.922%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 27.690 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X19Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.422    15.903 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/Q
                         net (fo=24, routed)          1.467    17.370    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[55]
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.325    17.695 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_48/O
                         net (fo=2, routed)           0.817    18.513    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_48_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.376    18.889 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_32/O
                         net (fo=3, routed)           1.014    19.902    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_32_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.354    20.256 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_9/O
                         net (fo=3, routed)           1.155    21.412    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_9_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.326    21.738 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_3/O
                         net (fo=5, routed)           0.736    22.474    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_3_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    22.598 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_1/O
                         net (fo=1, routed)           0.000    22.598    design_1_i/tdc_0/inst/trig_arbiter_inst/D[2]
    SLICE_X29Y42         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.498    27.690    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X29Y42         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[2]/C
                         clock pessimism              0.130    27.820    
                         clock uncertainty           -0.377    27.444    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)        0.029    27.473    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[2]
  -------------------------------------------------------------------
                         required time                         27.473    
                         arrival time                         -22.598    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.456ns  (logic 1.691ns (26.192%)  route 4.765ns (73.808%))
  Logic Levels:           5  (LUT3=2 LUT5=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 27.689 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X19Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.422    15.903 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[55].data_loc_tracker_reg[55]/Q
                         net (fo=24, routed)          1.467    17.370    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[55]
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.325    17.695 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_48/O
                         net (fo=2, routed)           0.817    18.513    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_48_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.376    18.889 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_32/O
                         net (fo=3, routed)           1.014    19.902    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_32_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.326    20.228 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_6/O
                         net (fo=3, routed)           0.867    21.095    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_6_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    21.219 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_2/O
                         net (fo=1, routed)           0.600    21.819    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_2_n_0
    SLICE_X27Y40         LUT5 (Prop_lut5_I0_O)        0.118    21.937 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_1/O
                         net (fo=1, routed)           0.000    21.937    design_1_i/tdc_0/inst/trig_arbiter_inst/D[1]
    SLICE_X27Y40         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.497    27.689    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X27Y40         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[1]/C
                         clock pessimism              0.130    27.819    
                         clock uncertainty           -0.377    27.443    
    SLICE_X27Y40         FDRE (Setup_fdre_C_D)        0.075    27.518    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[1]
  -------------------------------------------------------------------
                         required time                         27.518    
                         arrival time                         -21.937    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[11].data_loc_tracker_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        4.766ns  (logic 1.061ns (22.263%)  route 3.705ns (77.737%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 27.689 - 25.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 15.478 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.670    15.478    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X33Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[11].data_loc_tracker_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.459    15.937 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[11].data_loc_tracker_reg[11]/Q
                         net (fo=25, routed)          1.500    17.437    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[11]
    SLICE_X20Y41         LUT3 (Prop_lut3_I2_O)        0.150    17.587 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_14/O
                         net (fo=3, routed)           1.221    18.808    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_14_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.328    19.136 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_5/O
                         net (fo=4, routed)           0.984    20.120    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_5_n_0
    SLICE_X27Y40         LUT4 (Prop_lut4_I0_O)        0.124    20.244 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_1/O
                         net (fo=1, routed)           0.000    20.244    design_1_i/tdc_0/inst/trig_arbiter_inst/D[0]
    SLICE_X27Y40         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.497    27.689    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X27Y40         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[0]/C
                         clock pessimism              0.230    27.920    
                         clock uncertainty           -0.377    27.543    
    SLICE_X27Y40         FDRE (Setup_fdre_C_D)        0.029    27.572    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[0]
  -------------------------------------------------------------------
                         required time                         27.572    
                         arrival time                         -20.244    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/RD_CLK_DELAY_1/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        4.270ns  (logic 0.583ns (13.653%)  route 3.687ns (86.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 27.731 - 25.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 15.473 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.665    15.473    design_1_i/main_0/inst/clk40
    SLICE_X17Y17         FDCE                                         r  design_1_i/main_0/inst/RD_CLK_DELAY_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.459    15.932 r  design_1_i/main_0/inst/RD_CLK_DELAY_1/Q
                         net (fo=6, routed)           0.816    16.748    design_1_i/main_0/inst/rd_clk_1
    SLICE_X18Y16         LUT4 (Prop_lut4_I2_O)        0.124    16.872 r  design_1_i/main_0/inst/msg[169]_i_2/O
                         net (fo=171, routed)         2.872    19.743    design_1_i/main_0/inst/msg[169]_i_2_n_0
    SLICE_X5Y21          FDRE                                         r  design_1_i/main_0/inst/msg_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.539    27.731    design_1_i/main_0/inst/clk40
    SLICE_X5Y21          FDRE                                         r  design_1_i/main_0/inst/msg_reg[33]/C
                         clock pessimism              0.230    27.962    
                         clock uncertainty           -0.377    27.585    
    SLICE_X5Y21          FDRE (Setup_fdre_C_CE)      -0.205    27.380    design_1_i/main_0/inst/msg_reg[33]
  -------------------------------------------------------------------
                         required time                         27.380    
                         arrival time                         -19.743    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/RD_CLK_DELAY_1/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        4.270ns  (logic 0.583ns (13.653%)  route 3.687ns (86.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 27.731 - 25.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 15.473 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.665    15.473    design_1_i/main_0/inst/clk40
    SLICE_X17Y17         FDCE                                         r  design_1_i/main_0/inst/RD_CLK_DELAY_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.459    15.932 r  design_1_i/main_0/inst/RD_CLK_DELAY_1/Q
                         net (fo=6, routed)           0.816    16.748    design_1_i/main_0/inst/rd_clk_1
    SLICE_X18Y16         LUT4 (Prop_lut4_I2_O)        0.124    16.872 r  design_1_i/main_0/inst/msg[169]_i_2/O
                         net (fo=171, routed)         2.872    19.743    design_1_i/main_0/inst/msg[169]_i_2_n_0
    SLICE_X5Y21          FDRE                                         r  design_1_i/main_0/inst/msg_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.539    27.731    design_1_i/main_0/inst/clk40
    SLICE_X5Y21          FDRE                                         r  design_1_i/main_0/inst/msg_reg[34]/C
                         clock pessimism              0.230    27.962    
                         clock uncertainty           -0.377    27.585    
    SLICE_X5Y21          FDRE (Setup_fdre_C_CE)      -0.205    27.380    design_1_i/main_0/inst/msg_reg[34]
  -------------------------------------------------------------------
                         required time                         27.380    
                         arrival time                         -19.743    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/RD_CLK_DELAY_1/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[156]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        4.129ns  (logic 0.583ns (14.119%)  route 3.546ns (85.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 27.732 - 25.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 15.473 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.665    15.473    design_1_i/main_0/inst/clk40
    SLICE_X17Y17         FDCE                                         r  design_1_i/main_0/inst/RD_CLK_DELAY_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.459    15.932 r  design_1_i/main_0/inst/RD_CLK_DELAY_1/Q
                         net (fo=6, routed)           0.816    16.748    design_1_i/main_0/inst/rd_clk_1
    SLICE_X18Y16         LUT4 (Prop_lut4_I2_O)        0.124    16.872 r  design_1_i/main_0/inst/msg[169]_i_2/O
                         net (fo=171, routed)         2.731    19.602    design_1_i/main_0/inst/msg[169]_i_2_n_0
    SLICE_X5Y20          FDRE                                         r  design_1_i/main_0/inst/msg_reg[156]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.540    27.732    design_1_i/main_0/inst/clk40
    SLICE_X5Y20          FDRE                                         r  design_1_i/main_0/inst/msg_reg[156]/C
                         clock pessimism              0.230    27.963    
                         clock uncertainty           -0.377    27.586    
    SLICE_X5Y20          FDRE (Setup_fdre_C_CE)      -0.205    27.381    design_1_i/main_0/inst/msg_reg[156]
  -------------------------------------------------------------------
                         required time                         27.381    
                         arrival time                         -19.602    
  -------------------------------------------------------------------
                         slack                                  7.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/main_0/inst/cmd_out_hist_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/cmd_out_hist_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.898%)  route 0.193ns (54.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.557     0.898    design_1_i/main_0/inst/clk40
    SLICE_X20Y12         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/main_0/inst/cmd_out_hist_reg[113]/Q
                         net (fo=2, routed)           0.193     1.255    design_1_i/main_0/inst/p_1_in[114]
    SLICE_X22Y12         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.824     1.194    design_1_i/main_0/inst/clk40
    SLICE_X22Y12         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[114]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X22Y12         FDRE (Hold_fdre_C_D)         0.046     1.206    design_1_i/main_0/inst/cmd_out_hist_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/main_0/inst/cmd_out_hist_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/cmd_out_hist_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.634%)  route 0.231ns (64.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.556     0.897    design_1_i/main_0/inst/clk40
    SLICE_X22Y13         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  design_1_i/main_0/inst/cmd_out_hist_reg[97]/Q
                         net (fo=2, routed)           0.231     1.256    design_1_i/main_0/inst/p_1_in[98]
    SLICE_X19Y11         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.829     1.199    design_1_i/main_0/inst/clk40
    SLICE_X19Y11         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[98]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y11         FDRE (Hold_fdre_C_D)         0.018     1.183    design_1_i/main_0/inst/cmd_out_hist_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[16].bram_wrdata_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.593%)  route 0.272ns (62.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.563     0.904    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X6Y57          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[16].bram_wrdata_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.164     1.068 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[16].bram_wrdata_int_reg[16]/Q
                         net (fo=4, routed)           0.272     1.340    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[1]
    RAMB36_X0Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.873     1.243    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.961    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.257    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.690%)  route 0.290ns (67.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.567     0.908    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X7Y47          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.290     1.339    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_3_out[3]
    SLICE_X14Y51         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.831     1.201    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.071     1.243    design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/old_l1a_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.787%)  route 0.289ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.560     0.901    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X22Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/Q
                         net (fo=8, routed)           0.289     1.331    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[6]
    SLICE_X19Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/old_l1a_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.831     1.201    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X19Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/old_l1a_cntr_reg[6]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y45         FDRE (Hold_fdre_C_D)         0.066     1.233    design_1_i/tdc_0/inst/data_recorder_inst/old_l1a_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.457%)  route 0.412ns (71.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.584     0.925    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y52          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/Q
                         net (fo=49, routed)          0.412     1.501    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[5]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.876     1.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.029     1.217    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.400    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.561     0.902    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X25Y49         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent_reg[19]/Q
                         net (fo=12, routed)          0.120     1.163    design_1_i/tdc_0/inst/trig_arbiter_inst/out[17]
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.323 r  design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.324    design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent_reg[19]_i_1_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.378 r  design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.378    design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent_reg[23]_i_1_n_7
    SLICE_X25Y50         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.828     1.198    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X25Y50         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent_reg[20]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.105     1.274    design_1_i/tdc_0/inst/trig_arbiter_inst/l1as_sent_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.562     0.903    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y34          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.113     1.156    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X8Y34          SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.828     1.198    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y34          SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.262     0.936    
    SLICE_X8Y34          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.051    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.581     0.922    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X1Y54          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[7]/Q
                         net (fo=1, routed)           0.054     1.117    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp[7]
    SLICE_X0Y54          LUT4 (Prop_lut4_I3_O)        0.045     1.162 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[7]_i_1/O
                         net (fo=1, routed)           0.000     1.162    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[7]_i_1_n_0
    SLICE_X0Y54          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.850     1.220    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X0Y54          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[7]/C
                         clock pessimism             -0.285     0.935    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.121     1.056    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.583     0.924    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y46          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.054     1.119    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X0Y46          LUT3 (Prop_lut3_I2_O)        0.045     1.164 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[31]_i_2__0/O
                         net (fo=1, routed)           0.000     1.164    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[31]_i_2__0_n_0
    SLICE_X0Y46          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.851     1.221    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y46          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.284     0.937    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.121     1.058    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X1Y20  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X2Y23  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X2Y22  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y9   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y15  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y7   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y4   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y3   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y6   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y9   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y49   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y49   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y49   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y49   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y49   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y49   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y49   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y49   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y32   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y32   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y33   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y33   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y33   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y34   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y33   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y34   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y34   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y34   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y38   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y38   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.365ns  (logic 0.583ns (17.326%)  route 2.782ns (82.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.854 - 8.333 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 5.834 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.667     5.834    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y39         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.459     6.293 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/Q
                         net (fo=37, routed)          1.737     8.029    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ena
    SLICE_X23Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.153 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1__1/O
                         net (fo=1, routed)           1.045     9.199    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ENA_I
    RAMB18_X2Y25         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.521     9.854    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X2Y25         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.010     9.844    
                         clock uncertainty           -0.090     9.755    
    RAMB18_X2Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.312    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.215ns  (logic 0.459ns (14.277%)  route 2.756ns (85.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 9.842 - 8.333 ) 
    Source Clock Delay      (SCD):    1.665ns = ( 5.832 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.665     5.832    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.459     6.291 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[13]/Q
                         net (fo=44, routed)          2.756     9.047    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.509     9.842    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.832    
                         clock uncertainty           -0.090     9.743    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     9.177    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.306ns  (logic 0.707ns (21.388%)  route 2.599ns (78.612%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.854 - 8.333 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 5.833 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.666     5.833    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.459     6.292 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/Q
                         net (fo=9, routed)           0.771     7.063    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[13]
    SLICE_X25Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.187 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=5, routed)           0.564     7.751    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ena_0
    SLICE_X26Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.875 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           1.263     9.138    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ENA_I
    RAMB18_X2Y24         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.521     9.854    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.010     9.844    
                         clock uncertainty           -0.090     9.755    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.312    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.303ns  (logic 0.707ns (21.405%)  route 2.596ns (78.595%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.865 - 8.333 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 5.833 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.666     5.833    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.459     6.292 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/Q
                         net (fo=9, routed)           0.622     6.913    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[16]
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.037 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=8, routed)           1.330     8.367    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124     8.491 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.644     9.136    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/ENA_I
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.532     9.865    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.004     9.869    
                         clock uncertainty           -0.090     9.779    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.336    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.319ns  (logic 0.707ns (21.303%)  route 2.612ns (78.697%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.865 - 8.333 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 5.833 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.666     5.833    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.459     6.292 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/Q
                         net (fo=9, routed)           0.823     7.115    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[13]
    SLICE_X25Y32         LUT3 (Prop_lut3_I0_O)        0.124     7.239 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=8, routed)           1.227     8.466    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ena_1
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.590 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__16/O
                         net (fo=1, routed)           0.561     9.151    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/ENA_I
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.532     9.865    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.105     9.970    
                         clock uncertainty           -0.090     9.880    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.437    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.165ns  (logic 0.583ns (18.423%)  route 2.582ns (81.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 9.841 - 8.333 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 5.834 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.667     5.834    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y39         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.459     6.293 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/Q
                         net (fo=37, routed)          1.149     7.441    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ena
    SLICE_X22Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.565 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__12/O
                         net (fo=7, routed)           1.433     8.998    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ENA_I
    RAMB36_X1Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.508     9.841    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.831    
                         clock uncertainty           -0.090     9.742    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.299    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.305ns  (logic 0.707ns (21.389%)  route 2.598ns (78.611%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 9.869 - 8.333 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 5.833 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.666     5.833    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.459     6.292 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/Q
                         net (fo=9, routed)           0.622     6.913    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[16]
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.037 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=8, routed)           1.615     8.652    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I0_O)        0.124     8.776 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.362     9.138    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/ENA_I
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.536     9.869    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.105     9.974    
                         clock uncertainty           -0.090     9.884    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.441    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.260ns  (logic 0.707ns (21.687%)  route 2.553ns (78.313%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 9.853 - 8.333 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 5.833 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.666     5.833    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.459     6.292 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/Q
                         net (fo=9, routed)           0.823     7.115    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[13]
    SLICE_X25Y32         LUT3 (Prop_lut3_I0_O)        0.124     7.239 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=8, routed)           1.081     8.320    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ena_1
    SLICE_X35Y20         LUT5 (Prop_lut5_I0_O)        0.124     8.444 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           0.648     9.093    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/ENA_I
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.520     9.853    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.105     9.958    
                         clock uncertainty           -0.090     9.868    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.425    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.425    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.258ns  (logic 0.707ns (21.698%)  route 2.551ns (78.302%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 9.859 - 8.333 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 5.833 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.666     5.833    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.459     6.292 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/Q
                         net (fo=9, routed)           0.823     7.115    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[13]
    SLICE_X25Y32         LUT3 (Prop_lut3_I0_O)        0.124     7.239 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=8, routed)           1.230     8.469    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ena_1
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.593 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=1, routed)           0.498     9.091    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/ENA_I
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.526     9.859    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.105     9.964    
                         clock uncertainty           -0.090     9.874    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.431    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.431    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.112ns  (logic 0.583ns (18.732%)  route 2.529ns (81.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 9.847 - 8.333 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 5.833 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.666     5.833    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.459     6.292 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/Q
                         net (fo=9, routed)           1.275     7.567    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[16]
    SLICE_X22Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.691 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.254     8.945    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/ENA_I
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.514     9.847    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.837    
                         clock uncertainty           -0.090     9.748    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.305    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.305    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  0.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.226%)  route 0.091ns (32.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.564     0.564    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X17Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=4, routed)           0.091     0.795    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr_n_2
    SLICE_X16Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.840 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000     0.840    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]_0
    SLICE_X16Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.832     0.832    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism             -0.255     0.577    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.121     0.698    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.164ns (23.669%)  route 0.529ns (76.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.564     0.564    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/Q
                         net (fo=13, routed)          0.529     1.256    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/SAFETY_CKT_GEN.POR_A_reg_rep
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.873     0.873    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.868    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.057    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.164ns (23.226%)  route 0.542ns (76.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.564     0.564    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/Q
                         net (fo=21, routed)          0.542     1.270    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/SAFETY_CKT_GEN.POR_A_reg_rep__0
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.871     0.871    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.866    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.055    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.364%)  route 0.463ns (76.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.564     0.564    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X17Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=4, routed)           0.463     1.167    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]_0
    SLICE_X16Y50         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.831     0.831    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y50         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.000     0.831    
    SLICE_X16Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.948    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.427%)  route 0.176ns (48.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.564     0.564    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X17Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=4, routed)           0.176     0.880    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr_n_2
    SLICE_X16Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.925 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/SAFETY_CKT_GEN.POR_A_rep_i_1__0/O
                         net (fo=1, routed)           0.000     0.925    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]_2
    SLICE_X16Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.832     0.832    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/C
                         clock pessimism             -0.255     0.577    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.121     0.698    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.285%)  route 0.177ns (48.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.564     0.564    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X17Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=4, routed)           0.177     0.881    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr_n_2
    SLICE_X16Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.926 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/SAFETY_CKT_GEN.POR_A_rep_i_1/O
                         net (fo=1, routed)           0.000     0.926    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]_1
    SLICE_X16Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.832     0.832    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/C
                         clock pessimism             -0.255     0.577    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.120     0.697    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_D_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.564     0.564    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/clka
    SLICE_X16Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.148     0.712 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/Q
                         net (fo=1, routed)           0.119     0.831    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENA_dly_reg
    SLICE_X17Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.832     0.832    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X17Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_D_reg/C
                         clock pessimism             -0.255     0.577    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.017     0.594    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_D_reg
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.322ns  (logic 0.146ns (45.280%)  route 0.176ns (54.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 4.997 - 4.167 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 4.726 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.546     4.712    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     3.659 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     4.141    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.560     4.726    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X21Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.146     4.872 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[0]/Q
                         net (fo=2, routed)           0.176     5.049    design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg_n_0_[0]
    SLICE_X21Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812     4.979    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     3.610 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     4.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.830     4.997    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X21Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.267     4.729    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.082     4.811    design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.811    
                         arrival time                           5.049    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.378%)  route 0.143ns (46.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.564     0.564    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=55, routed)          0.143     0.871    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/ram_rstreg_a
    SLICE_X16Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.832     0.832    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/clka
    SLICE_X16Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/C
                         clock pessimism             -0.268     0.564    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.060     0.624    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.164ns (28.034%)  route 0.421ns (71.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.564     0.564    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y49         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=55, routed)          0.421     1.149    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ram_rstreg_a
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.874     0.874    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.869    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTREGARSTREG)
                                                      0.021     0.890    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X1Y20     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X2Y23     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X2Y22     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y9      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y7      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y4      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y3      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y6      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y9      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X16Y50     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X16Y50     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X27Y38     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X27Y38     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X27Y38     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X22Y34     design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X22Y34     design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X22Y34     design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X22Y34     design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.167       3.667      SLICE_X26Y38     design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X16Y50     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X16Y50     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X27Y38     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X27Y38     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X27Y38     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X22Y38     design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X21Y43     design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X21Y43     design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X21Y43     design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.167       3.667      SLICE_X26Y38     design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         25.000      22.845     BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.487ns  (logic 0.648ns (18.584%)  route 2.839ns (81.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 22.501 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.668    22.501    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.524    23.025 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/Q
                         net (fo=64, routed)          2.839    25.864    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[4]
    SLICE_X18Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.988 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[60]_i_1/O
                         net (fo=1, routed)           0.000    25.988    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[60]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.500    27.692    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X18Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[60]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.031    27.147    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[60]
  -------------------------------------------------------------------
                         required time                         27.147    
                         arrival time                         -25.988    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.459ns  (logic 0.648ns (18.734%)  route 2.811ns (81.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 22.501 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.668    22.501    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.524    23.025 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/Q
                         net (fo=64, routed)          2.811    25.836    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[4]
    SLICE_X15Y41         LUT6 (Prop_lut6_I3_O)        0.124    25.960 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[18]_i_1/O
                         net (fo=1, routed)           0.000    25.960    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[18]_i_1_n_0
    SLICE_X15Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.500    27.692    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X15Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[18]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)        0.031    27.147    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[18]
  -------------------------------------------------------------------
                         required time                         27.147    
                         arrival time                         -25.960    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.450ns  (logic 0.648ns (18.781%)  route 2.802ns (81.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 22.501 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.668    22.501    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.524    23.025 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/Q
                         net (fo=64, routed)          2.802    25.828    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[4]
    SLICE_X18Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.952 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[51]_i_1/O
                         net (fo=1, routed)           0.000    25.952    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[51]_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.500    27.692    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X18Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[51]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)        0.031    27.147    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[51]
  -------------------------------------------------------------------
                         required time                         27.147    
                         arrival time                         -25.952    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.446ns  (logic 0.648ns (18.806%)  route 2.798ns (81.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 22.501 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.668    22.501    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.524    23.025 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/Q
                         net (fo=64, routed)          2.798    25.823    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[4]
    SLICE_X18Y44         LUT6 (Prop_lut6_I3_O)        0.124    25.947 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[19]_i_1/O
                         net (fo=1, routed)           0.000    25.947    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[19]_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.500    27.692    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X18Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[19]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)        0.031    27.147    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[19]
  -------------------------------------------------------------------
                         required time                         27.147    
                         arrival time                         -25.947    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.402ns  (logic 0.648ns (19.046%)  route 2.754ns (80.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 27.688 - 25.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 22.501 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.668    22.501    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.524    23.025 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/Q
                         net (fo=64, routed)          2.754    25.780    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[3]
    SLICE_X28Y38         LUT6 (Prop_lut6_I3_O)        0.124    25.904 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[36]_i_1/O
                         net (fo=1, routed)           0.000    25.904    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[36]_i_1_n_0
    SLICE_X28Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.496    27.688    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X28Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[36]/C
                         clock pessimism              0.000    27.688    
                         clock uncertainty           -0.576    27.112    
    SLICE_X28Y38         FDRE (Setup_fdre_C_D)        0.081    27.193    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[36]
  -------------------------------------------------------------------
                         required time                         27.193    
                         arrival time                         -25.904    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.327ns  (logic 0.583ns (17.521%)  route 2.744ns (82.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 22.501 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.668    22.501    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X21Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.459    22.960 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/Q
                         net (fo=64, routed)          2.744    25.705    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[5]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124    25.829 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[9]_i_1/O
                         net (fo=1, routed)           0.000    25.829    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[9]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.499    27.691    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X33Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[9]/C
                         clock pessimism              0.000    27.691    
                         clock uncertainty           -0.576    27.115    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.032    27.147    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[9]
  -------------------------------------------------------------------
                         required time                         27.147    
                         arrival time                         -25.829    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.322ns  (logic 0.583ns (17.547%)  route 2.739ns (82.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 22.501 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.668    22.501    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X21Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.459    22.960 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/Q
                         net (fo=64, routed)          2.739    25.700    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[5]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124    25.824 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[46]_i_1/O
                         net (fo=1, routed)           0.000    25.824    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[46]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.499    27.691    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X33Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[46]/C
                         clock pessimism              0.000    27.691    
                         clock uncertainty           -0.576    27.115    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.031    27.146    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[46]
  -------------------------------------------------------------------
                         required time                         27.146    
                         arrival time                         -25.824    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.265ns  (logic 0.648ns (19.848%)  route 2.617ns (80.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 22.501 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.668    22.501    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.524    23.025 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/Q
                         net (fo=64, routed)          2.617    25.642    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[4]
    SLICE_X18Y43         LUT6 (Prop_lut6_I4_O)        0.124    25.766 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[50]_i_1/O
                         net (fo=1, routed)           0.000    25.766    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[50]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.500    27.692    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X18Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[50]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.031    27.147    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[50]
  -------------------------------------------------------------------
                         required time                         27.147    
                         arrival time                         -25.766    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.224ns  (logic 0.648ns (20.097%)  route 2.576ns (79.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 22.501 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.668    22.501    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.524    23.025 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/Q
                         net (fo=64, routed)          2.576    25.602    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[4]
    SLICE_X18Y43         LUT6 (Prop_lut6_I3_O)        0.124    25.726 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[25]_i_1/O
                         net (fo=1, routed)           0.000    25.726    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[25]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.500    27.692    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X18Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[25]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.029    27.145    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[25]
  -------------------------------------------------------------------
                         required time                         27.145    
                         arrival time                         -25.726    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.200ns  (logic 0.648ns (20.249%)  route 2.552ns (79.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 22.501 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.668    22.501    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.524    23.025 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/Q
                         net (fo=64, routed)          2.552    25.578    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[4]
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124    25.702 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[44]_i_1/O
                         net (fo=1, routed)           0.000    25.702    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[44]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.500    27.692    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X33Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[44]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X33Y44         FDRE (Setup_fdre_C_D)        0.029    27.145    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[44]
  -------------------------------------------------------------------
                         required time                         27.145    
                         arrival time                         -25.702    
  -------------------------------------------------------------------
                         slack                                  1.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.679ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.840ns  (logic 0.523ns (62.234%)  route 0.317ns (37.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.423     6.084 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/Q
                         net (fo=64, routed)          0.317     6.401    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[3]
    SLICE_X19Y35         LUT6 (Prop_lut6_I2_O)        0.100     6.501 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[21]_i_1/O
                         net (fo=1, routed)           0.000     6.501    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[21]_i_1_n_0
    SLICE_X19Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.669     2.977    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X19Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[21]/C
                         clock pessimism              0.000     2.977    
                         clock uncertainty            0.576     3.553    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.269     3.822    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           6.501    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.757ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.923ns  (logic 0.470ns (50.926%)  route 0.453ns (49.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X21Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.370     6.031 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/Q
                         net (fo=64, routed)          0.453     6.484    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[5]
    SLICE_X15Y38         LUT6 (Prop_lut6_I4_O)        0.100     6.584 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[28]_i_1/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[28]_i_1_n_0
    SLICE_X15Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.673     2.981    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X15Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[28]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.576     3.557    
    SLICE_X15Y38         FDRE (Hold_fdre_C_D)         0.270     3.827    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.827    
                         arrival time                           6.584    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.838ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.000ns  (logic 0.470ns (46.981%)  route 0.530ns (53.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X21Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.370     6.031 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/Q
                         net (fo=64, routed)          0.530     6.561    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[5]
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.100     6.661 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[29]_i_1/O
                         net (fo=1, routed)           0.000     6.661    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[29]_i_1_n_0
    SLICE_X19Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.669     2.977    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X19Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[29]/C
                         clock pessimism              0.000     2.977    
                         clock uncertainty            0.576     3.553    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.270     3.823    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.823    
                         arrival time                           6.661    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.878ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.035ns  (logic 0.523ns (50.536%)  route 0.512ns (49.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.423     6.084 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/Q
                         net (fo=64, routed)          0.512     6.596    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[3]
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.100     6.696 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[3]_i_1/O
                         net (fo=1, routed)           0.000     6.696    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[3]_i_1_n_0
    SLICE_X23Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.664     2.972    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[3]/C
                         clock pessimism              0.000     2.972    
                         clock uncertainty            0.576     3.548    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.270     3.818    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.818    
                         arrival time                           6.696    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             2.893ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.051ns  (logic 0.523ns (49.782%)  route 0.528ns (50.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.423     6.084 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/Q
                         net (fo=64, routed)          0.528     6.612    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[4]
    SLICE_X25Y36         LUT6 (Prop_lut6_I4_O)        0.100     6.712 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[32]_i_1/O
                         net (fo=1, routed)           0.000     6.712    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[32]_i_1_n_0
    SLICE_X25Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.664     2.972    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X25Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[32]/C
                         clock pessimism              0.000     2.972    
                         clock uncertainty            0.576     3.548    
    SLICE_X25Y36         FDRE (Hold_fdre_C_D)         0.270     3.818    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[32]
  -------------------------------------------------------------------
                         required time                         -3.818    
                         arrival time                           6.712    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.901ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.063ns  (logic 0.523ns (49.183%)  route 0.540ns (50.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.423     6.084 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/Q
                         net (fo=64, routed)          0.540     6.624    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[3]
    SLICE_X19Y35         LUT6 (Prop_lut6_I2_O)        0.100     6.724 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[30]_i_1/O
                         net (fo=1, routed)           0.000     6.724    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[30]_i_1_n_0
    SLICE_X19Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.669     2.977    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X19Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[30]/C
                         clock pessimism              0.000     2.977    
                         clock uncertainty            0.576     3.553    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.270     3.823    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.823    
                         arrival time                           6.724    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.998ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.155ns  (logic 0.523ns (45.276%)  route 0.632ns (54.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.423     6.084 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[4]/Q
                         net (fo=64, routed)          0.632     6.716    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[4]
    SLICE_X25Y36         LUT6 (Prop_lut6_I4_O)        0.100     6.816 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[35]_i_1/O
                         net (fo=1, routed)           0.000     6.816    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[35]_i_1_n_0
    SLICE_X25Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.664     2.972    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X25Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[35]/C
                         clock pessimism              0.000     2.972    
                         clock uncertainty            0.576     3.548    
    SLICE_X25Y36         FDRE (Hold_fdre_C_D)         0.270     3.818    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[35]
  -------------------------------------------------------------------
                         required time                         -3.818    
                         arrival time                           6.816    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             3.077ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.242ns  (logic 0.523ns (42.120%)  route 0.719ns (57.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.423     6.084 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/Q
                         net (fo=64, routed)          0.719     6.803    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[3]
    SLICE_X18Y40         LUT6 (Prop_lut6_I2_O)        0.100     6.903 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[26]_i_1/O
                         net (fo=1, routed)           0.000     6.903    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[26]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.672     2.980    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X18Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[26]/C
                         clock pessimism              0.000     2.980    
                         clock uncertainty            0.576     3.556    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.269     3.825    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.825    
                         arrival time                           6.903    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.173ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.400ns  (logic 0.523ns (37.364%)  route 0.877ns (62.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.423     6.084 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/Q
                         net (fo=64, routed)          0.877     6.961    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[3]
    SLICE_X20Y41         LUT6 (Prop_lut6_I1_O)        0.100     7.061 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[61]_i_1/O
                         net (fo=1, routed)           0.000     7.061    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[61]_i_1_n_0
    SLICE_X20Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.672     2.980    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[61]/C
                         clock pessimism              0.000     2.980    
                         clock uncertainty            0.576     3.556    
    SLICE_X20Y41         FDRE (Hold_fdre_C_D)         0.331     3.887    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[61]
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           7.061    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.190ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.350ns  (logic 0.523ns (38.747%)  route 0.827ns (61.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.423     6.084 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[3]/Q
                         net (fo=64, routed)          0.827     6.911    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[3]
    SLICE_X23Y40         LUT6 (Prop_lut6_I2_O)        0.100     7.011 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[17]_i_1/O
                         net (fo=1, routed)           0.000     7.011    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[17]_i_1_n_0
    SLICE_X23Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.667     2.975    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[17]/C
                         clock pessimism              0.000     2.975    
                         clock uncertainty            0.576     3.551    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.269     3.820    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.820    
                         arrival time                           7.011    
  -------------------------------------------------------------------
                         slack                                  3.190    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.582ns  (logic 0.125ns (2.240%)  route 5.457ns (97.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.691 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.163    49.163    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.125    49.288 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           1.293    50.582    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X21Y44         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.499    52.691    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/C
                         clock pessimism              0.000    52.691    
                         clock uncertainty           -0.377    52.315    
    SLICE_X21Y44         FDRE (Setup_fdre_C_CE)      -0.205    52.110    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         52.110    
                         arrival time                         -50.582    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.582ns  (logic 0.125ns (2.240%)  route 5.457ns (97.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.691 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.163    49.163    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.125    49.288 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           1.293    50.582    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X21Y44         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.499    52.691    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/C
                         clock pessimism              0.000    52.691    
                         clock uncertainty           -0.377    52.315    
    SLICE_X21Y44         FDRE (Setup_fdre_C_CE)      -0.205    52.110    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         52.110    
                         arrival time                         -50.582    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.582ns  (logic 0.125ns (2.240%)  route 5.457ns (97.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.691 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.163    49.163    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.125    49.288 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           1.293    50.582    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X21Y44         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.499    52.691    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/C
                         clock pessimism              0.000    52.691    
                         clock uncertainty           -0.377    52.315    
    SLICE_X21Y44         FDRE (Setup_fdre_C_CE)      -0.205    52.110    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         52.110    
                         arrival time                         -50.582    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.582ns  (logic 0.125ns (2.240%)  route 5.457ns (97.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.691 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.163    49.163    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.125    49.288 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           1.293    50.582    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X21Y44         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.499    52.691    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
                         clock pessimism              0.000    52.691    
                         clock uncertainty           -0.377    52.315    
    SLICE_X21Y44         FDRE (Setup_fdre_C_CE)      -0.205    52.110    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         52.110    
                         arrival time                         -50.582    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.281ns  (logic 0.125ns (2.367%)  route 5.156ns (97.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.163    49.163    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.125    49.288 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.992    50.281    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X23Y44         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.495    52.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.377    52.311    
    SLICE_X23Y44         FDRE (Setup_fdre_C_CE)      -0.205    52.106    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         52.106    
                         arrival time                         -50.281    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.281ns  (logic 0.125ns (2.367%)  route 5.156ns (97.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.163    49.163    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.125    49.288 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.992    50.281    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X23Y44         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.495    52.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.377    52.311    
    SLICE_X23Y44         FDRE (Setup_fdre_C_CE)      -0.205    52.106    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         52.106    
                         arrival time                         -50.281    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.281ns  (logic 0.125ns (2.367%)  route 5.156ns (97.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.163    49.163    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.125    49.288 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.992    50.281    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X23Y44         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.495    52.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.377    52.311    
    SLICE_X23Y44         FDRE (Setup_fdre_C_CE)      -0.205    52.106    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         52.106    
                         arrival time                         -50.281    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.264ns  (logic 0.125ns (2.375%)  route 5.139ns (97.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.163    49.163    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.125    49.288 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.975    50.264    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X22Y43         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.495    52.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X22Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.377    52.311    
    SLICE_X22Y43         FDRE (Setup_fdre_C_CE)      -0.205    52.106    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         52.106    
                         arrival time                         -50.264    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.264ns  (logic 0.125ns (2.375%)  route 5.139ns (97.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.163    49.163    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.125    49.288 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.975    50.264    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X22Y43         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.495    52.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X22Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.377    52.311    
    SLICE_X22Y43         FDRE (Setup_fdre_C_CE)      -0.205    52.106    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         52.106    
                         arrival time                         -50.264    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        4.701ns  (logic 0.000ns (0.000%)  route 4.701ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.701    49.701    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X28Y38         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.496    52.688    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X28Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.377    52.312    
    SLICE_X28Y38         FDRE (Setup_fdre_C_D)       -0.029    52.283    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]
  -------------------------------------------------------------------
                         required time                         52.283    
                         arrival time                         -49.701    
  -------------------------------------------------------------------
                         slack                                  2.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.000ns (0.000%)  route 1.952ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.952     1.952    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X28Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.829     1.199    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X28Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.377     1.576    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.062     1.638    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.046ns (2.075%)  route 2.171ns (97.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.712     1.712    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.046     1.758 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.458     2.217    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X22Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.828     1.198    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X22Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.377     1.575    
    SLICE_X22Y43         FDRE (Hold_fdre_C_CE)       -0.039     1.536    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.046ns (2.075%)  route 2.171ns (97.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.712     1.712    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.046     1.758 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.458     2.217    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X22Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.828     1.198    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X22Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.377     1.575    
    SLICE_X22Y43         FDRE (Hold_fdre_C_CE)       -0.039     1.536    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.046ns (2.068%)  route 2.179ns (97.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.712     1.712    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.046     1.758 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.466     2.225    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X23Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.828     1.198    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.377     1.575    
    SLICE_X23Y44         FDRE (Hold_fdre_C_CE)       -0.039     1.536    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.046ns (2.068%)  route 2.179ns (97.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.712     1.712    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.046     1.758 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.466     2.225    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X23Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.828     1.198    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.377     1.575    
    SLICE_X23Y44         FDRE (Hold_fdre_C_CE)       -0.039     1.536    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.046ns (2.068%)  route 2.179ns (97.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.712     1.712    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.046     1.758 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.466     2.225    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X23Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.828     1.198    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.377     1.575    
    SLICE_X23Y44         FDRE (Hold_fdre_C_CE)       -0.039     1.536    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.046ns (1.981%)  route 2.276ns (98.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.712     1.712    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.046     1.758 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.563     2.322    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.830     1.200    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.377     1.577    
    SLICE_X21Y44         FDRE (Hold_fdre_C_CE)       -0.039     1.538    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.046ns (1.981%)  route 2.276ns (98.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.712     1.712    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.046     1.758 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.563     2.322    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.830     1.200    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.377     1.577    
    SLICE_X21Y44         FDRE (Hold_fdre_C_CE)       -0.039     1.538    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.046ns (1.981%)  route 2.276ns (98.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.712     1.712    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.046     1.758 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.563     2.322    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.830     1.200    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.377     1.577    
    SLICE_X21Y44         FDRE (Hold_fdre_C_CE)       -0.039     1.538    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.046ns (1.981%)  route 2.276ns (98.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.712     1.712    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y45         LUT4 (Prop_lut4_I2_O)        0.046     1.758 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.563     2.322    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.830     1.200    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.377     1.577    
    SLICE_X21Y44         FDRE (Hold_fdre_C_CE)       -0.039     1.538    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.784    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        4.566ns  (logic 0.000ns (0.000%)  route 4.566ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 52.684 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    U14                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           4.566    49.566    design_1_i/main_0/inst/dtm_cmd_out
    SLICE_X26Y16         FDRE                                         f  design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.492    52.684    design_1_i/main_0/inst/clk40
    SLICE_X26Y16         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[0]/C
                         clock pessimism              0.000    52.684    
                         clock uncertainty           -0.377    52.308    
    SLICE_X26Y16         FDRE (Setup_fdre_C_D)       -0.068    52.240    design_1_i/main_0/inst/cmd_out_hist_reg[0]
  -------------------------------------------------------------------
                         required time                         52.240    
                         arrival time                         -49.566    
  -------------------------------------------------------------------
                         slack                                  2.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.000ns (0.000%)  route 1.908ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    U14                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.908     1.908    design_1_i/main_0/inst/dtm_cmd_out
    SLICE_X26Y16         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.824     1.194    design_1_i/main_0/inst/clk40
    SLICE_X26Y16         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[0]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.377     1.571    
    SLICE_X26Y16         FDRE (Hold_fdre_C_D)         0.069     1.640    design_1_i/main_0/inst/cmd_out_hist_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack       -0.519ns,  Total Violation       -2.731ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.519ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.964ns (43.860%)  route 1.234ns (56.140%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 5.662 - 4.167 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.673     2.981    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/Q
                         net (fo=9, routed)           0.294     3.694    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[3]
    SLICE_X21Y44         LUT2 (Prop_lut2_I0_O)        0.297     3.991 f  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_4/O
                         net (fo=1, routed)           0.430     4.421    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_4_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I4_O)        0.124     4.545 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_2/O
                         net (fo=1, routed)           0.158     4.703    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_2_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I0_O)        0.124     4.827 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_1/O
                         net (fo=5, routed)           0.352     5.179    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler0
    SLICE_X22Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.495     5.662    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.662    
                         clock uncertainty           -0.576     5.086    
    SLICE_X22Y45         FDRE (Setup_fdre_C_R)       -0.426     4.660    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[3]
  -------------------------------------------------------------------
                         required time                          4.660    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                 -0.519    

Slack (VIOLATED) :        -0.515ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[0]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.964ns (43.947%)  route 1.230ns (56.053%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 5.662 - 4.167 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.673     2.981    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/Q
                         net (fo=9, routed)           0.294     3.694    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[3]
    SLICE_X21Y44         LUT2 (Prop_lut2_I0_O)        0.297     3.991 f  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_4/O
                         net (fo=1, routed)           0.430     4.421    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_4_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I4_O)        0.124     4.545 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_2/O
                         net (fo=1, routed)           0.158     4.703    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_2_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I0_O)        0.124     4.827 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_1/O
                         net (fo=5, routed)           0.347     5.175    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler0
    SLICE_X23Y45         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.495     5.662    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X23Y45         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.662    
                         clock uncertainty           -0.576     5.086    
    SLICE_X23Y45         FDSE (Setup_fdse_C_S)       -0.426     4.660    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[0]
  -------------------------------------------------------------------
                         required time                          4.660    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 -0.515    

Slack (VIOLATED) :        -0.515ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.964ns (43.947%)  route 1.230ns (56.053%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 5.662 - 4.167 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.673     2.981    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/Q
                         net (fo=9, routed)           0.294     3.694    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[3]
    SLICE_X21Y44         LUT2 (Prop_lut2_I0_O)        0.297     3.991 f  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_4/O
                         net (fo=1, routed)           0.430     4.421    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_4_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I4_O)        0.124     4.545 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_2/O
                         net (fo=1, routed)           0.158     4.703    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_2_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I0_O)        0.124     4.827 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_1/O
                         net (fo=5, routed)           0.347     5.175    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler0
    SLICE_X23Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.495     5.662    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X23Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.662    
                         clock uncertainty           -0.576     5.086    
    SLICE_X23Y45         FDRE (Setup_fdre_C_R)       -0.426     4.660    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[1]
  -------------------------------------------------------------------
                         required time                          4.660    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 -0.515    

Slack (VIOLATED) :        -0.515ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.964ns (43.947%)  route 1.230ns (56.053%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 5.662 - 4.167 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.673     2.981    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/Q
                         net (fo=9, routed)           0.294     3.694    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[3]
    SLICE_X21Y44         LUT2 (Prop_lut2_I0_O)        0.297     3.991 f  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_4/O
                         net (fo=1, routed)           0.430     4.421    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_4_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I4_O)        0.124     4.545 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_2/O
                         net (fo=1, routed)           0.158     4.703    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_2_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I0_O)        0.124     4.827 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_1/O
                         net (fo=5, routed)           0.347     5.175    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler0
    SLICE_X23Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.495     5.662    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X23Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.662    
                         clock uncertainty           -0.576     5.086    
    SLICE_X23Y45         FDRE (Setup_fdre_C_R)       -0.426     4.660    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[2]
  -------------------------------------------------------------------
                         required time                          4.660    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 -0.515    

Slack (VIOLATED) :        -0.515ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.964ns (43.947%)  route 1.230ns (56.053%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 5.662 - 4.167 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.673     2.981    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/Q
                         net (fo=9, routed)           0.294     3.694    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[3]
    SLICE_X21Y44         LUT2 (Prop_lut2_I0_O)        0.297     3.991 f  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_4/O
                         net (fo=1, routed)           0.430     4.421    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_4_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I4_O)        0.124     4.545 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_2/O
                         net (fo=1, routed)           0.158     4.703    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_2_n_0
    SLICE_X22Y44         LUT5 (Prop_lut5_I0_O)        0.124     4.827 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler[4]_i_1/O
                         net (fo=5, routed)           0.347     5.175    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler0
    SLICE_X23Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.495     5.662    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X23Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.662    
                         clock uncertainty           -0.576     5.086    
    SLICE_X23Y45         FDRE (Setup_fdre_C_R)       -0.426     4.660    design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[4]
  -------------------------------------------------------------------
                         required time                          4.660    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 -0.515    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.966ns (43.275%)  route 1.266ns (56.726%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 5.666 - 4.167 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.673     2.981    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/Q
                         net (fo=11, routed)          0.687     4.087    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[1]
    SLICE_X20Y44         LUT6 (Prop_lut6_I0_O)        0.299     4.386 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_i_2/O
                         net (fo=1, routed)           0.413     4.799    design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_i_2_n_0
    SLICE_X21Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.923 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_i_1/O
                         net (fo=2, routed)           0.166     5.089    design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_i_1_n_0
    SLICE_X21Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.213 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler[0]_i_1/O
                         net (fo=1, routed)           0.000     5.213    design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler0
    SLICE_X21Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.499     5.666    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X21Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.666    
                         clock uncertainty           -0.576     5.090    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)        0.034     5.124    design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[0]
  -------------------------------------------------------------------
                         required time                          5.124    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[6]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.642ns (36.824%)  route 1.101ns (63.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 5.663 - 4.167 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.671     2.979    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X28Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=3, routed)           0.422     3.919    design_1_i/tdc_0/inst/data_recorder_inst/p_0_in__0[63]
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1/O
                         net (fo=16, routed)          0.680     4.722    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1_n_0
    SLICE_X29Y38         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.496     5.663    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X29Y38         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.663    
                         clock uncertainty           -0.576     5.087    
    SLICE_X29Y38         FDSE (Setup_fdse_C_S)       -0.426     4.661    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[6]
  -------------------------------------------------------------------
                         required time                          4.661    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_1_clk_wiz_0_0 fall@20.833ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.319ns  (logic 2.204ns (34.877%)  route 4.115ns (65.123%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT6=5)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 22.326 - 20.833 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 15.480 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.672    15.480    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.459    15.939 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/Q
                         net (fo=21, routed)          0.938    16.877    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[56]
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124    17.001 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[15]_i_46/O
                         net (fo=4, routed)           0.852    17.853    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[15]_i_46_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.977 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_82/O
                         net (fo=1, routed)           0.462    18.439    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_82_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_69/O
                         net (fo=1, routed)           0.617    19.179    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_69_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I3_O)        0.124    19.303 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_38/O
                         net (fo=1, routed)           0.627    19.930    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_38_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I2_O)        0.124    20.054 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_15/O
                         net (fo=1, routed)           0.620    20.674    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_15_n_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I4_O)        0.124    20.798 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_4/O
                         net (fo=1, routed)           0.000    20.798    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_4_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.348 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.348    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.462 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.576 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.576    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.799 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.000    21.799    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]_i_2_n_7
    SLICE_X22Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487    22.321    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.143 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.742    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.492    22.326    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.000    22.326    
                         clock uncertainty           -0.576    21.749    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.065    21.814    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]
  -------------------------------------------------------------------
                         required time                         21.814    
                         arrival time                         -21.799    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_1_clk_wiz_0_0 fall@20.833ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.316ns  (logic 2.201ns (34.846%)  route 4.115ns (65.154%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=5)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 22.325 - 20.833 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 15.480 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.672    15.480    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.459    15.939 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/Q
                         net (fo=21, routed)          0.938    16.877    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[56]
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124    17.001 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[15]_i_46/O
                         net (fo=4, routed)           0.852    17.853    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[15]_i_46_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.977 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_82/O
                         net (fo=1, routed)           0.462    18.439    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_82_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_69/O
                         net (fo=1, routed)           0.617    19.179    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_69_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I3_O)        0.124    19.303 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_38/O
                         net (fo=1, routed)           0.627    19.930    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_38_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I2_O)        0.124    20.054 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_15/O
                         net (fo=1, routed)           0.620    20.674    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_15_n_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I4_O)        0.124    20.798 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_4/O
                         net (fo=1, routed)           0.000    20.798    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_4_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.348 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.348    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.462 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.796 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.796    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1_n_6
    SLICE_X22Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487    22.321    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.143 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.742    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.491    22.325    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    22.325    
                         clock uncertainty           -0.576    21.748    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.065    21.813    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[13]
  -------------------------------------------------------------------
                         required time                         21.813    
                         arrival time                         -21.796    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_1_clk_wiz_0_0 fall@20.833ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.295ns  (logic 2.180ns (34.629%)  route 4.115ns (65.371%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=5)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 22.325 - 20.833 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 15.480 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.672    15.480    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.459    15.939 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/Q
                         net (fo=21, routed)          0.938    16.877    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[56]
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124    17.001 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[15]_i_46/O
                         net (fo=4, routed)           0.852    17.853    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[15]_i_46_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.977 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_82/O
                         net (fo=1, routed)           0.462    18.439    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_82_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_69/O
                         net (fo=1, routed)           0.617    19.179    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_69_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I3_O)        0.124    19.303 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_38/O
                         net (fo=1, routed)           0.627    19.930    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_38_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I2_O)        0.124    20.054 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_15/O
                         net (fo=1, routed)           0.620    20.674    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_15_n_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I4_O)        0.124    20.798 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_4/O
                         net (fo=1, routed)           0.000    20.798    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_4_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.348 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.348    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.462 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.462    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.775 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.775    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1_n_4
    SLICE_X22Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        1.487    22.321    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.143 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.742    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         1.491    22.325    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    22.325    
                         clock uncertainty           -0.576    21.748    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.065    21.813    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]
  -------------------------------------------------------------------
                         required time                         21.813    
                         arrival time                         -21.775    
  -------------------------------------------------------------------
                         slack                                  0.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[1].data_loc_tracker_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.755ns  (logic 0.256ns (33.900%)  route 0.499ns (66.100%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 13.323 - 12.500 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 13.400 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.560    13.400    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X26Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[1].data_loc_tracker_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.146    13.546 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[1].data_loc_tracker_reg[1]/Q
                         net (fo=26, routed)          0.499    14.046    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[1]
    SLICE_X22Y35         LUT6 (Prop_lut6_I5_O)        0.045    14.091 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_4/O
                         net (fo=1, routed)           0.000    14.091    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_4_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    14.156 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.156    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_6
    SLICE_X22Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.823    13.323    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.323    
                         clock uncertainty            0.576    13.899    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.112    14.011    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[5]
  -------------------------------------------------------------------
                         required time                        -14.011    
                         arrival time                          14.156    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.772ns  (logic 0.323ns (41.818%)  route 0.449ns (58.182%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 13.323 - 12.500 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 13.395 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.555    13.395    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y33         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDRE (Prop_fdre_C_Q)         0.167    13.562 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/Q
                         net (fo=24, routed)          0.145    13.708    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[3]
    SLICE_X25Y33         LUT6 (Prop_lut6_I1_O)        0.045    13.753 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_15/O
                         net (fo=1, routed)           0.304    14.057    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_15_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I5_O)        0.045    14.102 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_3/O
                         net (fo=1, routed)           0.000    14.102    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_3_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    14.168 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.168    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_5
    SLICE_X22Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.823    13.323    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.323    
                         clock uncertainty            0.576    13.899    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.112    14.011    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]
  -------------------------------------------------------------------
                         required time                        -14.011    
                         arrival time                          14.168    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.805ns  (logic 0.356ns (44.202%)  route 0.449ns (55.798%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 13.323 - 12.500 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 13.395 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.555    13.395    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y33         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDRE (Prop_fdre_C_Q)         0.167    13.562 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/Q
                         net (fo=24, routed)          0.145    13.708    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[3]
    SLICE_X25Y33         LUT6 (Prop_lut6_I1_O)        0.045    13.753 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_15/O
                         net (fo=1, routed)           0.304    14.057    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_15_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I5_O)        0.045    14.102 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_3/O
                         net (fo=1, routed)           0.000    14.102    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_3_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    14.201 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.201    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_4
    SLICE_X22Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.823    13.323    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.323    
                         clock uncertainty            0.576    13.899    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.112    14.011    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]
  -------------------------------------------------------------------
                         required time                        -14.011    
                         arrival time                          14.201    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.815ns  (logic 0.322ns (39.505%)  route 0.493ns (60.495%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 13.322 - 12.500 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 13.395 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.555    13.395    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y33         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDRE (Prop_fdre_C_Q)         0.167    13.562 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/Q
                         net (fo=24, routed)          0.225    13.788    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[3]
    SLICE_X24Y33         LUT2 (Prop_lut2_I0_O)        0.045    13.833 f  design_1_i/tdc_0/inst/data_recorder_inst/data_loc[1]_i_5/O
                         net (fo=5, routed)           0.268    14.101    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[1]_i_5_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I5_O)        0.045    14.146 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_4/O
                         net (fo=1, routed)           0.000    14.146    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_4_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    14.211 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.211    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[3]_i_1_n_6
    SLICE_X22Y34         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.822    13.322    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y34         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.322    
                         clock uncertainty            0.576    13.898    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.112    14.010    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.010    
                         arrival time                          14.211    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.803ns  (logic 0.191ns (23.777%)  route 0.612ns (76.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 13.325 - 12.500 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 13.399 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.559    13.399    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X26Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.146    13.545 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/Q
                         net (fo=18, routed)          0.612    14.158    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[0]
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.045    14.203 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc[5]_i_2/O
                         net (fo=1, routed)           0.000    14.203    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[5]_i_2_n_0
    SLICE_X21Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.825    13.325    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X21Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.325    
                         clock uncertainty            0.576    13.901    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.098    13.999    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.999    
                         arrival time                          14.203    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.805ns  (logic 0.191ns (23.718%)  route 0.614ns (76.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 13.325 - 12.500 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 13.399 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.559    13.399    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X26Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.146    13.545 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/Q
                         net (fo=18, routed)          0.614    14.160    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[0]
    SLICE_X21Y35         LUT6 (Prop_lut6_I0_O)        0.045    14.205 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc[1]_i_1/O
                         net (fo=1, routed)           0.000    14.205    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[1]_i_1_n_0
    SLICE_X21Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.825    13.325    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X21Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.325    
                         clock uncertainty            0.576    13.901    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.099    14.000    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.000    
                         arrival time                          14.205    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.088%)  route 0.639ns (81.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.560     0.901    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/Q
                         net (fo=9, routed)           0.639     1.680    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[5]
    SLICE_X20Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.828     0.828    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X20Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[5]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.576     1.404    
    SLICE_X20Y38         FDRE (Hold_fdre_C_D)         0.052     1.456    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.621%)  route 0.659ns (82.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.560     0.901    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/Q
                         net (fo=8, routed)           0.659     1.701    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[4]
    SLICE_X21Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.829     0.829    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X21Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[4]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.576     1.405    
    SLICE_X21Y40         FDRE (Hold_fdre_C_D)         0.066     1.471    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[1].data_loc_tracker_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.842ns  (logic 0.343ns (40.728%)  route 0.499ns (59.272%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 13.323 - 12.500 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 13.400 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.560    13.400    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X26Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[1].data_loc_tracker_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.146    13.546 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[1].data_loc_tracker_reg[1]/Q
                         net (fo=26, routed)          0.499    14.046    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[1]
    SLICE_X22Y35         LUT6 (Prop_lut6_I5_O)        0.045    14.091 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_4/O
                         net (fo=1, routed)           0.000    14.091    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_4_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152    14.243 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.243    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_5
    SLICE_X22Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.823    13.323    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X22Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.323    
                         clock uncertainty            0.576    13.899    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.112    14.011    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.011    
                         arrival time                          14.243    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.461%)  route 0.666ns (82.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.560     0.901    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X22Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/Q
                         net (fo=8, routed)           0.666     1.708    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[6]
    SLICE_X21Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3221, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=112, routed)         0.828     0.828    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X21Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[6]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.576     1.404    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.070     1.474    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.234    





