

================================================================
== Vitis HLS Report for 'rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2'
================================================================
* Date:           Thu Nov 17 00:27:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        edge_detect_vitishls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   786524|   786524|  3.933 ms|  3.933 ms|  786524|  786524|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_165_1_VITIS_LOOP_167_2  |   786522|   786522|        92|          3|          1|  262144|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 92


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 92
* Pipeline : 1
  Pipeline-0 : II = 3, D = 92, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%phi_ln174 = alloca i32 1"   --->   Operation 95 'alloca' 'phi_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 96 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 97 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 98 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 99 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln1"   --->   Operation 100 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%input_image_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_image"   --->   Operation 101 'read' 'input_image_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln165_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln165"   --->   Operation 102 'read' 'sext_ln165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln165_cast = sext i58 %sext_ln165_read"   --->   Operation 103 'sext' 'sext_ln165_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.39ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 106 [1/1] (0.40ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 107 [1/1] (0.40ns)   --->   "%store_ln0 = store i10 0, i10 %j"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 108 [1/1] (0.49ns)   --->   "%store_ln0 = store i11 0, i11 %jj"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 109 [1/1] (0.53ns)   --->   "%store_ln0 = store i480 0, i480 %phi_ln174"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 110 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [edge_detect_tasks_V0.c:167]   --->   Operation 111 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [edge_detect_tasks_V0.c:165]   --->   Operation 112 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i10 %i_1" [edge_detect_tasks_V0.c:167]   --->   Operation 113 'trunc' 'trunc_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.71ns)   --->   "%icmp_ln165 = icmp_eq  i19 %indvar_flatten_load, i19 262144" [edge_detect_tasks_V0.c:165]   --->   Operation 114 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %for.inc29, void %for.end31.exitStub" [edge_detect_tasks_V0.c:165]   --->   Operation 115 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.79ns)   --->   "%add_ln165_1 = add i10 %i_1, i10 1" [edge_detect_tasks_V0.c:165]   --->   Operation 116 'add' 'add_ln165_1' <Predicate = (!icmp_ln165)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln167_1 = trunc i10 %add_ln165_1" [edge_detect_tasks_V0.c:167]   --->   Operation 117 'trunc' 'trunc_ln167_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i9.i11, i9 %trunc_ln167, i11 0" [edge_detect_tasks_V0.c:167]   --->   Operation 118 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i20 %shl_ln" [edge_detect_tasks_V0.c:167]   --->   Operation 119 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln167_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln167, i9 0" [edge_detect_tasks_V0.c:167]   --->   Operation 120 'bitconcatenate' 'shl_ln167_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i18 %shl_ln167_1" [edge_detect_tasks_V0.c:167]   --->   Operation 121 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.84ns)   --->   "%sub_ln169 = sub i21 %zext_ln167, i21 %zext_ln167_1" [edge_detect_tasks_V0.c:169]   --->   Operation 122 'sub' 'sub_ln169' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%jj_load = load i11 %jj" [edge_detect_tasks_V0.c:165]   --->   Operation 123 'load' 'jj_load' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [edge_detect_tasks_V0.c:167]   --->   Operation 124 'load' 'j_load' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.62ns)   --->   "%icmp_ln167 = icmp_eq  i10 %j_load, i10 512" [edge_detect_tasks_V0.c:167]   --->   Operation 125 'icmp' 'icmp_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.47ns)   --->   "%select_ln165_1 = select i1 %icmp_ln167, i11 0, i11 %jj_load" [edge_detect_tasks_V0.c:165]   --->   Operation 126 'select' 'select_ln165_1' <Predicate = (!icmp_ln165)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln167_mid1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i9.i11, i9 %trunc_ln167_1, i11 0" [edge_detect_tasks_V0.c:167]   --->   Operation 127 'bitconcatenate' 'shl_ln167_mid1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln167_2 = zext i20 %shl_ln167_mid1" [edge_detect_tasks_V0.c:167]   --->   Operation 128 'zext' 'zext_ln167_2' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln167_1_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln167_1, i9 0" [edge_detect_tasks_V0.c:167]   --->   Operation 129 'bitconcatenate' 'shl_ln167_1_mid1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln167_3 = zext i18 %shl_ln167_1_mid1" [edge_detect_tasks_V0.c:167]   --->   Operation 130 'zext' 'zext_ln167_3' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.84ns)   --->   "%sub_ln169_1 = sub i21 %zext_ln167_2, i21 %zext_ln167_3" [edge_detect_tasks_V0.c:169]   --->   Operation 131 'sub' 'sub_ln169_1' <Predicate = (!icmp_ln165)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.44ns)   --->   "%select_ln165_3 = select i1 %icmp_ln167, i21 %sub_ln169_1, i21 %sub_ln169" [edge_detect_tasks_V0.c:165]   --->   Operation 132 'select' 'select_ln165_3' <Predicate = (!icmp_ln165)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i11 %select_ln165_1" [edge_detect_tasks_V0.c:169]   --->   Operation 133 'zext' 'zext_ln169_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.84ns)   --->   "%add_ln169 = add i21 %zext_ln169_1, i21 %select_ln165_3" [edge_detect_tasks_V0.c:169]   --->   Operation 134 'add' 'add_ln169' <Predicate = (!icmp_ln165)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i21.i2, i21 %add_ln169, i2 0" [edge_detect_tasks_V0.c:169]   --->   Operation 135 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln169_3 = sext i23 %tmp_4" [edge_detect_tasks_V0.c:169]   --->   Operation 136 'sext' 'sext_ln169_3' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i21 %add_ln169" [edge_detect_tasks_V0.c:169]   --->   Operation 137 'trunc' 'trunc_ln169' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (1.05ns)   --->   "%add_ln169_1 = add i64 %sext_ln169_3, i64 %input_image_read" [edge_detect_tasks_V0.c:169]   --->   Operation 138 'add' 'add_ln169_1' <Predicate = (!icmp_ln165)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln169_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln169_1, i32 6, i32 63" [edge_detect_tasks_V0.c:169]   --->   Operation 139 'partselect' 'trunc_ln169_2' <Predicate = (!icmp_ln165)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 140 [1/1] (0.84ns)   --->   "%add_ln165 = add i19 %indvar_flatten_load, i19 1" [edge_detect_tasks_V0.c:165]   --->   Operation 140 'add' 'add_ln165' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%or_ln165 = or i21 %select_ln165_3, i21 1" [edge_detect_tasks_V0.c:165]   --->   Operation 141 'or' 'or_ln165' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%sext_ln165_1 = sext i21 %or_ln165" [edge_detect_tasks_V0.c:165]   --->   Operation 142 'sext' 'sext_ln165_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%or_ln165_1 = or i21 %select_ln165_3, i21 2" [edge_detect_tasks_V0.c:165]   --->   Operation 143 'or' 'or_ln165_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%sext_ln165_2 = sext i21 %or_ln165_1" [edge_detect_tasks_V0.c:165]   --->   Operation 144 'sext' 'sext_ln165_2' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.45ns)   --->   "%select_ln165_4 = select i1 %icmp_ln167, i10 %add_ln165_1, i10 %i_1" [edge_detect_tasks_V0.c:165]   --->   Operation 145 'select' 'select_ln165_4' <Predicate = (!icmp_ln165)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i11 %select_ln165_1" [edge_detect_tasks_V0.c:169]   --->   Operation 146 'zext' 'zext_ln169' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln169 = sext i58 %trunc_ln169_2" [edge_detect_tasks_V0.c:169]   --->   Operation 147 'sext' 'sext_ln169' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i512 %gmem, i64 %sext_ln169" [edge_detect_tasks_V0.c:169]   --->   Operation 148 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 149 [70/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 149 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 150 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln169_3 = add i22 %zext_ln169, i22 %sext_ln165_1" [edge_detect_tasks_V0.c:169]   --->   Operation 150 'add' 'add_ln169_3' <Predicate = (!icmp_ln165)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %add_ln169_3, i2 0" [edge_detect_tasks_V0.c:169]   --->   Operation 151 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln169_4 = sext i24 %tmp_6" [edge_detect_tasks_V0.c:169]   --->   Operation 152 'sext' 'sext_ln169_4' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln169_6 = trunc i22 %add_ln169_3" [edge_detect_tasks_V0.c:169]   --->   Operation 153 'trunc' 'trunc_ln169_6' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.05ns)   --->   "%add_ln169_4 = add i64 %sext_ln169_4, i64 %input_image_read" [edge_detect_tasks_V0.c:169]   --->   Operation 154 'add' 'add_ln169_4' <Predicate = (!icmp_ln165)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln169_5 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln169_4, i32 6, i32 63" [edge_detect_tasks_V0.c:169]   --->   Operation 155 'partselect' 'trunc_ln169_5' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln169_7 = add i22 %zext_ln169, i22 %sext_ln165_2" [edge_detect_tasks_V0.c:169]   --->   Operation 156 'add' 'add_ln169_7' <Predicate = (!icmp_ln165)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln169_10 = trunc i22 %add_ln169_7" [edge_detect_tasks_V0.c:169]   --->   Operation 157 'trunc' 'trunc_ln169_10' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.39ns)   --->   "%store_ln167 = store i19 %add_ln165, i19 %indvar_flatten" [edge_detect_tasks_V0.c:167]   --->   Operation 158 'store' 'store_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.39>
ST_3 : Operation 159 [1/1] (0.40ns)   --->   "%store_ln167 = store i10 %select_ln165_4, i10 %i" [edge_detect_tasks_V0.c:167]   --->   Operation 159 'store' 'store_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.40>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 160 [1/1] (0.45ns)   --->   "%select_ln165 = select i1 %icmp_ln167, i10 0, i10 %j_load" [edge_detect_tasks_V0.c:165]   --->   Operation 160 'select' 'select_ln165' <Predicate = (!icmp_ln165)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%empty_21 = trunc i10 %select_ln165" [edge_detect_tasks_V0.c:165]   --->   Operation 161 'trunc' 'empty_21' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln169_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln169, i2 0" [edge_detect_tasks_V0.c:169]   --->   Operation 162 'bitconcatenate' 'trunc_ln169_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 163 [69/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 164 [1/1] (0.71ns)   --->   "%add_ln169_2 = add i6 %trunc_ln169_1, i6 %trunc_ln1_read" [edge_detect_tasks_V0.c:169]   --->   Operation 164 'add' 'add_ln169_2' <Predicate = (!icmp_ln165)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln169_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln169_6, i2 0" [edge_detect_tasks_V0.c:169]   --->   Operation 165 'bitconcatenate' 'trunc_ln169_4' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln169_1 = sext i58 %trunc_ln169_5" [edge_detect_tasks_V0.c:169]   --->   Operation 166 'sext' 'sext_ln169_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i512 %gmem, i64 %sext_ln169_1" [edge_detect_tasks_V0.c:169]   --->   Operation 167 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 168 [70/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 168 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 169 [1/1] (0.71ns)   --->   "%add_ln169_6 = add i6 %trunc_ln169_4, i6 %trunc_ln1_read" [edge_detect_tasks_V0.c:169]   --->   Operation 169 'add' 'add_ln169_6' <Predicate = (!icmp_ln165)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %add_ln169_7, i2 0" [edge_detect_tasks_V0.c:169]   --->   Operation 170 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln169_5 = sext i24 %tmp_8" [edge_detect_tasks_V0.c:169]   --->   Operation 171 'sext' 'sext_ln169_5' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln169_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln169_10, i2 0" [edge_detect_tasks_V0.c:169]   --->   Operation 172 'bitconcatenate' 'trunc_ln169_7' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (1.05ns)   --->   "%add_ln169_5 = add i64 %sext_ln169_5, i64 %input_image_read" [edge_detect_tasks_V0.c:169]   --->   Operation 173 'add' 'add_ln169_5' <Predicate = (!icmp_ln165)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln169_8 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln169_5, i32 6, i32 63" [edge_detect_tasks_V0.c:169]   --->   Operation 174 'partselect' 'trunc_ln169_8' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.71ns)   --->   "%add_ln169_8 = add i6 %trunc_ln169_7, i6 %trunc_ln1_read" [edge_detect_tasks_V0.c:169]   --->   Operation 175 'add' 'add_ln169_8' <Predicate = (!icmp_ln165)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.47ns)   --->   "%icmp_ln174 = icmp_eq  i4 %empty_21, i4 15" [edge_detect_tasks_V0.c:174]   --->   Operation 176 'icmp' 'icmp_ln174' <Predicate = (!icmp_ln165)> <Delay = 0.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %for.inc.split._crit_edge, void" [edge_detect_tasks_V0.c:174]   --->   Operation 177 'br' 'br_ln174' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.79ns)   --->   "%add_ln167 = add i10 %select_ln165, i10 1" [edge_detect_tasks_V0.c:167]   --->   Operation 178 'add' 'add_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.80ns)   --->   "%add_ln167_1 = add i11 %select_ln165_1, i11 3" [edge_detect_tasks_V0.c:167]   --->   Operation 179 'add' 'add_ln167_1' <Predicate = (!icmp_ln165)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.40ns)   --->   "%store_ln167 = store i10 %add_ln167, i10 %j" [edge_detect_tasks_V0.c:167]   --->   Operation 180 'store' 'store_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.40>
ST_4 : Operation 181 [1/1] (0.49ns)   --->   "%store_ln167 = store i11 %add_ln167_1, i11 %jj" [edge_detect_tasks_V0.c:167]   --->   Operation 181 'store' 'store_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.49>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 182 [68/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 182 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 183 [69/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 183 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln169_2 = sext i58 %trunc_ln169_8" [edge_detect_tasks_V0.c:169]   --->   Operation 184 'sext' 'sext_ln169_2' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i512 %gmem, i64 %sext_ln169_2" [edge_detect_tasks_V0.c:169]   --->   Operation 185 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_5 : Operation 186 [70/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 186 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 187 [67/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 187 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 188 [68/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 188 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 189 [69/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 189 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 190 [66/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 190 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 191 [67/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 191 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 192 [68/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 192 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 193 [65/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 193 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 194 [66/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 194 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 195 [67/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 195 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 196 [64/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 196 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 197 [65/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 197 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 198 [66/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 198 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 199 [63/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 199 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 200 [64/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 200 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 201 [65/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 201 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 202 [62/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 202 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 203 [63/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 203 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 204 [64/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 204 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 205 [61/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 205 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 206 [62/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 206 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 207 [63/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 207 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 208 [60/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 208 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 209 [61/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 209 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 210 [62/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 210 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 211 [59/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 211 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 212 [60/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 212 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 213 [61/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 213 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 214 [58/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 214 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 215 [59/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 215 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 216 [60/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 216 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 217 [57/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 217 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 218 [58/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 218 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 219 [59/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 219 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 220 [56/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 220 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 221 [57/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 221 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 222 [58/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 222 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 223 [55/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 223 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 224 [56/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 224 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 225 [57/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 225 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 226 [54/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 226 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 227 [55/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 227 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 228 [56/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 228 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.65>
ST_20 : Operation 229 [53/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 229 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 230 [54/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 230 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 231 [55/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 231 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 3.65>
ST_21 : Operation 232 [52/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 232 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 233 [53/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 233 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 234 [54/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 234 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 3.65>
ST_22 : Operation 235 [51/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 235 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 236 [52/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 236 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 237 [53/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 237 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 3.65>
ST_23 : Operation 238 [50/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 238 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 239 [51/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 239 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 240 [52/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 240 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.65>
ST_24 : Operation 241 [49/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 241 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 242 [50/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 242 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 243 [51/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 243 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.65>
ST_25 : Operation 244 [48/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 244 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 245 [49/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 245 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 246 [50/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 246 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 3.65>
ST_26 : Operation 247 [47/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 247 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 248 [48/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 248 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 249 [49/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 249 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 3.65>
ST_27 : Operation 250 [46/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 250 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 251 [47/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 251 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 252 [48/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 252 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 3.65>
ST_28 : Operation 253 [45/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 253 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 254 [46/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 254 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 255 [47/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 255 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 3.65>
ST_29 : Operation 256 [44/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 256 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 257 [45/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 257 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 258 [46/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 258 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 3.65>
ST_30 : Operation 259 [43/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 259 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 260 [44/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 260 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 261 [45/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 261 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 3.65>
ST_31 : Operation 262 [42/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 262 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 263 [43/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 263 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 264 [44/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 264 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 3.65>
ST_32 : Operation 265 [41/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 265 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 266 [42/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 266 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 267 [43/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 267 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 3.65>
ST_33 : Operation 268 [40/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 268 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 269 [41/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 269 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 270 [42/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 270 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 3.65>
ST_34 : Operation 271 [39/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 271 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 272 [40/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 272 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 273 [41/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 273 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 3.65>
ST_35 : Operation 274 [38/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 274 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 275 [39/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 275 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 276 [40/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 276 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 3.65>
ST_36 : Operation 277 [37/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 277 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 278 [38/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 278 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 279 [39/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 279 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 3.65>
ST_37 : Operation 280 [36/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 280 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 281 [37/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 281 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 282 [38/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 282 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 3.65>
ST_38 : Operation 283 [35/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 283 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 284 [36/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 284 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 285 [37/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 285 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 3.65>
ST_39 : Operation 286 [34/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 286 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 287 [35/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 287 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 288 [36/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 288 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 3.65>
ST_40 : Operation 289 [33/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 289 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 290 [34/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 290 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 291 [35/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 291 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 3.65>
ST_41 : Operation 292 [32/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 292 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 293 [33/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 293 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 294 [34/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 294 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 3.65>
ST_42 : Operation 295 [31/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 295 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 296 [32/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 296 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 297 [33/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 297 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 3.65>
ST_43 : Operation 298 [30/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 298 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 299 [31/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 299 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 300 [32/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 300 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 3.65>
ST_44 : Operation 301 [29/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 301 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 302 [30/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 302 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 303 [31/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 303 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 3.65>
ST_45 : Operation 304 [28/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 304 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 305 [29/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 305 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 306 [30/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 306 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 3.65>
ST_46 : Operation 307 [27/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 307 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 308 [28/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 308 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 309 [29/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 309 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 3.65>
ST_47 : Operation 310 [26/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 310 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 311 [27/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 311 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 312 [28/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 312 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 3.65>
ST_48 : Operation 313 [25/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 313 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 314 [26/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 314 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 315 [27/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 315 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 3.65>
ST_49 : Operation 316 [24/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 316 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 317 [25/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 317 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 318 [26/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 318 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 3.65>
ST_50 : Operation 319 [23/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 319 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 320 [24/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 320 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 321 [25/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 321 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 3.65>
ST_51 : Operation 322 [22/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 322 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 323 [23/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 323 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 324 [24/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 324 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 3.65>
ST_52 : Operation 325 [21/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 325 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 326 [22/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 326 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 327 [23/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 327 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 3.65>
ST_53 : Operation 328 [20/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 328 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 329 [21/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 329 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 330 [22/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 330 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 3.65>
ST_54 : Operation 331 [19/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 331 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 332 [20/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 332 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 333 [21/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 333 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 3.65>
ST_55 : Operation 334 [18/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 334 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 335 [19/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 335 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 336 [20/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 336 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 3.65>
ST_56 : Operation 337 [17/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 337 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 338 [18/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 338 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 339 [19/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 339 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 3.65>
ST_57 : Operation 340 [16/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 340 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 341 [17/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 341 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 342 [18/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 342 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 3.65>
ST_58 : Operation 343 [15/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 343 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 344 [16/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 344 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 345 [17/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 345 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 3.65>
ST_59 : Operation 346 [14/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 346 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 347 [15/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 347 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 348 [16/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 348 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 3.65>
ST_60 : Operation 349 [13/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 349 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 350 [14/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 350 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 351 [15/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 351 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 3.65>
ST_61 : Operation 352 [12/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 352 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 353 [13/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 353 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 354 [14/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 354 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 3.65>
ST_62 : Operation 355 [11/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 355 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 356 [12/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 356 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 357 [13/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 357 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 3.65>
ST_63 : Operation 358 [10/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 358 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 359 [11/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 359 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 360 [12/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 360 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 3.65>
ST_64 : Operation 361 [9/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 361 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 362 [10/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 362 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 363 [11/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 363 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 3.65>
ST_65 : Operation 364 [8/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 364 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 365 [9/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 365 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 366 [10/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 366 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 3.65>
ST_66 : Operation 367 [7/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 367 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 368 [8/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 368 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 369 [9/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 369 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 3.65>
ST_67 : Operation 370 [6/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 370 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 371 [7/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 371 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 372 [8/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 372 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 3.65>
ST_68 : Operation 373 [5/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 373 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 374 [6/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 374 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 375 [7/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 375 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 3.65>
ST_69 : Operation 376 [4/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 376 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 377 [5/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 377 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 378 [6/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 378 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 3.65>
ST_70 : Operation 379 [3/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 379 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 380 [4/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 380 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 381 [5/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 381 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 3.65>
ST_71 : Operation 382 [2/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 382 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 383 [3/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 383 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 384 [4/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 384 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 3.65>
ST_72 : Operation 385 [1/70] (3.65ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_1, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 385 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 386 [2/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 386 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 387 [3/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 387 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 3.65>
ST_73 : Operation 388 [1/1] (3.65ns)   --->   "%gmem_addr_1_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_1" [edge_detect_tasks_V0.c:169]   --->   Operation 388 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 389 [1/70] (3.65ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_2, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 389 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 390 [2/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 390 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 3.65>
ST_74 : Operation 391 [1/1] (0.00ns)   --->   "%shl_ln169_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln169_2, i3 0" [edge_detect_tasks_V0.c:169]   --->   Operation 391 'bitconcatenate' 'shl_ln169_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_74 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln169_2 = zext i9 %shl_ln169_1" [edge_detect_tasks_V0.c:169]   --->   Operation 392 'zext' 'zext_ln169_2' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_74 : Operation 393 [1/1] (2.87ns)   --->   "%lshr_ln169 = lshr i512 %gmem_addr_1_read, i512 %zext_ln169_2" [edge_detect_tasks_V0.c:169]   --->   Operation 393 'lshr' 'lshr_ln169' <Predicate = (!icmp_ln165)> <Delay = 2.87> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 394 [1/1] (0.00ns)   --->   "%r = trunc i512 %lshr_ln169" [edge_detect_tasks_V0.c:169]   --->   Operation 394 'trunc' 'r' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_74 : Operation 395 [1/1] (3.65ns)   --->   "%gmem_addr_2_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_2" [edge_detect_tasks_V0.c:169]   --->   Operation 395 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 396 [1/70] (3.65ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_3, i32 1" [edge_detect_tasks_V0.c:169]   --->   Operation 396 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 397 [4/4] (0.39ns)   --->   "%conv = sitodp i32 %r" [edge_detect_tasks_V0.c:173]   --->   Operation 397 'sitodp' 'conv' <Predicate = (!icmp_ln165)> <Delay = 0.39> <CoreInst = "Int2Double">   --->   Core 70 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.65>
ST_75 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln169_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln169_6, i3 0" [edge_detect_tasks_V0.c:169]   --->   Operation 398 'bitconcatenate' 'shl_ln169_3' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_75 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln169_3 = zext i9 %shl_ln169_3" [edge_detect_tasks_V0.c:169]   --->   Operation 399 'zext' 'zext_ln169_3' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_75 : Operation 400 [1/1] (2.87ns)   --->   "%lshr_ln169_1 = lshr i512 %gmem_addr_2_read, i512 %zext_ln169_3" [edge_detect_tasks_V0.c:169]   --->   Operation 400 'lshr' 'lshr_ln169_1' <Predicate = (!icmp_ln165)> <Delay = 2.87> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 401 [1/1] (0.00ns)   --->   "%g = trunc i512 %lshr_ln169_1" [edge_detect_tasks_V0.c:169]   --->   Operation 401 'trunc' 'g' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_75 : Operation 402 [1/1] (3.65ns)   --->   "%gmem_addr_3_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_3" [edge_detect_tasks_V0.c:169]   --->   Operation 402 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln165)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 403 [3/4] (2.64ns)   --->   "%conv = sitodp i32 %r" [edge_detect_tasks_V0.c:173]   --->   Operation 403 'sitodp' 'conv' <Predicate = (!icmp_ln165)> <Delay = 2.64> <CoreInst = "Int2Double">   --->   Core 70 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 404 [4/4] (0.39ns)   --->   "%conv1 = sitodp i32 %g" [edge_detect_tasks_V0.c:173]   --->   Operation 404 'sitodp' 'conv1' <Predicate = (!icmp_ln165)> <Delay = 0.39> <CoreInst = "Int2Double">   --->   Core 70 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.27>
ST_76 : Operation 405 [1/1] (0.00ns)   --->   "%shl_ln169_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln169_8, i3 0" [edge_detect_tasks_V0.c:169]   --->   Operation 405 'bitconcatenate' 'shl_ln169_5' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_76 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln169_4 = zext i9 %shl_ln169_5" [edge_detect_tasks_V0.c:169]   --->   Operation 406 'zext' 'zext_ln169_4' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_76 : Operation 407 [1/1] (2.87ns)   --->   "%lshr_ln169_2 = lshr i512 %gmem_addr_3_read, i512 %zext_ln169_4" [edge_detect_tasks_V0.c:169]   --->   Operation 407 'lshr' 'lshr_ln169_2' <Predicate = (!icmp_ln165)> <Delay = 2.87> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 408 [1/1] (0.00ns)   --->   "%b = trunc i512 %lshr_ln169_2" [edge_detect_tasks_V0.c:169]   --->   Operation 408 'trunc' 'b' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_76 : Operation 409 [2/4] (2.64ns)   --->   "%conv = sitodp i32 %r" [edge_detect_tasks_V0.c:173]   --->   Operation 409 'sitodp' 'conv' <Predicate = (!icmp_ln165)> <Delay = 2.64> <CoreInst = "Int2Double">   --->   Core 70 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 410 [3/4] (2.64ns)   --->   "%conv1 = sitodp i32 %g" [edge_detect_tasks_V0.c:173]   --->   Operation 410 'sitodp' 'conv1' <Predicate = (!icmp_ln165)> <Delay = 2.64> <CoreInst = "Int2Double">   --->   Core 70 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 411 [4/4] (0.39ns)   --->   "%conv2 = sitodp i32 %b" [edge_detect_tasks_V0.c:173]   --->   Operation 411 'sitodp' 'conv2' <Predicate = (!icmp_ln165)> <Delay = 0.39> <CoreInst = "Int2Double">   --->   Core 70 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.12>
ST_77 : Operation 412 [1/4] (0.67ns)   --->   "%conv = sitodp i32 %r" [edge_detect_tasks_V0.c:173]   --->   Operation 412 'sitodp' 'conv' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "Int2Double">   --->   Core 70 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 413 [4/4] (2.45ns)   --->   "%mul = dmul i64 %conv, i64 0.299" [edge_detect_tasks_V0.c:173]   --->   Operation 413 'dmul' 'mul' <Predicate = (!icmp_ln165)> <Delay = 2.45> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 414 [2/4] (2.64ns)   --->   "%conv1 = sitodp i32 %g" [edge_detect_tasks_V0.c:173]   --->   Operation 414 'sitodp' 'conv1' <Predicate = (!icmp_ln165)> <Delay = 2.64> <CoreInst = "Int2Double">   --->   Core 70 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 415 [3/4] (2.64ns)   --->   "%conv2 = sitodp i32 %b" [edge_detect_tasks_V0.c:173]   --->   Operation 415 'sitodp' 'conv2' <Predicate = (!icmp_ln165)> <Delay = 2.64> <CoreInst = "Int2Double">   --->   Core 70 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.12>
ST_78 : Operation 416 [3/4] (2.66ns)   --->   "%mul = dmul i64 %conv, i64 0.299" [edge_detect_tasks_V0.c:173]   --->   Operation 416 'dmul' 'mul' <Predicate = (!icmp_ln165)> <Delay = 2.66> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 417 [1/4] (0.67ns)   --->   "%conv1 = sitodp i32 %g" [edge_detect_tasks_V0.c:173]   --->   Operation 417 'sitodp' 'conv1' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "Int2Double">   --->   Core 70 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 418 [4/4] (2.45ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.587" [edge_detect_tasks_V0.c:173]   --->   Operation 418 'dmul' 'mul1' <Predicate = (!icmp_ln165)> <Delay = 2.45> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 419 [2/4] (2.64ns)   --->   "%conv2 = sitodp i32 %b" [edge_detect_tasks_V0.c:173]   --->   Operation 419 'sitodp' 'conv2' <Predicate = (!icmp_ln165)> <Delay = 2.64> <CoreInst = "Int2Double">   --->   Core 70 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.12>
ST_79 : Operation 420 [2/4] (2.66ns)   --->   "%mul = dmul i64 %conv, i64 0.299" [edge_detect_tasks_V0.c:173]   --->   Operation 420 'dmul' 'mul' <Predicate = (!icmp_ln165)> <Delay = 2.66> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 421 [3/4] (2.66ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.587" [edge_detect_tasks_V0.c:173]   --->   Operation 421 'dmul' 'mul1' <Predicate = (!icmp_ln165)> <Delay = 2.66> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 422 [1/4] (0.67ns)   --->   "%conv2 = sitodp i32 %b" [edge_detect_tasks_V0.c:173]   --->   Operation 422 'sitodp' 'conv2' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "Int2Double">   --->   Core 70 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 423 [4/4] (2.45ns)   --->   "%mul2 = dmul i64 %conv2, i64 0.114" [edge_detect_tasks_V0.c:173]   --->   Operation 423 'dmul' 'mul2' <Predicate = (!icmp_ln165)> <Delay = 2.45> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.66>
ST_80 : Operation 424 [1/4] (0.09ns)   --->   "%mul = dmul i64 %conv, i64 0.299" [edge_detect_tasks_V0.c:173]   --->   Operation 424 'dmul' 'mul' <Predicate = (!icmp_ln165)> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 425 [2/4] (2.66ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.587" [edge_detect_tasks_V0.c:173]   --->   Operation 425 'dmul' 'mul1' <Predicate = (!icmp_ln165)> <Delay = 2.66> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 426 [3/4] (2.66ns)   --->   "%mul2 = dmul i64 %conv2, i64 0.114" [edge_detect_tasks_V0.c:173]   --->   Operation 426 'dmul' 'mul2' <Predicate = (!icmp_ln165)> <Delay = 2.66> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.66>
ST_81 : Operation 427 [1/4] (0.09ns)   --->   "%mul1 = dmul i64 %conv1, i64 0.587" [edge_detect_tasks_V0.c:173]   --->   Operation 427 'dmul' 'mul1' <Predicate = (!icmp_ln165)> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 428 [5/5] (2.48ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [edge_detect_tasks_V0.c:173]   --->   Operation 428 'dadd' 'add' <Predicate = (!icmp_ln165)> <Delay = 2.48> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 429 [2/4] (2.66ns)   --->   "%mul2 = dmul i64 %conv2, i64 0.114" [edge_detect_tasks_V0.c:173]   --->   Operation 429 'dmul' 'mul2' <Predicate = (!icmp_ln165)> <Delay = 2.66> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.57>
ST_82 : Operation 430 [4/5] (2.57ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [edge_detect_tasks_V0.c:173]   --->   Operation 430 'dadd' 'add' <Predicate = (!icmp_ln165)> <Delay = 2.57> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 431 [1/4] (0.09ns)   --->   "%mul2 = dmul i64 %conv2, i64 0.114" [edge_detect_tasks_V0.c:173]   --->   Operation 431 'dmul' 'mul2' <Predicate = (!icmp_ln165)> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.57>
ST_83 : Operation 432 [3/5] (2.57ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [edge_detect_tasks_V0.c:173]   --->   Operation 432 'dadd' 'add' <Predicate = (!icmp_ln165)> <Delay = 2.57> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.57>
ST_84 : Operation 433 [2/5] (2.57ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [edge_detect_tasks_V0.c:173]   --->   Operation 433 'dadd' 'add' <Predicate = (!icmp_ln165)> <Delay = 2.57> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.57>
ST_85 : Operation 434 [1/5] (0.09ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [edge_detect_tasks_V0.c:173]   --->   Operation 434 'dadd' 'add' <Predicate = (!icmp_ln165)> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 435 [5/5] (2.48ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [edge_detect_tasks_V0.c:173]   --->   Operation 435 'dadd' 'add1' <Predicate = (!icmp_ln165)> <Delay = 2.48> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.57>
ST_86 : Operation 436 [4/5] (2.57ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [edge_detect_tasks_V0.c:173]   --->   Operation 436 'dadd' 'add1' <Predicate = (!icmp_ln165)> <Delay = 2.57> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.57>
ST_87 : Operation 437 [3/5] (2.57ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [edge_detect_tasks_V0.c:173]   --->   Operation 437 'dadd' 'add1' <Predicate = (!icmp_ln165)> <Delay = 2.57> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.57>
ST_88 : Operation 438 [2/5] (2.57ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [edge_detect_tasks_V0.c:173]   --->   Operation 438 'dadd' 'add1' <Predicate = (!icmp_ln165)> <Delay = 2.57> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.47>
ST_89 : Operation 439 [1/5] (0.09ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [edge_detect_tasks_V0.c:173]   --->   Operation 439 'dadd' 'add1' <Predicate = (!icmp_ln165)> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 440 [1/1] (1.55ns)   --->   "%gray = fptrunc i64 %add1" [edge_detect_tasks_V0.c:173]   --->   Operation 440 'fptrunc' 'gray' <Predicate = (!icmp_ln165)> <Delay = 1.55> <CoreInst = "Double2Float">   --->   Core 71 'Double2Float' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 441 [1/1] (1.26ns)   --->   "%dc = fpext i32 %gray" [edge_detect_tasks_V0.c:174]   --->   Operation 441 'fpext' 'dc' <Predicate = (!icmp_ln165)> <Delay = 1.26> <CoreInst = "Float2Double">   --->   Core 68 'Float2Double' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 442 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 442 'bitcast' 'data_V' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_89 : Operation 443 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 443 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_89 : Operation 444 [1/1] (0.00ns)   --->   "%xs_exp_V_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 444 'partselect' 'xs_exp_V_4' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_89 : Operation 445 [1/1] (0.00ns)   --->   "%xs_sig_V_3 = trunc i64 %data_V"   --->   Operation 445 'trunc' 'xs_sig_V_3' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_89 : Operation 446 [1/1] (0.00ns)   --->   "%index = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 52, i32 57"   --->   Operation 446 'partselect' 'index' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_89 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %index"   --->   Operation 447 'zext' 'zext_ln541' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_89 : Operation 448 [1/1] (0.00ns)   --->   "%mask_table_addr = getelementptr i52 %mask_table, i64 0, i64 %zext_ln541" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:32->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7]   --->   Operation 448 'getelementptr' 'mask_table_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_89 : Operation 449 [2/2] (0.56ns)   --->   "%mask = load i6 %mask_table_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:39->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7]   --->   Operation 449 'load' 'mask' <Predicate = (!icmp_ln165)> <Delay = 0.56> <CoreInst = "ROM">   --->   Core 105 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_89 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %data_V"   --->   Operation 450 'trunc' 'trunc_ln368' <Predicate = (!icmp_ln165)> <Delay = 0.00>

State 90 <SV = 89> <Delay = 3.41>
ST_90 : Operation 451 [1/1] (0.62ns)   --->   "%icmp_ln1035 = icmp_ult  i11 %xs_exp_V_4, i11 1023"   --->   Operation 451 'icmp' 'icmp_ln1035' <Predicate = (!icmp_ln165)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 452 [1/1] (0.62ns)   --->   "%icmp_ln1035_1 = icmp_ugt  i11 %xs_exp_V_4, i11 1075"   --->   Operation 452 'icmp' 'icmp_ln1035_1' <Predicate = (!icmp_ln165)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%p_Result_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_s, i63 0"   --->   Operation 453 'bitconcatenate' 'p_Result_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_90 : Operation 454 [1/2] (0.07ns)   --->   "%mask = load i6 %mask_table_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:39->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7]   --->   Operation 454 'load' 'mask' <Predicate = (!icmp_ln165)> <Delay = 0.07> <CoreInst = "ROM">   --->   Core 105 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_90 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i52 %mask" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:28->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7]   --->   Operation 455 'zext' 'zext_ln28' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_90 : Operation 456 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 1, i63 %trunc_ln368"   --->   Operation 456 'bitconcatenate' 'p_Result_2' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_90 : Operation 457 [1/1] (1.05ns)   --->   "%data_V_1 = add i64 %zext_ln28, i64 %p_Result_2"   --->   Operation 457 'add' 'data_V_1' <Predicate = (!icmp_ln165)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%xs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 458 'partselect' 'xs_exp_V' <Predicate = (!icmp_ln165 & p_Result_s)> <Delay = 0.00>
ST_90 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%xs_sig_V = trunc i64 %data_V_1"   --->   Operation 459 'trunc' 'xs_sig_V' <Predicate = (!icmp_ln165 & p_Result_s)> <Delay = 0.00>
ST_90 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln779 = and i64 %data_V, i64 %data_V_1"   --->   Operation 460 'and' 'and_ln779' <Predicate = (!icmp_ln165)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%xs_sign_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln779, i32 63"   --->   Operation 461 'bitselect' 'xs_sign_V_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_90 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%xs_exp_V_5 = select i1 %p_Result_s, i11 %xs_exp_V, i11 %xs_exp_V_4"   --->   Operation 462 'select' 'xs_exp_V_5' <Predicate = (!icmp_ln165)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%xs_sig_V_1 = select i1 %p_Result_s, i52 %xs_sig_V, i52 %xs_sig_V_3"   --->   Operation 463 'select' 'xs_sig_V_1' <Predicate = (!icmp_ln165)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%xor_ln1497 = xor i52 %mask, i52 4503599627370495"   --->   Operation 464 'xor' 'xor_ln1497' <Predicate = (!icmp_ln165)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%xs_sig_V_4 = and i52 %xs_sig_V_1, i52 %xor_ln1497"   --->   Operation 465 'and' 'xs_sig_V_4' <Predicate = (!icmp_ln165)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 466 [1/1] (0.49ns) (out node of the LUT)   --->   "%p_Result_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %xs_sign_V_1, i11 %xs_exp_V_5, i52 %xs_sig_V_4"   --->   Operation 466 'bitconcatenate' 'p_Result_3' <Predicate = (!icmp_ln165)> <Delay = 0.49>
ST_90 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln1035 = or i1 %icmp_ln1035, i1 %icmp_ln1035_1"   --->   Operation 467 'or' 'or_ln1035' <Predicate = (!icmp_ln165)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%select_ln1035 = select i1 %or_ln1035, i64 %p_Result_1, i64 %p_Result_3"   --->   Operation 468 'select' 'select_ln1035' <Predicate = (!icmp_ln165)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%bitcast_ln1035 = bitcast i64 %select_ln1035"   --->   Operation 469 'bitcast' 'bitcast_ln1035' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_90 : Operation 470 [1/1] (0.77ns)   --->   "%icmp_ln19 = icmp_ne  i52 %xs_sig_V_3, i52 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7]   --->   Operation 470 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln165)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 471 [1/1] (0.62ns)   --->   "%icmp_ln19_1 = icmp_ne  i11 %xs_exp_V_4, i11 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7]   --->   Operation 471 'icmp' 'icmp_ln19_1' <Predicate = (!icmp_ln165)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%or_ln19 = or i1 %icmp_ln19_1, i1 %icmp_ln19" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7]   --->   Operation 472 'or' 'or_ln19' <Predicate = (!icmp_ln165)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%and_ln19 = and i1 %p_Result_s, i1 %or_ln19" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7]   --->   Operation 473 'and' 'and_ln19' <Predicate = (!icmp_ln165)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 474 [1/1] (0.30ns) (out node of the LUT)   --->   "%and_ln19_1 = and i1 %and_ln19, i1 %icmp_ln1035" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7]   --->   Operation 474 'and' 'and_ln19_1' <Predicate = (!icmp_ln165)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 475 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19_1, i64 -1, i64 %bitcast_ln1035" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7]   --->   Operation 475 'select' 'select_ln19' <Predicate = (!icmp_ln165)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node dc_1)   --->   "%xor_ln1035 = xor i1 %icmp_ln1035, i1 1"   --->   Operation 476 'xor' 'xor_ln1035' <Predicate = (!icmp_ln165)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node dc_1)   --->   "%and_ln1035 = and i1 %icmp_ln1035_1, i1 %xor_ln1035"   --->   Operation 477 'and' 'and_ln1035' <Predicate = (!icmp_ln165)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 478 [1/1] (0.49ns) (out node of the LUT)   --->   "%dc_1 = select i1 %and_ln1035, i64 %dc, i64 %select_ln19"   --->   Operation 478 'select' 'dc_1' <Predicate = (!icmp_ln165)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 479 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i64 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 479 'bitcast' 'data_V_2' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_90 : Operation 480 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63"   --->   Operation 480 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_90 : Operation 481 [1/1] (0.00ns)   --->   "%xs_exp_V_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62"   --->   Operation 481 'partselect' 'xs_exp_V_3' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_90 : Operation 482 [1/1] (0.00ns)   --->   "%p_Result_5 = trunc i64 %data_V_2"   --->   Operation 482 'trunc' 'p_Result_5' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_90 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 483 'zext' 'zext_ln515' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_90 : Operation 484 [1/1] (0.80ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 484 'add' 'add_ln515' <Predicate = (!icmp_ln165)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 485 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 485 'bitselect' 'isNeg' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_90 : Operation 486 [1/1] (0.80ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %xs_exp_V_3"   --->   Operation 486 'sub' 'sub_ln1512' <Predicate = (!icmp_ln165)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.18>
ST_91 : Operation 487 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 487 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 488 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln165_cast" [edge_detect_tasks_V0.c:165]   --->   Operation 488 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 489 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 489 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 490 [1/1] (0.00ns)   --->   "%phi_ln174_load = load i480 %phi_ln174" [edge_detect_tasks_V0.c:165]   --->   Operation 490 'load' 'phi_ln174_load' <Predicate = (!icmp_ln165 & !icmp_ln167)> <Delay = 0.00>
ST_91 : Operation 491 [1/1] (0.70ns)   --->   "%select_ln165_2 = select i1 %icmp_ln167, i480 0, i480 %phi_ln174_load" [edge_detect_tasks_V0.c:165]   --->   Operation 491 'select' 'select_ln165_2' <Predicate = (!icmp_ln165)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 492 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_5, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 492 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_91 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 493 'zext' 'zext_ln15' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_91 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 494 'sext' 'sext_ln1512' <Predicate = (!icmp_ln165 & isNeg)> <Delay = 0.00>
ST_91 : Operation 495 [1/1] (0.50ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %add_ln515"   --->   Operation 495 'select' 'ush' <Predicate = (!icmp_ln165)> <Delay = 0.50> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 496 'sext' 'sext_ln1488' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_91 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 497 'zext' 'zext_ln1488' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_91 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %zext_ln1488"   --->   Operation 498 'lshr' 'r_V' <Predicate = (!icmp_ln165 & isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln15, i137 %zext_ln1488"   --->   Operation 499 'shl' 'r_V_1' <Predicate = (!icmp_ln165 & !isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 500 'bitselect' 'tmp' <Predicate = (!icmp_ln165 & isNeg)> <Delay = 0.00>
ST_91 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 501 'zext' 'zext_ln818' <Predicate = (!icmp_ln165 & isNeg)> <Delay = 0.00>
ST_91 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_1, i32 53, i32 84"   --->   Operation 502 'partselect' 'tmp_s' <Predicate = (!icmp_ln165 & !isNeg)> <Delay = 0.00>
ST_91 : Operation 503 [1/1] (1.39ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_s"   --->   Operation 503 'select' 'val' <Predicate = (!icmp_ln165)> <Delay = 1.39> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 504 [1/1] (0.89ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 504 'sub' 'result_V_2' <Predicate = (!icmp_ln165 & p_Result_4)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 505 [1/1] (0.39ns)   --->   "%result_V = select i1 %p_Result_4, i32 %result_V_2, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 505 'select' 'result_V' <Predicate = (!icmp_ln165)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 518 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 518 'ret' 'ret_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>

State 92 <SV = 91> <Delay = 3.65>
ST_92 : Operation 506 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_165_1_VITIS_LOOP_167_2_str"   --->   Operation 506 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_92 : Operation 507 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 507 'speclooptripcount' 'empty' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_92 : Operation 508 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 508 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_92 : Operation 509 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [edge_detect_tasks_V0.c:163]   --->   Operation 509 'specloopname' 'specloopname_ln163' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_92 : Operation 510 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %result_V, i480 %select_ln165_2" [edge_detect_tasks_V0.c:174]   --->   Operation 510 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_92 : Operation 511 [1/1] (3.65ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %or_ln, i64 18446744073709551615" [edge_detect_tasks_V0.c:174]   --->   Operation 511 'write' 'write_ln174' <Predicate = (!icmp_ln165 & icmp_ln174)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.inc.split._crit_edge" [edge_detect_tasks_V0.c:174]   --->   Operation 512 'br' 'br_ln174' <Predicate = (!icmp_ln165 & icmp_ln174)> <Delay = 0.00>
ST_92 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %select_ln165_2, i32 32, i32 479" [edge_detect_tasks_V0.c:167]   --->   Operation 513 'partselect' 'tmp_1' <Predicate = (!icmp_ln165 & !icmp_ln174)> <Delay = 0.00>
ST_92 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %result_V, i448 %tmp_1" [edge_detect_tasks_V0.c:167]   --->   Operation 514 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln165 & !icmp_ln174)> <Delay = 0.00>
ST_92 : Operation 515 [1/1] (0.70ns)   --->   "%select_ln174 = select i1 %icmp_ln174, i480 0, i480 %tmp_2" [edge_detect_tasks_V0.c:174]   --->   Operation 515 'select' 'select_ln174' <Predicate = (!icmp_ln165)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 516 [1/1] (0.53ns)   --->   "%store_ln167 = store i480 %select_ln174, i480 %phi_ln174" [edge_detect_tasks_V0.c:167]   --->   Operation 516 'store' 'store_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.53>
ST_92 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc" [edge_detect_tasks_V0.c:167]   --->   Operation 517 'br' 'br_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.791ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i', edge_detect_tasks_V0.c:167) on local variable 'i' [23]  (0 ns)
	'add' operation ('add_ln165_1', edge_detect_tasks_V0.c:165) [47]  (0.791 ns)

 <State 2>: 3.2ns
The critical path consists of the following:
	'sub' operation ('sub_ln169', edge_detect_tasks_V0.c:169) [33]  (0.848 ns)
	'select' operation ('select_ln165_3', edge_detect_tasks_V0.c:165) [54]  (0.449 ns)
	'add' operation ('add_ln169', edge_detect_tasks_V0.c:169) [65]  (0.849 ns)
	'add' operation ('add_ln169_1', edge_detect_tasks_V0.c:169) [70]  (1.05 ns)

 <State 3>: 3.65ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', edge_detect_tasks_V0.c:169) [73]  (0 ns)
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 4>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 5>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 7>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 8>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 9>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 10>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 11>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 12>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 13>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 14>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 15>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 16>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 17>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 18>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 19>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 20>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 21>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 22>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 23>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 24>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 25>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 26>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 27>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 28>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 29>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 30>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 31>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 32>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 33>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 34>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 35>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 36>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 37>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 38>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 39>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 40>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 41>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 42>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 43>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 44>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 45>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 46>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 47>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 48>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 49>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 50>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 51>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 52>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 53>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 54>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 55>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 56>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 57>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 58>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 59>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 60>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 61>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 62>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 63>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 64>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 65>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 66>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 67>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 68>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 69>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 70>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 71>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 72>: 3.65ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [74]  (3.65 ns)

 <State 73>: 3.65ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [75]  (3.65 ns)

 <State 74>: 3.65ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [91]  (3.65 ns)

 <State 75>: 3.65ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', edge_detect_tasks_V0.c:169) on port 'gmem' (edge_detect_tasks_V0.c:169) [107]  (3.65 ns)

 <State 76>: 3.27ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln169_2', edge_detect_tasks_V0.c:169) [111]  (2.88 ns)
	'sitodp' operation ('conv2', edge_detect_tasks_V0.c:173) [118]  (0.396 ns)

 <State 77>: 3.12ns
The critical path consists of the following:
	'sitodp' operation ('conv', edge_detect_tasks_V0.c:173) [113]  (0.67 ns)
	'dmul' operation ('mul', edge_detect_tasks_V0.c:173) [114]  (2.45 ns)

 <State 78>: 3.12ns
The critical path consists of the following:
	'sitodp' operation ('conv1', edge_detect_tasks_V0.c:173) [115]  (0.67 ns)
	'dmul' operation ('mul1', edge_detect_tasks_V0.c:173) [116]  (2.45 ns)

 <State 79>: 3.12ns
The critical path consists of the following:
	'sitodp' operation ('conv2', edge_detect_tasks_V0.c:173) [118]  (0.67 ns)
	'dmul' operation ('mul2', edge_detect_tasks_V0.c:173) [119]  (2.45 ns)

 <State 80>: 2.67ns
The critical path consists of the following:
	'dmul' operation ('mul1', edge_detect_tasks_V0.c:173) [116]  (2.67 ns)

 <State 81>: 2.67ns
The critical path consists of the following:
	'dmul' operation ('mul2', edge_detect_tasks_V0.c:173) [119]  (2.67 ns)

 <State 82>: 2.58ns
The critical path consists of the following:
	'dadd' operation ('add', edge_detect_tasks_V0.c:173) [117]  (2.58 ns)

 <State 83>: 2.58ns
The critical path consists of the following:
	'dadd' operation ('add', edge_detect_tasks_V0.c:173) [117]  (2.58 ns)

 <State 84>: 2.58ns
The critical path consists of the following:
	'dadd' operation ('add', edge_detect_tasks_V0.c:173) [117]  (2.58 ns)

 <State 85>: 2.57ns
The critical path consists of the following:
	'dadd' operation ('add', edge_detect_tasks_V0.c:173) [117]  (0.09 ns)
	'dadd' operation ('add1', edge_detect_tasks_V0.c:173) [120]  (2.48 ns)

 <State 86>: 2.58ns
The critical path consists of the following:
	'dadd' operation ('add1', edge_detect_tasks_V0.c:173) [120]  (2.58 ns)

 <State 87>: 2.58ns
The critical path consists of the following:
	'dadd' operation ('add1', edge_detect_tasks_V0.c:173) [120]  (2.58 ns)

 <State 88>: 2.58ns
The critical path consists of the following:
	'dadd' operation ('add1', edge_detect_tasks_V0.c:173) [120]  (2.58 ns)

 <State 89>: 3.47ns
The critical path consists of the following:
	'dadd' operation ('add1', edge_detect_tasks_V0.c:173) [120]  (0.09 ns)
	'fptrunc' operation ('gray', edge_detect_tasks_V0.c:173) [121]  (1.56 ns)
	'fpext' operation ('x', edge_detect_tasks_V0.c:174) [122]  (1.26 ns)
	'getelementptr' operation ('mask_table_addr', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:32->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7) [132]  (0 ns)
	'load' operation ('mask', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:39->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7) on array 'mask_table' [133]  (0.56 ns)

 <State 90>: 3.41ns
The critical path consists of the following:
	'load' operation ('mask', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:39->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7) on array 'mask_table' [133]  (0.078 ns)
	'add' operation ('data.V') [137]  (1.05 ns)
	'and' operation ('and_ln779') [140]  (0 ns)
	'select' operation ('select_ln1035') [148]  (0 ns)
	'select' operation ('select_ln19', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7) [155]  (0.49 ns)
	'select' operation ('x') [158]  (0.49 ns)
	'add' operation ('sh', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515) [166]  (0.802 ns)
	blocking operation 0.499 ns on control path)

 <State 91>: 3.18ns
The critical path consists of the following:
	'select' operation ('ush') [170]  (0.505 ns)
	'lshr' operation ('r.V') [173]  (0 ns)
	'select' operation ('val') [178]  (1.39 ns)
	'sub' operation ('result.V') [179]  (0.893 ns)
	'select' operation ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [180]  (0.39 ns)

 <State 92>: 3.65ns
The critical path consists of the following:
	bus write operation ('write_ln174', edge_detect_tasks_V0.c:174) on port 'gmem' (edge_detect_tasks_V0.c:174) [185]  (3.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
