// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// external module async_transmitter

// external module async_receiver

module GammaBus(	// src/main/scala/ultra/bus/GammaBus.scala:10:7
  input          clock,	// src/main/scala/ultra/bus/GammaBus.scala:10:7
                 reset,	// src/main/scala/ultra/bus/GammaBus.scala:10:7
  input  [31:0]  io_iChannel_in_pc,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  input          io_iChannel_in_rreq,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  output [127:0] io_iChannel_out_rdata,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  output         io_iChannel_out_rrdy,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
                 io_iChannel_out_rvalid,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  input          io_dChannel_in_rreq,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
                 io_dChannel_in_wreq,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  input  [3:0]   io_dChannel_in_byteSelN,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  input  [31:0]  io_dChannel_in_addr,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
                 io_dChannel_in_wdata,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  output [31:0]  io_dChannel_out_rdata,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  output         io_dChannel_out_rrdy,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
                 io_dChannel_out_rvalid,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
                 io_dChannel_out_wrdy,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  input  [31:0]  io_baseRam_in_rData,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  output [31:0]  io_baseRam_out_wData,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  output [19:0]  io_baseRam_out_addr,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  output [3:0]   io_baseRam_out_byteSelN,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  output         io_baseRam_out_ce,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
                 io_baseRam_out_oe,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
                 io_baseRam_out_we,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  input  [31:0]  io_extRam_in_rData,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  output [31:0]  io_extRam_out_wData,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  output [19:0]  io_extRam_out_addr,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  output [3:0]   io_extRam_out_byteSelN,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  output         io_extRam_out_ce,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
                 io_extRam_out_oe,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
                 io_extRam_out_we,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
                 io_uart_txd,	// src/main/scala/ultra/bus/GammaBus.scala:11:14
  input          io_uart_rxd	// src/main/scala/ultra/bus/GammaBus.scala:11:14
);

  wire         _uReceiver_RxD_data_ready;	// src/main/scala/ultra/bus/GammaBus.scala:29:25
  wire [7:0]   _uReceiver_RxD_data;	// src/main/scala/ultra/bus/GammaBus.scala:29:25
  wire         _uTransmitter_TxD_busy;	// src/main/scala/ultra/bus/GammaBus.scala:28:28
  reg  [31:0]  bRamOutReg_wData;	// src/main/scala/ultra/bus/GammaBus.scala:18:27
  reg  [19:0]  bRamOutReg_addr;	// src/main/scala/ultra/bus/GammaBus.scala:18:27
  reg  [3:0]   bRamOutReg_byteSelN;	// src/main/scala/ultra/bus/GammaBus.scala:18:27
  reg          bRamOutReg_ce;	// src/main/scala/ultra/bus/GammaBus.scala:18:27
  reg          bRamOutReg_oe;	// src/main/scala/ultra/bus/GammaBus.scala:18:27
  reg          bRamOutReg_we;	// src/main/scala/ultra/bus/GammaBus.scala:18:27
  reg  [31:0]  eRamOutReg_wData;	// src/main/scala/ultra/bus/GammaBus.scala:19:27
  reg  [19:0]  eRamOutReg_addr;	// src/main/scala/ultra/bus/GammaBus.scala:19:27
  reg  [3:0]   eRamOutReg_byteSelN;	// src/main/scala/ultra/bus/GammaBus.scala:19:27
  reg          eRamOutReg_ce;	// src/main/scala/ultra/bus/GammaBus.scala:19:27
  reg          eRamOutReg_oe;	// src/main/scala/ultra/bus/GammaBus.scala:19:27
  reg          eRamOutReg_we;	// src/main/scala/ultra/bus/GammaBus.scala:19:27
  reg  [7:0]   uTdata;	// src/main/scala/ultra/bus/GammaBus.scala:30:23
  reg          uTstart;	// src/main/scala/ultra/bus/GammaBus.scala:31:24
  reg          uRclear;	// src/main/scala/ultra/bus/GammaBus.scala:32:24
  reg          irStat;	// src/main/scala/ultra/bus/GammaBus.scala:60:23
  reg          drStat;	// src/main/scala/ultra/bus/GammaBus.scala:61:23
  reg          dwStat;	// src/main/scala/ultra/bus/GammaBus.scala:62:23
  reg  [1:0]   bRamStat;	// src/main/scala/ultra/bus/GammaBus.scala:76:25
  reg  [1:0]   eRamStat;	// src/main/scala/ultra/bus/GammaBus.scala:85:25
  reg  [1:0]   uStat;	// src/main/scala/ultra/bus/GammaBus.scala:96:22
  reg  [31:0]  irBuf_pc;	// src/main/scala/ultra/bus/GammaBus.scala:103:22
  reg  [3:0]   drBuf_byteSelN;	// src/main/scala/ultra/bus/GammaBus.scala:104:22
  reg  [31:0]  drBuf_addr;	// src/main/scala/ultra/bus/GammaBus.scala:104:22
  reg  [3:0]   dwBuf_byteSelN;	// src/main/scala/ultra/bus/GammaBus.scala:105:22
  reg  [31:0]  dwBuf_addr;	// src/main/scala/ultra/bus/GammaBus.scala:105:22
  reg  [31:0]  dwBuf_wdata;	// src/main/scala/ultra/bus/GammaBus.scala:105:22
  reg  [2:0]   iWordCounter_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0]   bRamCounter_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0]   eRamCounter_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          isInst2BaseLoad;	// src/main/scala/ultra/bus/GammaBus.scala:120:32
  reg          isData2ExtLoadBlock;	// src/main/scala/ultra/bus/GammaBus.scala:139:36
  reg          isData2ExtStoreBlock;	// src/main/scala/ultra/bus/GammaBus.scala:140:37
  reg          isData2BaseLoad;	// src/main/scala/ultra/bus/GammaBus.scala:144:32
  reg          isData2BaseStore;	// src/main/scala/ultra/bus/GammaBus.scala:145:33
  reg  [127:0] irData;	// src/main/scala/ultra/bus/GammaBus.scala:211:23
  wire         _GEN = bRamStat == 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:76:25, :212:19
  wire         _GEN_0 = bRamStat == 2'h1;	// src/main/scala/ultra/bus/GammaBus.scala:76:25, :160:22, :212:19
  wire         wrap_1 = iWordCounter_value == 3'h4;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:249:31
  wire         _GEN_1 = _GEN | ~(_GEN_0 & wrap_1);	// src/main/scala/ultra/bus/GammaBus.scala:12:19, :212:19, :249:{31,44}, :251:31
  wire         _GEN_2 = bRamStat == 2'h2;	// src/main/scala/ultra/bus/GammaBus.scala:76:25, :192:22, :212:19
  wire         _GEN_3 = _GEN | _GEN_0;	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :212:19
  wire         _GEN_4 = _GEN_3 | ~(_GEN_2 & (&bRamCounter_value));	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/GammaBus.scala:148:17, :212:19, :263:30, :264:16
  wire         _GEN_5 = eRamStat == 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:85:25, :282:19
  wire         _GEN_6 = eRamStat == 2'h1;	// src/main/scala/ultra/bus/GammaBus.scala:85:25, :160:22, :282:19
  wire         _GEN_7 = _GEN_6 & (&eRamCounter_value);	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/GammaBus.scala:212:19, :282:19, :287:30, :288:16
  wire         _GEN_8 = _GEN_5 | ~_GEN_7;	// src/main/scala/ultra/bus/GammaBus.scala:212:19, :282:19, :287:30, :288:16
  wire [31:0]  _GEN_9 =
    _GEN_8
      ? (_GEN_4
           ? 32'h0
           : drBuf_byteSelN == 4'hE
               ? {24'h0, io_baseRam_in_rData[7:0]}
               : drBuf_byteSelN == 4'hD
                   ? {24'h0, io_baseRam_in_rData[15:8]}
                   : drBuf_byteSelN == 4'hB
                       ? {24'h0, io_baseRam_in_rData[23:16]}
                       : drBuf_byteSelN == 4'h7
                           ? {24'h0, io_baseRam_in_rData[31:24]}
                           : io_baseRam_in_rData)
      : drBuf_byteSelN == 4'hE
          ? {24'h0, io_extRam_in_rData[7:0]}
          : drBuf_byteSelN == 4'hD
              ? {24'h0, io_extRam_in_rData[15:8]}
              : drBuf_byteSelN == 4'hB
                  ? {24'h0, io_extRam_in_rData[23:16]}
                  : drBuf_byteSelN == 4'h7
                      ? {24'h0, io_extRam_in_rData[31:24]}
                      : io_extRam_in_rData;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :13:19, :104:22, :148:17, :212:19, :282:19, :374:22, :376:{13,20}, :379:{13,20}, :382:{13,20}, :385:{13,20}, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
  wire         _GEN_10 = uStat == 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:96:22, :337:16
  wire         _GEN_11 = uStat == 2'h1;	// src/main/scala/ultra/bus/GammaBus.scala:96:22, :160:22, :337:16
  wire         _GEN_12 = _GEN_10 | ~_GEN_11;	// src/main/scala/ultra/bus/GammaBus.scala:282:19, :337:16, :345:14
  wire         _GEN_13 = drBuf_addr[3:0] == 4'hC;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :104:22, :347:{24,30}
  wire         _GEN_14 = drBuf_addr[3:0] == 4'h8;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :104:22, :347:{24,30}
  always @(posedge clock) begin	// src/main/scala/ultra/bus/GammaBus.scala:10:7
    if (reset) begin	// src/main/scala/ultra/bus/GammaBus.scala:10:7
      bRamOutReg_wData <= 32'h0;	// src/main/scala/ultra/bus/GammaBus.scala:18:27, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
      bRamOutReg_addr <= 20'h0;	// src/main/scala/ultra/bus/GammaBus.scala:18:27, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
      bRamOutReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27
      bRamOutReg_ce <= 1'h1;	// src/main/scala/ultra/bus/GammaBus.scala:18:27, src/main/scala/ultra/bus/UltraBusUtils.scala:55:15
      bRamOutReg_oe <= 1'h1;	// src/main/scala/ultra/bus/GammaBus.scala:18:27, src/main/scala/ultra/bus/UltraBusUtils.scala:55:15
      bRamOutReg_we <= 1'h1;	// src/main/scala/ultra/bus/GammaBus.scala:18:27, src/main/scala/ultra/bus/UltraBusUtils.scala:55:15
      eRamOutReg_wData <= 32'h0;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
      eRamOutReg_addr <= 20'h0;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
      eRamOutReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27
      eRamOutReg_ce <= 1'h1;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, src/main/scala/ultra/bus/UltraBusUtils.scala:55:15
      eRamOutReg_oe <= 1'h1;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, src/main/scala/ultra/bus/UltraBusUtils.scala:55:15
      eRamOutReg_we <= 1'h1;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, src/main/scala/ultra/bus/UltraBusUtils.scala:55:15
      uTdata <= 8'h0;	// src/main/scala/ultra/bus/GammaBus.scala:30:23
      uTstart <= 1'h0;	// src/main/scala/ultra/bus/GammaBus.scala:31:24, src/main/scala/ultra/bus/UltraBusUtils.scala:24:16
      uRclear <= 1'h0;	// src/main/scala/ultra/bus/GammaBus.scala:32:24, src/main/scala/ultra/bus/UltraBusUtils.scala:24:16
      irStat <= 1'h0;	// src/main/scala/ultra/bus/GammaBus.scala:60:23, src/main/scala/ultra/bus/UltraBusUtils.scala:24:16
      drStat <= 1'h0;	// src/main/scala/ultra/bus/GammaBus.scala:61:23, src/main/scala/ultra/bus/UltraBusUtils.scala:24:16
      dwStat <= 1'h0;	// src/main/scala/ultra/bus/GammaBus.scala:62:23, src/main/scala/ultra/bus/UltraBusUtils.scala:24:16
      bRamStat <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:76:25
      eRamStat <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:85:25
      uStat <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:96:22
      irBuf_pc <= 32'h80000000;	// src/main/scala/ultra/bus/GammaBus.scala:103:22, src/main/scala/ultra/bus/UltraBusUtils.scala:19:13
      drBuf_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :104:22
      drBuf_addr <= 32'h0;	// src/main/scala/ultra/bus/GammaBus.scala:104:22, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
      dwBuf_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :105:22
      dwBuf_addr <= 32'h0;	// src/main/scala/ultra/bus/GammaBus.scala:105:22, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
      dwBuf_wdata <= 32'h0;	// src/main/scala/ultra/bus/GammaBus.scala:105:22, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
      iWordCounter_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      bRamCounter_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      eRamCounter_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      isInst2BaseLoad <= 1'h0;	// src/main/scala/ultra/bus/GammaBus.scala:120:32, src/main/scala/ultra/bus/UltraBusUtils.scala:24:16
      isData2ExtLoadBlock <= 1'h0;	// src/main/scala/ultra/bus/GammaBus.scala:139:36, src/main/scala/ultra/bus/UltraBusUtils.scala:24:16
      isData2ExtStoreBlock <= 1'h0;	// src/main/scala/ultra/bus/GammaBus.scala:140:37, src/main/scala/ultra/bus/UltraBusUtils.scala:24:16
      isData2BaseLoad <= 1'h0;	// src/main/scala/ultra/bus/GammaBus.scala:144:32, src/main/scala/ultra/bus/UltraBusUtils.scala:24:16
      isData2BaseStore <= 1'h0;	// src/main/scala/ultra/bus/GammaBus.scala:145:33, src/main/scala/ultra/bus/UltraBusUtils.scala:24:16
      irData <= 128'h0;	// src/main/scala/ultra/bus/GammaBus.scala:211:23
    end
    else begin	// src/main/scala/ultra/bus/GammaBus.scala:10:7
      automatic logic            _GEN_15;	// src/main/scala/ultra/bus/GammaBus.scala:60:23, :122:17, :124:32, :125:16
      automatic logic            inst2BaseLoad;	// src/main/scala/ultra/bus/GammaBus.scala:121:34, :122:17, :124:32, :127:23
      automatic logic            _GEN_16;	// src/main/scala/ultra/bus/GammaBus.scala:61:23, :148:17, :150:32, :151:16
      automatic logic            _GEN_17 = io_dChannel_in_addr[31:22] == 10'h201;	// src/main/scala/ultra/bus/GammaBus.scala:153:{33,41}
      automatic logic            _GEN_18;	// src/main/scala/ultra/bus/GammaBus.scala:139:36, :153:57, :154:27, :155:33
      automatic logic            data2ExtLoadBlock;	// src/main/scala/ultra/bus/GammaBus.scala:139:36, :148:17, :150:32, :153:57, :154:27, :155:33
      automatic logic            _GEN_19;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:148:17, :150:32, :153:57, :154:27
      automatic logic            _GEN_20;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
      automatic logic            _GEN_21;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :154:27, :159:24
      automatic logic            _GEN_22;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
      automatic logic            _GEN_23;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
      automatic logic            _GEN_24;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
      automatic logic            _GEN_25 = io_dChannel_in_addr[31:22] == 10'h2FF;	// src/main/scala/ultra/bus/GammaBus.scala:153:33, :163:41
      automatic logic            _GEN_26 = io_dChannel_in_addr[31:22] == 10'h200;	// src/main/scala/ultra/bus/GammaBus.scala:153:33, :166:41
      automatic logic            data2BaseLoad;	// src/main/scala/ultra/bus/GammaBus.scala:144:32, :148:17, :150:32, :166:58, :167:27
      automatic logic            _GEN_27;	// src/main/scala/ultra/bus/GammaBus.scala:62:23, :176:17, :178:32, :179:16
      automatic logic            data2ExtStoreBlock;	// src/main/scala/ultra/bus/GammaBus.scala:140:37, :176:17, :178:32, :181:57, :182:27, :183:34
      automatic logic            _GEN_28;	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :176:17, :178:32, :181:57, :182:27
      automatic logic            _GEN_29;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/GammaBus.scala:148:17, :150:32, :153:57, :154:27, :176:17, :178:32, :181:57, :182:27
      automatic logic [1:0]      _GEN_30;	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :176:17, :178:32, :181:57, :182:27
      automatic logic            _GEN_31;	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :182:27, :187:24
      automatic logic            _GEN_32;	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :182:27, :187:24
      automatic logic [1:0]      _GEN_33;	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :176:17, :178:32, :195:54, :196:17
      automatic logic            data2BaseStore;	// src/main/scala/ultra/bus/GammaBus.scala:145:33, :176:17, :178:32, :198:58, :199:28
      automatic logic [31:0]     _GEN_34;	// src/main/scala/ultra/bus/GammaBus.scala:218:34, :219:22, :225:22
      automatic logic [3:0]      _GEN_35;	// src/main/scala/ultra/bus/GammaBus.scala:218:34, :219:22, :225:22
      automatic logic [3:0]      _GEN_36;	// src/main/scala/ultra/bus/GammaBus.scala:231:34, :232:22, :234:22
      automatic logic            _GEN_37;	// src/main/scala/ultra/bus/GammaBus.scala:122:17, :214:27, :227:32, :236:32
      automatic logic            _GEN_38;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/GammaBus.scala:227:32, :236:32
      automatic logic            _GEN_39;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/GammaBus.scala:214:27, :227:32, :236:32
      automatic logic            _GEN_40;	// src/main/scala/chisel3/util/Counter.scala:73:24
      automatic logic            _GEN_41;	// src/main/scala/ultra/bus/GammaBus.scala:176:17, :212:19, :271:30, :272:16
      automatic logic            _GEN_42;	// src/main/scala/chisel3/util/Counter.scala:77:15, :98:11, src/main/scala/ultra/bus/GammaBus.scala:287:30, :293:33
      automatic logic            _GEN_43;	// src/main/scala/ultra/bus/GammaBus.scala:282:19
      automatic logic            _GEN_44;	// src/main/scala/ultra/bus/GammaBus.scala:212:19, :282:19, :315:30, :316:16
      automatic logic            _GEN_45;	// src/main/scala/ultra/bus/GammaBus.scala:212:19, :282:19
      automatic logic            _GEN_46;	// src/main/scala/chisel3/util/Counter.scala:77:15, :98:11, src/main/scala/ultra/bus/GammaBus.scala:315:30, :319:32
      automatic logic            _GEN_47;	// src/main/scala/ultra/bus/GammaBus.scala:337:16
      automatic logic [3:0][1:0] _GEN_48;	// src/main/scala/ultra/bus/GammaBus.scala:176:17, :337:16, :344:13, :358:13
      automatic logic [3:0][1:0] _GEN_49;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:15, src/main/scala/ultra/bus/GammaBus.scala:212:19, :214:27, :249:44
      automatic logic [3:0][1:0] _GEN_50;	// src/main/scala/ultra/bus/GammaBus.scala:176:17, :282:19, :287:30, :315:30
      _GEN_15 = ~irStat & io_iChannel_in_rreq;	// src/main/scala/ultra/bus/GammaBus.scala:60:23, :122:17, :124:32, :125:16
      inst2BaseLoad = _GEN_15 | isInst2BaseLoad;	// src/main/scala/ultra/bus/GammaBus.scala:60:23, :120:32, :121:34, :122:17, :124:32, :125:16, :127:23
      _GEN_16 = ~drStat & io_dChannel_in_rreq;	// src/main/scala/ultra/bus/GammaBus.scala:61:23, :148:17, :150:32, :151:16
      _GEN_18 = _GEN_17 & (|eRamStat);	// src/main/scala/ultra/bus/GammaBus.scala:85:25, :87:43, :139:36, :153:{41,57}, :154:27, :155:33
      data2ExtLoadBlock = ~drStat & io_dChannel_in_rreq & _GEN_18 | isData2ExtLoadBlock;	// src/main/scala/ultra/bus/GammaBus.scala:61:23, :139:36, :148:17, :150:32, :153:57, :154:27, :155:33
      _GEN_19 = ~drStat & io_dChannel_in_rreq & _GEN_17;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:61:23, :148:17, :150:32, :153:{41,57}, :154:27
      _GEN_20 = ~_GEN_19 | (|eRamStat);	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:19:27, :85:25, :87:43, :148:17, :150:32, :153:57, :154:27
      _GEN_21 = (|eRamStat) & eRamOutReg_ce;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :85:25, :87:43, :154:27, :159:24
      _GEN_22 = _GEN_20 & eRamOutReg_ce;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
      _GEN_23 = _GEN_20 & eRamOutReg_oe;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
      _GEN_24 = _GEN_19 & ~(|eRamStat) | eRamOutReg_we;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:19:27, :85:25, :87:43, :148:17, :150:32, :153:57, :154:27, :159:24
      data2BaseLoad = ~drStat & io_dChannel_in_rreq & _GEN_26 | isData2BaseLoad;	// src/main/scala/ultra/bus/GammaBus.scala:61:23, :144:32, :148:17, :150:32, :166:{41,58}, :167:27
      _GEN_27 = ~dwStat & io_dChannel_in_wreq;	// src/main/scala/ultra/bus/GammaBus.scala:62:23, :176:17, :178:32, :179:16
      data2ExtStoreBlock = ~dwStat & io_dChannel_in_wreq & _GEN_18 | isData2ExtStoreBlock;	// src/main/scala/ultra/bus/GammaBus.scala:62:23, :139:36, :140:37, :153:57, :154:27, :155:33, :176:17, :178:32, :181:57, :182:27, :183:34
      _GEN_28 = ~dwStat & io_dChannel_in_wreq & _GEN_17;	// src/main/scala/ultra/bus/GammaBus.scala:62:23, :148:17, :153:41, :176:17, :178:32, :181:57, :182:27
      _GEN_29 = ~_GEN_28 & ~_GEN_19 | (|eRamStat);	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/GammaBus.scala:85:25, :87:43, :148:17, :150:32, :153:57, :154:27, :176:17, :178:32, :181:57, :182:27
      _GEN_30 = _GEN_29 ? eRamCounter_value : 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/GammaBus.scala:148:17, :150:32, :153:57, :154:27, :176:17, :178:32, :181:57, :182:27
      _GEN_31 = ~(|eRamStat) | eRamOutReg_oe;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :85:25, :87:43, :148:17, :154:27, :159:24, :182:27, :187:24
      _GEN_32 = (|eRamStat) & eRamOutReg_we;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :85:25, :87:43, :148:17, :182:27, :187:24
      _GEN_33 =
        ~dwStat & io_dChannel_in_wreq & _GEN_25
          ? 2'h2
          : ~drStat & io_dChannel_in_rreq & _GEN_25 ? 2'h1 : uStat;	// src/main/scala/ultra/bus/GammaBus.scala:61:23, :62:23, :96:22, :148:17, :150:32, :160:22, :163:{41,54}, :164:17, :176:17, :178:32, :192:22, :195:54, :196:17
      data2BaseStore = ~dwStat & io_dChannel_in_wreq & _GEN_26 | isData2BaseStore;	// src/main/scala/ultra/bus/GammaBus.scala:62:23, :145:33, :166:41, :176:17, :178:32, :198:58, :199:28
      _GEN_34 = io_dChannel_in_wreq ? io_dChannel_in_wdata : dwBuf_wdata;	// src/main/scala/ultra/bus/GammaBus.scala:105:22, :218:34, :219:22, :225:22
      _GEN_35 = io_dChannel_in_wreq ? io_dChannel_in_byteSelN : dwBuf_byteSelN;	// src/main/scala/ultra/bus/GammaBus.scala:105:22, :218:34, :219:22, :225:22
      _GEN_36 = io_dChannel_in_rreq ? io_dChannel_in_byteSelN : drBuf_byteSelN;	// src/main/scala/ultra/bus/GammaBus.scala:104:22, :231:34, :232:22, :234:22
      _GEN_37 = data2BaseStore | data2BaseLoad;	// src/main/scala/ultra/bus/GammaBus.scala:122:17, :144:32, :145:33, :148:17, :150:32, :166:58, :167:27, :176:17, :178:32, :198:58, :199:28, :214:27, :227:32, :236:32
      _GEN_38 = data2BaseLoad | inst2BaseLoad;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/GammaBus.scala:121:34, :122:17, :124:32, :127:23, :144:32, :148:17, :150:32, :166:58, :167:27, :227:32, :236:32
      _GEN_39 = data2BaseStore | _GEN_38;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/GammaBus.scala:145:33, :176:17, :178:32, :198:58, :199:28, :214:27, :227:32, :236:32
      _GEN_40 = bRamCounter_value != 2'h3;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/GammaBus.scala:217:18
      _GEN_41 = (&bRamStat) & (&bRamCounter_value);	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/GammaBus.scala:76:25, :176:17, :212:19, :271:30, :272:16
      _GEN_42 = (&eRamCounter_value) & data2ExtStoreBlock;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :77:15, :98:11, src/main/scala/ultra/bus/GammaBus.scala:140:37, :176:17, :178:32, :181:57, :182:27, :183:34, :287:30, :293:33
      _GEN_43 = eRamStat == 2'h2;	// src/main/scala/ultra/bus/GammaBus.scala:85:25, :192:22, :282:19
      _GEN_44 = _GEN_43 & (&eRamCounter_value);	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/GammaBus.scala:212:19, :282:19, :315:30, :316:16
      _GEN_45 = _GEN_5 | _GEN_6 | ~_GEN_44;	// src/main/scala/ultra/bus/GammaBus.scala:212:19, :282:19, :315:30, :316:16
      _GEN_46 = (&eRamCounter_value) & data2ExtLoadBlock;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :77:15, :98:11, src/main/scala/ultra/bus/GammaBus.scala:139:36, :148:17, :150:32, :153:57, :154:27, :155:33, :315:30, :319:32
      _GEN_47 = uStat == 2'h2;	// src/main/scala/ultra/bus/GammaBus.scala:96:22, :192:22, :337:16
      if (_GEN) begin	// src/main/scala/ultra/bus/GammaBus.scala:212:19
        if (data2BaseStore) begin	// src/main/scala/ultra/bus/GammaBus.scala:145:33, :176:17, :178:32, :198:58, :199:28
          bRamOutReg_wData <= _GEN_34;	// src/main/scala/ultra/bus/GammaBus.scala:18:27, :218:34, :219:22, :225:22
          bRamOutReg_addr <=
            io_dChannel_in_wreq ? io_dChannel_in_addr[21:2] : dwBuf_addr[21:2];	// src/main/scala/ultra/bus/GammaBus.scala:18:27, :105:22, :218:34, :219:22, :220:32, :225:{22,45}
          bRamOutReg_byteSelN <= _GEN_35;	// src/main/scala/ultra/bus/GammaBus.scala:18:27, :218:34, :219:22, :225:22
          bRamStat <= 2'h3;	// src/main/scala/ultra/bus/GammaBus.scala:76:25, :217:18
        end
        else begin	// src/main/scala/ultra/bus/GammaBus.scala:145:33, :176:17, :178:32, :198:58, :199:28
          if (_GEN_38)	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/GammaBus.scala:227:32, :236:32
            bRamOutReg_wData <= 32'h0;	// src/main/scala/ultra/bus/GammaBus.scala:18:27, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
          if (data2BaseLoad) begin	// src/main/scala/ultra/bus/GammaBus.scala:144:32, :148:17, :150:32, :166:58, :167:27
            bRamOutReg_addr <=
              io_dChannel_in_rreq ? io_dChannel_in_addr[21:2] : drBuf_addr[21:2];	// src/main/scala/ultra/bus/GammaBus.scala:18:27, :104:22, :231:34, :232:{22,53}, :234:{22,44}
            bRamOutReg_byteSelN <= _GEN_36;	// src/main/scala/ultra/bus/GammaBus.scala:18:27, :231:34, :232:22, :234:22
            bRamStat <= 2'h2;	// src/main/scala/ultra/bus/GammaBus.scala:76:25, :192:22
          end
          else if (inst2BaseLoad) begin	// src/main/scala/ultra/bus/GammaBus.scala:121:34, :122:17, :124:32, :127:23
            bRamOutReg_addr <=
              {io_iChannel_in_rreq ? io_iChannel_in_pc[21:4] : irBuf_pc[21:4], 2'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:18:27, :103:22, :241:34, :242:22, :244:22, :369:7
            bRamOutReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27
            bRamStat <= 2'h1;	// src/main/scala/ultra/bus/GammaBus.scala:76:25, :160:22
          end
        end
        bRamOutReg_oe <= data2BaseStore | ~_GEN_38 & bRamOutReg_oe;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/GammaBus.scala:18:27, :145:33, :176:17, :178:32, :198:58, :199:28, :214:27, :218:34, :227:32, :231:34, :236:32, :241:34
        bRamOutReg_we <= ~data2BaseStore & (_GEN_38 | bRamOutReg_we);	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/GammaBus.scala:18:27, :145:33, :176:17, :178:32, :198:58, :199:28, :214:27, :218:34, :227:32, :231:34, :236:32, :241:34
        if (_GEN_37 | ~inst2BaseLoad) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:121:34, :122:17, :124:32, :127:23, :214:27, :227:32, :236:32
        end
        else	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:214:27, :227:32, :236:32
          iWordCounter_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      end
      else begin	// src/main/scala/ultra/bus/GammaBus.scala:212:19
        automatic logic _GEN_51;	// src/main/scala/ultra/bus/GammaBus.scala:18:27, :212:19, :249:44
        _GEN_51 = ~_GEN_0 | wrap_1 | _GEN_40;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/GammaBus.scala:18:27, :211:23, :212:19, :249:{31,44}
        if (_GEN_51) begin	// src/main/scala/ultra/bus/GammaBus.scala:18:27, :212:19, :249:44
        end
        else	// src/main/scala/ultra/bus/GammaBus.scala:18:27, :212:19, :249:44
          bRamOutReg_addr <= bRamOutReg_addr + 20'h1;	// src/main/scala/ultra/bus/GammaBus.scala:18:27, :257:46
        if (_GEN_0 ? wrap_1 : _GEN_2 ? (&bRamCounter_value) : _GEN_41)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/GammaBus.scala:76:25, :176:17, :212:19, :249:{31,44}, :253:18, :263:30, :267:18, :271:30, :272:16, :274:18
          bRamStat <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:76:25
        if (_GEN_51) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:18:27, :212:19, :249:44
        end
        else	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:212:19, :249:44
          iWordCounter_value <= iWordCounter_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      bRamOutReg_ce <= ~(_GEN & _GEN_39) & bRamOutReg_ce;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/GammaBus.scala:18:27, :212:19, :214:27, :218:34, :227:32, :231:34, :236:32, :241:34
      if (_GEN_5) begin	// src/main/scala/ultra/bus/GammaBus.scala:282:19
        if (_GEN_28) begin	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :176:17, :178:32, :181:57, :182:27
          if (~(|eRamStat)) begin	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :85:25, :87:43, :154:27, :159:24
            eRamOutReg_wData <= io_dChannel_in_wdata;	// src/main/scala/ultra/bus/GammaBus.scala:19:27
            eRamOutReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :188:34
            eRamStat <= 2'h2;	// src/main/scala/ultra/bus/GammaBus.scala:85:25, :192:22
          end
          eRamOutReg_ce <= _GEN_21;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :154:27, :159:24
          eRamOutReg_oe <= _GEN_31;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :182:27, :187:24
          eRamOutReg_we <= _GEN_32;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :182:27, :187:24
        end
        else begin	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :176:17, :178:32, :181:57, :182:27
          if (_GEN_20) begin	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
          end
          else begin	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
            eRamOutReg_wData <= 32'h0;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
            eRamOutReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :159:55
          end
          eRamOutReg_ce <= _GEN_22;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
          eRamOutReg_oe <= _GEN_23;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
          eRamOutReg_we <= _GEN_24;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
          if (_GEN_20) begin	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :85:25, :148:17, :150:32, :153:57, :154:27
          end
          else	// src/main/scala/ultra/bus/GammaBus.scala:85:25, :148:17, :150:32, :153:57, :154:27
            eRamStat <= 2'h1;	// src/main/scala/ultra/bus/GammaBus.scala:85:25, :160:22
        end
        if (_GEN_29) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27, :159:24, :176:17, :178:32, :181:57, :182:27
        end
        else	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27, :159:24, :176:17, :178:32, :181:57, :182:27
          eRamOutReg_byteSelN <= io_dChannel_in_byteSelN;	// src/main/scala/ultra/bus/GammaBus.scala:19:27
      end
      else begin	// src/main/scala/ultra/bus/GammaBus.scala:282:19
        automatic logic _GEN_52;	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :176:17, :178:32, :181:57, :182:27
        automatic logic _GEN_53;	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :176:17, :178:32, :181:57, :182:27
        automatic logic _GEN_54;	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :176:17, :178:32, :181:57, :182:27
        _GEN_52 = _GEN_28 ? _GEN_21 : _GEN_22;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27, :159:24, :176:17, :178:32, :181:57, :182:27
        _GEN_53 = _GEN_28 ? _GEN_31 : _GEN_23;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27, :176:17, :178:32, :181:57, :182:27, :187:24
        _GEN_54 = _GEN_28 ? _GEN_32 : _GEN_24;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27, :176:17, :178:32, :181:57, :182:27, :187:24
        if (_GEN_6) begin	// src/main/scala/ultra/bus/GammaBus.scala:282:19
          if (_GEN_42) begin	// src/main/scala/chisel3/util/Counter.scala:77:15, :98:11, src/main/scala/ultra/bus/GammaBus.scala:287:30, :293:33
            eRamOutReg_wData <= _GEN_34;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :218:34, :219:22, :225:22
            eRamOutReg_addr <=
              io_dChannel_in_wreq ? io_dChannel_in_addr[21:2] : dwBuf_addr[21:2];	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :105:22, :296:36, :297:24, :298:34, :303:24, :304:25
            eRamOutReg_byteSelN <= _GEN_35;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :218:34, :219:22, :225:22
          end
          else begin	// src/main/scala/chisel3/util/Counter.scala:77:15, :98:11, src/main/scala/ultra/bus/GammaBus.scala:287:30, :293:33
            if (_GEN_28) begin	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :176:17, :178:32, :181:57, :182:27
              if (~(|eRamStat)) begin	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :85:25, :87:43, :154:27, :159:24
                eRamOutReg_wData <= io_dChannel_in_wdata;	// src/main/scala/ultra/bus/GammaBus.scala:19:27
                eRamOutReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :188:34
              end
            end
            else if (_GEN_20) begin	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
            end
            else begin	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
              eRamOutReg_wData <= 32'h0;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
              eRamOutReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :159:55
            end
            if (_GEN_29) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27, :159:24, :176:17, :178:32, :181:57, :182:27
            end
            else	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27, :159:24, :176:17, :178:32, :181:57, :182:27
              eRamOutReg_byteSelN <= io_dChannel_in_byteSelN;	// src/main/scala/ultra/bus/GammaBus.scala:19:27
          end
          eRamOutReg_ce <= ~_GEN_42 & _GEN_52;	// src/main/scala/chisel3/util/Counter.scala:77:15, :98:11, src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :176:17, :178:32, :181:57, :182:27, :287:30, :293:33, :296:36
          eRamOutReg_oe <= _GEN_42 | _GEN_53;	// src/main/scala/chisel3/util/Counter.scala:77:15, :98:11, src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :176:17, :178:32, :181:57, :182:27, :287:30, :293:33, :296:36
          eRamOutReg_we <= ~_GEN_42 & _GEN_54;	// src/main/scala/chisel3/util/Counter.scala:77:15, :98:11, src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :176:17, :178:32, :181:57, :182:27, :287:30, :293:33, :296:36
          if (&eRamCounter_value)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
            eRamStat <= {data2ExtStoreBlock, 1'h0};	// src/main/scala/ultra/bus/GammaBus.scala:85:25, :140:37, :176:17, :178:32, :181:57, :182:27, :183:34, :293:33, :294:20, :310:20, src/main/scala/ultra/bus/UltraBusUtils.scala:24:16
          else if (_GEN_28) begin	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :176:17, :178:32, :181:57, :182:27
            if (~(|eRamStat))	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :85:25, :87:43, :154:27, :159:24
              eRamStat <= 2'h2;	// src/main/scala/ultra/bus/GammaBus.scala:85:25, :192:22
          end
          else if (_GEN_20) begin	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :85:25, :148:17, :150:32, :153:57, :154:27
          end
          else	// src/main/scala/ultra/bus/GammaBus.scala:85:25, :148:17, :150:32, :153:57, :154:27
            eRamStat <= 2'h1;	// src/main/scala/ultra/bus/GammaBus.scala:85:25, :160:22
        end
        else begin	// src/main/scala/ultra/bus/GammaBus.scala:282:19
          automatic logic _GEN_55;	// src/main/scala/ultra/bus/GammaBus.scala:176:17, :282:19, :315:30, :319:32, :322:36
          _GEN_55 = _GEN_43 & _GEN_46;	// src/main/scala/chisel3/util/Counter.scala:77:15, :98:11, src/main/scala/ultra/bus/GammaBus.scala:176:17, :282:19, :315:30, :319:32, :322:36
          if (_GEN_55) begin	// src/main/scala/ultra/bus/GammaBus.scala:176:17, :282:19, :315:30, :319:32, :322:36
            eRamOutReg_wData <= 32'h0;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
            eRamOutReg_addr <=
              io_dChannel_in_rreq ? io_dChannel_in_addr[21:2] : drBuf_addr[21:2];	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :104:22, :322:36, :323:{24,55}, :325:{24,46}
            eRamOutReg_byteSelN <= _GEN_36;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :231:34, :232:22, :234:22
          end
          else begin	// src/main/scala/ultra/bus/GammaBus.scala:176:17, :282:19, :315:30, :319:32, :322:36
            if (_GEN_28) begin	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :176:17, :178:32, :181:57, :182:27
              if (~(|eRamStat)) begin	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :85:25, :87:43, :154:27, :159:24
                eRamOutReg_wData <= io_dChannel_in_wdata;	// src/main/scala/ultra/bus/GammaBus.scala:19:27
                eRamOutReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :188:34
              end
            end
            else if (_GEN_20) begin	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
            end
            else begin	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27
              eRamOutReg_wData <= 32'h0;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, src/main/scala/ultra/bus/UltraBusUtils.scala:57:16
              eRamOutReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :159:55
            end
            if (_GEN_29) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27, :159:24, :176:17, :178:32, :181:57, :182:27
            end
            else	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :150:32, :153:57, :154:27, :159:24, :176:17, :178:32, :181:57, :182:27
              eRamOutReg_byteSelN <= io_dChannel_in_byteSelN;	// src/main/scala/ultra/bus/GammaBus.scala:19:27
          end
          eRamOutReg_ce <= ~_GEN_55 & _GEN_52;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :176:17, :178:32, :181:57, :182:27, :282:19, :315:30, :319:32, :322:36
          eRamOutReg_oe <= ~_GEN_55 & _GEN_53;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :176:17, :178:32, :181:57, :182:27, :282:19, :315:30, :319:32, :322:36
          eRamOutReg_we <= _GEN_55 | _GEN_54;	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :148:17, :176:17, :178:32, :181:57, :182:27, :282:19, :315:30, :319:32, :322:36
          if (_GEN_44)	// src/main/scala/ultra/bus/GammaBus.scala:212:19, :282:19, :315:30, :316:16
            eRamStat <= {1'h0, data2ExtLoadBlock};	// src/main/scala/ultra/bus/GammaBus.scala:85:25, :139:36, :148:17, :150:32, :153:57, :154:27, :155:33, :319:32, :320:20, :328:20, src/main/scala/ultra/bus/UltraBusUtils.scala:24:16
          else if (_GEN_28) begin	// src/main/scala/ultra/bus/GammaBus.scala:148:17, :176:17, :178:32, :181:57, :182:27
            if (~(|eRamStat))	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :85:25, :87:43, :154:27, :159:24
              eRamStat <= 2'h2;	// src/main/scala/ultra/bus/GammaBus.scala:85:25, :192:22
          end
          else if (_GEN_20) begin	// src/main/scala/ultra/bus/GammaBus.scala:19:27, :85:25, :148:17, :150:32, :153:57, :154:27
          end
          else	// src/main/scala/ultra/bus/GammaBus.scala:85:25, :148:17, :150:32, :153:57, :154:27
            eRamStat <= 2'h1;	// src/main/scala/ultra/bus/GammaBus.scala:85:25, :160:22
        end
      end
      if (_GEN_10)	// src/main/scala/ultra/bus/GammaBus.scala:337:16
        uTdata <= 8'h0;	// src/main/scala/ultra/bus/GammaBus.scala:30:23
      else if (_GEN_11 | ~_GEN_47) begin	// src/main/scala/ultra/bus/GammaBus.scala:30:23, :282:19, :337:16, :359:14
      end
      else	// src/main/scala/ultra/bus/GammaBus.scala:30:23, :337:16
        uTdata <= dwBuf_wdata[7:0];	// src/main/scala/ultra/bus/GammaBus.scala:30:23, :105:22, :362:28
      uTstart <= ~_GEN_10 & (~_GEN_11 & _GEN_47 | uTstart);	// src/main/scala/ultra/bus/GammaBus.scala:31:24, :282:19, :337:16, :339:15, :345:14
      uRclear <= ~_GEN_10 & (_GEN_11 & ~_GEN_13 & _GEN_14 | uRclear);	// src/main/scala/ultra/bus/GammaBus.scala:32:24, :282:19, :337:16, :341:15, :347:30
      irStat <= _GEN_1 & (_GEN_15 | irStat);	// src/main/scala/ultra/bus/GammaBus.scala:12:19, :60:23, :122:17, :124:32, :125:16, :212:19
      drStat <= _GEN_12 & _GEN_8 & _GEN_4 & (_GEN_16 | drStat);	// src/main/scala/ultra/bus/GammaBus.scala:61:23, :148:17, :150:32, :151:16, :212:19, :282:19, :337:16
      dwStat <=
        (_GEN_10 | _GEN_11 | ~_GEN_47) & _GEN_45 & (_GEN | _GEN_0 | _GEN_2 | ~_GEN_41)
        & (_GEN_27 | dwStat);	// src/main/scala/ultra/bus/GammaBus.scala:62:23, :176:17, :178:32, :179:16, :212:19, :271:30, :272:16, :282:19, :337:16, :359:14
      _GEN_48 = {{_GEN_33}, {2'h0}, {2'h0}, {_GEN_33}};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:148:17, :176:17, :178:32, :195:54, :196:17, :337:16, :344:13, :358:13
      uStat <= _GEN_48[uStat];	// src/main/scala/ultra/bus/GammaBus.scala:96:22, :176:17, :337:16, :344:13, :358:13
      if (_GEN_15)	// src/main/scala/ultra/bus/GammaBus.scala:60:23, :122:17, :124:32, :125:16
        irBuf_pc <= io_iChannel_in_pc;	// src/main/scala/ultra/bus/GammaBus.scala:103:22
      if (_GEN_16) begin	// src/main/scala/ultra/bus/GammaBus.scala:61:23, :148:17, :150:32, :151:16
        drBuf_byteSelN <= io_dChannel_in_byteSelN;	// src/main/scala/ultra/bus/GammaBus.scala:104:22
        drBuf_addr <= io_dChannel_in_addr;	// src/main/scala/ultra/bus/GammaBus.scala:104:22
      end
      if (_GEN_27) begin	// src/main/scala/ultra/bus/GammaBus.scala:62:23, :176:17, :178:32, :179:16
        dwBuf_byteSelN <= io_dChannel_in_byteSelN;	// src/main/scala/ultra/bus/GammaBus.scala:105:22
        dwBuf_addr <= io_dChannel_in_addr;	// src/main/scala/ultra/bus/GammaBus.scala:105:22
        dwBuf_wdata <= io_dChannel_in_wdata;	// src/main/scala/ultra/bus/GammaBus.scala:105:22
      end
      _GEN_49 =
        {{bRamCounter_value + 2'h1},
         {bRamCounter_value + 2'h1},
         {wrap_1 ? bRamCounter_value : bRamCounter_value + 2'h1},
         {_GEN_39 ? 2'h0 : bRamCounter_value}};	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:{15,24}, :98:11, src/main/scala/ultra/bus/GammaBus.scala:160:22, :212:19, :214:27, :227:32, :236:32, :249:{31,44}
      bRamCounter_value <= _GEN_49[bRamStat];	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:15, src/main/scala/ultra/bus/GammaBus.scala:76:25, :212:19, :214:27, :249:44
      _GEN_50 =
        {{_GEN_30},
         {_GEN_46 ? 2'h0 : eRamCounter_value + 2'h1},
         {_GEN_42 ? 2'h0 : eRamCounter_value + 2'h1},
         {_GEN_30}};	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:{15,24}, :98:11, src/main/scala/ultra/bus/GammaBus.scala:148:17, :160:22, :176:17, :178:32, :181:57, :182:27, :282:19, :287:30, :293:33, :315:30, :319:32
      eRamCounter_value <= _GEN_50[eRamStat];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:85:25, :176:17, :282:19, :287:30, :315:30
      isInst2BaseLoad <= (~_GEN | _GEN_37) & inst2BaseLoad;	// src/main/scala/ultra/bus/GammaBus.scala:120:32, :121:34, :122:17, :124:32, :127:23, :148:17, :212:19, :214:27, :227:32, :236:32
      isData2ExtLoadBlock <= _GEN_8 & data2ExtLoadBlock;	// src/main/scala/ultra/bus/GammaBus.scala:139:36, :148:17, :150:32, :153:57, :154:27, :155:33, :212:19, :282:19
      isData2ExtStoreBlock <= _GEN_45 & data2ExtStoreBlock;	// src/main/scala/ultra/bus/GammaBus.scala:140:37, :176:17, :178:32, :181:57, :182:27, :183:34, :212:19, :282:19
      isData2BaseLoad <= (~_GEN | data2BaseStore) & data2BaseLoad;	// src/main/scala/ultra/bus/GammaBus.scala:144:32, :145:33, :148:17, :150:32, :166:58, :167:27, :176:17, :178:32, :198:58, :199:28, :212:19, :214:27
      isData2BaseStore <= ~(_GEN & data2BaseStore) & data2BaseStore;	// src/main/scala/ultra/bus/GammaBus.scala:145:33, :176:17, :178:32, :198:58, :199:28, :212:19, :214:27, :215:26
      if (_GEN | ~_GEN_0 | wrap_1 | _GEN_40) begin	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/GammaBus.scala:211:23, :212:19, :249:{31,44}
      end
      else	// src/main/scala/ultra/bus/GammaBus.scala:211:23, :212:19
        irData <= {io_baseRam_in_rData, irData[127:32]};	// src/main/scala/ultra/bus/GammaBus.scala:211:23, :256:{41,50}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/bus/GammaBus.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/bus/GammaBus.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/bus/GammaBus.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/bus/GammaBus.scala:10:7
      automatic logic [31:0] _RANDOM[0:14];	// src/main/scala/ultra/bus/GammaBus.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/bus/GammaBus.scala:10:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/bus/GammaBus.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/bus/GammaBus.scala:10:7
        for (logic [3:0] i = 4'h0; i < 4'hF; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/ultra/bus/GammaBus.scala:10:7
        end	// src/main/scala/ultra/bus/GammaBus.scala:10:7
        bRamOutReg_wData = _RANDOM[4'h0];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27
        bRamOutReg_addr = _RANDOM[4'h1][19:0];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27
        bRamOutReg_byteSelN = _RANDOM[4'h1][23:20];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27
        bRamOutReg_ce = _RANDOM[4'h1][24];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27
        bRamOutReg_oe = _RANDOM[4'h1][25];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27
        bRamOutReg_we = _RANDOM[4'h1][26];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27
        eRamOutReg_wData = {_RANDOM[4'h1][31:27], _RANDOM[4'h2][26:0]};	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27, :19:27
        eRamOutReg_addr = {_RANDOM[4'h2][31:27], _RANDOM[4'h3][14:0]};	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27
        eRamOutReg_byteSelN = _RANDOM[4'h3][18:15];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27
        eRamOutReg_ce = _RANDOM[4'h3][19];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27
        eRamOutReg_oe = _RANDOM[4'h3][20];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27
        eRamOutReg_we = _RANDOM[4'h3][21];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27
        uTdata = _RANDOM[4'h3][29:22];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27, :30:23
        uTstart = _RANDOM[4'h3][30];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27, :31:24
        uRclear = _RANDOM[4'h3][31];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27, :32:24
        irStat = _RANDOM[4'h4][0];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :60:23
        drStat = _RANDOM[4'h4][1];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :60:23, :61:23
        dwStat = _RANDOM[4'h4][2];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :60:23, :62:23
        bRamStat = _RANDOM[4'h4][4:3];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :60:23, :76:25
        eRamStat = _RANDOM[4'h4][6:5];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :60:23, :85:25
        uStat = _RANDOM[4'h4][8:7];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :60:23, :96:22
        irBuf_pc = {_RANDOM[4'h4][31:9], _RANDOM[4'h5][8:0]};	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :60:23, :103:22
        drBuf_byteSelN = _RANDOM[4'h5][15:12];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :103:22, :104:22
        drBuf_addr = {_RANDOM[4'h5][31:16], _RANDOM[4'h6][15:0]};	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :103:22, :104:22
        dwBuf_byteSelN = _RANDOM[4'h7][21:18];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :105:22
        dwBuf_addr = {_RANDOM[4'h7][31:22], _RANDOM[4'h8][21:0]};	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :105:22
        dwBuf_wdata = {_RANDOM[4'h8][31:22], _RANDOM[4'h9][21:0]};	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :105:22
        iWordCounter_value = _RANDOM[4'h9][24:22];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:10:7, :105:22
        bRamCounter_value = _RANDOM[4'h9][26:25];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:10:7, :105:22
        eRamCounter_value = _RANDOM[4'h9][28:27];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/GammaBus.scala:10:7, :105:22
        isInst2BaseLoad = _RANDOM[4'h9][29];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :105:22, :120:32
        isData2ExtLoadBlock = _RANDOM[4'h9][30];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :105:22, :139:36
        isData2ExtStoreBlock = _RANDOM[4'h9][31];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :105:22, :140:37
        isData2BaseLoad = _RANDOM[4'hA][0];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :144:32
        isData2BaseStore = _RANDOM[4'hA][1];	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :144:32, :145:33
        irData =
          {_RANDOM[4'hA][31:2],
           _RANDOM[4'hB],
           _RANDOM[4'hC],
           _RANDOM[4'hD],
           _RANDOM[4'hE][1:0]};	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :144:32, :211:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/bus/GammaBus.scala:10:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/bus/GammaBus.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  async_transmitter #(
    .ClkFrequency(200000000)
  ) uTransmitter (	// src/main/scala/ultra/bus/GammaBus.scala:28:28
    .clk       (clock),
    .TxD_start (uTstart),	// src/main/scala/ultra/bus/GammaBus.scala:31:24
    .TxD_data  (uTdata),	// src/main/scala/ultra/bus/GammaBus.scala:30:23
    .TxD       (io_uart_txd),
    .TxD_busy  (_uTransmitter_TxD_busy)
  );
  async_receiver #(
    .ClkFrequency(200000000)
  ) uReceiver (	// src/main/scala/ultra/bus/GammaBus.scala:29:25
    .clk            (clock),
    .RxD            (io_uart_rxd),
    .RxD_data_ready (_uReceiver_RxD_data_ready),
    .RxD_clear      (uRclear),	// src/main/scala/ultra/bus/GammaBus.scala:32:24
    .RxD_data       (_uReceiver_RxD_data)
  );
  assign io_iChannel_out_rdata = _GEN_1 ? 128'h0 : irData;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :12:19, :211:23, :212:19
  assign io_iChannel_out_rrdy = ~irStat;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :60:23, :64:34
  assign io_iChannel_out_rvalid = ~_GEN & _GEN_0 & wrap_1;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :12:19, :148:17, :212:19, :214:27, :249:31
  assign io_dChannel_out_rdata =
    _GEN_12
      ? _GEN_9
      : _GEN_13
          ? {30'h0, _uReceiver_RxD_data_ready, ~_uTransmitter_TxD_busy}
          : _GEN_14 ? {24'h0, _uReceiver_RxD_data} : _GEN_9;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :28:28, :29:25, :43:60, :212:19, :282:19, :337:16, :347:30, :349:33, :352:33, :374:22, :385:13
  assign io_dChannel_out_rrdy = ~drStat;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :61:23, :65:34
  assign io_dChannel_out_rvalid =
    ~_GEN_10 & _GEN_11 | ~_GEN_5 & _GEN_7 | ~_GEN_3 & _GEN_2 & (&bRamCounter_value);	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/GammaBus.scala:10:7, :13:19, :148:17, :212:19, :282:19, :287:30, :288:16, :337:16
  assign io_dChannel_out_wrdy = ~dwStat;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :62:23, :66:34
  assign io_baseRam_out_wData = bRamOutReg_wData;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27
  assign io_baseRam_out_addr = bRamOutReg_addr;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27
  assign io_baseRam_out_byteSelN = bRamOutReg_byteSelN;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27
  assign io_baseRam_out_ce = bRamOutReg_ce;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27
  assign io_baseRam_out_oe = bRamOutReg_oe;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27
  assign io_baseRam_out_we = bRamOutReg_we;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :18:27
  assign io_extRam_out_wData = eRamOutReg_wData;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27
  assign io_extRam_out_addr = eRamOutReg_addr;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27
  assign io_extRam_out_byteSelN = eRamOutReg_byteSelN;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27
  assign io_extRam_out_ce = eRamOutReg_ce;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27
  assign io_extRam_out_oe = eRamOutReg_oe;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27
  assign io_extRam_out_we = eRamOutReg_we;	// src/main/scala/ultra/bus/GammaBus.scala:10:7, :19:27
endmodule

module UltraFetchStage(	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
  input         clock,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
                reset,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
                io_pipe_in_ack,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output        io_pipe_out_req,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output [31:0] io_pipe_out_bits_pc,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
                io_pipe_out_bits_inst,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output        io_pipe_out_bits_predictTaken,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  input         io_pipe_br_isMispredict,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  input  [31:0] io_pipe_br_npc,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output [31:0] io_aside_out_pc,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output        io_aside_out_rreq,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  input  [31:0] io_aside_in_inst,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
                io_aside_in_npc,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  input         io_aside_in_predictTaken,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
                io_aside_in_isHit	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
);

  reg              pipeOutReg_req;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
  reg  [31:0]      pipeOutReg_bits_pc;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
  reg  [31:0]      pipeOutReg_bits_inst;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
  reg              pipeOutReg_bits_predictTaken;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
  reg  [1:0]       fstat;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:21:22
  reg  [31:0]      pcCur;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:22:22
  wire             _GEN = fstat == 2'h0;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :21:22, :62:18
  wire             _GEN_0 = fstat == 2'h1;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :21:22, :62:18
  wire             _GEN_1 = fstat == 2'h2;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :21:22, :62:18
  wire             _GEN_2 = io_pipe_in_ack & io_aside_in_isHit;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:22:22, :50:11, :72:29, :73:34
  wire             _GEN_3 = io_pipe_br_isMispredict | _GEN;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:26:16, :58:32, :62:18
  wire [3:0][31:0] _GEN_4 =
    {{32'h0},
     {_GEN_2 ? io_aside_in_npc : pcCur},
     {io_aside_in_isHit ? io_aside_in_npc : 32'h0},
     {32'h80000000}};	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:12:16, :22:22, :30:21, :50:11, :62:18, :67:32, :72:29, :73:34
  always @(posedge clock) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
    if (reset) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      pipeOutReg_req <= 1'h0;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, src/main/scala/ultra/pipeline/fetch/UltraFetchUtils.scala:47:16
      pipeOutReg_bits_pc <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
      pipeOutReg_bits_inst <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
      pipeOutReg_bits_predictTaken <= 1'h0;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, src/main/scala/ultra/pipeline/fetch/UltraFetchUtils.scala:47:16
      fstat <= 2'h0;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :21:22
      pcCur <= 32'h80000000;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:22:22
    end
    else begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      automatic logic _GEN_5;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :62:18, :72:29, :73:34
      _GEN_5 = _GEN_1 & io_pipe_in_ack;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :62:18, :72:29, :73:34
      pipeOutReg_req <=
        ~_GEN_3
        & (_GEN_0
             ? io_aside_in_isHit | pipeOutReg_req
             : _GEN_5 ? io_aside_in_isHit : pipeOutReg_req);	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :26:16, :45:20, :58:32, :62:18, :67:32, :72:29, :73:34
      if (_GEN_3) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:26:16, :58:32, :62:18
        pipeOutReg_bits_pc <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
        pipeOutReg_bits_inst <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
        fstat <= 2'h1;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :21:22
      end
      else if (_GEN_0) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:62:18
        if (io_aside_in_isHit) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
          pipeOutReg_bits_pc <= pcCur;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :22:22
          pipeOutReg_bits_inst <= io_aside_in_inst;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27
          fstat <= 2'h2;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :21:22
        end
      end
      else if (_GEN_5) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :62:18, :72:29, :73:34
        pipeOutReg_bits_pc <= io_aside_in_isHit ? pcCur : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :22:22, :26:16, :46:24, :73:34
        pipeOutReg_bits_inst <= io_aside_in_isHit ? io_aside_in_inst : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :26:16, :47:26, :73:34
        fstat <= io_aside_in_isHit ? 2'h2 : 2'h1;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :21:22, :44:11, :56:11, :73:34
      end
      pipeOutReg_bits_predictTaken <=
        ~_GEN_3
        & (_GEN_0
             ? (io_aside_in_isHit
                  ? io_aside_in_predictTaken
                  : pipeOutReg_bits_predictTaken)
             : _GEN_5
                 ? io_aside_in_isHit & io_aside_in_predictTaken
                 : pipeOutReg_bits_predictTaken);	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:10:27, :26:16, :48:34, :58:32, :62:18, :67:32, :72:29, :73:34
      if (io_pipe_br_isMispredict)	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
        pcCur <= io_pipe_br_npc;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:22:22
      else if (_GEN | ~(_GEN_0 ? io_aside_in_isHit : _GEN_1 & _GEN_2)) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:22:22, :50:11, :62:18, :67:32, :72:29, :73:34
      end
      else	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:22:22, :62:18
        pcCur <= io_aside_in_npc;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:22:22
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
        end	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
        pipeOutReg_req = _RANDOM[2'h0][0];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
        pipeOutReg_bits_pc = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
        pipeOutReg_bits_inst = {_RANDOM[2'h1][31:1], _RANDOM[2'h2][0]};	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
        pipeOutReg_bits_predictTaken = _RANDOM[2'h2][1];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
        fstat = _RANDOM[2'h2][3:2];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27, :21:22
        pcCur = {_RANDOM[2'h2][31:4], _RANDOM[2'h3][3:0]};	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27, :22:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_pipe_out_req = pipeOutReg_req;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
  assign io_pipe_out_bits_pc = pipeOutReg_bits_pc;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
  assign io_pipe_out_bits_inst = pipeOutReg_bits_inst;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
  assign io_pipe_out_bits_predictTaken = pipeOutReg_bits_predictTaken;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :10:27
  assign io_aside_out_pc = io_pipe_br_isMispredict ? io_pipe_br_npc : _GEN_4[fstat];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :12:16, :21:22, :30:21, :58:32, :62:18, :67:32, :72:29
  assign io_aside_out_rreq = _GEN_3 | (_GEN_0 ? io_aside_in_isHit : _GEN_1);	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :26:16, :29:23, :58:32, :62:18, :67:32
endmodule

// external module TagBlkMem

// external module DataBlkMem

module UltraFetchPlugin(	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
  input          clock,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
                 reset,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
  input  [31:0]  io_core_in_pc,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
  input          io_core_in_rreq,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
  output [31:0]  io_core_out_inst,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
                 io_core_out_npc,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
  output         io_core_out_predictTaken,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
                 io_core_out_isHit,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
  output [31:0]  io_bus_out_pc,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
  output         io_bus_out_rreq,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
  input  [127:0] io_bus_in_rdata,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
  input          io_bus_in_rrdy,	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
                 io_bus_in_rvalid	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
);

  wire [127:0]    _dataRam_douta;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:32:23
  wire [15:0]     _tagRam_douta;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:31:22
  reg  [2:0]      fpstat;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23
  reg  [31:0]     iReqBuf_pc;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:46:24
  reg  [31:0]     nReqBuf_pc;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:47:24
  wire            isHit = _tagRam_douta[15] & _tagRam_douta[14:0] == nReqBuf_pc[21:7];	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:31:22, :47:24, :52:{20,39}, :53:{22,37}, :62:7
  wire [127:0]    _instSel_T_2 = _dataRam_douta >> {121'h0, nReqBuf_pc[3:0], 3'h0};	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:32:23, :34:31, :47:24, :56:{31,45}
  wire            _GEN = fpstat == 3'h0;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :34:31, :96:17
  wire            _GEN_0 = fpstat == 3'h1;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :96:17, :99:16
  wire [31:0]     _io_core_out_predictTaken_npc_T = nReqBuf_pc + 32'h4;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:47:24, :65:30
  wire            _GEN_1 = _GEN_0 & isHit;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:17:15, :52:39, :87:21, :96:17, :104:18
  wire            _GEN_2 = _GEN | ~_GEN_1;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:17:15, :87:21, :96:17, :104:18
  wire            _GEN_3 = fpstat == 3'h2;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :96:17, :123:18
  wire            _GEN_4 = fpstat == 3'h3;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :96:17, :121:18
  wire            _GEN_5 = _GEN | _GEN_0 | _GEN_3;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:35:29, :96:17
  wire            _GEN_6 = _GEN_5 | ~(_GEN_4 & io_bus_in_rvalid);	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:35:29, :96:17, :136:29, :139:18
  wire            cache_we = ~_GEN_5 & _GEN_4 & io_bus_in_rvalid;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:33:29, :35:29, :96:17, :98:28, :104:18
  wire [7:0][2:0] _GEN_7 =
    {{3'h0},
     {3'h0},
     {3'h0},
     {nReqBuf_pc[6:4]},
     {io_bus_in_rvalid ? iReqBuf_pc[6:4] : 3'h0},
     {3'h0},
     {isHit & io_core_in_rreq ? io_core_in_pc[6:4] : 3'h0},
     {io_core_in_rreq ? io_core_in_pc[6:4] : 3'h0}};	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:34:31, :46:24, :47:24, :52:39, :59:7, :82:16, :96:17, :98:28, :104:18, :111:30, :136:29, :138:20, :146:18
  wire [2:0]      cache_addr = _GEN_7[fpstat];	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :34:31, :96:17, :98:28, :104:18, :136:29, :146:18
  always @(posedge clock) begin	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
    if (reset) begin	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
      fpstat <= 3'h0;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :34:31
      iReqBuf_pc <= 32'h0;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:46:24, :55:28
      nReqBuf_pc <= 32'h0;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:47:24, :55:28
    end
    else begin	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
      automatic logic [2:0]      _GEN_8 = {2'h1, io_bus_in_rrdy};	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :118:29, :121:18, :123:18
      automatic logic [7:0][2:0] _GEN_9;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :96:17, :98:28, :104:18, :128:27, :136:29, :147:14
      _GEN_9 =
        {{fpstat},
         {fpstat},
         {fpstat},
         {3'h1},
         {io_bus_in_rvalid ? 3'h4 : fpstat},
         {_GEN_8},
         {isHit ? {2'h0, io_core_in_rreq} : _GEN_8},
         {io_core_in_rreq ? 3'h1 : fpstat}};	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :29:23, :52:39, :65:30, :96:17, :98:28, :99:16, :104:18, :111:30, :113:18, :115:18, :118:29, :121:18, :123:18, :128:27, :136:29, :141:16, :147:14
      fpstat <= _GEN_9[fpstat];	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:29:23, :96:17, :98:28, :104:18, :128:27, :136:29, :147:14
      if (_GEN | ~_GEN_0 | isHit | ~io_bus_in_rrdy) begin	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:18:14, :46:24, :52:39, :96:17, :104:18, :118:29
      end
      else	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:46:24, :96:17
        iReqBuf_pc <= nReqBuf_pc;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:46:24, :47:24
      if (io_core_in_rreq)	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:13:14
        nReqBuf_pc <= io_core_in_pc;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:47:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
        end	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
        fpstat = _RANDOM[2'h0][2:0];	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :29:23
        iReqBuf_pc = {_RANDOM[2'h0][31:3], _RANDOM[2'h1][2:0]};	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :29:23, :46:24
        nReqBuf_pc = {_RANDOM[2'h1][31:4], _RANDOM[2'h2][3:0]};	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :46:24, :47:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TagBlkMem tagRam (	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:31:22
    .addra (cache_addr),	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:96:17, :98:28
    .clka  (clock),
    .dina  (_GEN_6 ? 16'h0 : {1'h1, iReqBuf_pc[21:7]}),	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:35:29, :46:24, :52:31, :62:7, :96:17, :139:30
    .douta (_tagRam_douta),
    .wea   (cache_we)	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:33:29, :96:17, :98:28, :104:18
  );
  DataBlkMem dataRam (	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:32:23
    .addra (cache_addr),	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:96:17, :98:28
    .clka  (clock),
    .dina  (_GEN_6 ? 128'h0 : io_bus_in_rdata),	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:35:29, :36:30, :96:17
    .douta (_dataRam_douta),
    .wea   (cache_we)	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:33:29, :96:17, :98:28, :104:18
  );
  assign io_core_out_inst = _GEN_2 ? 32'h0 : _instSel_T_2[31:0];	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :17:15, :55:28, :56:{11,31}, :96:17
  assign io_core_out_npc =
    _GEN_2
      ? 32'h0
      : _instSel_T_2[31:26] == 6'h16 | _instSel_T_2[31:26] == 6'h19
        | _instSel_T_2[31:26] == 6'h17
          ? (_instSel_T_2[25]
               ? nReqBuf_pc + {{14{_instSel_T_2[25]}}, _instSel_T_2[25:10], 2'h0}
               : _io_core_out_predictTaken_npc_T)
          : _instSel_T_2[31:26] == 6'h15 | _instSel_T_2[31:26] == 6'h14
              ? nReqBuf_pc
                + {{4{_instSel_T_2[9]}}, _instSel_T_2[9:0], _instSel_T_2[25:10], 2'h0}
              : _io_core_out_predictTaken_npc_T;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :17:15, :47:24, :55:28, :56:31, :65:{26,30}, :67:{16,24}, :69:{18,31}, :71:{15,29,36}, :76:{13,27,34,47}, :96:17
  assign io_core_out_predictTaken =
    ~_GEN & _GEN_1
    & (_instSel_T_2[31:26] == 6'h16 | _instSel_T_2[31:26] == 6'h19
       | _instSel_T_2[31:26] == 6'h17
         ? _instSel_T_2[25]
         : _instSel_T_2[31:26] == 6'h15 | _instSel_T_2[31:26] == 6'h14);	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :17:15, :56:31, :67:{16,24}, :69:{18,31}, :87:21, :96:17, :104:18
  assign io_core_out_isHit = ~_GEN & _GEN_0 & isHit;	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :17:15, :52:39, :96:17
  assign io_bus_out_pc =
    _GEN
      ? 32'h80000000
      : _GEN_0
          ? (isHit | ~io_bus_in_rrdy ? 32'h80000000 : nReqBuf_pc)
          : _GEN_3 & io_bus_in_rrdy ? iReqBuf_pc : 32'h80000000;	// src/main/scala/ultra/bus/UltraBusUtils.scala:19:13, src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :18:14, :46:24, :47:24, :52:39, :93:19, :96:17, :104:18, :118:29, :128:27
  assign io_bus_out_rreq =
    ~_GEN & (_GEN_0 ? ~isHit & io_bus_in_rrdy : _GEN_3 & io_bus_in_rrdy);	// src/main/scala/ultra/pipeline/UltraFetchPlugin.scala:12:7, :17:15, :18:14, :52:39, :96:17, :104:18, :118:29, :128:27
endmodule

module Decoder_2RI12(	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7
  input  [31:0] io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_isMatched,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_bits_wCtrl_en,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_wCtrl_addr	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire [31:0] immSext = {{20{io_in_inst[21]}}, io_in_inst[21:10]};	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:9:37, :15:11
  wire        _GEN = io_in_inst[31:22] == 10'hA;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_0 = io_in_inst[31:22] == 10'h9;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_1 = io_in_inst[31:22] == 10'hD;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_2 = io_in_inst[31:22] == 10'hE;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_3 = io_in_inst[31:22] == 10'hA0;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_4 = io_in_inst[31:22] == 10'hA2;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_5 = io_in_inst[31:22] == 10'hA4;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_6 = io_in_inst[31:22] == 10'hA6;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_7 = _GEN_5 | _GEN_6;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :62:32, :70:32
  wire        _GEN_8 = _GEN_3 | _GEN_4;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :50:32, :56:32
  wire        _GEN_9 = _GEN_1 | _GEN_2;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :38:32, :44:32
  wire        _GEN_10 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_8;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:19:24, :23:18, :50:32, :56:32
  assign io_out_isMatched =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :23:18, :25:24, :31:24, :37:24, :43:24, :49:24, :55:24, :61:24
  assign io_out_bits_exeOp_opType =
    _GEN | _GEN_0 ? 4'h3 : _GEN_9 ? 4'h1 : _GEN_8 ? 4'h6 : _GEN_7 ? 4'h7 : 4'h0;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :23:18, :26:32, :32:32, :38:32, :44:32, :50:32, :56:32, :62:32, :70:32, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0
          ? 3'h2
          : _GEN_1
              ? 3'h3
              : _GEN_2
                  ? 3'h1
                  : _GEN_3 ? 3'h2 : _GEN_4 ? 3'h1 : _GEN_5 ? 3'h2 : {2'h0, _GEN_6};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :23:18, :27:32, :33:32, :39:32, :45:32, :51:32, :57:32, :63:32, :71:32
  assign io_out_bits_imm =
    _GEN | _GEN_0
      ? immSext
      : _GEN_9
          ? {20'h0, io_in_inst[21:10]}
          : _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 ? immSext : 32'h0;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :9:37, :15:11, :16:11, :23:18, :28:23, :38:32, :40:23, :44:32, :46:23, :52:23, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :10:34
  assign io_out_bits_reg_2_addr = _GEN_10 | ~_GEN_7 ? 5'h0 : io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :11:34, :19:24, :23:18, :62:32, :70:32, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_wCtrl_en = _GEN_10 | ~_GEN_5 & ~_GEN_6;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :18:22, :19:24, :23:18, :65:28, :73:28, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :11:34
endmodule

module Decoder_2RI16(	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7
  input  [31:0] io_in_pc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_isMatched,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_bits_wCtrl_en,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_wCtrl_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_wCtrl_data	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire _GEN = io_in_inst[31:26] == 6'h13;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_0 = io_in_inst[31:26] == 6'h16;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_1 = io_in_inst[31:26] == 6'h19;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_2 = io_in_inst[31:26] == 6'h17;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_3 = io_in_inst[31:26] == 6'h15;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_4 = _GEN_0 | _GEN_1 | _GEN_2;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:19:19
  wire _GEN_5 = io_in_inst[31:26] == 6'h14;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  assign io_out_isMatched = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_5;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :19:19, :21:24, :30:24, :36:24, :42:24, :48:24
  assign io_out_bits_exeOp_opType =
    _GEN ? 4'h5 : {1'h0, _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_5, 2'h0};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :19:19, :22:32, :24:31, :31:32, :37:32, :43:32, :49:32, :58:32
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0 ? 3'h2 : _GEN_1 ? 3'h3 : _GEN_2 ? 3'h1 : _GEN_3 ? 3'h5 : {_GEN_5, 2'h0};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :19:19, :22:32, :23:32, :24:31, :32:32, :38:32, :44:32, :50:32, :59:32
  assign io_out_bits_imm =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2
      ? {{14{io_in_inst[25]}}, io_in_inst[25:10], 2'h0}
      : _GEN_3 | _GEN_5
          ? {{4{io_in_inst[9]}}, io_in_inst[9:0], io_in_inst[25:10], 2'h0}
          : 32'h0;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :11:37, :12:30, :13:28, :19:19, :24:{15,31}, :45:15, :54:15, :60:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :9:34
  assign io_out_bits_reg_2_addr = io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :10:34
  assign io_out_bits_wCtrl_en = _GEN | ~_GEN_4 & _GEN_3;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :19:19, :25:28
  assign io_out_bits_wCtrl_addr = _GEN ? io_in_inst[4:0] : _GEN_4 ? 5'h0 : {4'h0, _GEN_3};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :10:34, :19:19, :26:30, :52:30, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_wCtrl_data =
    _GEN ? io_in_pc + 32'h4 : _GEN_4 | ~_GEN_3 ? 32'h0 : io_in_pc + 32'h4;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :13:28, :19:19, :27:{30,42}, :53:42
endmodule

module Decoder_3R(	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7
  input  [31:0] io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_isMatched,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_bits_hasImm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_wCtrl_addr	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire _GEN = io_in_inst[31:15] == 17'h20;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_0 = io_in_inst[31:15] == 17'h22;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_1 = io_in_inst[31:15] == 17'h38;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_2 = io_in_inst[31:15] == 17'h29;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_3 = io_in_inst[31:15] == 17'h2A;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_4 = io_in_inst[31:15] == 17'h2B;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_5 = io_in_inst[31:15] == 17'h2F;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_6 = io_in_inst[31:15] == 17'h81;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_7 = io_in_inst[31:15] == 17'h89;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_8 = _GEN_6 | _GEN_7;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:19:19, :59:26
  wire _GEN_9 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:19:19
  assign io_out_isMatched =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :19:19, :21:24, :26:24, :31:24, :36:24, :41:24, :46:24, :51:24, :56:24
  assign io_out_bits_exeOp_opType =
    _GEN | _GEN_0 | _GEN_1
      ? 4'h3
      : _GEN_2 | _GEN_3 | _GEN_4 ? 4'h1 : {2'h0, _GEN_5 | _GEN_6 | _GEN_7, 1'h0};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :19:19, :22:32, :27:32, :32:32, :37:32, :42:32, :47:32, :52:32, :57:32, :64:32, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0
          ? 3'h3
          : _GEN_1
              ? 3'h4
              : _GEN_2
                  ? 3'h3
                  : _GEN_3
                      ? 3'h1
                      : _GEN_4 ? 3'h2 : _GEN_5 ? 3'h1 : _GEN_6 ? 3'h2 : {2'h0, _GEN_7};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :19:19, :23:32, :28:32, :33:32, :38:32, :43:32, :48:32, :52:32, :53:32, :57:32, :58:32, :64:32, :65:32
  assign io_out_bits_hasImm = ~_GEN_9 & _GEN_8;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :19:19, :59:26
  assign io_out_bits_imm = _GEN_9 | ~_GEN_8 ? 32'h0 : {27'h0, io_in_inst[14:10]};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :9:43, :19:19, :59:26, :67:23, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :10:43
  assign io_out_bits_reg_2_addr = io_in_inst[14:10];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :9:43
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :11:43
endmodule

module Decoder_Special(	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7
  input  [31:0] io_in_pc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_isMatched,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_wCtrl_addr	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire _GEN = io_in_inst[31:25] == 7'hA;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:8:43, :18:19
  wire _GEN_0 = io_in_inst[31:25] == 7'hE;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:8:43, :18:19
  wire _GEN_1 = _GEN | _GEN_0;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:18:19, :21:32, :27:32
  assign io_out_isMatched = _GEN | _GEN_0;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :18:19, :20:24
  assign io_out_bits_exeOp_opType = _GEN_1 ? 4'h3 : 4'h0;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :18:19, :21:32, :27:32, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
  assign io_out_bits_exeOp_opFunc = {2'h0, _GEN_1};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :18:19, :21:32, :22:32, :27:32, :28:32
  assign io_out_bits_imm =
    _GEN
      ? {io_in_inst[24:5], 12'h0}
      : _GEN_0 ? {io_in_inst[24:5], 12'h0} + io_in_pc : 32'h0;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :9:43, :11:32, :18:19, :23:23, :29:{23,33}, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :10:43
endmodule

module MultiMux1(	// src/main/scala/ultra/helper/MultiMux1.scala:13:7
  input         io_inputs_0_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_0_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_0_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_0_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_reg_1_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_0_bits_reg_2_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_0_bits_wCtrl_en,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_1_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_1_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_1_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_1_bits_reg_1_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_1_bits_reg_2_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_1_bits_wCtrl_en,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_1_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_wCtrl_data,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_2_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_2_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_2_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_2_bits_hasImm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_2_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_2_bits_reg_1_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_2_bits_reg_2_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_2_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_3_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_3_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_3_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_3_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_3_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [3:0]  io_output_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [2:0]  io_output_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output        io_output_bits_hasImm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [31:0] io_output_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_reg_1_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_output_bits_reg_2_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_output_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [31:0] io_output_bits_wCtrl_data	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
);

  assign io_output_bits_exeOp_opType =
    (io_inputs_0_valid ? io_inputs_0_bits_exeOp_opType : 4'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_exeOp_opType : 4'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_exeOp_opType : 4'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_exeOp_opType : 4'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_exeOp_opFunc =
    (io_inputs_0_valid ? io_inputs_0_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_exeOp_opFunc : 3'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_hasImm =
    io_inputs_0_valid | io_inputs_1_valid | io_inputs_2_valid & io_inputs_2_bits_hasImm
    | io_inputs_3_valid;	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_imm =
    (io_inputs_0_valid ? io_inputs_0_bits_imm : 32'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_imm : 32'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_imm : 32'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_imm : 32'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_reg_1_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_reg_1_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_reg_1_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_reg_1_addr : 5'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_reg_2_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_reg_2_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_reg_2_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_reg_2_addr : 5'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_wCtrl_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_wCtrl_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_wCtrl_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_wCtrl_addr : 5'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_wCtrl_addr : 5'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_wCtrl_data =
    io_inputs_1_valid ? io_inputs_1_bits_wCtrl_data : 32'h0;	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22
endmodule

module Du(	// src/main/scala/ultra/pipeline/decode/Du.scala:7:7
  input  [31:0] io_in_pc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_bits_hasImm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_wCtrl_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_wCtrl_data	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire        _decoders_3_io_out_isMatched;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire [3:0]  _decoders_3_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire [2:0]  _decoders_3_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire [31:0] _decoders_3_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire [4:0]  _decoders_3_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire        _decoders_2_io_out_isMatched;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [3:0]  _decoders_2_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [2:0]  _decoders_2_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire        _decoders_2_io_out_bits_hasImm;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [31:0] _decoders_2_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [4:0]  _decoders_2_io_out_bits_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [4:0]  _decoders_2_io_out_bits_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [4:0]  _decoders_2_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire        _decoders_1_io_out_isMatched;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [3:0]  _decoders_1_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [2:0]  _decoders_1_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [31:0] _decoders_1_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [4:0]  _decoders_1_io_out_bits_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [4:0]  _decoders_1_io_out_bits_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire        _decoders_1_io_out_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [4:0]  _decoders_1_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [31:0] _decoders_1_io_out_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire        _decoders_0_io_out_isMatched;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [3:0]  _decoders_0_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [2:0]  _decoders_0_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [31:0] _decoders_0_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [4:0]  _decoders_0_io_out_bits_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [4:0]  _decoders_0_io_out_bits_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire        _decoders_0_io_out_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [4:0]  _decoders_0_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  Decoder_2RI12 decoders_0 (	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_0_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_0_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_0_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_0_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_0_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_decoders_0_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_en     (_decoders_0_io_out_bits_wCtrl_en),
    .io_out_bits_wCtrl_addr   (_decoders_0_io_out_bits_wCtrl_addr)
  );
  Decoder_2RI16 decoders_1 (	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_in_pc                 (io_in_pc),
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_1_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_1_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_1_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_1_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_1_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_decoders_1_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_en     (_decoders_1_io_out_bits_wCtrl_en),
    .io_out_bits_wCtrl_addr   (_decoders_1_io_out_bits_wCtrl_addr),
    .io_out_bits_wCtrl_data   (_decoders_1_io_out_bits_wCtrl_data)
  );
  Decoder_3R decoders_2 (	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_2_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_2_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_2_io_out_bits_exeOp_opFunc),
    .io_out_bits_hasImm       (_decoders_2_io_out_bits_hasImm),
    .io_out_bits_imm          (_decoders_2_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_2_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_decoders_2_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_addr   (_decoders_2_io_out_bits_wCtrl_addr)
  );
  Decoder_Special decoders_3 (	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_in_pc                 (io_in_pc),
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_3_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_3_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_3_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_3_io_out_bits_imm),
    .io_out_bits_wCtrl_addr   (_decoders_3_io_out_bits_wCtrl_addr)
  );
  MultiMux1 dMux (	// src/main/scala/ultra/pipeline/decode/Du.scala:16:20
    .io_inputs_0_valid             (_decoders_0_io_out_isMatched),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_exeOp_opType (_decoders_0_io_out_bits_exeOp_opType),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_exeOp_opFunc (_decoders_0_io_out_bits_exeOp_opFunc),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_imm          (_decoders_0_io_out_bits_imm),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_reg_1_addr   (_decoders_0_io_out_bits_reg_1_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_reg_2_addr   (_decoders_0_io_out_bits_reg_2_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_wCtrl_en     (_decoders_0_io_out_bits_wCtrl_en),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_wCtrl_addr   (_decoders_0_io_out_bits_wCtrl_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_1_valid             (_decoders_1_io_out_isMatched),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_exeOp_opType (_decoders_1_io_out_bits_exeOp_opType),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_exeOp_opFunc (_decoders_1_io_out_bits_exeOp_opFunc),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_imm          (_decoders_1_io_out_bits_imm),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_reg_1_addr   (_decoders_1_io_out_bits_reg_1_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_reg_2_addr   (_decoders_1_io_out_bits_reg_2_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_wCtrl_en     (_decoders_1_io_out_bits_wCtrl_en),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_wCtrl_addr   (_decoders_1_io_out_bits_wCtrl_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_wCtrl_data   (_decoders_1_io_out_bits_wCtrl_data),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_2_valid             (_decoders_2_io_out_isMatched),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_exeOp_opType (_decoders_2_io_out_bits_exeOp_opType),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_exeOp_opFunc (_decoders_2_io_out_bits_exeOp_opFunc),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_hasImm       (_decoders_2_io_out_bits_hasImm),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_imm          (_decoders_2_io_out_bits_imm),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_reg_1_addr   (_decoders_2_io_out_bits_reg_1_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_reg_2_addr   (_decoders_2_io_out_bits_reg_2_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_wCtrl_addr   (_decoders_2_io_out_bits_wCtrl_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_3_valid             (_decoders_3_io_out_isMatched),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_inputs_3_bits_exeOp_opType (_decoders_3_io_out_bits_exeOp_opType),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_inputs_3_bits_exeOp_opFunc (_decoders_3_io_out_bits_exeOp_opFunc),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_inputs_3_bits_imm          (_decoders_3_io_out_bits_imm),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_inputs_3_bits_wCtrl_addr   (_decoders_3_io_out_bits_wCtrl_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_output_bits_exeOp_opType   (io_out_bits_exeOp_opType),
    .io_output_bits_exeOp_opFunc   (io_out_bits_exeOp_opFunc),
    .io_output_bits_hasImm         (io_out_bits_hasImm),
    .io_output_bits_imm            (io_out_bits_imm),
    .io_output_bits_reg_1_addr     (io_out_bits_reg_1_addr),
    .io_output_bits_reg_2_addr     (io_out_bits_reg_2_addr),
    .io_output_bits_wCtrl_addr     (io_out_bits_wCtrl_addr),
    .io_output_bits_wCtrl_data     (io_out_bits_wCtrl_data)
  );
endmodule

module UltraDecodeStage(	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
  input         clock,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
                reset,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
                io_pipe_fetch_in_req,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input  [31:0] io_pipe_fetch_in_bits_pc,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_fetch_in_bits_inst,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input         io_pipe_fetch_in_bits_predictTaken,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output        io_pipe_fetch_out_ack,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input         io_pipe_exe_in_ack,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [3:0]  io_pipe_exe_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [2:0]  io_pipe_exe_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [4:0]  io_pipe_exe_out_bits_wCtrl_addr,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [31:0] io_pipe_exe_out_bits_wCtrl_data,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output        io_pipe_exe_out_bits_operands_hasImm,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [31:0] io_pipe_exe_out_bits_operands_imm,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_exe_out_bits_operands_regData_1,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_exe_out_bits_operands_regData_2,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [4:0]  io_pipe_exe_out_readInfo_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_exe_out_readInfo_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [31:0] io_pipe_exe_out_fetchInfo_pc,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output        io_pipe_exe_out_fetchInfo_predictTaken,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_exe_out_req,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input         io_pipe_br_isMispredict,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input  [31:0] io_aside_in_regLeft,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_aside_in_regRight,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [4:0]  io_aside_out_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_aside_out_reg_2_addr	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
);

  wire [3:0]  _du_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [2:0]  _du_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire        _du_io_out_bits_hasImm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [31:0] _du_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [4:0]  _du_io_out_bits_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [4:0]  _du_io_out_bits_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [4:0]  _du_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [31:0] _du_io_out_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  reg  [3:0]  pipeOutReg_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [2:0]  pipeOutReg_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [4:0]  pipeOutReg_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg         pipeOutReg_bits_operands_hasImm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_bits_operands_imm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_bits_operands_regData_1;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_bits_operands_regData_2;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [4:0]  pipeOutReg_readInfo_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [4:0]  pipeOutReg_readInfo_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_fetchInfo_pc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg         pipeOutReg_fetchInfo_predictTaken;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg         pipeOutReg_req;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg         dcstat;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23
  wire        _GEN = dcstat & io_pipe_exe_in_ack;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23, :61:19, :70:33, :71:37
  wire        _GEN_0 = ~dcstat | _GEN;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23, :61:19, :63:35, :70:33, :71:37
  wire        _GEN_1 = io_pipe_br_isMispredict | ~dcstat | ~dcstat | io_pipe_exe_in_ack;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:14:36, :36:23, :58:32, :61:19, :63:35
  always @(posedge clock) begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
    if (reset) begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      pipeOutReg_bits_exeOp_opType <= 4'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
      pipeOutReg_bits_exeOp_opFunc <= 3'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
      pipeOutReg_bits_wCtrl_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      pipeOutReg_bits_wCtrl_data <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_bits_operands_hasImm <= 1'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:10:25, :11:27
      pipeOutReg_bits_operands_imm <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_bits_operands_regData_1 <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_bits_operands_regData_2 <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_readInfo_reg_1_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      pipeOutReg_readInfo_reg_2_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      pipeOutReg_fetchInfo_pc <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_fetchInfo_predictTaken <= 1'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:10:25, :11:27
      pipeOutReg_req <= 1'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:10:25, :11:27
      dcstat <= 1'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:10:25, :36:23
    end
    else begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      automatic logic _GEN_2;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:61:19, :63:35
      automatic logic _GEN_3;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:39:16, :58:32, :61:19
      _GEN_2 = ~dcstat | _GEN;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23, :61:19, :63:35, :70:33, :71:37
      _GEN_3 =
        io_pipe_br_isMispredict | ~(dcstat & ~io_pipe_exe_in_ack | io_pipe_fetch_in_req);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23, :39:16, :54:40, :58:32, :61:19, :63:35, :70:33, :71:37, :79:46
      if (io_pipe_br_isMispredict) begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
        pipeOutReg_bits_exeOp_opType <= 4'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
        pipeOutReg_bits_exeOp_opFunc <= 3'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_wCtrl_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_bits_wCtrl_data <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_bits_operands_imm <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_readInfo_reg_1_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_readInfo_reg_2_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_fetchInfo_pc <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      end
      else if (_GEN_2) begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:61:19, :63:35
        pipeOutReg_bits_exeOp_opType <=
          io_pipe_fetch_in_req ? _du_io_out_bits_exeOp_opType : 4'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :50:27, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
        pipeOutReg_bits_exeOp_opFunc <=
          io_pipe_fetch_in_req ? _du_io_out_bits_exeOp_opFunc : 3'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27, :27:18, :39:16, :50:27, :63:35
        pipeOutReg_bits_wCtrl_addr <=
          io_pipe_fetch_in_req ? _du_io_out_bits_wCtrl_addr : 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :51:27, :63:35, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_bits_wCtrl_data <=
          io_pipe_fetch_in_req ? _du_io_out_bits_wCtrl_data : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :51:27, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_bits_operands_imm <=
          io_pipe_fetch_in_req ? _du_io_out_bits_imm : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :53:34, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_readInfo_reg_1_addr <=
          io_pipe_fetch_in_req ? _du_io_out_bits_reg_1_addr : 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :48:31, :63:35, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_readInfo_reg_2_addr <=
          io_pipe_fetch_in_req ? _du_io_out_bits_reg_2_addr : 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :49:31, :63:35, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_fetchInfo_pc <=
          io_pipe_fetch_in_req ? io_pipe_fetch_in_bits_pc : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :39:16, :47:26, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      end
      pipeOutReg_bits_operands_hasImm <=
        ~io_pipe_br_isMispredict
        & (_GEN_2
             ? io_pipe_fetch_in_req & _du_io_out_bits_hasImm
             : pipeOutReg_bits_operands_hasImm);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :38:12, :39:16, :52:37, :58:32, :61:19, :63:35
      pipeOutReg_bits_operands_regData_1 <= _GEN_3 ? 32'h0 : io_aside_in_regLeft;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :39:16, :58:32, :61:19, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_bits_operands_regData_2 <= _GEN_3 ? 32'h0 : io_aside_in_regRight;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :39:16, :58:32, :61:19, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_fetchInfo_predictTaken <=
        ~io_pipe_br_isMispredict
        & (_GEN_2
             ? io_pipe_fetch_in_req & io_pipe_fetch_in_bits_predictTaken
             : pipeOutReg_fetchInfo_predictTaken);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :38:12, :39:16, :47:26, :58:32, :61:19, :63:35
      pipeOutReg_req <=
        ~io_pipe_br_isMispredict & (_GEN_0 ? io_pipe_fetch_in_req : pipeOutReg_req);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :36:23, :38:12, :39:16, :58:32, :61:19, :63:35, :70:33, :71:37
      dcstat <= ~io_pipe_br_isMispredict & (_GEN_0 ? io_pipe_fetch_in_req : dcstat);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23, :38:12, :58:32, :61:19, :63:35, :70:33, :71:37
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      automatic logic [31:0] _RANDOM[0:6];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
        end	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
        pipeOutReg_bits_exeOp_opType = _RANDOM[3'h0][3:0];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_exeOp_opFunc = _RANDOM[3'h0][6:4];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_wCtrl_addr = _RANDOM[3'h0][12:8];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_wCtrl_data = {_RANDOM[3'h0][31:13], _RANDOM[3'h1][12:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_operands_hasImm = _RANDOM[3'h1][13];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_operands_imm = {_RANDOM[3'h1][31:14], _RANDOM[3'h2][13:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_operands_regData_1 = {_RANDOM[3'h2][31:14], _RANDOM[3'h3][13:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_operands_regData_2 = {_RANDOM[3'h3][31:14], _RANDOM[3'h4][13:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_readInfo_reg_1_addr = _RANDOM[3'h4][18:14];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_readInfo_reg_2_addr = _RANDOM[3'h4][23:19];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_fetchInfo_pc = {_RANDOM[3'h4][31:24], _RANDOM[3'h5][23:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_fetchInfo_predictTaken = _RANDOM[3'h6][24];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_req = _RANDOM[3'h6][25];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        dcstat = _RANDOM[3'h6][26];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27, :36:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Du du (	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
    .io_in_pc                 (io_pipe_fetch_in_bits_pc),
    .io_in_inst               (io_pipe_fetch_in_bits_inst),
    .io_out_bits_exeOp_opType (_du_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_du_io_out_bits_exeOp_opFunc),
    .io_out_bits_hasImm       (_du_io_out_bits_hasImm),
    .io_out_bits_imm          (_du_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_du_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_du_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_addr   (_du_io_out_bits_wCtrl_addr),
    .io_out_bits_wCtrl_data   (_du_io_out_bits_wCtrl_data)
  );
  assign io_pipe_fetch_out_ack = ~io_pipe_br_isMispredict & _GEN_0 & io_pipe_fetch_in_req;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :36:23, :38:12, :40:27, :58:32, :61:19, :63:35, :70:33, :71:37
  assign io_pipe_exe_out_bits_exeOp_opType = pipeOutReg_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_exeOp_opFunc = pipeOutReg_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_wCtrl_addr = pipeOutReg_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_wCtrl_data = pipeOutReg_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_operands_hasImm = pipeOutReg_bits_operands_hasImm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_operands_imm = pipeOutReg_bits_operands_imm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_operands_regData_1 = pipeOutReg_bits_operands_regData_1;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_operands_regData_2 = pipeOutReg_bits_operands_regData_2;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_readInfo_reg_1_addr = pipeOutReg_readInfo_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_readInfo_reg_2_addr = pipeOutReg_readInfo_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_fetchInfo_pc = pipeOutReg_fetchInfo_pc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_fetchInfo_predictTaken = pipeOutReg_fetchInfo_predictTaken;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_req = pipeOutReg_req;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_aside_out_reg_1_addr =
    _GEN_1
      ? (io_pipe_fetch_in_bits_inst[31:28] == 4'h1
           ? 5'h0
           : io_pipe_fetch_in_bits_inst[9:5])
      : pipeOutReg_readInfo_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27, :14:{14,22,36}, :16:29, :18:{29,38}, :58:32, :61:19, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
  assign io_aside_out_reg_2_addr =
    _GEN_1
      ? (io_pipe_fetch_in_bits_inst[31:24] == 8'h0
           ? io_pipe_fetch_in_bits_inst[14:10]
           : io_pipe_fetch_in_bits_inst[4:0])
      : pipeOutReg_readInfo_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27, :14:36, :20:{14,22,34}, :22:{29,38}, :24:{29,38}, :58:32, :61:19
endmodule

module Regfile(	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
  input         clock,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
                reset,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
  input  [4:0]  io_rChannel_1_in_addr,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  output [31:0] io_rChannel_1_out,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  input  [4:0]  io_rChannel_2_in_addr,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  output [31:0] io_rChannel_2_out,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  input         io_wChannel_en,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  input  [4:0]  io_wChannel_addr,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  input  [31:0] io_wChannel_data	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
);

  reg  [31:0]       regs_0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_1;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_2;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_3;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_4;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_5;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_6;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_7;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_8;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_9;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_10;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_11;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_12;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_13;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_14;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_15;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_16;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_17;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_18;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_19;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_20;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_21;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_22;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_23;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_24;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_25;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_26;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_27;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_28;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_29;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_30;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_31;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  wire [31:0][31:0] _GEN =
    {{regs_31},
     {regs_30},
     {regs_29},
     {regs_28},
     {regs_27},
     {regs_26},
     {regs_25},
     {regs_24},
     {regs_23},
     {regs_22},
     {regs_21},
     {regs_20},
     {regs_19},
     {regs_18},
     {regs_17},
     {regs_16},
     {regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {regs_0}};	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21, :22:23
  always @(posedge clock) begin	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
    if (reset) begin	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      regs_0 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_1 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_2 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_3 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_4 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_5 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_6 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_7 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_8 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_9 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_10 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_11 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_12 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_13 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_14 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_15 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_16 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_17 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_18 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_19 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_20 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_21 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_22 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_23 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_24 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_25 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_26 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_27 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_28 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_29 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_30 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_31 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
    end
    else begin	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      if (io_wChannel_en & io_wChannel_addr == 5'h0)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_0 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_1 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h2)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_2 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h3)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_3 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h4)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_4 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h5)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_5 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h6)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_6 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h7)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_7 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h8)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_8 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h9)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_9 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hA)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_10 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hB)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_11 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hC)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_12 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hD)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_13 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hE)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_14 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hF)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_15 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h10)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_16 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h11)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_17 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h12)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_18 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h13)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_19 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h14)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_20 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h15)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_21 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h16)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_22 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h17)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_23 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h18)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_24 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h19)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_25 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1A)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_26 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1B)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_27 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1C)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_28 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1D)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_29 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1E)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_30 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & (&io_wChannel_addr))	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21, :36:25, :37:28
        regs_31 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
        end	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
        regs_0 = _RANDOM[5'h0];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_1 = _RANDOM[5'h1];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_2 = _RANDOM[5'h2];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_3 = _RANDOM[5'h3];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_4 = _RANDOM[5'h4];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_5 = _RANDOM[5'h5];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_6 = _RANDOM[5'h6];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_7 = _RANDOM[5'h7];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_8 = _RANDOM[5'h8];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_9 = _RANDOM[5'h9];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_10 = _RANDOM[5'hA];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_11 = _RANDOM[5'hB];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_12 = _RANDOM[5'hC];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_13 = _RANDOM[5'hD];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_14 = _RANDOM[5'hE];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_15 = _RANDOM[5'hF];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_16 = _RANDOM[5'h10];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_17 = _RANDOM[5'h11];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_18 = _RANDOM[5'h12];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_19 = _RANDOM[5'h13];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_20 = _RANDOM[5'h14];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_21 = _RANDOM[5'h15];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_22 = _RANDOM[5'h16];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_23 = _RANDOM[5'h17];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_24 = _RANDOM[5'h18];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_25 = _RANDOM[5'h19];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_26 = _RANDOM[5'h1A];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_27 = _RANDOM[5'h1B];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_28 = _RANDOM[5'h1C];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_29 = _RANDOM[5'h1D];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_30 = _RANDOM[5'h1E];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_31 = _RANDOM[5'h1F];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rChannel_1_out =
    io_rChannel_1_in_addr == 5'h0
      ? 32'h0
      : io_rChannel_1_in_addr == io_wChannel_addr & io_wChannel_en
          ? io_wChannel_data
          : _GEN[io_rChannel_1_in_addr];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:29, :14:{31,40}, :15:23, :17:27, :18:5, :19:5, :20:23, :22:23
  assign io_rChannel_2_out =
    io_rChannel_2_in_addr == 5'h0
      ? 32'h0
      : io_rChannel_2_in_addr == io_wChannel_addr & io_wChannel_en
          ? io_wChannel_data
          : _GEN[io_rChannel_2_in_addr];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:29, :22:23, :25:{31,40}, :26:23, :28:27, :29:7, :30:5, :31:23, :33:23
endmodule

module GammaExeStage(	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
  input         clock,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
                reset,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
  input  [3:0]  io_pipe_decode_in_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  input  [2:0]  io_pipe_decode_in_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  input  [4:0]  io_pipe_decode_in_bits_wCtrl_addr,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  input  [31:0] io_pipe_decode_in_bits_wCtrl_data,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  input         io_pipe_decode_in_bits_operands_hasImm,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  input  [31:0] io_pipe_decode_in_bits_operands_imm,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
                io_pipe_decode_in_bits_operands_regData_1,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
                io_pipe_decode_in_bits_operands_regData_2,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  input  [4:0]  io_pipe_decode_in_readInfo_reg_1_addr,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
                io_pipe_decode_in_readInfo_reg_2_addr,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  input  [31:0] io_pipe_decode_in_fetchInfo_pc,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  input         io_pipe_decode_in_fetchInfo_predictTaken,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
                io_pipe_decode_in_req,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  output        io_pipe_decode_out_ack,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
                io_pipe_wback_out_bits_en,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  output [4:0]  io_pipe_wback_out_bits_addr,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  output [31:0] io_pipe_wback_out_bits_data,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  output        io_pipe_br_isMispredict,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  output [31:0] io_pipe_br_npc,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  input  [31:0] io_aside_in_rdata,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  input         io_aside_in_rrdy,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
                io_aside_in_rvalid,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
                io_aside_in_wrdy,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  output        io_aside_out_rreq,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
                io_aside_out_wreq,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  output [3:0]  io_aside_out_byteSelN,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
  output [31:0] io_aside_out_addr,	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
                io_aside_out_wdata	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
);

  reg         preWrBuf_bits_en;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25
  reg  [4:0]  preWrBuf_bits_addr;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25
  reg  [31:0] preWrBuf_bits_data;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25
  wire [31:0] regLeft =
    preWrBuf_bits_en & preWrBuf_bits_addr == io_pipe_decode_in_readInfo_reg_1_addr
      ? preWrBuf_bits_data
      : io_pipe_decode_in_bits_operands_regData_1;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :28:26, :29:{27,50,60}, :30:11
  wire [31:0] regRight =
    preWrBuf_bits_en & preWrBuf_bits_addr == io_pipe_decode_in_readInfo_reg_2_addr
      ? preWrBuf_bits_data
      : io_pipe_decode_in_bits_operands_regData_2;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :28:26, :29:{27,50,60}, :30:11
  wire [31:0] aluRight =
    io_pipe_decode_in_bits_operands_hasImm
      ? io_pipe_decode_in_bits_operands_imm
      : regRight;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :40:29, :41:38, :42:14
  wire [31:0] branchTarget =
    io_pipe_decode_in_fetchInfo_pc + io_pipe_decode_in_bits_operands_imm;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:45:35
  wire [31:0] defaultTarget = io_pipe_decode_in_fetchInfo_pc + 32'h4;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:48:35
  reg  [1:0]  rStat;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:60:22
  reg  [4:0]  rWrBuf_addr;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:61:23
  reg         rReqBuf_rreq;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:70:24
  reg         rReqBuf_wreq;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:70:24
  reg  [31:0] rReqBuf_addr;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:70:24
  reg  [31:0] rReqBuf_byteSelN;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:70:24
  reg  [31:0] rReqBuf_wdata;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:70:24
  wire        _GEN = rStat == 2'h1;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:60:22, :71:16, :198:23
  wire        _GEN_0 = _GEN & io_aside_in_rrdy;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:16:18, :71:16, :76:29, :77:22
  wire        _GEN_1 = (|rStat) & _GEN_0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:16:18, :60:22, :71:16, :76:29, :77:22
  wire        _GEN_2 = rStat == 2'h2 & io_aside_in_rvalid;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:60:22, :71:16, :78:15, :82:31, :83:15
  wire        _GEN_3 = ~(|rStat) | _GEN;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:14:23, :60:22, :71:16
  wire        _GEN_4 = _GEN_3 | ~_GEN_2;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:14:23, :60:22, :71:16, :82:31, :83:15
  reg         wStat;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:102:22
  reg         wReqBuf_rreq;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24
  reg         wReqBuf_wreq;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24
  reg  [31:0] wReqBuf_addr;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24
  reg  [31:0] wReqBuf_byteSelN;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24
  reg  [31:0] wReqBuf_wdata;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24
  wire        _GEN_5 = io_aside_in_wrdy & ~(|rStat);	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:60:22, :71:16, :109:29
  wire        _GEN_6 = wStat & _GEN_5;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:71:16, :102:22, :104:16, :109:{29,50}, :110:22
  wire        _GEN_7 = wStat & _GEN_6;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:71:16, :102:22, :104:16, :109:50, :110:22
  reg  [1:0]  mStat;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:125:22
  reg  [4:0]  mWrBuf_addr;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:126:23
  reg  [31:0] mOperandBuf_left;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:135:28
  reg  [31:0] mOperandBuf_right;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:135:28
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire        _GEN_8 = mStat == 2'h1;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:125:22, :138:16, :198:23
  wire        _GEN_9 = mStat == 2'h2;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:78:15, :125:22, :138:16
  wire        _GEN_10 = ~(|mStat) | _GEN_8 | ~_GEN_9 | io_aside_in_rvalid;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:71:16, :125:22, :138:16, :148:31
  wire        _GEN_11 = _GEN_10 ? ~_GEN_3 & _GEN_2 & (|rWrBuf_addr) : (|mWrBuf_addr);	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:14:23, :60:22, :61:23, :71:16, :82:31, :83:15, :85:26, :126:23, :138:16, :153:26
  wire [4:0]  _GEN_12 = _GEN_10 ? (_GEN_4 ? 5'h0 : rWrBuf_addr) : mWrBuf_addr;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:14:23, :61:23, :71:16, :126:23, :138:16, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
  wire [31:0] _GEN_13 =
    _GEN_10 ? (_GEN_4 ? 32'h0 : io_aside_in_rdata) : mOperandBuf_left * mOperandBuf_right;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:14:23, :71:16, :135:28, :136:51, :138:16, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
  wire        asideOutDefault_rreq = io_pipe_decode_in_bits_exeOp_opType == 4'h6;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :166:54
  wire        asideOutDefault_wreq = io_pipe_decode_in_bits_exeOp_opType == 4'h7;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :167:54
  wire [31:0] _asideOutDefault_addr_T_2 = regLeft + io_pipe_decode_in_bits_operands_imm;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :168:43
  wire        _GEN_14 = io_pipe_decode_in_bits_exeOp_opFunc == 3'h2;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:171:35
  wire [31:0] asideOutDefault_byteSelN =
    _GEN_14 ? {28'h0, ~(4'h1 << _asideOutDefault_addr_T_2[1:0])} : 32'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :168:43, :170:28, :171:{35,43}, :172:{30,33,39,62}, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
  wire        _GEN_15 =
    (|rStat)
    & (io_pipe_decode_in_readInfo_reg_1_addr == rWrBuf_addr
       | io_pipe_decode_in_readInfo_reg_2_addr == rWrBuf_addr
       | io_pipe_decode_in_bits_wCtrl_addr == rWrBuf_addr);	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:60:22, :61:23, :63:34, :64:36, :67:30, :69:42, :71:16, :181:30
  wire        _GEN_16 =
    (|mStat)
    & (io_pipe_decode_in_readInfo_reg_1_addr == mWrBuf_addr
       | io_pipe_decode_in_readInfo_reg_2_addr == mWrBuf_addr
       | io_pipe_decode_in_bits_wCtrl_addr == mWrBuf_addr);	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:125:22, :126:23, :128:34, :129:36, :132:30, :134:43, :138:16, :183:36
  wire        _GEN_17 = io_pipe_decode_in_bits_exeOp_opType == 4'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :186:43
  wire        _GEN_18 = io_pipe_decode_in_bits_exeOp_opType == 4'h3;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :186:43
  wire        _GEN_19 = io_pipe_decode_in_bits_exeOp_opFunc == 3'h4;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:191:45
  wire        _GEN_20 = io_aside_in_rvalid | _GEN_9 | _GEN_15 | _GEN_16 | _GEN_17;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:138:16, :176:29, :178:34, :181:{30,44}, :183:{36,50}, :186:43
  wire        _GEN_21 = io_pipe_decode_in_bits_exeOp_opFunc == 3'h1;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:209:49
  wire [31:0] _io_pipe_wback_out_bits_data_T_2 = regLeft + aluRight;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :40:29, :41:38, :42:14, :211:55
  wire        _GEN_22 = io_pipe_decode_in_bits_exeOp_opFunc == 3'h3;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:209:49
  wire [31:0] _io_pipe_wback_out_bits_data_T_8 = regLeft - aluRight;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :40:29, :41:38, :42:14, :214:55
  wire [31:0] _GEN_23 = {31'h0, regLeft < aluRight};	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :40:29, :41:38, :42:14, :217:{36,48}
  wire        _GEN_24 = io_pipe_decode_in_bits_exeOp_opType == 4'h1;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :186:43
  wire [31:0] _io_pipe_wback_out_bits_data_T_13 = regLeft & aluRight;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :40:29, :41:38, :42:14, :232:45
  wire [31:0] _io_pipe_wback_out_bits_data_T_14 = regLeft | aluRight;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :40:29, :41:38, :42:14, :235:45
  wire [31:0] _io_pipe_wback_out_bits_data_T_15 = regLeft ^ aluRight;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :40:29, :41:38, :42:14, :238:45
  wire        _GEN_25 = io_pipe_decode_in_bits_exeOp_opType == 4'h2;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :186:43
  wire [62:0] _io_pipe_wback_out_bits_data_T_17 = {31'h0, regLeft} << aluRight[4:0];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :40:29, :41:38, :42:14, :217:36, :251:{45,56}
  wire [31:0] _io_pipe_wback_out_bits_data_T_19 = regLeft >> aluRight[4:0];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :40:29, :41:38, :42:14, :254:{45,56}
  wire        _GEN_26 = io_pipe_decode_in_bits_exeOp_opType == 4'h4;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :186:43
  wire        _GEN_27 = regLeft == regRight;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :268:30
  wire        _GEN_28 = $signed(regLeft) >= $signed(regRight);	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :286:37
  wire        _GEN_29 = io_pipe_decode_in_bits_exeOp_opType == 4'h5;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :186:43
  wire        _GEN_30 = ~io_pipe_decode_in_req | _GEN_20;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:138:16, :175:21, :176:29, :178:34, :181:44, :183:50, :186:43
  wire        io_pipe_wback_out_bits_en_0 =
    _GEN_30
      ? _GEN_11
      : _GEN_18
          ? (_GEN_19 ? _GEN_11 : (|io_pipe_decode_in_bits_wCtrl_addr))
          : _GEN_24 | _GEN_25 | _GEN_26 | _GEN_29
              ? (|io_pipe_decode_in_bits_wCtrl_addr)
              : _GEN_11;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:71:16, :138:16, :175:21, :176:29, :186:43, :191:{45,64}, :205:{45,53}, :226:51
  wire        _GEN_31 = _GEN_26 | _GEN_29;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:138:16, :186:43, :264:30, :302:30
  wire        _GEN_32 = _GEN_24 | _GEN_25 | _GEN_31;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:138:16, :186:43, :229:30, :248:30, :264:30, :302:30
  wire [4:0]  io_pipe_wback_out_bits_addr_0 =
    _GEN_30
      ? _GEN_12
      : _GEN_18
          ? (_GEN_19 ? _GEN_12 : io_pipe_decode_in_bits_wCtrl_addr)
          : _GEN_32 ? io_pipe_decode_in_bits_wCtrl_addr : _GEN_12;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:71:16, :138:16, :175:21, :176:29, :186:43, :191:{45,64}, :208:32, :229:30, :248:30, :264:30, :302:30
  wire [31:0] _GEN_33 = _GEN_31 ? io_pipe_decode_in_bits_wCtrl_data : _GEN_13;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:71:16, :138:16, :186:43, :264:30, :265:30, :302:30, :303:30
  wire        _GEN_34 =
    io_aside_in_rvalid | _GEN_9 | _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18 | _GEN_24
    | _GEN_25;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:15:16, :138:16, :176:29, :178:34, :181:{30,44}, :183:{36,50}, :186:43
  wire        _GEN_35 = io_pipe_decode_in_bits_exeOp_opType == 4'h6;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :186:43
  wire        _GEN_36 =
    io_aside_in_rvalid | _GEN_9 | _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18 | _GEN_32;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:70:24, :138:16, :176:29, :178:34, :181:{30,44}, :183:{36,50}, :186:43, :229:30, :248:30, :264:30, :302:30
  wire        _GEN_37 = io_pipe_decode_in_bits_exeOp_opType == 4'h7;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :186:43
  wire        _GEN_38 =
    ~io_pipe_decode_in_req | _GEN_36
    | ~(_GEN_35 ? ~(|rStat) & io_aside_in_rrdy : _GEN_37 & ~wStat & _GEN_5);	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:60:22, :70:24, :71:16, :102:22, :104:16, :109:29, :138:16, :175:21, :176:29, :178:34, :181:44, :183:50, :186:43, :308:36, :312:37, :314:30, :323:36, :326:58, :327:30
  always @(posedge clock) begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
    if (reset) begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
      preWrBuf_bits_en <= 1'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:13:28, :24:25
      preWrBuf_bits_addr <= 5'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      preWrBuf_bits_data <= 32'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
      rStat <= 2'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:60:22, :83:15
      rWrBuf_addr <= 5'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:61:23, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      rReqBuf_rreq <= 1'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:13:28, :70:24
      rReqBuf_wreq <= 1'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:13:28, :70:24
      rReqBuf_addr <= 32'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:70:24, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
      rReqBuf_byteSelN <= 32'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:70:24, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
      rReqBuf_wdata <= 32'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:70:24, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
      wStat <= 1'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:13:28, :102:22
      wReqBuf_rreq <= 1'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:13:28, :103:24
      wReqBuf_wreq <= 1'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:13:28, :103:24
      wReqBuf_addr <= 32'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
      wReqBuf_byteSelN <= 32'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
      wReqBuf_wdata <= 32'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
      mStat <= 2'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:83:15, :125:22
      mWrBuf_addr <= 5'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:126:23, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      mOperandBuf_left <= 32'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:135:28, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
      mOperandBuf_right <= 32'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:135:28, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:13:28
    end
    else begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
      automatic logic _GEN_39;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:138:16, :175:21, :176:29
      automatic logic _GEN_40;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24, :186:43, :323:36, :325:23
      automatic logic _GEN_41 =
        io_aside_in_rvalid | _GEN_9 | _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18 | _GEN_24
        | _GEN_25 | _GEN_26 | _GEN_29 | _GEN_35;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24, :138:16, :176:29, :178:34, :181:{30,44}, :183:{36,50}, :186:43
      _GEN_39 = ~io_pipe_decode_in_req | _GEN_20 | ~(_GEN_18 & _GEN_19 & ~(|mStat));	// src/main/scala/chisel3/util/Counter.scala:98:11, src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:125:22, :138:16, :175:21, :176:29, :178:34, :181:44, :183:50, :186:43, :191:{45,64}, :192:38
      _GEN_40 = _GEN_37 & ~wStat;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:102:22, :103:24, :104:16, :186:43, :323:36, :325:23
      preWrBuf_bits_en <= io_pipe_wback_out_bits_en_0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :138:16, :175:21, :176:29
      preWrBuf_bits_addr <= io_pipe_wback_out_bits_addr_0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :138:16, :175:21, :176:29
      if (_GEN_30)	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:138:16, :175:21, :176:29
        preWrBuf_bits_data <= _GEN_13;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :71:16, :138:16
      else if (_GEN_18) begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:186:43
        if (_GEN_19)	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:191:45
          preWrBuf_bits_data <= _GEN_13;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :71:16, :138:16
        else if (_GEN_21)	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:209:49
          preWrBuf_bits_data <= _io_pipe_wback_out_bits_data_T_2;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :211:55
        else if (_GEN_22)	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:209:49
          preWrBuf_bits_data <= _io_pipe_wback_out_bits_data_T_8;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :214:55
        else if (_GEN_14)	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:171:35
          preWrBuf_bits_data <= _GEN_23;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :217:36
        else	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:171:35
          preWrBuf_bits_data <= _GEN_13;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :71:16, :138:16
      end
      else if (_GEN_24) begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:186:43
        if (_GEN_22)	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:209:49
          preWrBuf_bits_data <= _io_pipe_wback_out_bits_data_T_13;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :232:45
        else if (_GEN_21)	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:209:49
          preWrBuf_bits_data <= _io_pipe_wback_out_bits_data_T_14;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :235:45
        else if (_GEN_14)	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:171:35
          preWrBuf_bits_data <= _io_pipe_wback_out_bits_data_T_15;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :238:45
        else	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:171:35
          preWrBuf_bits_data <= _GEN_13;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :71:16, :138:16
      end
      else if (_GEN_25) begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:186:43
        if (_GEN_14)	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:171:35
          preWrBuf_bits_data <= _io_pipe_wback_out_bits_data_T_17[31:0];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :251:{34,45}
        else if (_GEN_21)	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:209:49
          preWrBuf_bits_data <= _io_pipe_wback_out_bits_data_T_19;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :254:45
        else	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:209:49
          preWrBuf_bits_data <= _GEN_13;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :71:16, :138:16
      end
      else	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:186:43
        preWrBuf_bits_data <= _GEN_33;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:24:25, :138:16, :186:43, :265:30, :303:30
      if (~io_pipe_decode_in_req | _GEN_36 | ~(_GEN_35 & ~(|rStat))) begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:60:22, :70:24, :71:16, :138:16, :175:21, :176:29, :178:34, :181:44, :183:50, :186:43, :308:36, :310:23
        if (|rStat) begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:60:22, :71:16
          if (_GEN) begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:71:16
            if (io_aside_in_rrdy)	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:11:14
              rStat <= 2'h2;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:60:22, :78:15
          end
          else if (_GEN_2)	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:60:22, :71:16, :82:31, :83:15
            rStat <= 2'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:60:22, :83:15
        end
      end
      else begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:70:24, :175:21, :176:29
        rStat <= io_aside_in_rrdy ? 2'h2 : 2'h1;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:60:22, :78:15, :198:23, :312:37, :313:23, :316:23
        rWrBuf_addr <= io_pipe_decode_in_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:61:23
        rReqBuf_rreq <= asideOutDefault_rreq;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:70:24, :166:54
        rReqBuf_wreq <= asideOutDefault_wreq;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:70:24, :167:54
        rReqBuf_addr <= _asideOutDefault_addr_T_2;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:70:24, :168:43
        rReqBuf_byteSelN <= asideOutDefault_byteSelN;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:70:24, :170:28, :171:43, :172:30
        rReqBuf_wdata <= regRight;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :70:24
      end
      wStat <=
        io_pipe_decode_in_req & ~_GEN_41 & _GEN_40 & ~_GEN_5 | (~wStat | ~_GEN_6) & wStat;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:71:16, :102:22, :103:24, :104:16, :109:{29,50}, :110:22, :111:15, :175:21, :176:29, :178:34, :181:44, :183:50, :186:43, :323:36, :325:23, :326:58, :329:23
      if (~io_pipe_decode_in_req | _GEN_41 | ~_GEN_40) begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24, :138:16, :175:21, :176:29, :178:34, :181:44, :183:50, :186:43, :323:36, :325:23
      end
      else begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24, :175:21, :176:29
        wReqBuf_rreq <= asideOutDefault_rreq;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24, :166:54
        wReqBuf_wreq <= asideOutDefault_wreq;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24, :167:54
        wReqBuf_addr <= _asideOutDefault_addr_T_2;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24, :168:43
        wReqBuf_byteSelN <= asideOutDefault_byteSelN;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:103:24, :170:28, :171:43, :172:30
        wReqBuf_wdata <= regRight;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :103:24
      end
      if (_GEN_39) begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:135:28, :138:16, :175:21, :176:29
        if (|mStat) begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:125:22, :138:16
          if (_GEN_8) begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:138:16
            if (wrap)	// src/main/scala/chisel3/util/Counter.scala:61:40
              mStat <= 2'h2;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:78:15, :125:22
          end
          else if (_GEN_9)	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:138:16
            mStat <= {io_aside_in_rvalid, 1'h0};	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:13:28, :125:22, :148:31, :149:15, :151:15
        end
      end
      else begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:135:28, :175:21, :176:29
        mStat <= 2'h1;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:125:22, :198:23
        mWrBuf_addr <= io_pipe_decode_in_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:126:23
        mOperandBuf_left <= regLeft;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :135:28
        mOperandBuf_right <= regRight;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:28:26, :29:60, :30:11, :135:28
      end
      wrap <= _GEN_39 & ((|mStat) & _GEN_8 ? wrap - 1'h1 : wrap);	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:125:22, :138:16, :175:21, :176:29
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
      automatic logic [31:0] _RANDOM[0:11];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
        end	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
        preWrBuf_bits_en = _RANDOM[4'h0][0];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :24:25
        preWrBuf_bits_addr = _RANDOM[4'h0][5:1];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :24:25
        preWrBuf_bits_data = {_RANDOM[4'h0][31:6], _RANDOM[4'h1][5:0]};	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :24:25
        rStat = _RANDOM[4'h1][7:6];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :24:25, :60:22
        rWrBuf_addr = _RANDOM[4'h1][13:9];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :24:25, :61:23
        rReqBuf_rreq = _RANDOM[4'h2][14];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :70:24
        rReqBuf_wreq = _RANDOM[4'h2][15];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :70:24
        rReqBuf_addr = {_RANDOM[4'h2][31:16], _RANDOM[4'h3][15:0]};	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :70:24
        rReqBuf_byteSelN = {_RANDOM[4'h3][31:16], _RANDOM[4'h4][15:0]};	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :70:24
        rReqBuf_wdata = {_RANDOM[4'h4][31:16], _RANDOM[4'h5][15:0]};	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :70:24
        wStat = _RANDOM[4'h5][16];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :70:24, :102:22
        wReqBuf_rreq = _RANDOM[4'h5][17];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :70:24, :103:24
        wReqBuf_wreq = _RANDOM[4'h5][18];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :70:24, :103:24
        wReqBuf_addr = {_RANDOM[4'h5][31:19], _RANDOM[4'h6][18:0]};	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :70:24, :103:24
        wReqBuf_byteSelN = {_RANDOM[4'h6][31:19], _RANDOM[4'h7][18:0]};	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :103:24
        wReqBuf_wdata = {_RANDOM[4'h7][31:19], _RANDOM[4'h8][18:0]};	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :103:24
        mStat = _RANDOM[4'h8][20:19];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :103:24, :125:22
        mWrBuf_addr = _RANDOM[4'h8][26:22];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :103:24, :126:23
        mOperandBuf_left = {_RANDOM[4'h9][31:27], _RANDOM[4'hA][26:0]};	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :135:28
        mOperandBuf_right = {_RANDOM[4'hA][31:27], _RANDOM[4'hB][26:0]};	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :135:28
        wrap = _RANDOM[4'hB][27];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :135:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_pipe_decode_out_ack =
    io_pipe_decode_in_req & ~(io_aside_in_rvalid | _GEN_9 | _GEN_15 | _GEN_16)
    & (_GEN_17
       | (_GEN_18
            ? ~_GEN_19 | ~(|mStat)
            : _GEN_32 | (_GEN_35 ? ~(|rStat) : _GEN_37 & ~wStat)));	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :13:28, :60:22, :71:16, :102:22, :104:16, :125:22, :138:16, :175:21, :176:29, :178:34, :181:{30,44}, :183:{36,50}, :186:43, :188:17, :191:{45,64}, :192:38, :203:19, :224:17, :229:30, :243:17, :248:30, :259:17, :264:30, :297:17, :302:30, :308:36, :323:36
  assign io_pipe_wback_out_bits_en = io_pipe_wback_out_bits_en_0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :138:16, :175:21, :176:29
  assign io_pipe_wback_out_bits_addr = io_pipe_wback_out_bits_addr_0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :138:16, :175:21, :176:29
  assign io_pipe_wback_out_bits_data =
    _GEN_30
      ? _GEN_13
      : _GEN_18
          ? (_GEN_19
               ? _GEN_13
               : _GEN_21
                   ? _io_pipe_wback_out_bits_data_T_2
                   : _GEN_22
                       ? _io_pipe_wback_out_bits_data_T_8
                       : _GEN_14 ? _GEN_23 : _GEN_13)
          : _GEN_24
              ? (_GEN_22
                   ? _io_pipe_wback_out_bits_data_T_13
                   : _GEN_21
                       ? _io_pipe_wback_out_bits_data_T_14
                       : _GEN_14 ? _io_pipe_wback_out_bits_data_T_15 : _GEN_13)
              : _GEN_25
                  ? (_GEN_14
                       ? _io_pipe_wback_out_bits_data_T_17[31:0]
                       : _GEN_21 ? _io_pipe_wback_out_bits_data_T_19 : _GEN_13)
                  : _GEN_33;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :71:16, :138:16, :171:35, :175:21, :176:29, :186:43, :191:{45,64}, :209:49, :211:{36,55}, :214:{36,55}, :217:36, :230:47, :232:{34,45}, :235:{34,45}, :238:{34,45}, :249:47, :251:{34,45}, :254:{34,45}, :265:30, :303:30
  assign io_pipe_br_isMispredict =
    io_pipe_decode_in_req & ~_GEN_34
    & (_GEN_26
         ? (_GEN_14
              ? _GEN_27 ^ io_pipe_decode_in_fetchInfo_predictTaken
              : _GEN_21
                  ? _GEN_27 ^ ~io_pipe_decode_in_fetchInfo_predictTaken
                  : _GEN_22 & (_GEN_28 ^ io_pipe_decode_in_fetchInfo_predictTaken))
         : _GEN_29);	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :15:16, :171:35, :175:21, :176:29, :178:34, :181:44, :183:50, :186:43, :209:49, :266:47, :268:{30,43}, :269:43, :272:43, :277:{30,43}, :278:43, :281:43, :286:{37,56}, :287:43, :290:43
  assign io_pipe_br_npc =
    ~io_pipe_decode_in_req | _GEN_34
      ? 32'h0
      : _GEN_26
          ? (_GEN_14
               ? (_GEN_27 ? branchTarget : defaultTarget)
               : _GEN_21
                   ? (_GEN_27 ? defaultTarget : branchTarget)
                   : _GEN_22 ? (_GEN_28 ? branchTarget : defaultTarget) : 32'h0)
          : _GEN_29 ? regLeft + io_pipe_decode_in_bits_operands_imm : 32'h0;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :15:16, :28:26, :29:60, :30:11, :45:35, :48:35, :138:16, :171:35, :175:21, :176:29, :178:34, :181:44, :183:50, :186:43, :209:49, :266:47, :268:{30,43}, :270:34, :273:34, :277:{30,43}, :279:34, :282:34, :286:{37,56}, :288:34, :291:34, :305:{28,47}, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
  assign io_aside_out_rreq =
    _GEN_38
      ? (_GEN_7 ? wReqBuf_rreq : (|rStat) & _GEN_0 & rReqBuf_rreq)
      : asideOutDefault_rreq;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :16:18, :60:22, :70:24, :71:16, :76:29, :77:22, :103:24, :104:16, :166:54, :175:21, :176:29
  assign io_aside_out_wreq =
    _GEN_38
      ? (_GEN_7 ? wReqBuf_wreq : (|rStat) & _GEN_0 & rReqBuf_wreq)
      : asideOutDefault_wreq;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :16:18, :60:22, :70:24, :71:16, :76:29, :77:22, :103:24, :104:16, :167:54, :175:21, :176:29
  assign io_aside_out_byteSelN =
    _GEN_38
      ? (_GEN_7 ? wReqBuf_byteSelN[3:0] : _GEN_1 ? rReqBuf_byteSelN[3:0] : 4'h0)
      : asideOutDefault_byteSelN[3:0];	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :16:18, :70:24, :71:16, :77:22, :103:24, :104:16, :110:22, :170:28, :171:43, :172:30, :175:21, :176:29, :314:30
  assign io_aside_out_addr =
    _GEN_38
      ? (_GEN_7 ? wReqBuf_addr : _GEN_1 ? rReqBuf_addr : 32'h0)
      : _asideOutDefault_addr_T_2;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :16:18, :70:24, :71:16, :103:24, :104:16, :168:43, :175:21, :176:29, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
  assign io_aside_out_wdata =
    _GEN_38 ? (_GEN_7 ? wReqBuf_wdata : _GEN_1 ? rReqBuf_wdata : 32'h0) : regRight;	// src/main/scala/ultra/pipeline/exe/GammaExeStage.scala:10:7, :16:18, :28:26, :29:60, :30:11, :70:24, :71:16, :103:24, :104:16, :175:21, :176:29, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
endmodule

module UltraPipeline(	// src/main/scala/ultra/pipeline/UltraPipeline.scala:8:7
  input          clock,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:8:7
                 reset,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:8:7
  output [31:0]  io_iChannel_out_pc,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  output         io_iChannel_out_rreq,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  input  [127:0] io_iChannel_in_rdata,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  input          io_iChannel_in_rrdy,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
                 io_iChannel_in_rvalid,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  output         io_dChannel_out_rreq,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
                 io_dChannel_out_wreq,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  output [3:0]   io_dChannel_out_byteSelN,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  output [31:0]  io_dChannel_out_addr,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
                 io_dChannel_out_wdata,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  input  [31:0]  io_dChannel_in_rdata,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
  input          io_dChannel_in_rrdy,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
                 io_dChannel_in_rvalid,	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
                 io_dChannel_in_wrdy	// src/main/scala/ultra/pipeline/UltraPipeline.scala:9:14
);

  wire        _exeStage_io_pipe_decode_out_ack;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
  wire        _exeStage_io_pipe_wback_out_bits_en;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
  wire [4:0]  _exeStage_io_pipe_wback_out_bits_addr;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
  wire [31:0] _exeStage_io_pipe_wback_out_bits_data;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
  wire        _exeStage_io_pipe_br_isMispredict;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
  wire [31:0] _exeStage_io_pipe_br_npc;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
  wire [31:0] _regfile_io_rChannel_1_out;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:21:23
  wire [31:0] _regfile_io_rChannel_2_out;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:21:23
  wire        _decodeStage_io_pipe_fetch_out_ack;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [3:0]  _decodeStage_io_pipe_exe_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [2:0]  _decodeStage_io_pipe_exe_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [4:0]  _decodeStage_io_pipe_exe_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [31:0] _decodeStage_io_pipe_exe_out_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire        _decodeStage_io_pipe_exe_out_bits_operands_hasImm;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [31:0] _decodeStage_io_pipe_exe_out_bits_operands_imm;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [31:0] _decodeStage_io_pipe_exe_out_bits_operands_regData_1;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [31:0] _decodeStage_io_pipe_exe_out_bits_operands_regData_2;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [4:0]  _decodeStage_io_pipe_exe_out_readInfo_reg_1_addr;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [4:0]  _decodeStage_io_pipe_exe_out_readInfo_reg_2_addr;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [31:0] _decodeStage_io_pipe_exe_out_fetchInfo_pc;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire        _decodeStage_io_pipe_exe_out_fetchInfo_predictTaken;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire        _decodeStage_io_pipe_exe_out_req;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [4:0]  _decodeStage_io_aside_out_reg_1_addr;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [4:0]  _decodeStage_io_aside_out_reg_2_addr;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
  wire [31:0] _fetchPlugin_io_core_out_inst;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
  wire [31:0] _fetchPlugin_io_core_out_npc;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
  wire        _fetchPlugin_io_core_out_predictTaken;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
  wire        _fetchPlugin_io_core_out_isHit;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
  wire        _fetchStage_io_pipe_out_req;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
  wire [31:0] _fetchStage_io_pipe_out_bits_pc;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
  wire [31:0] _fetchStage_io_pipe_out_bits_inst;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
  wire        _fetchStage_io_pipe_out_bits_predictTaken;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
  wire [31:0] _fetchStage_io_aside_out_pc;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
  wire        _fetchStage_io_aside_out_rreq;	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
  UltraFetchStage fetchStage (	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
    .clock                         (clock),
    .reset                         (reset),
    .io_pipe_in_ack                (_decodeStage_io_pipe_fetch_out_ack),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_out_req               (_fetchStage_io_pipe_out_req),
    .io_pipe_out_bits_pc           (_fetchStage_io_pipe_out_bits_pc),
    .io_pipe_out_bits_inst         (_fetchStage_io_pipe_out_bits_inst),
    .io_pipe_out_bits_predictTaken (_fetchStage_io_pipe_out_bits_predictTaken),
    .io_pipe_br_isMispredict       (_exeStage_io_pipe_br_isMispredict),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
    .io_pipe_br_npc                (_exeStage_io_pipe_br_npc),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
    .io_aside_out_pc               (_fetchStage_io_aside_out_pc),
    .io_aside_out_rreq             (_fetchStage_io_aside_out_rreq),
    .io_aside_in_inst              (_fetchPlugin_io_core_out_inst),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
    .io_aside_in_npc               (_fetchPlugin_io_core_out_npc),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
    .io_aside_in_predictTaken      (_fetchPlugin_io_core_out_predictTaken),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
    .io_aside_in_isHit             (_fetchPlugin_io_core_out_isHit)	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
  );
  UltraFetchPlugin fetchPlugin (	// src/main/scala/ultra/pipeline/UltraPipeline.scala:14:27
    .clock                    (clock),
    .reset                    (reset),
    .io_core_in_pc            (_fetchStage_io_aside_out_pc),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
    .io_core_in_rreq          (_fetchStage_io_aside_out_rreq),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
    .io_core_out_inst         (_fetchPlugin_io_core_out_inst),
    .io_core_out_npc          (_fetchPlugin_io_core_out_npc),
    .io_core_out_predictTaken (_fetchPlugin_io_core_out_predictTaken),
    .io_core_out_isHit        (_fetchPlugin_io_core_out_isHit),
    .io_bus_out_pc            (io_iChannel_out_pc),
    .io_bus_out_rreq          (io_iChannel_out_rreq),
    .io_bus_in_rdata          (io_iChannel_in_rdata),
    .io_bus_in_rrdy           (io_iChannel_in_rrdy),
    .io_bus_in_rvalid         (io_iChannel_in_rvalid)
  );
  UltraDecodeStage decodeStage (	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .clock                                   (clock),
    .reset                                   (reset),
    .io_pipe_fetch_in_req                    (_fetchStage_io_pipe_out_req),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
    .io_pipe_fetch_in_bits_pc                (_fetchStage_io_pipe_out_bits_pc),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
    .io_pipe_fetch_in_bits_inst              (_fetchStage_io_pipe_out_bits_inst),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
    .io_pipe_fetch_in_bits_predictTaken      (_fetchStage_io_pipe_out_bits_predictTaken),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:13:26
    .io_pipe_fetch_out_ack                   (_decodeStage_io_pipe_fetch_out_ack),
    .io_pipe_exe_in_ack                      (_exeStage_io_pipe_decode_out_ack),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
    .io_pipe_exe_out_bits_exeOp_opType
      (_decodeStage_io_pipe_exe_out_bits_exeOp_opType),
    .io_pipe_exe_out_bits_exeOp_opFunc
      (_decodeStage_io_pipe_exe_out_bits_exeOp_opFunc),
    .io_pipe_exe_out_bits_wCtrl_addr
      (_decodeStage_io_pipe_exe_out_bits_wCtrl_addr),
    .io_pipe_exe_out_bits_wCtrl_data
      (_decodeStage_io_pipe_exe_out_bits_wCtrl_data),
    .io_pipe_exe_out_bits_operands_hasImm
      (_decodeStage_io_pipe_exe_out_bits_operands_hasImm),
    .io_pipe_exe_out_bits_operands_imm
      (_decodeStage_io_pipe_exe_out_bits_operands_imm),
    .io_pipe_exe_out_bits_operands_regData_1
      (_decodeStage_io_pipe_exe_out_bits_operands_regData_1),
    .io_pipe_exe_out_bits_operands_regData_2
      (_decodeStage_io_pipe_exe_out_bits_operands_regData_2),
    .io_pipe_exe_out_readInfo_reg_1_addr
      (_decodeStage_io_pipe_exe_out_readInfo_reg_1_addr),
    .io_pipe_exe_out_readInfo_reg_2_addr
      (_decodeStage_io_pipe_exe_out_readInfo_reg_2_addr),
    .io_pipe_exe_out_fetchInfo_pc            (_decodeStage_io_pipe_exe_out_fetchInfo_pc),
    .io_pipe_exe_out_fetchInfo_predictTaken
      (_decodeStage_io_pipe_exe_out_fetchInfo_predictTaken),
    .io_pipe_exe_out_req                     (_decodeStage_io_pipe_exe_out_req),
    .io_pipe_br_isMispredict                 (_exeStage_io_pipe_br_isMispredict),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
    .io_aside_in_regLeft                     (_regfile_io_rChannel_1_out),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:21:23
    .io_aside_in_regRight                    (_regfile_io_rChannel_2_out),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:21:23
    .io_aside_out_reg_1_addr                 (_decodeStage_io_aside_out_reg_1_addr),
    .io_aside_out_reg_2_addr                 (_decodeStage_io_aside_out_reg_2_addr)
  );
  Regfile regfile (	// src/main/scala/ultra/pipeline/UltraPipeline.scala:21:23
    .clock                 (clock),
    .reset                 (reset),
    .io_rChannel_1_in_addr (_decodeStage_io_aside_out_reg_1_addr),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_rChannel_1_out     (_regfile_io_rChannel_1_out),
    .io_rChannel_2_in_addr (_decodeStage_io_aside_out_reg_2_addr),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_rChannel_2_out     (_regfile_io_rChannel_2_out),
    .io_wChannel_en        (_exeStage_io_pipe_wback_out_bits_en),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
    .io_wChannel_addr      (_exeStage_io_pipe_wback_out_bits_addr),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
    .io_wChannel_data      (_exeStage_io_pipe_wback_out_bits_data)	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
  );
  GammaExeStage exeStage (	// src/main/scala/ultra/pipeline/UltraPipeline.scala:30:24
    .clock                                     (clock),
    .reset                                     (reset),
    .io_pipe_decode_in_bits_exeOp_opType
      (_decodeStage_io_pipe_exe_out_bits_exeOp_opType),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_exeOp_opFunc
      (_decodeStage_io_pipe_exe_out_bits_exeOp_opFunc),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_wCtrl_addr
      (_decodeStage_io_pipe_exe_out_bits_wCtrl_addr),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_wCtrl_data
      (_decodeStage_io_pipe_exe_out_bits_wCtrl_data),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_operands_hasImm
      (_decodeStage_io_pipe_exe_out_bits_operands_hasImm),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_operands_imm
      (_decodeStage_io_pipe_exe_out_bits_operands_imm),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_operands_regData_1
      (_decodeStage_io_pipe_exe_out_bits_operands_regData_1),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_bits_operands_regData_2
      (_decodeStage_io_pipe_exe_out_bits_operands_regData_2),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_readInfo_reg_1_addr
      (_decodeStage_io_pipe_exe_out_readInfo_reg_1_addr),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_readInfo_reg_2_addr
      (_decodeStage_io_pipe_exe_out_readInfo_reg_2_addr),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_fetchInfo_pc
      (_decodeStage_io_pipe_exe_out_fetchInfo_pc),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_fetchInfo_predictTaken
      (_decodeStage_io_pipe_exe_out_fetchInfo_predictTaken),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_in_req                     (_decodeStage_io_pipe_exe_out_req),	// src/main/scala/ultra/pipeline/UltraPipeline.scala:20:27
    .io_pipe_decode_out_ack                    (_exeStage_io_pipe_decode_out_ack),
    .io_pipe_wback_out_bits_en                 (_exeStage_io_pipe_wback_out_bits_en),
    .io_pipe_wback_out_bits_addr               (_exeStage_io_pipe_wback_out_bits_addr),
    .io_pipe_wback_out_bits_data               (_exeStage_io_pipe_wback_out_bits_data),
    .io_pipe_br_isMispredict                   (_exeStage_io_pipe_br_isMispredict),
    .io_pipe_br_npc                            (_exeStage_io_pipe_br_npc),
    .io_aside_in_rdata                         (io_dChannel_in_rdata),
    .io_aside_in_rrdy                          (io_dChannel_in_rrdy),
    .io_aside_in_rvalid                        (io_dChannel_in_rvalid),
    .io_aside_in_wrdy                          (io_dChannel_in_wrdy),
    .io_aside_out_rreq                         (io_dChannel_out_rreq),
    .io_aside_out_wreq                         (io_dChannel_out_wreq),
    .io_aside_out_byteSelN                     (io_dChannel_out_byteSelN),
    .io_aside_out_addr                         (io_dChannel_out_addr),
    .io_aside_out_wdata                        (io_dChannel_out_wdata)
  );
endmodule

module UltraCpu(	// src/main/scala/ultra/UltraCpu.scala:6:7
  input         clock,	// src/main/scala/ultra/UltraCpu.scala:6:7
                reset,	// src/main/scala/ultra/UltraCpu.scala:6:7
  output [31:0] io_baseSram_req_wData,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output [19:0] io_baseSram_req_addr,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output [3:0]  io_baseSram_req_byteSelN,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output        io_baseSram_req_ce,	// src/main/scala/ultra/UltraCpu.scala:7:14
                io_baseSram_req_oe,	// src/main/scala/ultra/UltraCpu.scala:7:14
                io_baseSram_req_we,	// src/main/scala/ultra/UltraCpu.scala:7:14
  input  [31:0] io_baseSram_rspns_rData,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output [31:0] io_extSram_req_wData,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output [19:0] io_extSram_req_addr,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output [3:0]  io_extSram_req_byteSelN,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output        io_extSram_req_ce,	// src/main/scala/ultra/UltraCpu.scala:7:14
                io_extSram_req_oe,	// src/main/scala/ultra/UltraCpu.scala:7:14
                io_extSram_req_we,	// src/main/scala/ultra/UltraCpu.scala:7:14
  input  [31:0] io_extSram_rspns_rData,	// src/main/scala/ultra/UltraCpu.scala:7:14
  output        io_uart_txd,	// src/main/scala/ultra/UltraCpu.scala:7:14
  input         io_uart_rxd	// src/main/scala/ultra/UltraCpu.scala:7:14
);

  wire [31:0]  _pipeline_io_iChannel_out_pc;	// src/main/scala/ultra/UltraCpu.scala:30:24
  wire         _pipeline_io_iChannel_out_rreq;	// src/main/scala/ultra/UltraCpu.scala:30:24
  wire         _pipeline_io_dChannel_out_rreq;	// src/main/scala/ultra/UltraCpu.scala:30:24
  wire         _pipeline_io_dChannel_out_wreq;	// src/main/scala/ultra/UltraCpu.scala:30:24
  wire [3:0]   _pipeline_io_dChannel_out_byteSelN;	// src/main/scala/ultra/UltraCpu.scala:30:24
  wire [31:0]  _pipeline_io_dChannel_out_addr;	// src/main/scala/ultra/UltraCpu.scala:30:24
  wire [31:0]  _pipeline_io_dChannel_out_wdata;	// src/main/scala/ultra/UltraCpu.scala:30:24
  wire [127:0] _bus_io_iChannel_out_rdata;	// src/main/scala/ultra/UltraCpu.scala:21:19
  wire         _bus_io_iChannel_out_rrdy;	// src/main/scala/ultra/UltraCpu.scala:21:19
  wire         _bus_io_iChannel_out_rvalid;	// src/main/scala/ultra/UltraCpu.scala:21:19
  wire [31:0]  _bus_io_dChannel_out_rdata;	// src/main/scala/ultra/UltraCpu.scala:21:19
  wire         _bus_io_dChannel_out_rrdy;	// src/main/scala/ultra/UltraCpu.scala:21:19
  wire         _bus_io_dChannel_out_rvalid;	// src/main/scala/ultra/UltraCpu.scala:21:19
  wire         _bus_io_dChannel_out_wrdy;	// src/main/scala/ultra/UltraCpu.scala:21:19
  GammaBus bus (	// src/main/scala/ultra/UltraCpu.scala:21:19
    .clock                   (clock),
    .reset                   (reset),
    .io_iChannel_in_pc       (_pipeline_io_iChannel_out_pc),	// src/main/scala/ultra/UltraCpu.scala:30:24
    .io_iChannel_in_rreq     (_pipeline_io_iChannel_out_rreq),	// src/main/scala/ultra/UltraCpu.scala:30:24
    .io_iChannel_out_rdata   (_bus_io_iChannel_out_rdata),
    .io_iChannel_out_rrdy    (_bus_io_iChannel_out_rrdy),
    .io_iChannel_out_rvalid  (_bus_io_iChannel_out_rvalid),
    .io_dChannel_in_rreq     (_pipeline_io_dChannel_out_rreq),	// src/main/scala/ultra/UltraCpu.scala:30:24
    .io_dChannel_in_wreq     (_pipeline_io_dChannel_out_wreq),	// src/main/scala/ultra/UltraCpu.scala:30:24
    .io_dChannel_in_byteSelN (_pipeline_io_dChannel_out_byteSelN),	// src/main/scala/ultra/UltraCpu.scala:30:24
    .io_dChannel_in_addr     (_pipeline_io_dChannel_out_addr),	// src/main/scala/ultra/UltraCpu.scala:30:24
    .io_dChannel_in_wdata    (_pipeline_io_dChannel_out_wdata),	// src/main/scala/ultra/UltraCpu.scala:30:24
    .io_dChannel_out_rdata   (_bus_io_dChannel_out_rdata),
    .io_dChannel_out_rrdy    (_bus_io_dChannel_out_rrdy),
    .io_dChannel_out_rvalid  (_bus_io_dChannel_out_rvalid),
    .io_dChannel_out_wrdy    (_bus_io_dChannel_out_wrdy),
    .io_baseRam_in_rData     (io_baseSram_rspns_rData),
    .io_baseRam_out_wData    (io_baseSram_req_wData),
    .io_baseRam_out_addr     (io_baseSram_req_addr),
    .io_baseRam_out_byteSelN (io_baseSram_req_byteSelN),
    .io_baseRam_out_ce       (io_baseSram_req_ce),
    .io_baseRam_out_oe       (io_baseSram_req_oe),
    .io_baseRam_out_we       (io_baseSram_req_we),
    .io_extRam_in_rData      (io_extSram_rspns_rData),
    .io_extRam_out_wData     (io_extSram_req_wData),
    .io_extRam_out_addr      (io_extSram_req_addr),
    .io_extRam_out_byteSelN  (io_extSram_req_byteSelN),
    .io_extRam_out_ce        (io_extSram_req_ce),
    .io_extRam_out_oe        (io_extSram_req_oe),
    .io_extRam_out_we        (io_extSram_req_we),
    .io_uart_txd             (io_uart_txd),
    .io_uart_rxd             (io_uart_rxd)
  );
  UltraPipeline pipeline (	// src/main/scala/ultra/UltraCpu.scala:30:24
    .clock                    (clock),
    .reset                    (reset),
    .io_iChannel_out_pc       (_pipeline_io_iChannel_out_pc),
    .io_iChannel_out_rreq     (_pipeline_io_iChannel_out_rreq),
    .io_iChannel_in_rdata     (_bus_io_iChannel_out_rdata),	// src/main/scala/ultra/UltraCpu.scala:21:19
    .io_iChannel_in_rrdy      (_bus_io_iChannel_out_rrdy),	// src/main/scala/ultra/UltraCpu.scala:21:19
    .io_iChannel_in_rvalid    (_bus_io_iChannel_out_rvalid),	// src/main/scala/ultra/UltraCpu.scala:21:19
    .io_dChannel_out_rreq     (_pipeline_io_dChannel_out_rreq),
    .io_dChannel_out_wreq     (_pipeline_io_dChannel_out_wreq),
    .io_dChannel_out_byteSelN (_pipeline_io_dChannel_out_byteSelN),
    .io_dChannel_out_addr     (_pipeline_io_dChannel_out_addr),
    .io_dChannel_out_wdata    (_pipeline_io_dChannel_out_wdata),
    .io_dChannel_in_rdata     (_bus_io_dChannel_out_rdata),	// src/main/scala/ultra/UltraCpu.scala:21:19
    .io_dChannel_in_rrdy      (_bus_io_dChannel_out_rrdy),	// src/main/scala/ultra/UltraCpu.scala:21:19
    .io_dChannel_in_rvalid    (_bus_io_dChannel_out_rvalid),	// src/main/scala/ultra/UltraCpu.scala:21:19
    .io_dChannel_in_wrdy      (_bus_io_dChannel_out_wrdy)	// src/main/scala/ultra/UltraCpu.scala:21:19
  );
endmodule

