{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 15:23:04 2017 " "Info: Processing started: Thu Oct 26 15:23:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off enhanced -c enhanced --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off enhanced -c enhanced --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lab4bp1:try2\|light " "Info: Detected ripple clock \"lab4bp1:try2\|light\" as buffer" {  } { { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lab4bp1:try2\|light" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register lab4bp1:try2\|counter\[29\] register lab4bp1:try2\|counter\[31\] 216.87 MHz 4.611 ns Internal " "Info: Clock \"clock\" has Internal fmax of 216.87 MHz between source register \"lab4bp1:try2\|counter\[29\]\" and destination register \"lab4bp1:try2\|counter\[31\]\" (period= 4.611 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.372 ns + Longest register register " "Info: + Longest register to register delay is 4.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lab4bp1:try2\|counter\[29\] 1 REG LCFF_X24_Y12_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y12_N27; Fanout = 3; REG Node = 'lab4bp1:try2\|counter\[29\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lab4bp1:try2|counter[29] } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.521 ns) 1.724 ns lab4bp1:try2\|LessThan0~8 2 COMB LCCOMB_X23_Y13_N2 1 " "Info: 2: + IC(1.203 ns) + CELL(0.521 ns) = 1.724 ns; Loc. = LCCOMB_X23_Y13_N2; Fanout = 1; COMB Node = 'lab4bp1:try2\|LessThan0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { lab4bp1:try2|counter[29] lab4bp1:try2|LessThan0~8 } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.521 ns) 2.535 ns lab4bp1:try2\|LessThan0~9 3 COMB LCCOMB_X23_Y13_N12 2 " "Info: 3: + IC(0.290 ns) + CELL(0.521 ns) = 2.535 ns; Loc. = LCCOMB_X23_Y13_N12; Fanout = 2; COMB Node = 'lab4bp1:try2\|LessThan0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { lab4bp1:try2|LessThan0~8 lab4bp1:try2|LessThan0~9 } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 3.017 ns lab4bp1:try2\|LessThan0~10 4 COMB LCCOMB_X23_Y13_N16 32 " "Info: 4: + IC(0.304 ns) + CELL(0.178 ns) = 3.017 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 32; COMB Node = 'lab4bp1:try2\|LessThan0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { lab4bp1:try2|LessThan0~9 lab4bp1:try2|LessThan0~10 } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.580 ns) 4.372 ns lab4bp1:try2\|counter\[31\] 5 REG LCFF_X24_Y12_N31 3 " "Info: 5: + IC(0.775 ns) + CELL(0.580 ns) = 4.372 ns; Loc. = LCFF_X24_Y12_N31; Fanout = 3; REG Node = 'lab4bp1:try2\|counter\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { lab4bp1:try2|LessThan0~10 lab4bp1:try2|counter[31] } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 41.17 % ) " "Info: Total cell delay = 1.800 ns ( 41.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.572 ns ( 58.83 % ) " "Info: Total interconnect delay = 2.572 ns ( 58.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.372 ns" { lab4bp1:try2|counter[29] lab4bp1:try2|LessThan0~8 lab4bp1:try2|LessThan0~9 lab4bp1:try2|LessThan0~10 lab4bp1:try2|counter[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.372 ns" { lab4bp1:try2|counter[29] {} lab4bp1:try2|LessThan0~8 {} lab4bp1:try2|LessThan0~9 {} lab4bp1:try2|LessThan0~10 {} lab4bp1:try2|counter[31] {} } { 0.000ns 1.203ns 0.290ns 0.304ns 0.775ns } { 0.000ns 0.521ns 0.521ns 0.178ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns lab4bp1:try2\|counter\[31\] 3 REG LCFF_X24_Y12_N31 3 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X24_Y12_N31; Fanout = 3; REG Node = 'lab4bp1:try2\|counter\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clock~clkctrl lab4bp1:try2|counter[31] } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl lab4bp1:try2|counter[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} lab4bp1:try2|counter[31] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.861 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns lab4bp1:try2\|counter\[29\] 3 REG LCFF_X24_Y12_N27 3 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X24_Y12_N27; Fanout = 3; REG Node = 'lab4bp1:try2\|counter\[29\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clock~clkctrl lab4bp1:try2|counter[29] } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl lab4bp1:try2|counter[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} lab4bp1:try2|counter[29] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl lab4bp1:try2|counter[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} lab4bp1:try2|counter[31] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl lab4bp1:try2|counter[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} lab4bp1:try2|counter[29] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.372 ns" { lab4bp1:try2|counter[29] lab4bp1:try2|LessThan0~8 lab4bp1:try2|LessThan0~9 lab4bp1:try2|LessThan0~10 lab4bp1:try2|counter[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.372 ns" { lab4bp1:try2|counter[29] {} lab4bp1:try2|LessThan0~8 {} lab4bp1:try2|LessThan0~9 {} lab4bp1:try2|LessThan0~10 {} lab4bp1:try2|counter[31] {} } { 0.000ns 1.203ns 0.290ns 0.304ns 0.775ns } { 0.000ns 0.521ns 0.521ns 0.178ns 0.580ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl lab4bp1:try2|counter[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} lab4bp1:try2|counter[31] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl lab4bp1:try2|counter[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} lab4bp1:try2|counter[29] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state.s10 ir\[0\] clock 1.235 ns register " "Info: tsu for register \"state.s10\" (data pin = \"ir\[0\]\", clock pin = \"clock\") is 1.235 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.451 ns + Longest pin register " "Info: + Longest pin to register delay is 7.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns ir\[0\] 1 PIN PIN_F1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_F1; Fanout = 8; PIN Node = 'ir\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[0] } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.504 ns) + CELL(0.491 ns) 6.869 ns rtl~1 2 COMB LCCOMB_X4_Y21_N30 1 " "Info: 2: + IC(5.504 ns) + CELL(0.491 ns) = 6.869 ns; Loc. = LCCOMB_X4_Y21_N30; Fanout = 1; COMB Node = 'rtl~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.995 ns" { ir[0] rtl~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.178 ns) 7.355 ns state.s10~0 3 COMB LCCOMB_X4_Y21_N4 1 " "Info: 3: + IC(0.308 ns) + CELL(0.178 ns) = 7.355 ns; Loc. = LCCOMB_X4_Y21_N4; Fanout = 1; COMB Node = 'state.s10~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { rtl~1 state.s10~0 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.451 ns state.s10 4 REG LCFF_X4_Y21_N5 5 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.451 ns; Loc. = LCFF_X4_Y21_N5; Fanout = 5; REG Node = 'state.s10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state.s10~0 state.s10 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 22.00 % ) " "Info: Total cell delay = 1.639 ns ( 22.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.812 ns ( 78.00 % ) " "Info: Total interconnect delay = 5.812 ns ( 78.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { ir[0] rtl~1 state.s10~0 state.s10 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { ir[0] {} ir[0]~combout {} rtl~1 {} state.s10~0 {} state.s10 {} } { 0.000ns 0.000ns 5.504ns 0.308ns 0.000ns } { 0.000ns 0.874ns 0.491ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.178 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 6.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.879 ns) 3.106 ns lab4bp1:try2\|light 2 REG LCFF_X23_Y13_N15 2 " "Info: 2: + IC(1.201 ns) + CELL(0.879 ns) = 3.106 ns; Loc. = LCFF_X23_Y13_N15; Fanout = 2; REG Node = 'lab4bp1:try2\|light'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clock lab4bp1:try2|light } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.000 ns) 4.601 ns lab4bp1:try2\|light~clkctrl 3 COMB CLKCTRL_G10 11 " "Info: 3: + IC(1.495 ns) + CELL(0.000 ns) = 4.601 ns; Loc. = CLKCTRL_G10; Fanout = 11; COMB Node = 'lab4bp1:try2\|light~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { lab4bp1:try2|light lab4bp1:try2|light~clkctrl } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 6.178 ns state.s10 4 REG LCFF_X4_Y21_N5 5 " "Info: 4: + IC(0.975 ns) + CELL(0.602 ns) = 6.178 ns; Loc. = LCFF_X4_Y21_N5; Fanout = 5; REG Node = 'state.s10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { lab4bp1:try2|light~clkctrl state.s10 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 40.58 % ) " "Info: Total cell delay = 2.507 ns ( 40.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.671 ns ( 59.42 % ) " "Info: Total interconnect delay = 3.671 ns ( 59.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { clock lab4bp1:try2|light lab4bp1:try2|light~clkctrl state.s10 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.178 ns" { clock {} clock~combout {} lab4bp1:try2|light {} lab4bp1:try2|light~clkctrl {} state.s10 {} } { 0.000ns 0.000ns 1.201ns 1.495ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { ir[0] rtl~1 state.s10~0 state.s10 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.451 ns" { ir[0] {} ir[0]~combout {} rtl~1 {} state.s10~0 {} state.s10 {} } { 0.000ns 0.000ns 5.504ns 0.308ns 0.000ns } { 0.000ns 0.874ns 0.491ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { clock lab4bp1:try2|light lab4bp1:try2|light~clkctrl state.s10 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.178 ns" { clock {} clock~combout {} lab4bp1:try2|light {} lab4bp1:try2|light~clkctrl {} state.s10 {} } { 0.000ns 0.000ns 1.201ns 1.495ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock IRload state.s1 13.615 ns register " "Info: tco from clock \"clock\" to destination pin \"IRload\" through register \"state.s1\" is 13.615 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.178 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.879 ns) 3.106 ns lab4bp1:try2\|light 2 REG LCFF_X23_Y13_N15 2 " "Info: 2: + IC(1.201 ns) + CELL(0.879 ns) = 3.106 ns; Loc. = LCFF_X23_Y13_N15; Fanout = 2; REG Node = 'lab4bp1:try2\|light'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clock lab4bp1:try2|light } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.000 ns) 4.601 ns lab4bp1:try2\|light~clkctrl 3 COMB CLKCTRL_G10 11 " "Info: 3: + IC(1.495 ns) + CELL(0.000 ns) = 4.601 ns; Loc. = CLKCTRL_G10; Fanout = 11; COMB Node = 'lab4bp1:try2\|light~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { lab4bp1:try2|light lab4bp1:try2|light~clkctrl } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 6.178 ns state.s1 4 REG LCFF_X4_Y21_N11 5 " "Info: 4: + IC(0.975 ns) + CELL(0.602 ns) = 6.178 ns; Loc. = LCFF_X4_Y21_N11; Fanout = 5; REG Node = 'state.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { lab4bp1:try2|light~clkctrl state.s1 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 40.58 % ) " "Info: Total cell delay = 2.507 ns ( 40.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.671 ns ( 59.42 % ) " "Info: Total interconnect delay = 3.671 ns ( 59.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { clock lab4bp1:try2|light lab4bp1:try2|light~clkctrl state.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.178 ns" { clock {} clock~combout {} lab4bp1:try2|light {} lab4bp1:try2|light~clkctrl {} state.s1 {} } { 0.000ns 0.000ns 1.201ns 1.495ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.160 ns + Longest register pin " "Info: + Longest register to pin delay is 7.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.s1 1 REG LCFF_X4_Y21_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y21_N11; Fanout = 5; REG Node = 'state.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.s1 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.310 ns) + CELL(2.850 ns) 7.160 ns IRload 2 PIN PIN_F22 0 " "Info: 2: + IC(4.310 ns) + CELL(2.850 ns) = 7.160 ns; Loc. = PIN_F22; Fanout = 0; PIN Node = 'IRload'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.160 ns" { state.s1 IRload } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 39.80 % ) " "Info: Total cell delay = 2.850 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.310 ns ( 60.20 % ) " "Info: Total interconnect delay = 4.310 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.160 ns" { state.s1 IRload } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.160 ns" { state.s1 {} IRload {} } { 0.000ns 4.310ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { clock lab4bp1:try2|light lab4bp1:try2|light~clkctrl state.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.178 ns" { clock {} clock~combout {} lab4bp1:try2|light {} lab4bp1:try2|light~clkctrl {} state.s1 {} } { 0.000ns 0.000ns 1.201ns 1.495ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.160 ns" { state.s1 IRload } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.160 ns" { state.s1 {} IRload {} } { 0.000ns 4.310ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Aeq0 PCload 11.031 ns Longest " "Info: Longest tpd from source pin \"Aeq0\" to destination pin \"PCload\" is 11.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns Aeq0 1 PIN PIN_AA4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AA4; Fanout = 1; PIN Node = 'Aeq0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Aeq0 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.144 ns) + CELL(0.178 ns) 7.195 ns Selector0~0 2 COMB LCCOMB_X1_Y20_N2 1 " "Info: 2: + IC(6.144 ns) + CELL(0.178 ns) = 7.195 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.322 ns" { Aeq0 Selector0~0 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 7.661 ns Selector0~1 3 COMB LCCOMB_X1_Y20_N20 1 " "Info: 3: + IC(0.288 ns) + CELL(0.178 ns) = 7.661 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 1; COMB Node = 'Selector0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { Selector0~0 Selector0~1 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(2.850 ns) 11.031 ns PCload 4 PIN PIN_F2 0 " "Info: 4: + IC(0.520 ns) + CELL(2.850 ns) = 11.031 ns; Loc. = PIN_F2; Fanout = 0; PIN Node = 'PCload'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { Selector0~1 PCload } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.079 ns ( 36.98 % ) " "Info: Total cell delay = 4.079 ns ( 36.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.952 ns ( 63.02 % ) " "Info: Total interconnect delay = 6.952 ns ( 63.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.031 ns" { Aeq0 Selector0~0 Selector0~1 PCload } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.031 ns" { Aeq0 {} Aeq0~combout {} Selector0~0 {} Selector0~1 {} PCload {} } { 0.000ns 0.000ns 6.144ns 0.288ns 0.520ns } { 0.000ns 0.873ns 0.178ns 0.178ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state.s3 ir\[2\] clock -0.141 ns register " "Info: th for register \"state.s3\" (data pin = \"ir\[2\]\", clock pin = \"clock\") is -0.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.178 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.879 ns) 3.106 ns lab4bp1:try2\|light 2 REG LCFF_X23_Y13_N15 2 " "Info: 2: + IC(1.201 ns) + CELL(0.879 ns) = 3.106 ns; Loc. = LCFF_X23_Y13_N15; Fanout = 2; REG Node = 'lab4bp1:try2\|light'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clock lab4bp1:try2|light } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.000 ns) 4.601 ns lab4bp1:try2\|light~clkctrl 3 COMB CLKCTRL_G10 11 " "Info: 3: + IC(1.495 ns) + CELL(0.000 ns) = 4.601 ns; Loc. = CLKCTRL_G10; Fanout = 11; COMB Node = 'lab4bp1:try2\|light~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { lab4bp1:try2|light lab4bp1:try2|light~clkctrl } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 6.178 ns state.s3 4 REG LCFF_X4_Y21_N9 2 " "Info: 4: + IC(0.975 ns) + CELL(0.602 ns) = 6.178 ns; Loc. = LCFF_X4_Y21_N9; Fanout = 2; REG Node = 'state.s3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { lab4bp1:try2|light~clkctrl state.s3 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 40.58 % ) " "Info: Total cell delay = 2.507 ns ( 40.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.671 ns ( 59.42 % ) " "Info: Total interconnect delay = 3.671 ns ( 59.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { clock lab4bp1:try2|light lab4bp1:try2|light~clkctrl state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.178 ns" { clock {} clock~combout {} lab4bp1:try2|light {} lab4bp1:try2|light~clkctrl {} state.s3 {} } { 0.000ns 0.000ns 1.201ns 1.495ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.605 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns ir\[2\] 1 PIN PIN_H4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_H4; Fanout = 8; PIN Node = 'ir\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[2] } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(0.455 ns) 6.509 ns next_state.s3~0 2 COMB LCCOMB_X4_Y21_N8 1 " "Info: 2: + IC(5.200 ns) + CELL(0.455 ns) = 6.509 ns; Loc. = LCCOMB_X4_Y21_N8; Fanout = 1; COMB Node = 'next_state.s3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.655 ns" { ir[2] next_state.s3~0 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.605 ns state.s3 3 REG LCFF_X4_Y21_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.605 ns; Loc. = LCFF_X4_Y21_N9; Fanout = 2; REG Node = 'state.s3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { next_state.s3~0 state.s3 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 21.27 % ) " "Info: Total cell delay = 1.405 ns ( 21.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 78.73 % ) " "Info: Total interconnect delay = 5.200 ns ( 78.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.605 ns" { ir[2] next_state.s3~0 state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.605 ns" { ir[2] {} ir[2]~combout {} next_state.s3~0 {} state.s3 {} } { 0.000ns 0.000ns 5.200ns 0.000ns } { 0.000ns 0.854ns 0.455ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { clock lab4bp1:try2|light lab4bp1:try2|light~clkctrl state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.178 ns" { clock {} clock~combout {} lab4bp1:try2|light {} lab4bp1:try2|light~clkctrl {} state.s3 {} } { 0.000ns 0.000ns 1.201ns 1.495ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.605 ns" { ir[2] next_state.s3~0 state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.605 ns" { ir[2] {} ir[2]~combout {} next_state.s3~0 {} state.s3 {} } { 0.000ns 0.000ns 5.200ns 0.000ns } { 0.000ns 0.854ns 0.455ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 15:23:05 2017 " "Info: Processing ended: Thu Oct 26 15:23:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
