<!DOCTYPE html><html lang="en" class="layout_html__EHXyd"><head><meta charSet="utf-8"/><meta name="viewport" content="width=device-width, initial-scale=1"/><link rel="stylesheet" href="/llm-viz/_next/static/css/3f9906a34cd50113.css" data-precedence="next"/><link rel="stylesheet" href="/llm-viz/_next/static/css/8ac2c1261f4ff59a.css" data-precedence="next"/><link rel="preload" href="/llm-viz/_next/static/chunks/webpack-6bd05e46f7e97041.js" as="script" fetchPriority="low"/><script src="/llm-viz/_next/static/chunks/fd9d1056-f43907a98c85ee82.js" async=""></script><script src="/llm-viz/_next/static/chunks/596-2fdce1dea939749a.js" async=""></script><script src="/llm-viz/_next/static/chunks/main-app-850a70a61ed80b1b.js" async=""></script><title>RISC-V Minimal Computer - CPU Guide</title><meta name="description" content="Basics of RISC-V CPU model"/><link rel="icon" href="/llm-viz/icon.png?9d3d9b98e68d2d0d" type="image/png" sizes="16x16"/><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Roboto&amp;family=Merriweather:ital@0;1&amp;display=optional"/><script src="/llm-viz/_next/static/chunks/polyfills-78c92fac7aa8fdd8.js" noModule=""></script></head><body class="layout_body__oiEIT"><main class="flex flex-col min-h-screen"><div class="flex justify-between items-center px-2 py-1 bg-blue-950 text-white h-[2.5rem] flex-shrink-0"><div class="flex items-center"></div><div class="text-2xl">RISC-V Minimal Computer</div><div class="hover:underline"><a href="/llm-viz">Home</a></div></div><div class="flex flex-grow items-start"><div class="w-3/12 bg-slate-100 min-h-full"><div class="py-2 px-2"><a href="/llm-viz/cpu/guide">Guide Home</a></div><div><div class="px-2"><a href="/llm-viz/cpu/guide/01-riscv-basic">RISC-V Minimal Computer</a></div></div></div><div class="guide-style w-9/12 flex flex-col py-2 mb-[10rem]"><section class="px-4 flex flex-col"><h2 class="text-xl font-bold mb-2 mt-4">Introduction</h2><div class="my-2">In this guide we&#x27;ll build a minimal RISC-V computer, building on a few pre-made components. This will give you a basic understanding of how machine code (just an array of bytes) gets turned into a working computer. The RISC-V instruction set is a good first choice, as the design choices make it very simple to implement.</div></section><section class="px-4 flex flex-col"><h2 class="text-xl font-bold mb-2 mt-4">Instruction Set</h2><div class="my-2">The instruction set is the set of instructions the CPU can execute. Conveniently, each instruction in basic RISC-V is 4 bytes (32 bits) long.</div><div class="my-2">Here&#x27;s a table of a selection of some of the instructions we&#x27;ll be using:</div><div class="flex flex-col self-center w-[80%] py-4"><div class="flex"><div class="w-[9rem]">add c a b</div><div>Add reg A to reg B; write result to reg C</div></div><div class="flex"><div class="w-[9rem]">addi c a imm</div><div>Add 20bit signed imm to reg A; write result to reg C</div></div><div class="flex"><div class="w-[9rem]">blt a b offset</div><div>If reg A &lt; regB, jump by offset, otherwise continue</div></div></div><div class="my-2">When a CPU executes instructions, it does so one at a time, in order. To keep track of which instruction we&#x27;re executing, we use value called the <em>program counter</em> (PC). This is stored in a <em>register</em> as a 32 bit number.</div><div class="my-2">Because the PC is an address, it points to a byte (8 bits) in memory. And then since each instruction is 4 bytes long, we&#x27;ll need to increment the PC by 4 each time we execute an instruction. Let&#x27;s see this in action:</div><div class="self-center flex flex-col my-2"><div class="bg-slate-50 flex flex-col shadow-md" style="min-width:50rem;min-height:16rem"><div class="relative flex flex-1 flex flex-row flex-row"><div class="flex flex-initial overflow-hidden" style="flex-basis:100%"><div class="relative touch-none flex-1 overflow-hidden"><canvas class="absolute touch-none w-full h-full"></canvas><div class="CpuCanvas_toolsLeftTop__PPlvK"></div><div class="absolute left-2 top-2 pointer-events-auto"><div class="top-1 left-1 h-12 bg-white drop-shadow-md flex"><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="power-off" class="svg-inline--fa fa-power-off text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentColor" d="M288 32c0-17.7-14.3-32-32-32s-32 14.3-32 32V256c0 17.7 14.3 32 32 32s32-14.3 32-32V32zM143.5 120.6c13.6-11.3 15.4-31.5 4.1-45.1s-31.5-15.4-45.1-4.1C49.7 115.4 16 181.8 16 256c0 132.5 107.5 240 240 240s240-107.5 240-240c0-74.2-33.8-140.6-86.6-184.6c-13.6-11.3-33.8-9.4-45.1 4.1s-9.4 33.8 4.1 45.1c38.9 32.3 63.5 81 63.5 135.4c0 97.2-78.8 176-176 176s-176-78.8-176-176c0-54.4 24.7-103.1 63.5-135.4z"></path></svg></button><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="clock-rotate-left" class="svg-inline--fa fa-clock-rotate-left text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentColor" d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"></path></svg></button><button class="px-4 group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400">Step<svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="chevron-right" class="svg-inline--fa fa-chevron-right text-gray-600 disabled:text-gray-300 ml-3" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><path fill="currentColor" d="M310.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-192 192c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L242.7 256 73.4 86.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l192 192z"></path></svg></button><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="play" class="svg-inline--fa fa-play text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><path fill="currentColor" d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"></path></svg></button><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="forward" class="svg-inline--fa fa-forward text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentColor" d="M52.5 440.6c-9.5 7.9-22.8 9.7-34.1 4.4S0 428.4 0 416V96C0 83.6 7.2 72.3 18.4 67s24.5-3.6 34.1 4.4L224 214.3V256v41.7L52.5 440.6zM256 352V256 128 96c0-12.4 7.2-23.7 18.4-29s24.5-3.6 34.1 4.4l192 160c7.3 6.1 11.5 15.1 11.5 24.6s-4.2 18.5-11.5 24.6l-192 160c-9.5 7.9-22.8 9.7-34.1 4.4s-18.4-16.6-18.4-29V352z"></path></svg></button><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="forward-fast" class="svg-inline--fa fa-forward-fast text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentColor" d="M18.4 445c11.2 5.3 24.5 3.6 34.1-4.4L224 297.7V416c0 12.4 7.2 23.7 18.4 29s24.5 3.6 34.1-4.4L448 297.7V416c0 17.7 14.3 32 32 32s32-14.3 32-32V96c0-17.7-14.3-32-32-32s-32 14.3-32 32V214.3L276.5 71.4c-9.5-7.9-22.8-9.7-34.1-4.4S224 83.6 224 96V214.3L52.5 71.4c-9.5-7.9-22.8-9.7-34.1-4.4S0 83.6 0 96V416c0 12.4 7.2 23.7 18.4 29z"></path></svg></button><div class="w-[1px] bg-slate-300 my-1 mx-2"></div><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="expand" class="svg-inline--fa fa-expand text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><path fill="currentColor" d="M32 32C14.3 32 0 46.3 0 64v96c0 17.7 14.3 32 32 32s32-14.3 32-32V96h64c17.7 0 32-14.3 32-32s-14.3-32-32-32H32zM64 352c0-17.7-14.3-32-32-32s-32 14.3-32 32v96c0 17.7 14.3 32 32 32h96c17.7 0 32-14.3 32-32s-14.3-32-32-32H64V352zM320 32c-17.7 0-32 14.3-32 32s14.3 32 32 32h64v64c0 17.7 14.3 32 32 32s32-14.3 32-32V64c0-17.7-14.3-32-32-32H320zM448 352c0-17.7-14.3-32-32-32s-32 14.3-32 32v64H320c-17.7 0-32 14.3-32 32s14.3 32 32 32h96c17.7 0 32-14.3 32-32V352z"></path></svg></button></div></div><div class="cls_toolsTopRight absolute top-0 right-0"></div></div></div></div></div><div class="flex flex-col justify-center items-center italic mt-2">Fig 1: PC register with a loop-back that gets 4 added to it on each cycle</div></div><div class="my-2">We can see that the output of the PC register is connected to the input of the <em>add</em> component. Combined with the input of the constant value 4, this add component outputs PC + 4. Then, on the next <em>cycle</em>, the PC register will take on this value PC + 4 (shown in yellow).</div><div class="my-2">This cycle is driven by a hidden <em>clock signal</em>, and occurs each time we click the <em>step</em> button. We&#x27;ll see more about the clock later. In our simple add-4 loop, the clock signal is only used by the register itself to update its value.</div><div class="my-2">OK, great, we&#x27;ve got our program counter incrementing each cycle. Now we need to use it to fetch an <em>instruction</em>. We add a ROM component, which contains our program, i.e. our list of instructions. Whenever we supply an address value, we&#x27;ll return the 32-bit (4 byte) value stored at that address. The blue highlight indicates that address.</div><div class="self-center flex flex-col my-2"><div class="bg-slate-50 flex flex-col shadow-md" style="min-width:70rem;min-height:30rem"><div class="relative flex flex-1 flex flex-row flex-row"><div class="flex flex-initial overflow-hidden" style="flex-basis:100%"><div class="relative touch-none flex-1 overflow-hidden"><canvas class="absolute touch-none w-full h-full"></canvas><div class="CpuCanvas_toolsLeftTop__PPlvK"></div><div class="absolute left-2 top-2 pointer-events-auto"><div class="top-1 left-1 h-12 bg-white drop-shadow-md flex"><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="power-off" class="svg-inline--fa fa-power-off text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentColor" d="M288 32c0-17.7-14.3-32-32-32s-32 14.3-32 32V256c0 17.7 14.3 32 32 32s32-14.3 32-32V32zM143.5 120.6c13.6-11.3 15.4-31.5 4.1-45.1s-31.5-15.4-45.1-4.1C49.7 115.4 16 181.8 16 256c0 132.5 107.5 240 240 240s240-107.5 240-240c0-74.2-33.8-140.6-86.6-184.6c-13.6-11.3-33.8-9.4-45.1 4.1s-9.4 33.8 4.1 45.1c38.9 32.3 63.5 81 63.5 135.4c0 97.2-78.8 176-176 176s-176-78.8-176-176c0-54.4 24.7-103.1 63.5-135.4z"></path></svg></button><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="clock-rotate-left" class="svg-inline--fa fa-clock-rotate-left text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentColor" d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"></path></svg></button><button class="px-4 group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400">Step<svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="chevron-right" class="svg-inline--fa fa-chevron-right text-gray-600 disabled:text-gray-300 ml-3" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><path fill="currentColor" d="M310.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-192 192c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L242.7 256 73.4 86.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l192 192z"></path></svg></button><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="play" class="svg-inline--fa fa-play text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><path fill="currentColor" d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"></path></svg></button><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="forward" class="svg-inline--fa fa-forward text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentColor" d="M52.5 440.6c-9.5 7.9-22.8 9.7-34.1 4.4S0 428.4 0 416V96C0 83.6 7.2 72.3 18.4 67s24.5-3.6 34.1 4.4L224 214.3V256v41.7L52.5 440.6zM256 352V256 128 96c0-12.4 7.2-23.7 18.4-29s24.5-3.6 34.1 4.4l192 160c7.3 6.1 11.5 15.1 11.5 24.6s-4.2 18.5-11.5 24.6l-192 160c-9.5 7.9-22.8 9.7-34.1 4.4s-18.4-16.6-18.4-29V352z"></path></svg></button><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="forward-fast" class="svg-inline--fa fa-forward-fast text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentColor" d="M18.4 445c11.2 5.3 24.5 3.6 34.1-4.4L224 297.7V416c0 12.4 7.2 23.7 18.4 29s24.5 3.6 34.1-4.4L448 297.7V416c0 17.7 14.3 32 32 32s32-14.3 32-32V96c0-17.7-14.3-32-32-32s-32 14.3-32 32V214.3L276.5 71.4c-9.5-7.9-22.8-9.7-34.1-4.4S224 83.6 224 96V214.3L52.5 71.4c-9.5-7.9-22.8-9.7-34.1-4.4S0 83.6 0 96V416c0 12.4 7.2 23.7 18.4 29z"></path></svg></button><div class="w-[1px] bg-slate-300 my-1 mx-2"></div><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="expand" class="svg-inline--fa fa-expand text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><path fill="currentColor" d="M32 32C14.3 32 0 46.3 0 64v96c0 17.7 14.3 32 32 32s32-14.3 32-32V96h64c17.7 0 32-14.3 32-32s-14.3-32-32-32H32zM64 352c0-17.7-14.3-32-32-32s-32 14.3-32 32v96c0 17.7 14.3 32 32 32h96c17.7 0 32-14.3 32-32s-14.3-32-32-32H64V352zM320 32c-17.7 0-32 14.3-32 32s14.3 32 32 32h64v64c0 17.7 14.3 32 32 32s32-14.3 32-32V64c0-17.7-14.3-32-32-32H320zM448 352c0-17.7-14.3-32-32-32s-32 14.3-32 32v64H320c-17.7 0-32 14.3-32 32s14.3 32 32 32h96c17.7 0 32-14.3 32-32V352z"></path></svg></button></div></div><div class="cls_toolsTopRight absolute top-0 right-0"></div></div></div></div></div><div class="flex flex-col justify-center items-center italic mt-2">Fig 2: PC register looking up ROM contents</div></div><div class="my-2">So as the PC advances, 4 bytes at a time, we get the next instruction from the ROM to execute. Currently, this will advance non-stop, but that&#x27;s fine for now.</div><div class="my-2">Now what do our instructions actually do? One of their basic tasks is to manipulate values stored in a set of <em>registers</em>. These are just 32-bit values that can be read from and written to. In the RISC-V 32bit ISA, there are 32 such registers (numbered 0 to 31). We call this set of registers the <em>register file</em>.</div><div class="self-center flex flex-col my-2"><div class="bg-slate-50 flex flex-col shadow-md" style="min-width:70rem;min-height:60rem"><div class="relative flex flex-1 flex flex-row flex-row"><div class="flex flex-initial overflow-hidden" style="flex-basis:100%"><div class="relative touch-none flex-1 overflow-hidden"><canvas class="absolute touch-none w-full h-full"></canvas><div class="CpuCanvas_toolsLeftTop__PPlvK"></div><div class="absolute left-2 top-2 pointer-events-auto"><div class="top-1 left-1 h-12 bg-white drop-shadow-md flex"><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="power-off" class="svg-inline--fa fa-power-off text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentColor" d="M288 32c0-17.7-14.3-32-32-32s-32 14.3-32 32V256c0 17.7 14.3 32 32 32s32-14.3 32-32V32zM143.5 120.6c13.6-11.3 15.4-31.5 4.1-45.1s-31.5-15.4-45.1-4.1C49.7 115.4 16 181.8 16 256c0 132.5 107.5 240 240 240s240-107.5 240-240c0-74.2-33.8-140.6-86.6-184.6c-13.6-11.3-33.8-9.4-45.1 4.1s-9.4 33.8 4.1 45.1c38.9 32.3 63.5 81 63.5 135.4c0 97.2-78.8 176-176 176s-176-78.8-176-176c0-54.4 24.7-103.1 63.5-135.4z"></path></svg></button><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="clock-rotate-left" class="svg-inline--fa fa-clock-rotate-left text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentColor" d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"></path></svg></button><button class="px-4 group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400">Step<svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="chevron-right" class="svg-inline--fa fa-chevron-right text-gray-600 disabled:text-gray-300 ml-3" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><path fill="currentColor" d="M310.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-192 192c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L242.7 256 73.4 86.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l192 192z"></path></svg></button><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="play" class="svg-inline--fa fa-play text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><path fill="currentColor" d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"></path></svg></button><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="forward" class="svg-inline--fa fa-forward text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentColor" d="M52.5 440.6c-9.5 7.9-22.8 9.7-34.1 4.4S0 428.4 0 416V96C0 83.6 7.2 72.3 18.4 67s24.5-3.6 34.1 4.4L224 214.3V256v41.7L52.5 440.6zM256 352V256 128 96c0-12.4 7.2-23.7 18.4-29s24.5-3.6 34.1 4.4l192 160c7.3 6.1 11.5 15.1 11.5 24.6s-4.2 18.5-11.5 24.6l-192 160c-9.5 7.9-22.8 9.7-34.1 4.4s-18.4-16.6-18.4-29V352z"></path></svg></button><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="forward-fast" class="svg-inline--fa fa-forward-fast text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><path fill="currentColor" d="M18.4 445c11.2 5.3 24.5 3.6 34.1-4.4L224 297.7V416c0 12.4 7.2 23.7 18.4 29s24.5 3.6 34.1-4.4L448 297.7V416c0 17.7 14.3 32 32 32s32-14.3 32-32V96c0-17.7-14.3-32-32-32s-32 14.3-32 32V214.3L276.5 71.4c-9.5-7.9-22.8-9.7-34.1-4.4S224 83.6 224 96V214.3L52.5 71.4c-9.5-7.9-22.8-9.7-34.1-4.4S0 83.6 0 96V416c0 12.4 7.2 23.7 18.4 29z"></path></svg></button><div class="w-[1px] bg-slate-300 my-1 mx-2"></div><button class="group self-stretch min-w-[3rem] flex items-center justify-center disabled:opacity-40 rounded-md my-1 hover:bg-blue-300 active:bg-blue-400"><svg aria-hidden="true" focusable="false" data-prefix="fas" data-icon="expand" class="svg-inline--fa fa-expand text-gray-600 disabled:text-gray-300" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><path fill="currentColor" d="M32 32C14.3 32 0 46.3 0 64v96c0 17.7 14.3 32 32 32s32-14.3 32-32V96h64c17.7 0 32-14.3 32-32s-14.3-32-32-32H32zM64 352c0-17.7-14.3-32-32-32s-32 14.3-32 32v96c0 17.7 14.3 32 32 32h96c17.7 0 32-14.3 32-32s-14.3-32-32-32H64V352zM320 32c-17.7 0-32 14.3-32 32s14.3 32 32 32h64v64c0 17.7 14.3 32 32 32s32-14.3 32-32V64c0-17.7-14.3-32-32-32H320zM448 352c0-17.7-14.3-32-32-32s-32 14.3-32 32v64H320c-17.7 0-32 14.3-32 32s14.3 32 32 32h96c17.7 0 32-14.3 32-32V352z"></path></svg></button></div></div><div class="cls_toolsTopRight absolute top-0 right-0"></div></div></div></div></div><div class="flex flex-col justify-center items-center italic mt-2">Register File with input &amp; 2 outputs</div></div><div class="my-2">This particular register file has 1 input, and 2 outputs. That is, in a given cycle, we can read any two values simultaneously (including from the same register). We can also write to any single register, whose value will be updated at the start of the next cycle. The one exception is the first register, <code>zero</code>: it always outputs zero, and any writes to it are ignored. Give it a go!</div><div class="my-2">Now with our register file in hand, and a way to fetch instructions, we can now take a look at the various instructions in our <em>instruction set</em>. Each 32 bit instruction we fetch from the ROM has a specific meaning, which we need to interpret, and act upon. The following sections will take us through the various instruction types, and what we need to add to our computer to support them.</div></section><section class="px-4 flex flex-col"><h2 class="text-xl font-bold mb-2 mt-4">R-Type (register-type) instructions</h2><div class="my-2">Let&#x27;s assume we&#x27;ve already populated our register file with some values. And then we want to take two values, from registers 3 &amp; 4, add them, and then store the result in register 6. To do this, we&#x27;ll use the RISC-V <code>add</code> instruction. The instruction contains several bits of information:</div><ol class="ml-8 my-4"><li>1. The fact that we&#x27;re doing an add instruction (as opposed to a subtract, or a jump, or a load from memory, etc)</li><li>2. The register number of the destination register (6)</li><li>3. The register number of the first source register (3)</li><li>4. The register number of the second source register (4)</li></ol><div class="my-2">That first bit of info, about it being an <code>add</code>, is actually split into two portions. The first of them indicates that it&#x27;s a register-register instruction (read from 2, write to 1, i.e. an R-Type instruction), and then the second portion indicates it&#x27;s an add, as opposed to a subtract, shift, and, xor etc. Here&#x27;s the complete breakdown of the instruction. The other thing to note is that each of the register values is 5 bits long, which allows us to choose between 2^5 = 32 values, i.e. the 32 registers.</div><div class="mx-8 my-4 self-center bg-slate-200 py-2 px-4"><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">add  </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span></div><span class="ml-4"><span class="text-black font-bold">0000000</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">000</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0110011</span></span></div></div><div class="my-2">The work to take an instruction, and figure out what it means, is called <em>instruction decode</em>. We&#x27;ll use a fully-formed component for this, which can handle all the different instuction types, but for now it will only be able to perform an add operation. We attach our instruction decoder to the output of the ROM, whose address we&#x27;ve selected.</div><div class="h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center">Instruction Decoder hooked up to ROM (but not to registers or ALU)</div><div class="my-2">The instruction decode component outputs a whole suite of <em>control signals</em>, which are routed to the various other components, telling them what to do. This component is also considered &quot;combinatorial&quot;, meaning its outputs are wholy determined by its inputs, and don&#x27;t depend on any internal state. In contrast, the register file is considered &quot;sequential&quot;, because it has internal state (the values of the registers), and also integrates with the clock signal.</div><div class="my-2">For example, the instruction decoder outputs control signals to the register file, telling it which registers to read &amp; write from. It also indicates that we want to do an add operation, which is routed to what we call an `ALU` (arithmetic logic unit).</div><div class="my-2">For now, we&#x27;ll use an add component instead of a full ALU, and it will be always-on.</div><div class="h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center">Instruction Decoder hooked up register file, with simple add instruction</div><div class="my-2">Now we have a working add instruction! When we step the clock, the instruction decoder tells the register file to read from the two source registers, and then write the result to the destination register. The add component does the actual computation, and the register file updates its internal state. When we encounter a dud instruction like<code>0x0000_0000</code>, we don&#x27;t do anything, and when we come to the add instruction, we do the appropriate action.</div><div class="my-2">Our 2-register input &amp; 1-register output style of instructions forms a family of R-type (register-type) instructions. They&#x27;re all quite similar in operation, except for the actual calculation that takes place. Instead of our add component, we&#x27;ll use a proper ALU component. This does all the other operations we need, like subtract, shift, and, or, etc. From the instruction decoder&#x27;s perspective, it just passes a few bits directly from the original instruction to the ALU, and then the ALU can use those bits to decide what operation to perform. Below is a table of the R-type instructions we&#x27;ll be using.</div><div class="mx-8 my-4 self-center bg-slate-200 py-2 px-4"><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">add  </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span></div><span class="ml-4"><span class="text-black font-bold">0000000</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">000</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0110011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">sub  </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span></div><span class="ml-4"><span class="text-black font-bold">0100000</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">000</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0110011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">sll  </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span></div><span class="ml-4"><span class="text-black font-bold">0000000</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">001</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0110011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">slt  </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span></div><span class="ml-4"><span class="text-black font-bold">0000000</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">010</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0110011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">sltu </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span></div><span class="ml-4"><span class="text-black font-bold">0000000</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">011</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0110011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">xor  </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span></div><span class="ml-4"><span class="text-black font-bold">0000000</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">100</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0110011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">srl  </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span></div><span class="ml-4"><span class="text-black font-bold">0000000</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">101</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0110011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">sra  </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span></div><span class="ml-4"><span class="text-black font-bold">0100000</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">101</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0110011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">or   </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span></div><span class="ml-4"><span class="text-black font-bold">0000000</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">110</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0110011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">and  </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span></div><span class="ml-4"><span class="text-black font-bold">0000000</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">111</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0110011</span></span></div></div><div class="my-2">These 10 instructions can be defined with 4 bits (2^3 = 8: too small; 2^4 = 16: sufficient), so those 4 bits are passed to the ALU. The 4 bits are taken from the 3 &quot;funct3&quot; bits (in black), as well as the second bit in the instruction (also in black). The latter bit differentiates between a couple of closely related operations: add vs subtract, and shift-right-logical vs shift-right-arithmetic. We also pass a few extra bits to the ALU, which tell it whether to do anything at all, as well as whether it should produce a <em>branch</em> bit. Let&#x27;s hook up the ALU, and see it in action:</div><div class="h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center">Instruction Decoder hooked up to ALU, with several R-type instructions</div></section><section class="px-4 flex flex-col"><h2 class="text-xl font-bold mb-2 mt-4">I-Type (immediate-type) instructions</h2><div class="my-2">So far, we&#x27;ve assumed the register file is already populated with values. But normally, such a register file gets reset to all zeros, and with all of the R-Type instructions, there&#x27;d be no way to change any of them to anything other than zero. So to help with that, we introduce a new type of instruction, called an I-Type (immediate-type) instruction. These instructions are similar to R-Type instructions, except instead of taking two register values as inputs, they take one register value, and one immediate value.</div><div class="my-2">The word <em>immediate</em> just means that the value is stored directly in the instruction itself, rather than taken from a register. Ideally we&#x27;d like to set a register to any 32-bit value, but since the instruction itself is 32 bits long, we can only use a few of those bits. Let&#x27;s account for what the other bits are used for:</div><ol class="ml-8 my-4"><li>7 bits: the instruction type (I-type)</li><li>3 bits: the ALU operation (add, shift, and, or, ...)</li><li>5 bits: the source register for the LHS</li><li>5 bits: the destination register</li></ol><div class="my-2">Those take up a total of 20 bits, leaving 12 bits for the immediate value, and our addi instruction (for example) looks like this:</div><div class="mx-8 my-4 self-center bg-slate-200 py-2 px-4"><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">addi </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiiiiiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">000</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0010011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">slti </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiiiiiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">010</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0010011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">sltiu</span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiiiiiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">011</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0010011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">xori </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiiiiiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">100</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0010011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">ori  </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiiiiiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">110</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0010011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">andi </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiiiiiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">111</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0010011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">slli </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-black font-bold">0000000</span><span class="text-purple-600">iiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">001</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0010011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">srli </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-black font-bold">0000000</span><span class="text-purple-600">iiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">101</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0010011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">srai </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-black font-bold">0100000</span><span class="text-purple-600">iiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">101</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0010011</span></span></div></div><div class="my-2">Instead of using two values from the register file, we use one value from the register file, and one from the instruction-decode, which the instruction-decoder expands from the 12-bit immediate value into a full 32-bit value. That value is then passed into the ALU. Like the R-type instruction, the ALU result then feeds back into the register file.</div><div class="my-2">Before we had 10 instructions, and now we only have 9. Compared to the R-type instructions, the I-type instructions lack a <code>subtract</code> operation. This turns out to be fine, since we can just use the <code>addi</code> instruction with a negative immediate value. However, we still need the 4th bit to differentiate between shift-right-logical and shift-right-arithmetic. This turns out to be doable, since all the shift instructions only need a 5-bit immediate value (we&#x27;re only operating on 32 bit values, so the maximum shift is 2^5 = 32), and we can use the instruction&#x27;s bit-2 as before.</div><div class="my-2">So for R-type, the RHS comes from the register file, and for I-type, the RHS comes from the immediate value. Therefore we need to select between these two. To do that, we use a <em>mux</em> (multiplexer) component. This particular version is a 2-input, 32-bit mux, meaning it can select between two inputs, and output one of them, operating on the 32 values in concert. To select between 2 inputs, we only need a single bit.</div><div class="h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center">Mux (multiplexer) with 2 inputs, driven by a selector bit</div><div class="my-2">Now we can use this mux to select between the two inputs to the ALU. The instruction decoder will tell the mux whether to select the immediate value, or the register value.</div><div class="h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center">Ins-decode selecting between I-type &amp; R-type instructions</div><div class="my-2">This program can now load several values into registers using the addi instruction, and then use the R-type instructions to operate on them to produce a new value. Great, we&#x27;re making progress.</div></section><section class="px-4 flex flex-col"><h2 class="text-xl font-bold mb-2 mt-4">B-type (branching) instructions</h2><div class="my-2">The next instruction type we&#x27;ll support is the B-type (branching) instruction. This is the first time we&#x27;ll be making the PC register change to something other than PC + 4. This instruction forms the basis of things like if/else statements and for-loops. The instruction is a bit like the I-type instruction: it contains two register values and an immediate. However, the 2 registers represent two values to compare (i.e. reads), and the immediate is used as an address offset. Here&#x27;s the breakdown:</div><div class="mx-8 my-4 self-center bg-slate-200 py-2 px-4"><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">beq  </span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">i</span><span class="text-purple-600">iiiiii</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">000</span><span class="text-purple-600">iiiiii</span><span class="text-purple-600">i</span><span class="text-red-600 font-bold">1100011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">bne  </span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">i</span><span class="text-purple-600">iiiiii</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">001</span><span class="text-purple-600">iiiiii</span><span class="text-purple-600">i</span><span class="text-red-600 font-bold">1100011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">blt  </span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">i</span><span class="text-purple-600">iiiiii</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">100</span><span class="text-purple-600">iiiiii</span><span class="text-purple-600">i</span><span class="text-red-600 font-bold">1100011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">bge  </span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">i</span><span class="text-purple-600">iiiiii</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">101</span><span class="text-purple-600">iiiiii</span><span class="text-purple-600">i</span><span class="text-red-600 font-bold">1100011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">bltu </span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">i</span><span class="text-purple-600">iiiiii</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">110</span><span class="text-purple-600">iiiiii</span><span class="text-purple-600">i</span><span class="text-red-600 font-bold">1100011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">bgeu </span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">i</span><span class="text-purple-600">iiiiii</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">111</span><span class="text-purple-600">iiiiii</span><span class="text-purple-600">i</span><span class="text-red-600 font-bold">1100011</span></span></div></div><div class="my-2">We pass the two register values to the ALU, and perform a comparison on them. There are a few different comparison types, and each of them produces a 1-bit value: &quot;Is the condition met?&quot;. We then use this 1-bit value to choose whether we want to jump or not.</div><div class="my-2">The instruction decoder is already sending the ALU a <em>branch</em> bit, which tells it to output a 1-bit value, and now we need to wire that output value to a mux. That mux can then select between the <code>PC + 4</code> value, and the <code>PC + offset</code> value. Since they&#x27;re both offsets, we can select between <code>4</code> &amp; <code>offset</code>, where the offset comes from the instruction decoder.</div><div class="h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center">Ins-decode with branching</div><div class="my-2">Now we can hop around our program, and the path we take depends on the values in the registers. Step through a few of the programs to see them in action.</div></section><section class="px-4 flex flex-col"><h2 class="text-xl font-bold mb-2 mt-4">J-type (jump) instructions</h2><div class="my-2">The next important instruction type is the J-type (jump) instruction. These are called &quot;unconditional&quot; jumps, because they always jump, rather than only jumping if a condition is met. There are a couple of different types of jump instructions:</div><div class="mx-8 my-4 self-center bg-slate-200 py-2 px-4"><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">jal  </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">i</span><span class="text-purple-600">iiiiiiiiii</span><span class="text-purple-600">i</span><span class="text-purple-600">iiiiiiii</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">1101111</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">jalr </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiiiiiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">000</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">1100111</span></span></div></div><div class="my-2">These two, <code>jal</code> (jump &amp; link) and <code>jalr</code> (jump &amp; link register), are fairly similar. They both jump to a new address (the jump part), and they both store the value <code>PC + 4</code> in a register (the link part). The difference is that<code>jal</code> calculates the new address as <code>PC + 20-bit-imm</code>, and <code>jalr</code> calculates it as <code>reg[rs1] + 12-bit-imm</code>.</div><div class="my-2">In order to implement these instructions, we&#x27;ll use the ALU to calculate the new address. For the jal instruction, we&#x27;ll need to include a mux to change between taking the LHS value from either the PC or the register file (The inputs are already available for jalr). We&#x27;ll add a control signal to this new mux as well.</div><div class="h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center">Add PC mux wires</div><div class="my-2">To handle the ALU results, we need to add a couple more mux&#x27;s. Normally, <code>PC + [offset]</code> goes back to PC, and ALU output goes to the register file. But for our jump instructions, we do the opposite: <code>PC + [offset]</code> goes to the register file, and ALU output goes to PC. To do this, we can use a couple of mux&#x27;s to select the correct source. This can be controlled by a single signal from the instruction decoder.</div><div class="h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center">Add result switching</div><div class="my-2">These instructions can seem a bit odd at first, but they&#x27;re rather powerful. Their basic use is to call into and return from functions. How we do this is: executa a <code>jal</code> instruction with it&#x27;s imm value set to an offset that is the start of the function, and set the dest register of <code>PC + 4</code> to be the <code>ra</code>, or &quot;return address&quot; register (index = 1). The PC then starts executing the instructions. When we want to return to the calling code, we simply execute <code>jalr 0, ra, 0</code>, which jumps to the address stored in <code>ra</code>. Since <code>ra</code>contained <code>PC + 4</code> when we first jumped, the return address is the instruction immediately after the initial <code>jal</code> instruction.</div></section><section class="px-4 flex flex-col"><h2 class="text-xl font-bold mb-2 mt-4">Upper-immediate instructions</h2><div class="my-2">So far, we&#x27;ve only been able to load 12-bit values immediate values into registers. Typically this is done with <code>addi rd, 0, imm</code>, i.e. adding 0 to the immediate value. But what if we want to load a 32-bit value? We could do several addi&#x27;s &amp; shifts, but RISCV provides instructions to set the remaining upper 20 bits:</div><div class="mx-8 my-4 self-center bg-slate-200 py-2 px-4"><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">lui  </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiiiiiiiiiiiiiiii</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0110111</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">auipc</span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiiiiiiiiiiiiiiii</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0010111</span></span></div></div><div class="my-2">The first one, <code>lui</code> (load upper immediate), sets the upper 20 bits of a register to the immediate value provided. We can do this simply by setting the LHS to 0, and the RHS to the immediate value. Since these wires are 32-bits in width, the mapping to the upper bits happens entirely in INS-decode.</div><div class="my-2">The second one, <code>auipc</code> (add upper immediate to PC), is essentially the same, except the LHS is set to the PC. Luckily, we don&#x27;t need any changes, as we already have the mux used to select between PC &amp; register file for the LHS.</div></section><section class="px-4 flex flex-col"><h2 class="text-xl font-bold mb-2 mt-4">Load/Store instructions</h2><div class="my-2">Right now, our CPU can&#x27;t do much. It can load values into registers, operate on them, and jump around the code. The next major thing is to be able to read &amp; write to memory. This is actually quite powerful, as addresses don&#x27;t necessarily need to map to physical memory, but can instead control external devices.</div><div class="my-2">To access memory, RISCV provides a couple of types of instruction: load &amp; store.</div><ul class="self-center my-4"><li><b>Load:</b> memory@address --&gt; register</li><li><b>Store:</b> register --&gt; memory@address</li></ul><div class="my-2">So to do any computations on data, we first need to load it into a register from memory, then operate on it, before storing the result back into memory. The RISVC instructions for this are as follows:</div><div class="mx-8 my-4 self-center bg-slate-200 py-2 px-4"><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">lb   </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiiiiiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">000</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0000011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">lh   </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiiiiiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">001</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0000011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">lw   </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiiiiiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">010</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0000011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">lbu  </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiiiiiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">100</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0000011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">lhu  </span><span class="px-1 text-yellow-600">rd</span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiiiiiiii</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">101</span><span class="text-yellow-600">ddddd</span><span class="text-red-600 font-bold">0000011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">sb   </span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiii</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">000</span><span class="text-purple-600">iiiii</span><span class="text-red-600 font-bold">0100011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">sh   </span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiii</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">001</span><span class="text-purple-600">iiiii</span><span class="text-red-600 font-bold">0100011</span></span></div><div class="flex font-mono"><div class="w-[10rem]"><span class="pr-1">sw   </span><span class="px-1 text-green-600">rs1</span><span class="px-1 text-blue-600">rs2</span><span class="px-1 text-purple-600">imm</span></div><span class="ml-4"><span class="text-purple-600">iiiiiii</span><span class="text-blue-600">bbbbb</span><span class="text-green-600">aaaaa</span><span class="text-black font-bold">010</span><span class="text-purple-600">iiiii</span><span class="text-red-600 font-bold">0100011</span></span></div></div><div class="my-2">There are a few different types of load &amp; store instructions. The main breakdown is that there are 3 different sizes of data that can be loaded/stored: 8-bit (b; &quot;byte&quot;), 16-bit (h; &quot;half-word&quot;), and 32-bit (w; &quot;word&quot;). The byte &amp; half-word sizes also have unsigned versions, as for the other ones, we sign-extend the value to 32-bits.</div><div class="my-2">In all cases, the memory address is calculated as (reg[rs1] + imm). For our CPU, we won&#x27;t use the ALU for this addition, but instead include an adder in the load/store component. We&#x27;ll feed in the LHS value (reg[rs1]), into the load/store. We also feed reg[rs2] into the load/store for stores. Finally, for loads, we send the result to the registers in the same manner as the ALU results.</div><div class="my-2">Let&#x27;s take a look at the RAM (memory) component that we&#x27;ll be interfacing with. It&#x27;s a simple component that takes an address, some control lines, and a bi-directional data line. The data line is used for both reads &amp; writes, so that in any given cycle, it can either read or write the provided address. The choice of reading or writing (or neither) is controlled by the control lines. Finally, writing can be done in either 8-bit, 16-bit, or 32-bit chunks, also controlled by the control lines.</div><div class="h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center">RAM control</div><div class="my-2">To hook this RAM to our CPU, we add our load/store component and wire it up to the address/data/ctrl bus, as well as the CPU internals. We can now execute our load &amp; store instructions to read &amp; write to the memory.</div><div class="h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center">RAM &amp; load/store connected</div><div class="my-2">This enables us to write programs that can access memory, and therefore do useful things. In our setup here, the address 0x0 refers to the first 32-bit value in RAM and 0x4 refers to the second 32-bit value in RAM. This isn&#x27;t that great, since our ROM <em>also</em> has its first 32-bit value at address 0x0 (where the PC is initialized to). Generally when setting up a system like this, we want non-overlapping address spaces for our different regions of memory, and compilers will typically complain if this is not the case.</div></section></div><div class="w-3/12 bg-slate-100 min-h-full"> </div></div></main><div id="portal-container"></div><script src="/llm-viz/_next/static/chunks/webpack-6bd05e46f7e97041.js" async=""></script><script>(self.__next_f=self.__next_f||[]).push([0])</script><script>self.__next_f.push([1,"1:HL[\"/llm-viz/_next/static/css/3f9906a34cd50113.css\",{\"as\":\"style\"}]\n0:\"$L2\"\n"])</script><script>self.__next_f.push([1,"3:HL[\"/llm-viz/_next/static/css/8ac2c1261f4ff59a.css\",{\"as\":\"style\"}]\n"])</script><script>self.__next_f.push([1,"4:I{\"id\":7948,\"chunks\":[\"272:static/chunks/webpack-6bd05e46f7e97041.js\",\"971:static/chunks/fd9d1056-f43907a98c85ee82.js\",\"596:static/chunks/596-2fdce1dea939749a.js\"],\"name\":\"default\",\"async\":false}\n6:I{\"id\":6628,\"chunks\":[\"272:static/chunks/webpack-6bd05e46f7e97041.js\",\"971:static/chunks/fd9d1056-f43907a98c85ee82.js\",\"596:static/chunks/596-2fdce1dea939749a.js\"],\"name\":\"\",\"async\":false}\n7:I{\"id\":7507,\"chunks\":[\"72:static/chunks/72-2a374614b0faac8e.js\",\"185:static/chunks/app/layout-d798c07bb06580bd.js\"],\"name"])</script><script>self.__next_f.push([1,"\":\"\",\"async\":false}\n8:I{\"id\":7767,\"chunks\":[\"272:static/chunks/webpack-6bd05e46f7e97041.js\",\"971:static/chunks/fd9d1056-f43907a98c85ee82.js\",\"596:static/chunks/596-2fdce1dea939749a.js\"],\"name\":\"default\",\"async\":false}\n9:I{\"id\":7920,\"chunks\":[\"272:static/chunks/webpack-6bd05e46f7e97041.js\",\"971:static/chunks/fd9d1056-f43907a98c85ee82.js\",\"596:static/chunks/596-2fdce1dea939749a.js\"],\"name\":\"default\",\"async\":false}\nb:I{\"id\":841,\"chunks\":[\"676:static/chunks/870fdd6f-518e3e6340c51495.js\",\"685:static/chunks/685-1"])</script><script>self.__next_f.push([1,"2db85c22c7fa2b2.js\",\"72:static/chunks/72-2a374614b0faac8e.js\",\"517:static/chunks/517-2fe68ec562ee32e2.js\",\"893:static/chunks/893-d17ce508a4af9aa3.js\",\"261:static/chunks/261-05f8894f64f4c9d8.js\",\"678:static/chunks/678-5b35f6cae9351044.js\",\"331:static/chunks/331-6f9b5543354b0e2f.js\",\"144:static/chunks/app/cpu/guide/01-riscv-basic/page-1c476cedb8a69e7e.js\"],\"name\":\"CpuEnabledGuide\",\"async\":false}\nc:I{\"id\":841,\"chunks\":[\"676:static/chunks/870fdd6f-518e3e6340c51495.js\",\"685:static/chunks/685-12db85c22c7fa2b2.js\""])</script><script>self.__next_f.push([1,",\"72:static/chunks/72-2a374614b0faac8e.js\",\"517:static/chunks/517-2fe68ec562ee32e2.js\",\"893:static/chunks/893-d17ce508a4af9aa3.js\",\"261:static/chunks/261-05f8894f64f4c9d8.js\",\"678:static/chunks/678-5b35f6cae9351044.js\",\"331:static/chunks/331-6f9b5543354b0e2f.js\",\"144:static/chunks/app/cpu/guide/01-riscv-basic/page-1c476cedb8a69e7e.js\"],\"name\":\"GuideSection\",\"async\":false}\nd:I{\"id\":841,\"chunks\":[\"676:static/chunks/870fdd6f-518e3e6340c51495.js\",\"685:static/chunks/685-12db85c22c7fa2b2.js\",\"72:static/chunks/72-"])</script><script>self.__next_f.push([1,"2a374614b0faac8e.js\",\"517:static/chunks/517-2fe68ec562ee32e2.js\",\"893:static/chunks/893-d17ce508a4af9aa3.js\",\"261:static/chunks/261-05f8894f64f4c9d8.js\",\"678:static/chunks/678-5b35f6cae9351044.js\",\"331:static/chunks/331-6f9b5543354b0e2f.js\",\"144:static/chunks/app/cpu/guide/01-riscv-basic/page-1c476cedb8a69e7e.js\"],\"name\":\"Para\",\"async\":false}\ne:I{\"id\":8293,\"chunks\":[\"676:static/chunks/870fdd6f-518e3e6340c51495.js\",\"685:static/chunks/685-12db85c22c7fa2b2.js\",\"72:static/chunks/72-2a374614b0faac8e.js\",\"517:sta"])</script><script>self.__next_f.push([1,"tic/chunks/517-2fe68ec562ee32e2.js\",\"893:static/chunks/893-d17ce508a4af9aa3.js\",\"261:static/chunks/261-05f8894f64f4c9d8.js\",\"678:static/chunks/678-5b35f6cae9351044.js\",\"331:static/chunks/331-6f9b5543354b0e2f.js\",\"144:static/chunks/app/cpu/guide/01-riscv-basic/page-1c476cedb8a69e7e.js\"],\"name\":\"CpuCanvas\",\"async\":false}\nf:I{\"id\":6973,\"chunks\":[\"676:static/chunks/870fdd6f-518e3e6340c51495.js\",\"685:static/chunks/685-12db85c22c7fa2b2.js\",\"72:static/chunks/72-2a374614b0faac8e.js\",\"517:static/chunks/517-2fe68ec56"])</script><script>self.__next_f.push([1,"2ee32e2.js\",\"893:static/chunks/893-d17ce508a4af9aa3.js\",\"261:static/chunks/261-05f8894f64f4c9d8.js\",\"678:static/chunks/678-5b35f6cae9351044.js\",\"331:static/chunks/331-6f9b5543354b0e2f.js\",\"144:static/chunks/app/cpu/guide/01-riscv-basic/page-1c476cedb8a69e7e.js\"],\"name\":\"AutoLoadCode\",\"async\":false}\n10:I{\"id\":841,\"chunks\":[\"676:static/chunks/870fdd6f-518e3e6340c51495.js\",\"685:static/chunks/685-12db85c22c7fa2b2.js\",\"72:static/chunks/72-2a374614b0faac8e.js\",\"517:static/chunks/517-2fe68ec562ee32e2.js\",\"893:stat"])</script><script>self.__next_f.push([1,"ic/chunks/893-d17ce508a4af9aa3.js\",\"261:static/chunks/261-05f8894f64f4c9d8.js\",\"678:static/chunks/678-5b35f6cae9351044.js\",\"331:static/chunks/331-6f9b5543354b0e2f.js\",\"144:static/chunks/app/cpu/guide/01-riscv-basic/page-1c476cedb8a69e7e.js\"],\"name\":\"Ins\",\"async\":false}\n"])</script><script>self.__next_f.push([1,"2:[[[\"$\",\"link\",\"0\",{\"rel\":\"stylesheet\",\"href\":\"/llm-viz/_next/static/css/3f9906a34cd50113.css\",\"precedence\":\"next\"}]],[\"$\",\"$L4\",null,{\"buildId\":\"Bp2KNJg_rJtuk7KvuJv80\",\"assetPrefix\":\"/llm-viz\",\"initialCanonicalUrl\":\"/cpu/guide/01-riscv-basic\",\"initialTree\":[\"\",{\"children\":[\"cpu\",{\"children\":[\"guide\",{\"children\":[\"01-riscv-basic\",{\"children\":[\"__PAGE__\",{}]}]}]}]},\"$undefined\",\"$undefined\",true],\"initialHead\":[false,\"$L5\"],\"globalErrorComponent\":\"$6\",\"children\":[null,[\"$\",\"$L7\",null,{\"children\":[\"$\",\"$L8\",null,{\"parallelRouterKey\":\"children\",\"segmentPath\":[\"children\"],\"loading\":\"$undefined\",\"loadingStyles\":\"$undefined\",\"hasLoading\":false,\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"template\":[\"$\",\"$L9\",null,{}],\"templateStyles\":\"$undefined\",\"notFound\":[[\"$\",\"title\",null,{\"children\":\"404: This page could not be found.\"}],[\"$\",\"div\",null,{\"style\":{\"fontFamily\":\"system-ui,\\\"Segoe UI\\\",Roboto,Helvetica,Arial,sans-serif,\\\"Apple Color Emoji\\\",\\\"Segoe UI Emoji\\\"\",\"height\":\"100vh\",\"textAlign\":\"center\",\"display\":\"flex\",\"flexDirection\":\"column\",\"alignItems\":\"center\",\"justifyContent\":\"center\"},\"children\":[\"$\",\"div\",null,{\"children\":[[\"$\",\"style\",null,{\"dangerouslySetInnerHTML\":{\"__html\":\"body{color:#000;background:#fff;margin:0}.next-error-h1{border-right:1px solid rgba(0,0,0,.3)}@media (prefers-color-scheme:dark){body{color:#fff;background:#000}.next-error-h1{border-right:1px solid rgba(255,255,255,.3)}}\"}}],[\"$\",\"h1\",null,{\"className\":\"next-error-h1\",\"style\":{\"display\":\"inline-block\",\"margin\":\"0 20px 0 0\",\"padding\":\"0 23px 0 0\",\"fontSize\":24,\"fontWeight\":500,\"verticalAlign\":\"top\",\"lineHeight\":\"49px\"},\"children\":\"404\"}],[\"$\",\"div\",null,{\"style\":{\"display\":\"inline-block\"},\"children\":[\"$\",\"h2\",null,{\"style\":{\"fontSize\":14,\"fontWeight\":400,\"lineHeight\":\"49px\",\"margin\":0},\"children\":\"This page could not be found.\"}]}]]}]}]],\"notFoundStyles\":[],\"childProp\":{\"current\":[\"$\",\"$L8\",null,{\"parallelRouterKey\":\"children\",\"segmentPath\":[\"children\",\"cpu\",\"children\"],\"loading\":\"$undefined\",\"loadingStyles\":\"$undefined\",\"hasLoading\":false,\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"template\":[\"$\",\"$L9\",null,{}],\"templateStyles\":\"$undefined\",\"notFound\":\"$undefined\",\"notFoundStyles\":\"$undefined\",\"childProp\":{\"current\":[null,[[\"$\",\"$L8\",null,{\"parallelRouterKey\":\"children\",\"segmentPath\":[\"children\",\"cpu\",\"children\",\"guide\",\"children\"],\"loading\":\"$undefined\",\"loadingStyles\":\"$undefined\",\"hasLoading\":false,\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"template\":[\"$\",\"$L9\",null,{}],\"templateStyles\":\"$undefined\",\"notFound\":\"$undefined\",\"notFoundStyles\":\"$undefined\",\"childProp\":{\"current\":[\"$\",\"$L8\",null,{\"parallelRouterKey\":\"children\",\"segmentPath\":[\"children\",\"cpu\",\"children\",\"guide\",\"children\",\"01-riscv-basic\",\"children\"],\"loading\":\"$undefined\",\"loadingStyles\":\"$undefined\",\"hasLoading\":false,\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"template\":[\"$\",\"$L9\",null,{}],\"templateStyles\":\"$undefined\",\"notFound\":\"$undefined\",\"notFoundStyles\":\"$undefined\",\"childProp\":{\"current\":[\"$La\",[\"$\",\"$Lb\",null,{\"dir\":0,\"children\":[[\"$\",\"$Lc\",null,{\"title\":\"Introduction\",\"children\":[\"$\",\"$Ld\",null,{\"children\":\"In this guide we'll build a minimal RISC-V computer, building on a few pre-made components. This will give you a basic understanding of how machine code (just an array of bytes) gets turned into a working computer. The RISC-V instruction set is a good first choice, as the design choices make it very simple to implement.\"}]}],[\"$\",\"$Lc\",null,{\"title\":\"Instruction Set\",\"children\":[[\"$\",\"$Ld\",null,{\"children\":\"The instruction set is the set of instructions the CPU can execute. Conveniently, each instruction in basic RISC-V is 4 bytes (32 bits) long.\"}],[\"$\",\"$Ld\",null,{\"children\":\"Here's a table of a selection of some of the instructions we'll be using:\"}],[\"$\",\"div\",null,{\"className\":\"flex flex-col self-center w-[80%] py-4\",\"children\":[[\"$\",\"div\",null,{\"className\":\"flex\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[9rem]\",\"children\":\"add c a b\"}],[\"$\",\"div\",null,{\"children\":\"Add reg A to reg B; write result to reg C\"}]]}],[\"$\",\"div\",null,{\"className\":\"flex\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[9rem]\",\"children\":\"addi c a imm\"}],[\"$\",\"div\",null,{\"children\":\"Add 20bit signed imm to reg A; write result to reg C\"}]]}],[\"$\",\"div\",null,{\"className\":\"flex\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[9rem]\",\"children\":\"blt a b offset\"}],[\"$\",\"div\",null,{\"children\":\"If reg A \u003c regB, jump by offset, otherwise continue\"}]]}]]}],[\"$\",\"$Ld\",null,{\"children\":[\"When a CPU executes instructions, it does so one at a time, in order. To keep track of which instruction we're executing, we use value called the \",[\"$\",\"em\",null,{\"children\":\"program counter\"}],\" (PC). This is stored in a \",[\"$\",\"em\",null,{\"children\":\"register\"}],\" as a 32 bit number.\"]}],[\"$\",\"$Ld\",null,{\"children\":\"Because the PC is an address, it points to a byte (8 bits) in memory. And then since each instruction is 4 bytes long, we'll need to increment the PC by 4 each time we execute an instruction. Let's see this in action:\"}],[\"$\",\"div\",null,{\"className\":\"self-center flex flex-col my-2\",\"children\":[[\"$\",\"div\",null,{\"className\":\"bg-slate-50 flex flex-col shadow-md\",\"style\":{\"minWidth\":\"50rem\",\"minHeight\":\"16rem\"},\"children\":[\"$\",\"$Le\",null,{\"schematicId\":\"c-a7yetcbo\",\"readonly\":true,\"embedded\":true,\"toolbars\":[\"PlayPause\",\"Viewport\"],\"children\":\"$undefined\"}]}],[\"$\",\"div\",null,{\"className\":\"flex flex-col justify-center items-center italic mt-2\",\"children\":\"Fig 1: PC register with a loop-back that gets 4 added to it on each cycle\"}]]}],[\"$\",\"$Ld\",null,{\"children\":[\"We can see that the output of the PC register is connected to the input of the \",[\"$\",\"em\",null,{\"children\":\"add\"}],\" component. Combined with the input of the constant value 4, this add component outputs PC + 4. Then, on the next \",[\"$\",\"em\",null,{\"children\":\"cycle\"}],\", the PC register will take on this value PC + 4 (shown in yellow).\"]}],[\"$\",\"$Ld\",null,{\"children\":[\"This cycle is driven by a hidden \",[\"$\",\"em\",null,{\"children\":\"clock signal\"}],\", and occurs each time we click the \",[\"$\",\"em\",null,{\"children\":\"step\"}],\" button. We'll see more about the clock later. In our simple add-4 loop, the clock signal is only used by the register itself to update its value.\"]}],[\"$\",\"$Ld\",null,{\"children\":[\"OK, great, we've got our program counter incrementing each cycle. Now we need to use it to fetch an \",[\"$\",\"em\",null,{\"children\":\"instruction\"}],\". We add a ROM component, which contains our program, i.e. our list of instructions. Whenever we supply an address value, we'll return the 32-bit (4 byte) value stored at that address. The blue highlight indicates that address.\"]}],[\"$\",\"div\",null,{\"className\":\"self-center flex flex-col my-2\",\"children\":[[\"$\",\"div\",null,{\"className\":\"bg-slate-50 flex flex-col shadow-md\",\"style\":{\"minWidth\":\"70rem\",\"minHeight\":\"30rem\"},\"children\":[\"$\",\"$Le\",null,{\"schematicId\":\"c-s1m3zs3x\",\"readonly\":true,\"embedded\":true,\"toolbars\":[\"PlayPause\",\"Viewport\"],\"children\":[\"$\",\"$Lf\",null,{\"fileName\":\"blinky2.elf\"}]}]}],[\"$\",\"div\",null,{\"className\":\"flex flex-col justify-center items-center italic mt-2\",\"children\":\"Fig 2: PC register looking up ROM contents\"}]]}],[\"$\",\"$Ld\",null,{\"children\":\"So as the PC advances, 4 bytes at a time, we get the next instruction from the ROM to execute. Currently, this will advance non-stop, but that's fine for now.\"}],[\"$\",\"$Ld\",null,{\"children\":[\"Now what do our instructions actually do? One of their basic tasks is to manipulate values stored in a set of \",[\"$\",\"em\",null,{\"children\":\"registers\"}],\". These are just 32-bit values that can be read from and written to. In the RISC-V 32bit ISA, there are 32 such registers (numbered 0 to 31). We call this set of registers the \",[\"$\",\"em\",null,{\"children\":\"register file\"}],\".\"]}],[\"$\",\"div\",null,{\"className\":\"self-center flex flex-col my-2\",\"children\":[[\"$\",\"div\",null,{\"className\":\"bg-slate-50 flex flex-col shadow-md\",\"style\":{\"minWidth\":\"70rem\",\"minHeight\":\"60rem\"},\"children\":[\"$\",\"$Le\",null,{\"schematicId\":\"reg-file-demo\",\"readonly\":true,\"embedded\":true,\"toolbars\":[\"PlayPause\",\"Viewport\"],\"children\":\"$undefined\"}]}],[\"$\",\"div\",null,{\"className\":\"flex flex-col justify-center items-center italic mt-2\",\"children\":\"Register File with input \u0026 2 outputs\"}]]}],[\"$\",\"$Ld\",null,{\"children\":[\"This particular register file has 1 input, and 2 outputs. That is, in a given cycle, we can read any two values simultaneously (including from the same register). We can also write to any single register, whose value will be updated at the start of the next cycle. The one exception is the first register, \",[\"$\",\"code\",null,{\"children\":\"zero\"}],\": it always outputs zero, and any writes to it are ignored. Give it a go!\"]}],[\"$\",\"$Ld\",null,{\"children\":[\"Now with our register file in hand, and a way to fetch instructions, we can now take a look at the various instructions in our \",[\"$\",\"em\",null,{\"children\":\"instruction set\"}],\". Each 32 bit instruction we fetch from the ROM has a specific meaning, which we need to interpret, and act upon. The following sections will take us through the various instruction types, and what we need to add to our computer to support them.\"]}]]}],[\"$\",\"$Lc\",null,{\"title\":\"R-Type (register-type) instructions\",\"children\":[[\"$\",\"$Ld\",null,{\"children\":[\"Let's assume we've already populated our register file with some values. And then we want to take two values, from registers 3 \u0026 4, add them, and then store the result in register 6. To do this, we'll use the RISC-V \",[\"$\",\"$L10\",null,{\"children\":\"add\"}],\" instruction. The instruction contains several bits of information:\"]}],[\"$\",\"ol\",null,{\"className\":\"ml-8 my-4\",\"children\":[[\"$\",\"li\",null,{\"children\":\"1. The fact that we're doing an add instruction (as opposed to a subtract, or a jump, or a load from memory, etc)\"}],[\"$\",\"li\",null,{\"children\":\"2. The register number of the destination register (6)\"}],[\"$\",\"li\",null,{\"children\":\"3. The register number of the first source register (3)\"}],[\"$\",\"li\",null,{\"children\":\"4. The register number of the second source register (4)\"}]]}],[\"$\",\"$Ld\",null,{\"children\":[\"That first bit of info, about it being an \",[\"$\",\"code\",null,{\"children\":\"add\"}],\", is actually split into two portions. The first of them indicates that it's a register-register instruction (read from 2, write to 1, i.e. an R-Type instruction), and then the second portion indicates it's an add, as opposed to a subtract, shift, and, xor etc. Here's the complete breakdown of the instruction. The other thing to note is that each of the register values is 5 bits long, which allows us to choose between 2^5 = 32 values, i.e. the 32 registers.\"]}],[\"$\",\"div\",null,{\"className\":\"mx-8 my-4 self-center bg-slate-200 py-2 px-4\",\"children\":[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"add  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-black font-bold\",\"children\":\"0000000\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"000\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0110011\"}]]}]]}]}],[\"$\",\"$Ld\",null,{\"children\":[\"The work to take an instruction, and figure out what it means, is called \",[\"$\",\"em\",null,{\"children\":\"instruction decode\"}],\". We'll use a fully-formed component for this, which can handle all the different instuction types, but for now it will only be able to perform an add operation. We attach our instruction decoder to the output of the ROM, whose address we've selected.\"]}],[\"$\",\"div\",null,{\"className\":\"h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center\",\"children\":\"Instruction Decoder hooked up to ROM (but not to registers or ALU)\"}],[\"$\",\"$Ld\",null,{\"children\":[\"The instruction decode component outputs a whole suite of \",[\"$\",\"em\",null,{\"children\":\"control signals\"}],\", which are routed to the various other components, telling them what to do. This component is also considered \\\"combinatorial\\\", meaning its outputs are wholy determined by its inputs, and don't depend on any internal state. In contrast, the register file is considered \\\"sequential\\\", because it has internal state (the values of the registers), and also integrates with the clock signal.\"]}],[\"$\",\"$Ld\",null,{\"children\":\"For example, the instruction decoder outputs control signals to the register file, telling it which registers to read \u0026 write from. It also indicates that we want to do an add operation, which is routed to what we call an `ALU` (arithmetic logic unit).\"}],[\"$\",\"$Ld\",null,{\"children\":\"For now, we'll use an add component instead of a full ALU, and it will be always-on.\"}],[\"$\",\"div\",null,{\"className\":\"h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center\",\"children\":\"Instruction Decoder hooked up register file, with simple add instruction\"}],[\"$\",\"$Ld\",null,{\"children\":[\"Now we have a working add instruction! When we step the clock, the instruction decoder tells the register file to read from the two source registers, and then write the result to the destination register. The add component does the actual computation, and the register file updates its internal state. When we encounter a dud instruction like\",[\"$\",\"code\",null,{\"children\":\"0x0000_0000\"}],\", we don't do anything, and when we come to the add instruction, we do the appropriate action.\"]}],[\"$\",\"$Ld\",null,{\"children\":\"Our 2-register input \u0026 1-register output style of instructions forms a family of R-type (register-type) instructions. They're all quite similar in operation, except for the actual calculation that takes place. Instead of our add component, we'll use a proper ALU component. This does all the other operations we need, like subtract, shift, and, or, etc. From the instruction decoder's perspective, it just passes a few bits directly from the original instruction to the ALU, and then the ALU can use those bits to decide what operation to perform. Below is a table of the R-type instructions we'll be using.\"}],[\"$\",\"div\",null,{\"className\":\"mx-8 my-4 self-center bg-slate-200 py-2 px-4\",\"children\":[[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"add  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-black font-bold\",\"children\":\"0000000\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"000\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0110011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"sub  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-black font-bold\",\"children\":\"0100000\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"000\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0110011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"sll  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-black font-bold\",\"children\":\"0000000\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"001\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0110011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"slt  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-black font-bold\",\"children\":\"0000000\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"010\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0110011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"sltu \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-black font-bold\",\"children\":\"0000000\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"011\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0110011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"xor  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-black font-bold\",\"children\":\"0000000\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"100\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0110011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"srl  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-black font-bold\",\"children\":\"0000000\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"101\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0110011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"sra  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-black font-bold\",\"children\":\"0100000\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"101\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0110011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"or   \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-black font-bold\",\"children\":\"0000000\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"110\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0110011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"and  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-black font-bold\",\"children\":\"0000000\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"111\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0110011\"}]]}]]}]]}],[\"$\",\"$Ld\",null,{\"children\":[\"These 10 instructions can be defined with 4 bits (2^3 = 8: too small; 2^4 = 16: sufficient), so those 4 bits are passed to the ALU. The 4 bits are taken from the 3 \\\"funct3\\\" bits (in black), as well as the second bit in the instruction (also in black). The latter bit differentiates between a couple of closely related operations: add vs subtract, and shift-right-logical vs shift-right-arithmetic. We also pass a few extra bits to the ALU, which tell it whether to do anything at all, as well as whether it should produce a \",[\"$\",\"em\",null,{\"children\":\"branch\"}],\" bit. Let's hook up the ALU, and see it in action:\"]}],[\"$\",\"div\",null,{\"className\":\"h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center\",\"children\":\"Instruction Decoder hooked up to ALU, with several R-type instructions\"}]]}],[\"$\",\"$Lc\",null,{\"title\":\"I-Type (immediate-type) instructions\",\"children\":[[\"$\",\"$Ld\",null,{\"children\":\"So far, we've assumed the register file is already populated with values. But normally, such a register file gets reset to all zeros, and with all of the R-Type instructions, there'd be no way to change any of them to anything other than zero. So to help with that, we introduce a new type of instruction, called an I-Type (immediate-type) instruction. These instructions are similar to R-Type instructions, except instead of taking two register values as inputs, they take one register value, and one immediate value.\"}],[\"$\",\"$Ld\",null,{\"children\":[\"The word \",[\"$\",\"em\",null,{\"children\":\"immediate\"}],\" just means that the value is stored directly in the instruction itself, rather than taken from a register. Ideally we'd like to set a register to any 32-bit value, but since the instruction itself is 32 bits long, we can only use a few of those bits. Let's account for what the other bits are used for:\"]}],[\"$\",\"ol\",null,{\"className\":\"ml-8 my-4\",\"children\":[[\"$\",\"li\",null,{\"children\":\"7 bits: the instruction type (I-type)\"}],[\"$\",\"li\",null,{\"children\":\"3 bits: the ALU operation (add, shift, and, or, ...)\"}],[\"$\",\"li\",null,{\"children\":\"5 bits: the source register for the LHS\"}],[\"$\",\"li\",null,{\"children\":\"5 bits: the destination register\"}]]}],[\"$\",\"$Ld\",null,{\"children\":\"Those take up a total of 20 bits, leaving 12 bits for the immediate value, and our addi instruction (for example) looks like this:\"}],[\"$\",\"div\",null,{\"className\":\"mx-8 my-4 self-center bg-slate-200 py-2 px-4\",\"children\":[[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"addi \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-black font-bold\",\"children\":\"000\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0010011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"slti \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-black font-bold\",\"children\":\"010\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0010011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"sltiu\"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-black font-bold\",\"children\":\"011\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0010011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"xori \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-black font-bold\",\"children\":\"100\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0010011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"ori  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-black font-bold\",\"children\":\"110\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0010011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"andi \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-black font-bold\",\"children\":\"111\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0010011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"slli \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-black font-bold\",\"children\":\"0000000\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-purple-600\",\"children\":\"iiiii\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"001\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0010011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"srli \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-black font-bold\",\"children\":\"0000000\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-purple-600\",\"children\":\"iiiii\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"101\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0010011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"srai \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-black font-bold\",\"children\":\"0100000\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-purple-600\",\"children\":\"iiiii\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"101\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0010011\"}]]}]]}]]}],[\"$\",\"$Ld\",null,{\"children\":\"Instead of using two values from the register file, we use one value from the register file, and one from the instruction-decode, which the instruction-decoder expands from the 12-bit immediate value into a full 32-bit value. That value is then passed into the ALU. Like the R-type instruction, the ALU result then feeds back into the register file.\"}],[\"$\",\"$Ld\",null,{\"children\":[\"Before we had 10 instructions, and now we only have 9. Compared to the R-type instructions, the I-type instructions lack a \",[\"$\",\"code\",null,{\"children\":\"subtract\"}],\" operation. This turns out to be fine, since we can just use the \",[\"$\",\"code\",null,{\"children\":\"addi\"}],\" instruction with a negative immediate value. However, we still need the 4th bit to differentiate between shift-right-logical and shift-right-arithmetic. This turns out to be doable, since all the shift instructions only need a 5-bit immediate value (we're only operating on 32 bit values, so the maximum shift is 2^5 = 32), and we can use the instruction's bit-2 as before.\"]}],[\"$\",\"$Ld\",null,{\"children\":[\"So for R-type, the RHS comes from the register file, and for I-type, the RHS comes from the immediate value. Therefore we need to select between these two. To do that, we use a \",[\"$\",\"em\",null,{\"children\":\"mux\"}],\" (multiplexer) component. This particular version is a 2-input, 32-bit mux, meaning it can select between two inputs, and output one of them, operating on the 32 values in concert. To select between 2 inputs, we only need a single bit.\"]}],[\"$\",\"div\",null,{\"className\":\"h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center\",\"children\":\"Mux (multiplexer) with 2 inputs, driven by a selector bit\"}],[\"$\",\"$Ld\",null,{\"children\":\"Now we can use this mux to select between the two inputs to the ALU. The instruction decoder will tell the mux whether to select the immediate value, or the register value.\"}],[\"$\",\"div\",null,{\"className\":\"h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center\",\"children\":\"Ins-decode selecting between I-type \u0026 R-type instructions\"}],[\"$\",\"$Ld\",null,{\"children\":\"This program can now load several values into registers using the addi instruction, and then use the R-type instructions to operate on them to produce a new value. Great, we're making progress.\"}]]}],[\"$\",\"$Lc\",null,{\"title\":\"B-type (branching) instructions\",\"children\":[[\"$\",\"$Ld\",null,{\"children\":\"The next instruction type we'll support is the B-type (branching) instruction. This is the first time we'll be making the PC register change to something other than PC + 4. This instruction forms the basis of things like if/else statements and for-loops. The instruction is a bit like the I-type instruction: it contains two register values and an immediate. However, the 2 registers represent two values to compare (i.e. reads), and the immediate is used as an address offset. Here's the breakdown:\"}],[\"$\",\"div\",null,{\"className\":\"mx-8 my-4 self-center bg-slate-200 py-2 px-4\",\"children\":[[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"beq  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"i\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-purple-600\",\"children\":\"iiiiii\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-black font-bold\",\"children\":\"000\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-purple-600\",\"children\":\"iiiiii\"}],[\"$\",\"span\",\"6\",{\"className\":\"text-purple-600\",\"children\":\"i\"}],[\"$\",\"span\",\"7\",{\"className\":\"text-red-600 font-bold\",\"children\":\"1100011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"bne  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"i\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-purple-600\",\"children\":\"iiiiii\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-black font-bold\",\"children\":\"001\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-purple-600\",\"children\":\"iiiiii\"}],[\"$\",\"span\",\"6\",{\"className\":\"text-purple-600\",\"children\":\"i\"}],[\"$\",\"span\",\"7\",{\"className\":\"text-red-600 font-bold\",\"children\":\"1100011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"blt  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"i\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-purple-600\",\"children\":\"iiiiii\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-black font-bold\",\"children\":\"100\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-purple-600\",\"children\":\"iiiiii\"}],[\"$\",\"span\",\"6\",{\"className\":\"text-purple-600\",\"children\":\"i\"}],[\"$\",\"span\",\"7\",{\"className\":\"text-red-600 font-bold\",\"children\":\"1100011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"bge  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"i\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-purple-600\",\"children\":\"iiiiii\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-black font-bold\",\"children\":\"101\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-purple-600\",\"children\":\"iiiiii\"}],[\"$\",\"span\",\"6\",{\"className\":\"text-purple-600\",\"children\":\"i\"}],[\"$\",\"span\",\"7\",{\"className\":\"text-red-600 font-bold\",\"children\":\"1100011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"bltu \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"i\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-purple-600\",\"children\":\"iiiiii\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-black font-bold\",\"children\":\"110\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-purple-600\",\"children\":\"iiiiii\"}],[\"$\",\"span\",\"6\",{\"className\":\"text-purple-600\",\"children\":\"i\"}],[\"$\",\"span\",\"7\",{\"className\":\"text-red-600 font-bold\",\"children\":\"1100011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"bgeu \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"i\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-purple-600\",\"children\":\"iiiiii\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-black font-bold\",\"children\":\"111\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-purple-600\",\"children\":\"iiiiii\"}],[\"$\",\"span\",\"6\",{\"className\":\"text-purple-600\",\"children\":\"i\"}],[\"$\",\"span\",\"7\",{\"className\":\"text-red-600 font-bold\",\"children\":\"1100011\"}]]}]]}]]}],[\"$\",\"$Ld\",null,{\"children\":\"We pass the two register values to the ALU, and perform a comparison on them. There are a few different comparison types, and each of them produces a 1-bit value: \\\"Is the condition met?\\\". We then use this 1-bit value to choose whether we want to jump or not.\"}],[\"$\",\"$Ld\",null,{\"children\":[\"The instruction decoder is already sending the ALU a \",[\"$\",\"em\",null,{\"children\":\"branch\"}],\" bit, which tells it to output a 1-bit value, and now we need to wire that output value to a mux. That mux can then select between the \",[\"$\",\"code\",null,{\"children\":\"PC + 4\"}],\" value, and the \",[\"$\",\"code\",null,{\"children\":\"PC + offset\"}],\" value. Since they're both offsets, we can select between \",[\"$\",\"code\",null,{\"children\":\"4\"}],\" \u0026 \",[\"$\",\"code\",null,{\"children\":\"offset\"}],\", where the offset comes from the instruction decoder.\"]}],[\"$\",\"div\",null,{\"className\":\"h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center\",\"children\":\"Ins-decode with branching\"}],[\"$\",\"$Ld\",null,{\"children\":\"Now we can hop around our program, and the path we take depends on the values in the registers. Step through a few of the programs to see them in action.\"}]]}],[\"$\",\"$Lc\",null,{\"title\":\"J-type (jump) instructions\",\"children\":[[\"$\",\"$Ld\",null,{\"children\":\"The next important instruction type is the J-type (jump) instruction. These are called \\\"unconditional\\\" jumps, because they always jump, rather than only jumping if a condition is met. There are a couple of different types of jump instructions:\"}],[\"$\",\"div\",null,{\"className\":\"mx-8 my-4 self-center bg-slate-200 py-2 px-4\",\"children\":[[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"jal  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"i\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiii\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-purple-600\",\"children\":\"i\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiii\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"1101111\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"jalr \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-black font-bold\",\"children\":\"000\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-red-600 font-bold\",\"children\":\"1100111\"}]]}]]}]]}],[\"$\",\"$Ld\",null,{\"children\":[\"These two, \",[\"$\",\"$L10\",null,{\"children\":\"jal\"}],\" (jump \u0026 link) and \",[\"$\",\"$L10\",null,{\"children\":\"jalr\"}],\" (jump \u0026 link register), are fairly similar. They both jump to a new address (the jump part), and they both store the value \",[\"$\",\"code\",null,{\"children\":\"PC + 4\"}],\" in a register (the link part). The difference is that\",[\"$\",\"$L10\",null,{\"children\":\"jal\"}],\" calculates the new address as \",[\"$\",\"code\",null,{\"children\":\"PC + 20-bit-imm\"}],\", and \",[\"$\",\"$L10\",null,{\"children\":\"jalr\"}],\" calculates it as \",[\"$\",\"code\",null,{\"children\":\"reg[rs1] + 12-bit-imm\"}],\".\"]}],[\"$\",\"$Ld\",null,{\"children\":\"In order to implement these instructions, we'll use the ALU to calculate the new address. For the jal instruction, we'll need to include a mux to change between taking the LHS value from either the PC or the register file (The inputs are already available for jalr). We'll add a control signal to this new mux as well.\"}],[\"$\",\"div\",null,{\"className\":\"h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center\",\"children\":\"Add PC mux wires\"}],[\"$\",\"$Ld\",null,{\"children\":[\"To handle the ALU results, we need to add a couple more mux's. Normally, \",[\"$\",\"code\",null,{\"children\":\"PC + [offset]\"}],\" goes back to PC, and ALU output goes to the register file. But for our jump instructions, we do the opposite: \",[\"$\",\"code\",null,{\"children\":\"PC + [offset]\"}],\" goes to the register file, and ALU output goes to PC. To do this, we can use a couple of mux's to select the correct source. This can be controlled by a single signal from the instruction decoder.\"]}],[\"$\",\"div\",null,{\"className\":\"h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center\",\"children\":\"Add result switching\"}],[\"$\",\"$Ld\",null,{\"children\":[\"These instructions can seem a bit odd at first, but they're rather powerful. Their basic use is to call into and return from functions. How we do this is: executa a \",[\"$\",\"code\",null,{\"children\":\"jal\"}],\" instruction with it's imm value set to an offset that is the start of the function, and set the dest register of \",[\"$\",\"code\",null,{\"children\":\"PC + 4\"}],\" to be the \",[\"$\",\"code\",null,{\"children\":\"ra\"}],\", or \\\"return address\\\" register (index = 1). The PC then starts executing the instructions. When we want to return to the calling code, we simply execute \",[\"$\",\"code\",null,{\"children\":\"jalr 0, ra, 0\"}],\", which jumps to the address stored in \",[\"$\",\"code\",null,{\"children\":\"ra\"}],\". Since \",[\"$\",\"code\",null,{\"children\":\"ra\"}],\"contained \",[\"$\",\"code\",null,{\"children\":\"PC + 4\"}],\" when we first jumped, the return address is the instruction immediately after the initial \",[\"$\",\"code\",null,{\"children\":\"jal\"}],\" instruction.\"]}]]}],[\"$\",\"$Lc\",null,{\"title\":\"Upper-immediate instructions\",\"children\":[[\"$\",\"$Ld\",null,{\"children\":[\"So far, we've only been able to load 12-bit values immediate values into registers. Typically this is done with \",[\"$\",\"code\",null,{\"children\":\"addi rd, 0, imm\"}],\", i.e. adding 0 to the immediate value. But what if we want to load a 32-bit value? We could do several addi's \u0026 shifts, but RISCV provides instructions to set the remaining upper 20 bits:\"]}],[\"$\",\"div\",null,{\"className\":\"mx-8 my-4 self-center bg-slate-200 py-2 px-4\",\"children\":[[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"lui  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiiiiiiiiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0110111\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"auipc\"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiiiiiiiiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0010111\"}]]}]]}]]}],[\"$\",\"$Ld\",null,{\"children\":[\"The first one, \",[\"$\",\"$L10\",null,{\"children\":\"lui\"}],\" (load upper immediate), sets the upper 20 bits of a register to the immediate value provided. We can do this simply by setting the LHS to 0, and the RHS to the immediate value. Since these wires are 32-bits in width, the mapping to the upper bits happens entirely in INS-decode.\"]}],[\"$\",\"$Ld\",null,{\"children\":[\"The second one, \",[\"$\",\"$L10\",null,{\"children\":\"auipc\"}],\" (add upper immediate to PC), is essentially the same, except the LHS is set to the PC. Luckily, we don't need any changes, as we already have the mux used to select between PC \u0026 register file for the LHS.\"]}]]}],[\"$\",\"$Lc\",null,{\"title\":\"Load/Store instructions\",\"children\":[[\"$\",\"$Ld\",null,{\"children\":\"Right now, our CPU can't do much. It can load values into registers, operate on them, and jump around the code. The next major thing is to be able to read \u0026 write to memory. This is actually quite powerful, as addresses don't necessarily need to map to physical memory, but can instead control external devices.\"}],[\"$\",\"$Ld\",null,{\"children\":\"To access memory, RISCV provides a couple of types of instruction: load \u0026 store.\"}],[\"$\",\"ul\",null,{\"className\":\"self-center my-4\",\"children\":[[\"$\",\"li\",null,{\"children\":[[\"$\",\"b\",null,{\"children\":\"Load:\"}],\" memory@address --\u003e register\"]}],[\"$\",\"li\",null,{\"children\":[[\"$\",\"b\",null,{\"children\":\"Store:\"}],\" register --\u003e memory@address\"]}]]}],[\"$\",\"$Ld\",null,{\"children\":\"So to do any computations on data, we first need to load it into a register from memory, then operate on it, before storing the result back into memory. The RISVC instructions for this are as follows:\"}],[\"$\",\"div\",null,{\"className\":\"mx-8 my-4 self-center bg-slate-200 py-2 px-4\",\"children\":[[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"lb   \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-black font-bold\",\"children\":\"000\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0000011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"lh   \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-black font-bold\",\"children\":\"001\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0000011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"lw   \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-black font-bold\",\"children\":\"010\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0000011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"lbu  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-black font-bold\",\"children\":\"100\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0000011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"lhu  \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-yellow-600\",\"children\":\"rd\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiiiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-black font-bold\",\"children\":\"101\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-yellow-600\",\"children\":\"ddddd\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0000011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"sb   \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"000\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-purple-600\",\"children\":\"iiiii\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0100011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"sh   \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"001\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-purple-600\",\"children\":\"iiiii\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0100011\"}]]}]]}],[\"$\",\"div\",null,{\"className\":\"flex font-mono\",\"children\":[[\"$\",\"div\",null,{\"className\":\"w-[10rem]\",\"children\":[[\"$\",\"span\",null,{\"className\":\"pr-1\",\"children\":\"sw   \"}],[[\"$\",\"span\",\"0\",{\"className\":\"px-1 text-green-600\",\"children\":\"rs1\"}],[\"$\",\"span\",\"1\",{\"className\":\"px-1 text-blue-600\",\"children\":\"rs2\"}],[\"$\",\"span\",\"2\",{\"className\":\"px-1 text-purple-600\",\"children\":\"imm\"}]]]}],[\"$\",\"span\",null,{\"className\":\"ml-4\",\"children\":[[\"$\",\"span\",\"0\",{\"className\":\"text-purple-600\",\"children\":\"iiiiiii\"}],[\"$\",\"span\",\"1\",{\"className\":\"text-blue-600\",\"children\":\"bbbbb\"}],[\"$\",\"span\",\"2\",{\"className\":\"text-green-600\",\"children\":\"aaaaa\"}],[\"$\",\"span\",\"3\",{\"className\":\"text-black font-bold\",\"children\":\"010\"}],[\"$\",\"span\",\"4\",{\"className\":\"text-purple-600\",\"children\":\"iiiii\"}],[\"$\",\"span\",\"5\",{\"className\":\"text-red-600 font-bold\",\"children\":\"0100011\"}]]}]]}]]}],[\"$\",\"$Ld\",null,{\"children\":\"There are a few different types of load \u0026 store instructions. The main breakdown is that there are 3 different sizes of data that can be loaded/stored: 8-bit (b; \\\"byte\\\"), 16-bit (h; \\\"half-word\\\"), and 32-bit (w; \\\"word\\\"). The byte \u0026 half-word sizes also have unsigned versions, as for the other ones, we sign-extend the value to 32-bits.\"}],[\"$\",\"$Ld\",null,{\"children\":\"In all cases, the memory address is calculated as (reg[rs1] + imm). For our CPU, we won't use the ALU for this addition, but instead include an adder in the load/store component. We'll feed in the LHS value (reg[rs1]), into the load/store. We also feed reg[rs2] into the load/store for stores. Finally, for loads, we send the result to the registers in the same manner as the ALU results.\"}],[\"$\",\"$Ld\",null,{\"children\":\"Let's take a look at the RAM (memory) component that we'll be interfacing with. It's a simple component that takes an address, some control lines, and a bi-directional data line. The data line is used for both reads \u0026 writes, so that in any given cycle, it can either read or write the provided address. The choice of reading or writing (or neither) is controlled by the control lines. Finally, writing can be done in either 8-bit, 16-bit, or 32-bit chunks, also controlled by the control lines.\"}],[\"$\",\"div\",null,{\"className\":\"h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center\",\"children\":\"RAM control\"}],[\"$\",\"$Ld\",null,{\"children\":\"To hook this RAM to our CPU, we add our load/store component and wire it up to the address/data/ctrl bus, as well as the CPU internals. We can now execute our load \u0026 store instructions to read \u0026 write to the memory.\"}],[\"$\",\"div\",null,{\"className\":\"h-[10rem] w-[20rem] bg-slate-300 p-8 my-4 self-center\",\"children\":\"RAM \u0026 load/store connected\"}],[\"$\",\"$Ld\",null,{\"children\":[\"This enables us to write programs that can access memory, and therefore do useful things. In our setup here, the address 0x0 refers to the first 32-bit value in RAM and 0x4 refers to the second 32-bit value in RAM. This isn't that great, since our ROM \",[\"$\",\"em\",null,{\"children\":\"also\"}],\" has its first 32-bit value at address 0x0 (where the PC is initialized to). Generally when setting up a system like this, we want non-overlapping address spaces for our different regions of memory, and compilers will typically complain if this is not the case.\"]}]]}]]}],null],\"segment\":\"__PAGE__\"},\"styles\":[[\"$\",\"link\",\"0\",{\"rel\":\"stylesheet\",\"href\":\"/llm-viz/_next/static/css/8ac2c1261f4ff59a.css\",\"precedence\":\"next\"}]]}],\"segment\":\"01-riscv-basic\"},\"styles\":[]}],[\"$\",\"div\",null,{\"id\":\"portal-container\"}]],null],\"segment\":\"guide\"},\"styles\":[]}],\"segment\":\"cpu\"},\"styles\":[]}],\"params\":{}}],null]}]]\n"])</script><script>self.__next_f.push([1,"5:[[\"$\",\"meta\",\"0\",{\"charSet\":\"utf-8\"}],[\"$\",\"title\",\"1\",{\"children\":\"RISC-V Minimal Computer - CPU Guide\"}],[\"$\",\"meta\",\"2\",{\"name\":\"description\",\"content\":\"Basics of RISC-V CPU model\"}],[\"$\",\"meta\",\"3\",{\"name\":\"viewport\",\"content\":\"width=device-width, initial-scale=1\"}],[\"$\",\"link\",\"4\",{\"rel\":\"icon\",\"href\":\"/llm-viz/icon.png?9d3d9b98e68d2d0d\",\"type\":\"image/png\",\"sizes\":\"16x16\"}]]\na:null\n"])</script></body></html>