<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'simple_vec_dot_product_terminate.o'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:18:01.246+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'simple_vec_dot_product_rtw.mk'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:17:59.885+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'simple_vec_dot_product_ref.rsp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:17:59.881+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'simple_vec_dot_product_initialize.o'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:17:59.874+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'simple_vec_dot_product.o'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:17:58.534+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'simple_vec_dot_product.a'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:17:57.203+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'rtw_proj.tmw'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:17:57.201+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'codeInfo.mat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:17:57.196+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'buildInfo.mat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:17:57.194+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-51] Part 'xc6vlx240tff1156-1' is only supported by ISE. Option '-tool vivado' is ignored." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:17:57.190+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] This current release of Vivado HLS is the last one supporting the following device families including any of their associated derivatives: Virtex-6, Virtex-5, Virtex-4, Spartan-6 and Spartan-3. These families will still be supported in the future but will require this current version of Vivado HLS or a previous one." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:17:57.187+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] This current release of Vivado HLS is the last one supporting the following device families including any of their associated derivatives: Virtex-6, Virtex-5, Virtex-4, Spartan-6 and Spartan-3. These families will still be supported in the future but will require this current version of Vivado HLS or a previous one." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:17:57.184+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [HLS 200-40] This current release of Vivado HLS is the last one supporting the following device families including any of their associated derivatives: Virtex-6, Virtex-5, Virtex-4, Spartan-6 and Spartan-3. These families will still be supported in the future but will require this current version of Vivado HLS or a previous one." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-20T09:44:22.887+0530" type="Warning"/>
        <logs message="# ** Warning: AESL_automem_out_r.vhd(46): (vcom-1236) Shared variables must be of a protected type.&#xA;# End time: 09:43:55 on Feb 20,2018, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 1&#xA;# vsim -c -do &quot;cosim.modelsim.scr&quot; &#xA;# Start time: 09:43:55 on Feb 20,2018&#xA;# Loading std.standard&#xA;# Loading std.textio(body)&#xA;# Loading ieee.std_logic_1164(body)&#xA;# Loading ieee.std_logic_arith(body)&#xA;# Loading ieee.std_logic_unsigned(body)&#xA;# Loading ieee.numeric_std(body)&#xA;# Loading ieee.std_logic_textio(body)&#xA;# Loading work.apatb_simple_vec_dot_product_top(behav)&#xA;# Loading work.simple_vec_dot_product(behav)&#xA;# Loading work.simple_vec_dot_product_mul_32s_32s_64_6(arch)&#xA;# Loading work.simple_vec_dot_product_mul_32s_32s_64_6_mulns_0(behav)&#xA;# Loading work.aesl_automem_a(behav)&#xA;# Loading work.aesl_automem_b(behav)&#xA;# Loading work.aesl_automem_out_r(behav)&#xA;# ** Note: (vsim-8900) Creating design debug database vsim.dbg.&#xA;# It appears vopt was not run with -debugdb option on this design.&#xA;# Advanced Causality and Schematic debug features will not be available.&#xA;# Variable Constant Generic SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile&#xA;# 1&#xA;# 1&#xA;# ** Note: simulation done!&#xA;#    Time: 515 ns  Iteration: 1  Instance: /apatb_simple_vec_dot_product_top&#xA;# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;#    Time: 515 ns  Iteration: 1  Process: /apatb_simple_vec_dot_product_top/generate_sim_done_proc File: simple_vec_dot_product.autotb.vhd&#xA;# Break in Process generate_sim_done_proc at simple_vec_dot_product.autotb.vhd line 682&#xA;# End time: 09:43:56 on Feb 20,2018, Elapsed time: 0:00:01&#xA;# Errors: 0, Warnings: 0" projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-20T09:43:56.949+0530" type="Warning"/>
        <logs message="# ** Warning: simple_vec_dot_product.autotb.vhd(93): (vcom-1236) Shared variables must be of a protected type.&#xA;# End time: 09:43:55 on Feb 20,2018, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 6&#xA;# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014&#xA;# Start time: 09:43:55 on Feb 20,2018&#xA;# vcom -work work simple_vec_dot_product.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity simple_vec_dot_product&#xA;# -- Compiling architecture behav of simple_vec_dot_product&#xA;# End time: 09:43:55 on Feb 20,2018, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014&#xA;# Start time: 09:43:55 on Feb 20,2018&#xA;# vcom -work work AESL_automem_out_r.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_automem_out_r&#xA;# -- Compiling architecture behav of AESL_automem_out_r" projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-20T09:43:55.709+0530" type="Warning"/>
        <logs message="# ** Warning: simple_vec_dot_product.autotb.vhd(91): (vcom-1236) Shared variables must be of a protected type." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-20T09:43:55.612+0530" type="Warning"/>
        <logs message="# ** Warning: simple_vec_dot_product.autotb.vhd(90): (vcom-1236) Shared variables must be of a protected type." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-20T09:43:55.608+0530" type="Warning"/>
        <logs message="# ** Warning: simple_vec_dot_product.autotb.vhd(89): (vcom-1236) Shared variables must be of a protected type." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-20T09:43:55.604+0530" type="Warning"/>
        <logs message="# ** Warning: simple_vec_dot_product.autotb.vhd(88): (vcom-1236) Shared variables must be of a protected type." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-20T09:43:55.599+0530" type="Warning"/>
        <logs message="# ** Warning: simple_vec_dot_product.autotb.vhd(87): (vcom-1236) Shared variables must be of a protected type." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-20T09:43:55.595+0530" type="Warning"/>
        <logs message="# ** Warning: AESL_automem_a.vhd(46): (vcom-1236) Shared variables must be of a protected type.&#xA;# End time: 09:43:55 on Feb 20,2018, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 1&#xA;# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014&#xA;# Start time: 09:43:55 on Feb 20,2018&#xA;# vcom -work work simple_vec_dot_product.autotb.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity apatb_simple_vec_dot_product_top&#xA;# -- Compiling architecture behav of apatb_simple_vec_dot_product_top" projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-20T09:43:55.590+0530" type="Warning"/>
        <logs message="# ** Warning: AESL_automem_b.vhd(46): (vcom-1236) Shared variables must be of a protected type.&#xA;# End time: 09:43:55 on Feb 20,2018, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 1&#xA;# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014&#xA;# Start time: 09:43:55 on Feb 20,2018&#xA;# vcom -work work simple_vec_dot_product_mul_32s_32s_64_6.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity simple_vec_dot_product_mul_32s_32s_64_6_MulnS_0&#xA;# -- Compiling architecture behav of simple_vec_dot_product_mul_32s_32s_64_6_MulnS_0&#xA;# -- Compiling entity simple_vec_dot_product_mul_32s_32s_64_6&#xA;# -- Compiling architecture arch of simple_vec_dot_product_mul_32s_32s_64_6&#xA;# End time: 09:43:55 on Feb 20,2018, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014&#xA;# Start time: 09:43:55 on Feb 20,2018&#xA;# vcom -work work AESL_automem_a.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_automem_a&#xA;# -- Compiling architecture behav of AESL_automem_a" projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-20T09:43:55.528+0530" type="Warning"/>
        <logs message="# ** Warning: Copied /opt/quartus/modelsim_ase/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.&#xA;#          Updated modelsim.ini.&#xA;# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014&#xA;# Start time: 09:43:54 on Feb 20,2018&#xA;# vcom -work work AESL_sim_pkg.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling package AESL_sim_components&#xA;# -- Compiling package body AESL_sim_components&#xA;# -- Loading package AESL_sim_components&#xA;# End time: 09:43:55 on Feb 20,2018, Elapsed time: 0:00:01&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014&#xA;# Start time: 09:43:55 on Feb 20,2018&#xA;# vcom -work work AESL_automem_b.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_automem_b&#xA;# -- Compiling architecture behav of AESL_automem_b" projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-20T09:43:55.387+0530" type="Warning"/>
        <logs message="WARNING: There is no IP libs for this version of ModelSim. If you may use cosim with IP, please make sure the IP libs have been pre-compiled.&#xA;# Model Technology ModelSim LE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014&#xA;# vmap -modelsim_quiet work work &#xA;# Copying /opt/quartus/modelsim_ase/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini&#xA;# Modifying modelsim.ini" projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-20T09:43:54.898+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] This current release of Vivado HLS is the last one supporting the following device families including any of their associated derivatives: Virtex-6, Virtex-5, Virtex-4, Spartan-6 and Spartan-3. These families will still be supported in the future but will require this current version of Vivado HLS or a previous one." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-20T09:43:43.938+0530" type="Warning"/>
        <logs message="# ** Warning: AESL_automem_out_r.vhd(46): (vcom-1236) Shared variables must be of a protected type.&#xA;# End time: 11:19:10 on Feb 19,2018, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 1&#xA;# vsim -c -do &quot;cosim.modelsim.scr&quot; &#xA;# Start time: 11:19:10 on Feb 19,2018&#xA;# Loading std.standard&#xA;# Loading std.textio(body)&#xA;# Loading ieee.std_logic_1164(body)&#xA;# Loading ieee.std_logic_arith(body)&#xA;# Loading ieee.std_logic_unsigned(body)&#xA;# Loading ieee.numeric_std(body)&#xA;# Loading ieee.std_logic_textio(body)&#xA;# Loading work.apatb_simple_vec_dot_product_top(behav)&#xA;# Loading work.simple_vec_dot_product(behav)&#xA;# Loading work.simple_vec_dot_product_mul_32s_32s_64_6(arch)&#xA;# Loading work.simple_vec_dot_product_mul_32s_32s_64_6_mulns_0(behav)&#xA;# Loading work.aesl_automem_a(behav)&#xA;# Loading work.aesl_automem_b(behav)&#xA;# Loading work.aesl_automem_out_r(behav)&#xA;# 1&#xA;# 1&#xA;# ** Note: simulation done!&#xA;#    Time: 515 ns  Iteration: 1  Instance: /apatb_simple_vec_dot_product_top&#xA;# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;#    Time: 515 ns  Iteration: 1  Process: /apatb_simple_vec_dot_product_top/generate_sim_done_proc File: simple_vec_dot_product.autotb.vhd&#xA;# Break in Process generate_sim_done_proc at simple_vec_dot_product.autotb.vhd line 682&#xA;# End time: 11:19:11 on Feb 19,2018, Elapsed time: 0:00:01&#xA;# Errors: 0, Warnings: 0" projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:19:11.826+0530" type="Warning"/>
        <logs message="# ** Warning: simple_vec_dot_product.autotb.vhd(93): (vcom-1236) Shared variables must be of a protected type.&#xA;# End time: 11:19:10 on Feb 19,2018, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 6&#xA;# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014&#xA;# Start time: 11:19:10 on Feb 19,2018&#xA;# vcom -work work simple_vec_dot_product.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity simple_vec_dot_product&#xA;# -- Compiling architecture behav of simple_vec_dot_product&#xA;# End time: 11:19:10 on Feb 19,2018, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014&#xA;# Start time: 11:19:10 on Feb 19,2018&#xA;# vcom -work work AESL_automem_out_r.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_automem_out_r&#xA;# -- Compiling architecture behav of AESL_automem_out_r" projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:19:10.566+0530" type="Warning"/>
        <logs message="# ** Warning: simple_vec_dot_product.autotb.vhd(91): (vcom-1236) Shared variables must be of a protected type." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:19:10.433+0530" type="Warning"/>
        <logs message="# ** Warning: simple_vec_dot_product.autotb.vhd(90): (vcom-1236) Shared variables must be of a protected type." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:19:10.429+0530" type="Warning"/>
        <logs message="# ** Warning: simple_vec_dot_product.autotb.vhd(89): (vcom-1236) Shared variables must be of a protected type." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:19:10.426+0530" type="Warning"/>
        <logs message="# ** Warning: simple_vec_dot_product.autotb.vhd(88): (vcom-1236) Shared variables must be of a protected type." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:19:10.422+0530" type="Warning"/>
        <logs message="# ** Warning: simple_vec_dot_product.autotb.vhd(87): (vcom-1236) Shared variables must be of a protected type." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:19:10.419+0530" type="Warning"/>
        <logs message="# ** Warning: AESL_automem_a.vhd(46): (vcom-1236) Shared variables must be of a protected type.&#xA;# End time: 11:19:10 on Feb 19,2018, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 1&#xA;# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014&#xA;# Start time: 11:19:10 on Feb 19,2018&#xA;# vcom -work work simple_vec_dot_product.autotb.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity apatb_simple_vec_dot_product_top&#xA;# -- Compiling architecture behav of apatb_simple_vec_dot_product_top" projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:19:10.416+0530" type="Warning"/>
        <logs message="# ** Warning: AESL_automem_b.vhd(46): (vcom-1236) Shared variables must be of a protected type.&#xA;# End time: 11:19:10 on Feb 19,2018, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 1&#xA;# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014&#xA;# Start time: 11:19:10 on Feb 19,2018&#xA;# vcom -work work simple_vec_dot_product_mul_32s_32s_64_6.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity simple_vec_dot_product_mul_32s_32s_64_6_MulnS_0&#xA;# -- Compiling architecture behav of simple_vec_dot_product_mul_32s_32s_64_6_MulnS_0&#xA;# -- Compiling entity simple_vec_dot_product_mul_32s_32s_64_6&#xA;# -- Compiling architecture arch of simple_vec_dot_product_mul_32s_32s_64_6&#xA;# End time: 11:19:10 on Feb 19,2018, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014&#xA;# Start time: 11:19:10 on Feb 19,2018&#xA;# vcom -work work AESL_automem_a.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_automem_a&#xA;# -- Compiling architecture behav of AESL_automem_a" projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:19:10.359+0530" type="Warning"/>
        <logs message="# ** Warning: Copied /opt/quartus/modelsim_ase/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.&#xA;#          Updated modelsim.ini.&#xA;# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014&#xA;# Start time: 11:19:10 on Feb 19,2018&#xA;# vcom -work work AESL_sim_pkg.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling package AESL_sim_components&#xA;# -- Compiling package body AESL_sim_components&#xA;# -- Loading package AESL_sim_components&#xA;# End time: 11:19:10 on Feb 19,2018, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014&#xA;# Start time: 11:19:10 on Feb 19,2018&#xA;# vcom -work work AESL_automem_b.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_automem_b&#xA;# -- Compiling architecture behav of AESL_automem_b" projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:19:10.255+0530" type="Warning"/>
        <logs message="WARNING: There is no IP libs for this version of ModelSim. If you may use cosim with IP, please make sure the IP libs have been pre-compiled.&#xA;# Model Technology ModelSim LE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014&#xA;# vmap -modelsim_quiet work work &#xA;# Copying /opt/quartus/modelsim_ase/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini&#xA;# Modifying modelsim.ini" projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:19:10.041+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] This current release of Vivado HLS is the last one supporting the following device families including any of their associated derivatives: Virtex-6, Virtex-5, Virtex-4, Spartan-6 and Spartan-3. These families will still be supported in the future but will require this current version of Vivado HLS or a previous one." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:19:00.642+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="CRITICAL WARNING: [IMPL 213-29] Design targeted for 'virtex6' cannot be exported in IP-XACT.&#xA;command 'ap_source' returned error code&#xA;    while executing&#xA;&quot;source /home/vipinsoni/MTP/my_vivado_folder/simple_vec_dot_product/simple_vec_dot_product_vivado/solution1/export.tcl&quot;&#xA;    invoked from within&#xA;&quot;hls::main /home/vipinsoni/MTP/my_vivado_folder/simple_vec_dot_product/simple_vec_dot_product_vivado/solution1/export.tcl&quot;&#xA;    (&quot;uplevel&quot; body line 1)&#xA;    invoked from within&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xA;    invoked from within&#xA;&quot;hls_proc $argv&quot;&#xA;" projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:18:18.762+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] This current release of Vivado HLS is the last one supporting the following device families including any of their associated derivatives: Virtex-6, Virtex-5, Virtex-4, Spartan-6 and Spartan-3. These families will still be supported in the future but will require this current version of Vivado HLS or a previous one." projectName="simple_vec_dot_product_vivado" solutionName="solution1" date="2018-02-19T11:18:18.541+0530" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
