# Thermal Foldback Power Limiter Bugfix

## Task Contract

The supplied Verilog-A system violates its public circuit contract. Repair the
complete editable bundle.

## Public Verilog-A Interface

Preserve this exact artifact and module interface:

- Artifact `thermal_foldback_power_limiter_top.va`:
  - Module `thermal_foldback_power_limiter_top` (entry)
    - position 0: `power_cmd` (inout, electrical)
    - position 1: `temp_sense` (inout, electrical)
    - position 2: `clk` (inout, electrical)
    - position 3: `rst` (inout, electrical)
    - position 4: `enable` (inout, electrical)
    - position 5: `limited_cmd` (inout, electrical)
    - position 6: `foldback_metric` (inout, electrical)
    - position 7: `thermal_ok` (inout, electrical)
- Artifact `foldback_controller.va`:
  - Module `foldback_controller` (required_submodule)
    - position 0: `temp_sense` (inout, electrical)
    - position 1: `clk` (inout, electrical)
    - position 2: `rst` (inout, electrical)
    - position 3: `enable` (inout, electrical)
    - position 4: `foldback_factor` (inout, electrical)
    - position 5: `foldback_metric` (inout, electrical)
    - position 6: `thermal_ok` (inout, electrical)
- Artifact `command_limiter.va`:
  - Module `command_limiter` (required_submodule)
    - position 0: `power_cmd` (inout, electrical)
    - position 1: `rst` (inout, electrical)
    - position 2: `enable` (inout, electrical)
    - position 3: `foldback_factor` (inout, electrical)
    - position 4: `limited_cmd` (inout, electrical)

## Public Parameter Contract

- `thermal_foldback_power_limiter_top.vdd` defaults to `0.9`; valid range: finite; overrides vdd.
- `thermal_foldback_power_limiter_top.vss` defaults to `0.0`; valid range: finite; overrides vss.
- `thermal_foldback_power_limiter_top.vcm` defaults to `0.45`; valid range: finite; overrides vcm.
- `thermal_foldback_power_limiter_top.vth` defaults to `0.45`; valid range: finite; overrides vth.
- `thermal_foldback_power_limiter_top.tr` defaults to `200p from (0:inf)`; valid range: finite; overrides tr.
- `thermal_foldback_power_limiter_top.temp_trip` defaults to `0.65`; valid range: finite; overrides temp_trip.
- `foldback_controller.vdd` defaults to `0.9`; valid range: finite; overrides vdd.
- `foldback_controller.vss` defaults to `0.0`; valid range: finite; overrides vss.
- `foldback_controller.vth` defaults to `0.45`; valid range: finite; overrides vth.
- `foldback_controller.tr` defaults to `200p from (0:inf)`; valid range: finite; overrides tr.
- `foldback_controller.temp_trip` defaults to `0.65`; valid range: finite; overrides temp_trip.
- `foldback_controller.temp_full` defaults to `0.85`; valid range: finite; overrides temp_full.
- `command_limiter.vdd` defaults to `0.9`; valid range: finite; overrides vdd.
- `command_limiter.vss` defaults to `0.0`; valid range: finite; overrides vss.
- `command_limiter.vth` defaults to `0.45`; valid range: finite; overrides vth.
- `command_limiter.tr` defaults to `200p from (0:inf)`; valid range: finite; overrides tr.


## Required Behavior

The repaired bundle must satisfy every public property:

- `P_ON_RESET_OR_WHEN_DISABLED_CLEAR`: restore: On reset or when disabled, clear limited command, foldback metric, and status. Required traces: `time`, `power_cmd`, `temp_sense`, `clk`, `rst`, `enable`, `limited_cmd`, `foldback_metric`, `thermal_ok`.
- `P_ON_EACH_ENABLED_RISING_CLK_EDGE`: restore: On each enabled rising `clk` edge, compare `temp_sense` against the foldback threshold. Required traces: `time`, `power_cmd`, `temp_sense`, `clk`, `rst`, `enable`, `limited_cmd`, `foldback_metric`, `thermal_ok`.
- `P_PASS_POWER_CMD_THROUGH_WHILE_TEMPERATURE`: restore: Pass `power_cmd` through while temperature is below threshold. Required traces: `time`, `power_cmd`, `temp_sense`, `clk`, `rst`, `enable`, `limited_cmd`, `foldback_metric`, `thermal_ok`.
- `P_REDUCE_LIMITED_CMD_AS_TEMPERATURE_RISES`: restore: Reduce `limited_cmd` as temperature rises above threshold and expose the reduction on `foldback_metric`. Required traces: `time`, `power_cmd`, `temp_sense`, `clk`, `rst`, `enable`, `limited_cmd`, `foldback_metric`, `thermal_ok`.
- `P_ASSERT_THERMAL_OK_ONLY_WHEN_NO`: restore: Assert `thermal_ok` only when no foldback reduction is active. Required traces: `time`, `power_cmd`, `temp_sense`, `clk`, `rst`, `enable`, `limited_cmd`, `foldback_metric`, `thermal_ok`.


The following canonical public behavior is normative for this derived form:

- On reset or when disabled, clear limited command, foldback metric, and status.
- On each enabled rising `clk` edge, compare `temp_sense` against the foldback threshold.
- Pass `power_cmd` through while temperature is below threshold.
- Reduce `limited_cmd` as temperature rises above threshold and expose the reduction on `foldback_metric`.
- Assert `thermal_ok` only when no foldback reduction is active.
- Use only voltage-domain behavioral state and voltage contributions on public electrical outputs.
- Do not expose pass/fail flags; expose only the public observable metrics named in the interface.


## Modeling Constraints

- Use deterministic voltage-domain behavioral Verilog-A.
- Do not hard-code validation stimulus, stop times, sample windows, gold internals, or simulator side channels.
- Preserve the exact file set, module graph, ports, parameters, and public traces.
- Do not add debug outputs, validation state, side channels, or stimulus-specific fixes.

## Output Contract

Return the repaired bundle with exactly these paths: `thermal_foldback_power_limiter_top.va`, `foldback_controller.va`, `command_limiter.va`.
Every supplied `.va` file is editable; do not add or omit files.
