# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vlog -reportprogress 300 -work work /home/miguel/alemanmig_git/Verification-/FSM-Project/rtl/fsm.sv
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 09:10:34 on Oct 16,2025
# vlog -reportprogress 300 -work work /home/miguel/alemanmig_git/Verification-/FSM-Project/rtl/fsm.sv 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 09:10:34 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/miguel/alemanmig_git/Verification-/FSM-Project/rtl/fsm.sv
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 09:10:43 on Oct 16,2025
# vlog -reportprogress 300 -work work /home/miguel/alemanmig_git/Verification-/FSM-Project/rtl/fsm.sv 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 09:10:43 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/miguel/alemanmig_git/Verification-/FSM-Project/tb/tb.sv
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 09:10:56 on Oct 16,2025
# vlog -reportprogress 300 -work work /home/miguel/alemanmig_git/Verification-/FSM-Project/tb/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 09:10:56 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vsim -voptargs=+acc work.tb
# vsim -voptargs="+acc" work.tb 
# Start time: 09:11:19 on Oct 16,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "fsm(fast)".
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.fsm(fast)
add wave -position insertpoint  \
sim:/tb/dut/clk \
sim:/tb/dut/rst \
sim:/tb/dut/din \
sim:/tb/dut/dout \
sim:/tb/dut/state \
sim:/tb/dut/next_state
run -all
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: tb.state_encoding File: /home/miguel/alemanmig_git/Verification-/FSM-Project/tb/tb.sv Line: 43
# ** Error: Assertion error.
#    Time: 85 ns Started: 75 ns  Scope: tb.state_din_high File: /home/miguel/alemanmig_git/Verification-/FSM-Project/tb/tb.sv Line: 67
# ** Error: Assertion error.
#    Time: 85 ns Started: 75 ns  Scope: tb.state_din File: /home/miguel/alemanmig_git/Verification-/FSM-Project/tb/tb.sv Line: 97
# ** Note: $finish    : /home/miguel/alemanmig_git/Verification-/FSM-Project/tb/tb.sv(37)
#    Time: 180 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at /home/miguel/alemanmig_git/Verification-/FSM-Project/tb/tb.sv line 37
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/miguel/alemanmig_git/Verification-/FSM-Project/wave.do
quit -sim
# End time: 09:18:11 on Oct 16,2025, Elapsed time: 0:06:52
# Errors: 3, Warnings: 0
vsim do weve.do work.tb -voptargs=+acc -coverage
# vsim do weve.do work.tb -voptargs="+acc" -coverage 
# Start time: 09:20:19 on Oct 16,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'weve' at "weve".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 09:20:19 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Load canceled
restart -f
# No Design Loaded!
vsim do weve.do work.tb -voptargs=+acc -coverage
# vsim do weve.do work.tb -voptargs="+acc" -coverage 
# Start time: 09:21:53 on Oct 16,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'weve' at "weve".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 09:21:53 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -coverage work.tb
# vsim do weve.do work.tb -coverage 
# Start time: 09:22:05 on Oct 16,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'weve' at "weve".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 09:22:05 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.tb
# vsim do weve.do work.tb -voptargs="+acc" 
# Start time: 09:22:09 on Oct 16,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'weve' at "weve".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 09:22:09 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Load canceled
vsim -voptargs=+acc work.tb
# vsim do weve.do work.tb -voptargs="+acc" 
# Start time: 09:22:51 on Oct 16,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'weve' at "weve".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 09:22:51 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.tb -voptargs=+acc
# vsim work.tb -voptargs="+acc" 
# Start time: 09:23:23 on Oct 16,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.fsm(fast)
quit -sim
# End time: 09:23:41 on Oct 16,2025, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# Optimization canceled
vsim do work.tb
# vsim do do work.tb 
# Start time: 09:24:17 on Oct 16,2025
# ** Fatal: (vsim-3369) Top-level design unit 'do' specified more than once.
# FATAL ERROR while loading design
# Error loading design
# End time: 09:24:18 on Oct 16,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.tb
# vsim work.tb 
# Start time: 09:24:39 on Oct 16,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb(fast)
# OpenFile wave.do
