FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.2-2016 S063 (3833650) 1/3/2020}
"PAGE_NUMBER" = 1;
0"NC";
1"P2V5\g";
2"GND\g";
3"P3V3\g";
4"GND\g";
5"SDAA";
6"SCLB";
7"SDAB";
8"SCLA";
9"UN$1$RSMD0402$I7$B";
%"INPORT"
"1","(-1050,1850)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"TCA9803"
"1","(375,1800)","0","bris_cds_special","I10";
;
TYPE"TCA9803DGKR"
PACK_TYPE"MSOP"
$LOCATION"IC?"
CDS_LMAN_SYM_OUTLINE"-200,175,200,-150"
CDS_LIB"bris_cds_special";
"EN"9;
"VCCB"3;
"VCCA"1;
"SDAA"5;
"SDAB"7;
"SCLB"6;
"SCLA"8;
%"GND"
"1","(1100,1975)","0","cnpower","I11";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"4;
%"RSMD0402"
"2","(825,2150)","1","cnpassive","I12";
;
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
PACK_TYPE"1/16W"
TOL"1%"
VALUE"4.7K"
$LOCATION"R?"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"7;
"B <SIZE-1..0>\NAC"3;
%"RSMD0402"
"2","(950,2150)","1","cnpassive","I13";
;
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
PACK_TYPE"1/16W"
TOL"1%"
VALUE"4.7K"
$LOCATION"R?"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"6;
"B <SIZE-1..0>\NAC"3;
%"CAPCERSMDCL2"
"1","(1100,2150)","1","cnpassive","I14";
;
SIZE"1"
PACK_TYPE"0402"
VOLTAGE"16V"
VALUE"100NF_X7R"
$LOCATION"C?"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"
$PN"#"4;
"B <SIZE-1..0>\NAC"
$PN"#"3;
%"P3V3"
"1","(1100,2425)","0","cnpower","I15";
;
SIZE"1B"
BODY_TYPE"PLUMBING"
HDL_POWER"P3V3"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"3;
%"IOPORT"
"1","(1550,1900)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"INOUT"
VHDL_PORT"INOUT"7;
%"OUTPORT"
"1","(1525,1850)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"6;
%"IOPORT"
"1","(-1050,1900)","2","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"INOUT"
VHDL_PORT"INOUT"5;
%"GND"
"1","(-575,1975)","0","cnpower","I4";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"2;
%"CAPCERSMDCL2"
"1","(-575,2150)","1","cnpassive","I5";
;
SIZE"1"
PACK_TYPE"0402"
VOLTAGE"16V"
VALUE"100NF_X7R"
$LOCATION"C?"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"
$PN"#"2;
"B <SIZE-1..0>\NAC"
$PN"#"1;
%"P2V5"
"1","(-375,2450)","0","cnpower","I6";
;
SIZE"1B"
HDL_POWER"P2V5"
BODY_TYPE"PLUMBING"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"1;
%"RSMD0402"
"2","(-25,1750)","0","cnpassive","I7";
;
TOL"1%"
PACK_TYPE"1/16W"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
VALUE"0R0"
$LOCATION"R?"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"1;
"B <SIZE-1..0>\NAC"9;
%"RSMD0402"
"2","(-375,2150)","1","cnpassive","I8";
;
TOL"1%"
PACK_TYPE"1/16W"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
VALUE"4.7K"
$LOCATION"R?"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"5;
"B <SIZE-1..0>\NAC"1;
%"RSMD0402"
"2","(-250,2150)","1","cnpassive","I9";
;
TOL"1%"
PACK_TYPE"1/16W"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
VALUE"4.7K"
$LOCATION"R?"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"8;
"B <SIZE-1..0>\NAC"1;
END.
