// Seed: 3800099449
module module_0 #(
    parameter id_2 = 32'd55
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  output tri id_1;
  assign id_1 = -1;
  real [-1 : id_2] id_3[id_2  ?  -1 : id_2 : -1];
  ;
endmodule
module module_1 #(
    parameter id_28 = 32'd50,
    parameter id_45 = 32'd47
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9#(.id_10(id_11)),
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    _id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43
);
  output wire id_41;
  inout wire id_40;
  output wire id_39;
  output wire id_38;
  input wire id_37;
  inout wire id_36;
  inout wire id_35;
  output wire id_34;
  inout wire id_33;
  inout wire id_32;
  output wire id_31;
  output wire id_30;
  input wire id_29;
  inout wire _id_28;
  inout wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output logic [7:0] id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_16[-1^-1 :-1] = 1;
  assign id_14 = id_7;
  wire [-1 : 1] id_44;
  parameter id_45 = -1;
  wire id_46;
  module_0 modCall_1 (
      id_42,
      id_45
  );
  wire id_47;
  wire [id_45 : id_28] id_48;
endmodule
