
Reflexor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012b60  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003de0  08012d40  08012d40  00022d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016b20  08016b20  0003d4b8  2**0
                  CONTENTS
  4 .ARM          00000008  08016b20  08016b20  00026b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016b28  08016b28  0003d4b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016b28  08016b28  00026b28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016b2c  08016b2c  00026b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000186c  20000000  08016b30  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .uartDma_module_space 00000400  2000186c  0801839c  0003186c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000aee0  20001c70  0801879c  00031c70  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  2000cb50  0801879c  0003cb50  2**0
                  ALLOC
 12 .spiDma_module_space 00000200  2000d150  0801879c  0003d150  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 13 .etherCat_module_space 00000168  2000d350  0801899c  0003d350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 14 .ARM.attributes 00000030  00000000  00000000  0003d4b8  2**0
                  CONTENTS, READONLY
 15 .comment      00000043  00000000  00000000  0003d4e8  2**0
                  CONTENTS, READONLY
 16 .debug_info   0005a986  00000000  00000000  0003d52b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 0000b0fc  00000000  00000000  00097eb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loclists 00020100  00000000  00000000  000a2fad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 00003218  00000000  00000000  000c30b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_rnglists 00002aa1  00000000  00000000  000c62c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  00036a22  00000000  00000000  000c8d69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line   000571ba  00000000  00000000  000ff78b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_str    00124ecc  00000000  00000000  00156945  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_frame  000096e8  00000000  00000000  0027b814  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_line_str 000000a7  00000000  00000000  00284efc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001c70 	.word	0x20001c70
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012d28 	.word	0x08012d28

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001c74 	.word	0x20001c74
 800021c:	08012d28 	.word	0x08012d28

08000220 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000220:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000222:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000226:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002b0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800022a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800022e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000232:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000234:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000236:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000238:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800023a:	d332      	bcc.n	80002a2 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800023c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800023e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000240:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000242:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000244:	d314      	bcc.n	8000270 <_CheckCase2>

08000246 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000246:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000248:	19d0      	adds	r0, r2, r7
 800024a:	bf00      	nop

0800024c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800024c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000250:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000254:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000256:	d005      	beq.n	8000264 <_CSDone>
        LDRB     R3,[R1], #+1
 8000258:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800025c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000260:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000262:	d1f3      	bne.n	800024c <_LoopCopyStraight>

08000264 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000264:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000268:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800026a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800026c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800026e:	4770      	bx	lr

08000270 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000270:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000272:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000274:	d319      	bcc.n	80002aa <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000276:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000278:	1b12      	subs	r2, r2, r4

0800027a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800027e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000282:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000286:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000288:	d005      	beq.n	8000296 <_No2ChunkNeeded>

0800028a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800028a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800028e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000292:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000294:	d1f9      	bne.n	800028a <_LoopCopyAfterWrapAround>

08000296 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000296:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800029a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800029c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800029e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 80002a0:	4770      	bx	lr

080002a2 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 80002a2:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 80002a4:	3801      	subs	r0, #1
        CMP      R0,R2
 80002a6:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 80002a8:	d2cd      	bcs.n	8000246 <_Case4>

080002aa <_Case3>:
_Case3:
        MOVS     R0,#+0
 80002aa:	2000      	movs	r0, #0
        POP      {R4-R7}
 80002ac:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 80002ae:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002b0:	20009a48 	.word	0x20009a48
	...

080002c0 <memchr>:
 80002c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002c4:	2a10      	cmp	r2, #16
 80002c6:	db2b      	blt.n	8000320 <memchr+0x60>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	d008      	beq.n	80002e0 <memchr+0x20>
 80002ce:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d2:	3a01      	subs	r2, #1
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d02d      	beq.n	8000334 <memchr+0x74>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	b342      	cbz	r2, 8000330 <memchr+0x70>
 80002de:	d1f6      	bne.n	80002ce <memchr+0xe>
 80002e0:	b4f0      	push	{r4, r5, r6, r7}
 80002e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ea:	f022 0407 	bic.w	r4, r2, #7
 80002ee:	f07f 0700 	mvns.w	r7, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002f8:	3c08      	subs	r4, #8
 80002fa:	ea85 0501 	eor.w	r5, r5, r1
 80002fe:	ea86 0601 	eor.w	r6, r6, r1
 8000302:	fa85 f547 	uadd8	r5, r5, r7
 8000306:	faa3 f587 	sel	r5, r3, r7
 800030a:	fa86 f647 	uadd8	r6, r6, r7
 800030e:	faa5 f687 	sel	r6, r5, r7
 8000312:	b98e      	cbnz	r6, 8000338 <memchr+0x78>
 8000314:	d1ee      	bne.n	80002f4 <memchr+0x34>
 8000316:	bcf0      	pop	{r4, r5, r6, r7}
 8000318:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800031c:	f002 0207 	and.w	r2, r2, #7
 8000320:	b132      	cbz	r2, 8000330 <memchr+0x70>
 8000322:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000326:	3a01      	subs	r2, #1
 8000328:	ea83 0301 	eor.w	r3, r3, r1
 800032c:	b113      	cbz	r3, 8000334 <memchr+0x74>
 800032e:	d1f8      	bne.n	8000322 <memchr+0x62>
 8000330:	2000      	movs	r0, #0
 8000332:	4770      	bx	lr
 8000334:	3801      	subs	r0, #1
 8000336:	4770      	bx	lr
 8000338:	2d00      	cmp	r5, #0
 800033a:	bf06      	itte	eq
 800033c:	4635      	moveq	r5, r6
 800033e:	3803      	subeq	r0, #3
 8000340:	3807      	subne	r0, #7
 8000342:	f015 0f01 	tst.w	r5, #1
 8000346:	d107      	bne.n	8000358 <memchr+0x98>
 8000348:	3001      	adds	r0, #1
 800034a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800034e:	bf02      	ittt	eq
 8000350:	3001      	addeq	r0, #1
 8000352:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000356:	3001      	addeq	r0, #1
 8000358:	bcf0      	pop	{r4, r5, r6, r7}
 800035a:	3801      	subs	r0, #1
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop

08000360 <__aeabi_uldivmod>:
 8000360:	b953      	cbnz	r3, 8000378 <__aeabi_uldivmod+0x18>
 8000362:	b94a      	cbnz	r2, 8000378 <__aeabi_uldivmod+0x18>
 8000364:	2900      	cmp	r1, #0
 8000366:	bf08      	it	eq
 8000368:	2800      	cmpeq	r0, #0
 800036a:	bf1c      	itt	ne
 800036c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000370:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000374:	f000 b970 	b.w	8000658 <__aeabi_idiv0>
 8000378:	f1ad 0c08 	sub.w	ip, sp, #8
 800037c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000380:	f000 f806 	bl	8000390 <__udivmoddi4>
 8000384:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000388:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038c:	b004      	add	sp, #16
 800038e:	4770      	bx	lr

08000390 <__udivmoddi4>:
 8000390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000394:	9e08      	ldr	r6, [sp, #32]
 8000396:	460d      	mov	r5, r1
 8000398:	4604      	mov	r4, r0
 800039a:	460f      	mov	r7, r1
 800039c:	2b00      	cmp	r3, #0
 800039e:	d14a      	bne.n	8000436 <__udivmoddi4+0xa6>
 80003a0:	428a      	cmp	r2, r1
 80003a2:	4694      	mov	ip, r2
 80003a4:	d965      	bls.n	8000472 <__udivmoddi4+0xe2>
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	b143      	cbz	r3, 80003be <__udivmoddi4+0x2e>
 80003ac:	fa02 fc03 	lsl.w	ip, r2, r3
 80003b0:	f1c3 0220 	rsb	r2, r3, #32
 80003b4:	409f      	lsls	r7, r3
 80003b6:	fa20 f202 	lsr.w	r2, r0, r2
 80003ba:	4317      	orrs	r7, r2
 80003bc:	409c      	lsls	r4, r3
 80003be:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003c2:	fa1f f58c 	uxth.w	r5, ip
 80003c6:	fbb7 f1fe 	udiv	r1, r7, lr
 80003ca:	0c22      	lsrs	r2, r4, #16
 80003cc:	fb0e 7711 	mls	r7, lr, r1, r7
 80003d0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80003d4:	fb01 f005 	mul.w	r0, r1, r5
 80003d8:	4290      	cmp	r0, r2
 80003da:	d90a      	bls.n	80003f2 <__udivmoddi4+0x62>
 80003dc:	eb1c 0202 	adds.w	r2, ip, r2
 80003e0:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 80003e4:	f080 811c 	bcs.w	8000620 <__udivmoddi4+0x290>
 80003e8:	4290      	cmp	r0, r2
 80003ea:	f240 8119 	bls.w	8000620 <__udivmoddi4+0x290>
 80003ee:	3902      	subs	r1, #2
 80003f0:	4462      	add	r2, ip
 80003f2:	1a12      	subs	r2, r2, r0
 80003f4:	b2a4      	uxth	r4, r4
 80003f6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003fa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003fe:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000402:	fb00 f505 	mul.w	r5, r0, r5
 8000406:	42a5      	cmp	r5, r4
 8000408:	d90a      	bls.n	8000420 <__udivmoddi4+0x90>
 800040a:	eb1c 0404 	adds.w	r4, ip, r4
 800040e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000412:	f080 8107 	bcs.w	8000624 <__udivmoddi4+0x294>
 8000416:	42a5      	cmp	r5, r4
 8000418:	f240 8104 	bls.w	8000624 <__udivmoddi4+0x294>
 800041c:	4464      	add	r4, ip
 800041e:	3802      	subs	r0, #2
 8000420:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000424:	1b64      	subs	r4, r4, r5
 8000426:	2100      	movs	r1, #0
 8000428:	b11e      	cbz	r6, 8000432 <__udivmoddi4+0xa2>
 800042a:	40dc      	lsrs	r4, r3
 800042c:	2300      	movs	r3, #0
 800042e:	e9c6 4300 	strd	r4, r3, [r6]
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	428b      	cmp	r3, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0xbc>
 800043a:	2e00      	cmp	r6, #0
 800043c:	f000 80ed 	beq.w	800061a <__udivmoddi4+0x28a>
 8000440:	2100      	movs	r1, #0
 8000442:	e9c6 0500 	strd	r0, r5, [r6]
 8000446:	4608      	mov	r0, r1
 8000448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044c:	fab3 f183 	clz	r1, r3
 8000450:	2900      	cmp	r1, #0
 8000452:	d149      	bne.n	80004e8 <__udivmoddi4+0x158>
 8000454:	42ab      	cmp	r3, r5
 8000456:	d302      	bcc.n	800045e <__udivmoddi4+0xce>
 8000458:	4282      	cmp	r2, r0
 800045a:	f200 80f8 	bhi.w	800064e <__udivmoddi4+0x2be>
 800045e:	1a84      	subs	r4, r0, r2
 8000460:	eb65 0203 	sbc.w	r2, r5, r3
 8000464:	2001      	movs	r0, #1
 8000466:	4617      	mov	r7, r2
 8000468:	2e00      	cmp	r6, #0
 800046a:	d0e2      	beq.n	8000432 <__udivmoddi4+0xa2>
 800046c:	e9c6 4700 	strd	r4, r7, [r6]
 8000470:	e7df      	b.n	8000432 <__udivmoddi4+0xa2>
 8000472:	b902      	cbnz	r2, 8000476 <__udivmoddi4+0xe6>
 8000474:	deff      	udf	#255	; 0xff
 8000476:	fab2 f382 	clz	r3, r2
 800047a:	2b00      	cmp	r3, #0
 800047c:	f040 8090 	bne.w	80005a0 <__udivmoddi4+0x210>
 8000480:	1a8a      	subs	r2, r1, r2
 8000482:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000486:	fa1f fe8c 	uxth.w	lr, ip
 800048a:	2101      	movs	r1, #1
 800048c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000490:	fb07 2015 	mls	r0, r7, r5, r2
 8000494:	0c22      	lsrs	r2, r4, #16
 8000496:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800049a:	fb0e f005 	mul.w	r0, lr, r5
 800049e:	4290      	cmp	r0, r2
 80004a0:	d908      	bls.n	80004b4 <__udivmoddi4+0x124>
 80004a2:	eb1c 0202 	adds.w	r2, ip, r2
 80004a6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80004aa:	d202      	bcs.n	80004b2 <__udivmoddi4+0x122>
 80004ac:	4290      	cmp	r0, r2
 80004ae:	f200 80cb 	bhi.w	8000648 <__udivmoddi4+0x2b8>
 80004b2:	4645      	mov	r5, r8
 80004b4:	1a12      	subs	r2, r2, r0
 80004b6:	b2a4      	uxth	r4, r4
 80004b8:	fbb2 f0f7 	udiv	r0, r2, r7
 80004bc:	fb07 2210 	mls	r2, r7, r0, r2
 80004c0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80004c4:	fb0e fe00 	mul.w	lr, lr, r0
 80004c8:	45a6      	cmp	lr, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x14e>
 80004cc:	eb1c 0404 	adds.w	r4, ip, r4
 80004d0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x14c>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f200 80bb 	bhi.w	8000652 <__udivmoddi4+0x2c2>
 80004dc:	4610      	mov	r0, r2
 80004de:	eba4 040e 	sub.w	r4, r4, lr
 80004e2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80004e6:	e79f      	b.n	8000428 <__udivmoddi4+0x98>
 80004e8:	f1c1 0720 	rsb	r7, r1, #32
 80004ec:	408b      	lsls	r3, r1
 80004ee:	fa22 fc07 	lsr.w	ip, r2, r7
 80004f2:	ea4c 0c03 	orr.w	ip, ip, r3
 80004f6:	fa05 f401 	lsl.w	r4, r5, r1
 80004fa:	fa20 f307 	lsr.w	r3, r0, r7
 80004fe:	40fd      	lsrs	r5, r7
 8000500:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000504:	4323      	orrs	r3, r4
 8000506:	fbb5 f8f9 	udiv	r8, r5, r9
 800050a:	fa1f fe8c 	uxth.w	lr, ip
 800050e:	fb09 5518 	mls	r5, r9, r8, r5
 8000512:	0c1c      	lsrs	r4, r3, #16
 8000514:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000518:	fb08 f50e 	mul.w	r5, r8, lr
 800051c:	42a5      	cmp	r5, r4
 800051e:	fa02 f201 	lsl.w	r2, r2, r1
 8000522:	fa00 f001 	lsl.w	r0, r0, r1
 8000526:	d90b      	bls.n	8000540 <__udivmoddi4+0x1b0>
 8000528:	eb1c 0404 	adds.w	r4, ip, r4
 800052c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000530:	f080 8088 	bcs.w	8000644 <__udivmoddi4+0x2b4>
 8000534:	42a5      	cmp	r5, r4
 8000536:	f240 8085 	bls.w	8000644 <__udivmoddi4+0x2b4>
 800053a:	f1a8 0802 	sub.w	r8, r8, #2
 800053e:	4464      	add	r4, ip
 8000540:	1b64      	subs	r4, r4, r5
 8000542:	b29d      	uxth	r5, r3
 8000544:	fbb4 f3f9 	udiv	r3, r4, r9
 8000548:	fb09 4413 	mls	r4, r9, r3, r4
 800054c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000550:	fb03 fe0e 	mul.w	lr, r3, lr
 8000554:	45a6      	cmp	lr, r4
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x1da>
 8000558:	eb1c 0404 	adds.w	r4, ip, r4
 800055c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000560:	d26c      	bcs.n	800063c <__udivmoddi4+0x2ac>
 8000562:	45a6      	cmp	lr, r4
 8000564:	d96a      	bls.n	800063c <__udivmoddi4+0x2ac>
 8000566:	3b02      	subs	r3, #2
 8000568:	4464      	add	r4, ip
 800056a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800056e:	fba3 9502 	umull	r9, r5, r3, r2
 8000572:	eba4 040e 	sub.w	r4, r4, lr
 8000576:	42ac      	cmp	r4, r5
 8000578:	46c8      	mov	r8, r9
 800057a:	46ae      	mov	lr, r5
 800057c:	d356      	bcc.n	800062c <__udivmoddi4+0x29c>
 800057e:	d053      	beq.n	8000628 <__udivmoddi4+0x298>
 8000580:	b156      	cbz	r6, 8000598 <__udivmoddi4+0x208>
 8000582:	ebb0 0208 	subs.w	r2, r0, r8
 8000586:	eb64 040e 	sbc.w	r4, r4, lr
 800058a:	fa04 f707 	lsl.w	r7, r4, r7
 800058e:	40ca      	lsrs	r2, r1
 8000590:	40cc      	lsrs	r4, r1
 8000592:	4317      	orrs	r7, r2
 8000594:	e9c6 7400 	strd	r7, r4, [r6]
 8000598:	4618      	mov	r0, r3
 800059a:	2100      	movs	r1, #0
 800059c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a0:	f1c3 0120 	rsb	r1, r3, #32
 80005a4:	fa02 fc03 	lsl.w	ip, r2, r3
 80005a8:	fa20 f201 	lsr.w	r2, r0, r1
 80005ac:	fa25 f101 	lsr.w	r1, r5, r1
 80005b0:	409d      	lsls	r5, r3
 80005b2:	432a      	orrs	r2, r5
 80005b4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005b8:	fa1f fe8c 	uxth.w	lr, ip
 80005bc:	fbb1 f0f7 	udiv	r0, r1, r7
 80005c0:	fb07 1510 	mls	r5, r7, r0, r1
 80005c4:	0c11      	lsrs	r1, r2, #16
 80005c6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80005ca:	fb00 f50e 	mul.w	r5, r0, lr
 80005ce:	428d      	cmp	r5, r1
 80005d0:	fa04 f403 	lsl.w	r4, r4, r3
 80005d4:	d908      	bls.n	80005e8 <__udivmoddi4+0x258>
 80005d6:	eb1c 0101 	adds.w	r1, ip, r1
 80005da:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80005de:	d22f      	bcs.n	8000640 <__udivmoddi4+0x2b0>
 80005e0:	428d      	cmp	r5, r1
 80005e2:	d92d      	bls.n	8000640 <__udivmoddi4+0x2b0>
 80005e4:	3802      	subs	r0, #2
 80005e6:	4461      	add	r1, ip
 80005e8:	1b49      	subs	r1, r1, r5
 80005ea:	b292      	uxth	r2, r2
 80005ec:	fbb1 f5f7 	udiv	r5, r1, r7
 80005f0:	fb07 1115 	mls	r1, r7, r5, r1
 80005f4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005f8:	fb05 f10e 	mul.w	r1, r5, lr
 80005fc:	4291      	cmp	r1, r2
 80005fe:	d908      	bls.n	8000612 <__udivmoddi4+0x282>
 8000600:	eb1c 0202 	adds.w	r2, ip, r2
 8000604:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000608:	d216      	bcs.n	8000638 <__udivmoddi4+0x2a8>
 800060a:	4291      	cmp	r1, r2
 800060c:	d914      	bls.n	8000638 <__udivmoddi4+0x2a8>
 800060e:	3d02      	subs	r5, #2
 8000610:	4462      	add	r2, ip
 8000612:	1a52      	subs	r2, r2, r1
 8000614:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000618:	e738      	b.n	800048c <__udivmoddi4+0xfc>
 800061a:	4631      	mov	r1, r6
 800061c:	4630      	mov	r0, r6
 800061e:	e708      	b.n	8000432 <__udivmoddi4+0xa2>
 8000620:	4639      	mov	r1, r7
 8000622:	e6e6      	b.n	80003f2 <__udivmoddi4+0x62>
 8000624:	4610      	mov	r0, r2
 8000626:	e6fb      	b.n	8000420 <__udivmoddi4+0x90>
 8000628:	4548      	cmp	r0, r9
 800062a:	d2a9      	bcs.n	8000580 <__udivmoddi4+0x1f0>
 800062c:	ebb9 0802 	subs.w	r8, r9, r2
 8000630:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000634:	3b01      	subs	r3, #1
 8000636:	e7a3      	b.n	8000580 <__udivmoddi4+0x1f0>
 8000638:	4645      	mov	r5, r8
 800063a:	e7ea      	b.n	8000612 <__udivmoddi4+0x282>
 800063c:	462b      	mov	r3, r5
 800063e:	e794      	b.n	800056a <__udivmoddi4+0x1da>
 8000640:	4640      	mov	r0, r8
 8000642:	e7d1      	b.n	80005e8 <__udivmoddi4+0x258>
 8000644:	46d0      	mov	r8, sl
 8000646:	e77b      	b.n	8000540 <__udivmoddi4+0x1b0>
 8000648:	3d02      	subs	r5, #2
 800064a:	4462      	add	r2, ip
 800064c:	e732      	b.n	80004b4 <__udivmoddi4+0x124>
 800064e:	4608      	mov	r0, r1
 8000650:	e70a      	b.n	8000468 <__udivmoddi4+0xd8>
 8000652:	4464      	add	r4, ip
 8000654:	3802      	subs	r0, #2
 8000656:	e742      	b.n	80004de <__udivmoddi4+0x14e>

08000658 <__aeabi_idiv0>:
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop

0800065c <appTestTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_appTestTask */
void appTestTask(void const * argument)
{
 800065c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN appTestTask */
  AppTest_Init();
 800065e:	f011 f98b 	bl	8011978 <AppTest_Init>

  /* Infinite loop */
  for(;;)
  {

    AppTest_MainFunction();
 8000662:	f011 f98a 	bl	801197a <AppTest_MainFunction>
    osDelay(100);
 8000666:	2064      	movs	r0, #100	; 0x64
 8000668:	f007 ff31 	bl	80084ce <osDelay>
  for(;;)
 800066c:	e7f9      	b.n	8000662 <appTestTask+0x6>
	...

08000670 <ethCatTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ethCatTask */
void ethCatTask(void const * argument)
{
 8000670:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ethCatTask */
  /* Initialize the modules which used by this application. */
  ethCat_Init();
 8000672:	f00f fec3 	bl	80103fc <ethCat_Init>
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 8000676:	2201      	movs	r2, #1
 8000678:	4611      	mov	r1, r2
 800067a:	4806      	ldr	r0, [pc, #24]	; (8000694 <ethCatTask+0x24>)
 800067c:	f001 ff90 	bl	80025a0 <HAL_GPIO_WritePin>
 8000680:	e003      	b.n	800068a <ethCatTask+0x1a>
  for(;;)
  {
    /* Run main function of ethCat. */
    ethCat_MainFunction();

    for(uint16_t i=0; i< 100;i++);
 8000682:	3301      	adds	r3, #1
 8000684:	b29b      	uxth	r3, r3
 8000686:	2b63      	cmp	r3, #99	; 0x63
 8000688:	d9fb      	bls.n	8000682 <ethCatTask+0x12>
    ethCat_MainFunction();
 800068a:	f00f fed1 	bl	8010430 <ethCat_MainFunction>
    for(uint16_t i=0; i< 100;i++);
 800068e:	2300      	movs	r3, #0
 8000690:	e7f9      	b.n	8000686 <ethCatTask+0x16>
 8000692:	bf00      	nop
 8000694:	48000400 	.word	0x48000400

08000698 <canMTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_canMTask */
void canMTask(void const * argument)
{
 8000698:	b508      	push	{r3, lr}
  /* USER CODE BEGIN canMTask */
  canM_Init (&canM_Module);
 800069a:	4805      	ldr	r0, [pc, #20]	; (80006b0 <canMTask+0x18>)
 800069c:	f00f fda6 	bl	80101ec <canM_Init>

  /* Infinite loop */
  for(;;)
  {
    /* Run main function of canM. */
    canM_MainFunction (&canM_Module);
 80006a0:	4803      	ldr	r0, [pc, #12]	; (80006b0 <canMTask+0x18>)
 80006a2:	f00f fde3 	bl	801026c <canM_MainFunction>

    osDelay(1);
 80006a6:	2001      	movs	r0, #1
 80006a8:	f007 ff11 	bl	80084ce <osDelay>
  for(;;)
 80006ac:	e7f8      	b.n	80006a0 <canMTask+0x8>
 80006ae:	bf00      	nop
 80006b0:	2000142c 	.word	0x2000142c

080006b4 <canIdleTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_canIdleTask */
void canIdleTask(void const * argument)
{
 80006b4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN canIdleTask */
  canIdle_Init();
 80006b6:	f00f fb37 	bl	800fd28 <canIdle_Init>

  /* Infinite loop */
  for(;;)
  {
    /* Run the main function of CanIdle. */
    canIdle_MainFunction();
 80006ba:	f00f fb3b 	bl	800fd34 <canIdle_MainFunction>

    osDelay(1);
 80006be:	2001      	movs	r0, #1
 80006c0:	f007 ff05 	bl	80084ce <osDelay>
  for(;;)
 80006c4:	e7f9      	b.n	80006ba <canIdleTask+0x6>

080006c6 <configureTimerForRunTimeStats>:
}
 80006c6:	4770      	bx	lr

080006c8 <getRunTimeCounterValue>:
}
 80006c8:	2000      	movs	r0, #0
 80006ca:	4770      	bx	lr

080006cc <vApplicationIdleHook>:
}
 80006cc:	4770      	bx	lr

080006ce <vApplicationDaemonTaskStartupHook>:
{
 80006ce:	b508      	push	{r3, lr}
  uartDma_init();
 80006d0:	f00e fb38 	bl	800ed44 <uartDma_init>
  lan9252_Init();
 80006d4:	f00a fe74 	bl	800b3c0 <lan9252_Init>
}
 80006d8:	bd08      	pop	{r3, pc}
	...

080006dc <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 80006dc:	b530      	push	{r4, r5, lr}
 80006de:	b099      	sub	sp, #100	; 0x64
  osTimerDef(timerCounter500us, timerCounterCb);
 80006e0:	4b35      	ldr	r3, [pc, #212]	; (80007b8 <MX_FREERTOS_Init+0xdc>)
 80006e2:	9317      	str	r3, [sp, #92]	; 0x5c
  timerCounter500usHandle = osTimerCreate(osTimer(timerCounter500us), osTimerPeriodic, NULL);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2101      	movs	r1, #1
 80006e8:	a817      	add	r0, sp, #92	; 0x5c
 80006ea:	f007 fef7 	bl	80084dc <osTimerCreate>
 80006ee:	4d33      	ldr	r5, [pc, #204]	; (80007bc <MX_FREERTOS_Init+0xe0>)
 80006f0:	6028      	str	r0, [r5, #0]
  xTimerStop(timerCounter500usHandle, pdMS_TO_TICKS(1));
 80006f2:	2401      	movs	r4, #1
 80006f4:	9400      	str	r4, [sp, #0]
 80006f6:	2300      	movs	r3, #0
 80006f8:	461a      	mov	r2, r3
 80006fa:	2103      	movs	r1, #3
 80006fc:	f009 fa5a 	bl	8009bb4 <xTimerGenericCommand>
  xTimerChangePeriod(timerCounter500usHandle, 1, 100);
 8000700:	2364      	movs	r3, #100	; 0x64
 8000702:	9300      	str	r3, [sp, #0]
 8000704:	2300      	movs	r3, #0
 8000706:	4622      	mov	r2, r4
 8000708:	2104      	movs	r1, #4
 800070a:	6828      	ldr	r0, [r5, #0]
 800070c:	f009 fa52 	bl	8009bb4 <xTimerGenericCommand>
  xTimerStart(timerCounter500usHandle, pdMS_TO_TICKS(1));
 8000710:	682d      	ldr	r5, [r5, #0]
 8000712:	f008 fe03 	bl	800931c <xTaskGetTickCount>
 8000716:	4602      	mov	r2, r0
 8000718:	9400      	str	r4, [sp, #0]
 800071a:	2300      	movs	r3, #0
 800071c:	4621      	mov	r1, r4
 800071e:	4628      	mov	r0, r5
 8000720:	f009 fa48 	bl	8009bb4 <xTimerGenericCommand>
  osThreadDef(appTest, appTestTask, osPriorityIdle, 0, 128);
 8000724:	4c26      	ldr	r4, [pc, #152]	; (80007c0 <MX_FREERTOS_Init+0xe4>)
 8000726:	f10d 0c48 	add.w	ip, sp, #72	; 0x48
 800072a:	46a6      	mov	lr, r4
 800072c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8000730:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000734:	f8de 3000 	ldr.w	r3, [lr]
 8000738:	f8cc 3000 	str.w	r3, [ip]
  appTestHandle = osThreadCreate(osThread(appTest), NULL);
 800073c:	2100      	movs	r1, #0
 800073e:	a812      	add	r0, sp, #72	; 0x48
 8000740:	f007 feab 	bl	800849a <osThreadCreate>
 8000744:	4b1f      	ldr	r3, [pc, #124]	; (80007c4 <MX_FREERTOS_Init+0xe8>)
 8000746:	6018      	str	r0, [r3, #0]
  osThreadDef(ethCat, ethCatTask, osPriorityRealtime, 0, 1024);
 8000748:	f10d 0c34 	add.w	ip, sp, #52	; 0x34
 800074c:	f104 0e14 	add.w	lr, r4, #20
 8000750:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8000754:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000758:	f8de 3000 	ldr.w	r3, [lr]
 800075c:	f8cc 3000 	str.w	r3, [ip]
  ethCatHandle = osThreadCreate(osThread(ethCat), NULL);
 8000760:	2100      	movs	r1, #0
 8000762:	a80d      	add	r0, sp, #52	; 0x34
 8000764:	f007 fe99 	bl	800849a <osThreadCreate>
 8000768:	4b17      	ldr	r3, [pc, #92]	; (80007c8 <MX_FREERTOS_Init+0xec>)
 800076a:	6018      	str	r0, [r3, #0]
  osThreadDef(canM, canMTask, osPriorityHigh, 0, 1024);
 800076c:	f10d 0c20 	add.w	ip, sp, #32
 8000770:	f104 0e28 	add.w	lr, r4, #40	; 0x28
 8000774:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8000778:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800077c:	f8de 3000 	ldr.w	r3, [lr]
 8000780:	f8cc 3000 	str.w	r3, [ip]
  canMHandle = osThreadCreate(osThread(canM), NULL);
 8000784:	2100      	movs	r1, #0
 8000786:	a808      	add	r0, sp, #32
 8000788:	f007 fe87 	bl	800849a <osThreadCreate>
 800078c:	4b0f      	ldr	r3, [pc, #60]	; (80007cc <MX_FREERTOS_Init+0xf0>)
 800078e:	6018      	str	r0, [r3, #0]
  osThreadDef(canIdle, canIdleTask, osPriorityAboveNormal, 0, 512);
 8000790:	f10d 0e0c 	add.w	lr, sp, #12
 8000794:	f104 0c3c 	add.w	ip, r4, #60	; 0x3c
 8000798:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800079c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80007a0:	f8dc 3000 	ldr.w	r3, [ip]
 80007a4:	f8ce 3000 	str.w	r3, [lr]
  canIdleHandle = osThreadCreate(osThread(canIdle), NULL);
 80007a8:	2100      	movs	r1, #0
 80007aa:	a803      	add	r0, sp, #12
 80007ac:	f007 fe75 	bl	800849a <osThreadCreate>
 80007b0:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <MX_FREERTOS_Init+0xf4>)
 80007b2:	6018      	str	r0, [r3, #0]
}
 80007b4:	b019      	add	sp, #100	; 0x64
 80007b6:	bd30      	pop	{r4, r5, pc}
 80007b8:	08010439 	.word	0x08010439
 80007bc:	20001c9c 	.word	0x20001c9c
 80007c0:	08012d40 	.word	0x08012d40
 80007c4:	20001c8c 	.word	0x20001c8c
 80007c8:	20001c98 	.word	0x20001c98
 80007cc:	20001c94 	.word	0x20001c94
 80007d0:	20001c90 	.word	0x20001c90

080007d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007d4:	b500      	push	{lr}
 80007d6:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80007d8:	4b1a      	ldr	r3, [pc, #104]	; (8000844 <MX_DMA_Init+0x70>)
 80007da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80007dc:	f042 0204 	orr.w	r2, r2, #4
 80007e0:	649a      	str	r2, [r3, #72]	; 0x48
 80007e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80007e4:	f002 0204 	and.w	r2, r2, #4
 80007e8:	9200      	str	r2, [sp, #0]
 80007ea:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80007ee:	f042 0201 	orr.w	r2, r2, #1
 80007f2:	649a      	str	r2, [r3, #72]	; 0x48
 80007f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007f6:	f003 0301 	and.w	r3, r3, #1
 80007fa:	9301      	str	r3, [sp, #4]
 80007fc:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80007fe:	2200      	movs	r2, #0
 8000800:	2105      	movs	r1, #5
 8000802:	200b      	movs	r0, #11
 8000804:	f000 fd0a 	bl	800121c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000808:	200b      	movs	r0, #11
 800080a:	f000 fd4d 	bl	80012a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800080e:	2200      	movs	r2, #0
 8000810:	2105      	movs	r1, #5
 8000812:	200c      	movs	r0, #12
 8000814:	f000 fd02 	bl	800121c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000818:	200c      	movs	r0, #12
 800081a:	f000 fd45 	bl	80012a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800081e:	2200      	movs	r2, #0
 8000820:	2105      	movs	r1, #5
 8000822:	200d      	movs	r0, #13
 8000824:	f000 fcfa 	bl	800121c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000828:	200d      	movs	r0, #13
 800082a:	f000 fd3d 	bl	80012a8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 800082e:	2200      	movs	r2, #0
 8000830:	2105      	movs	r1, #5
 8000832:	200e      	movs	r0, #14
 8000834:	f000 fcf2 	bl	800121c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000838:	200e      	movs	r0, #14
 800083a:	f000 fd35 	bl	80012a8 <HAL_NVIC_EnableIRQ>

}
 800083e:	b003      	add	sp, #12
 8000840:	f85d fb04 	ldr.w	pc, [sp], #4
 8000844:	40021000 	.word	0x40021000

08000848 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000848:	b510      	push	{r4, lr}
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800084a:	4812      	ldr	r0, [pc, #72]	; (8000894 <MX_FDCAN1_Init+0x4c>)
 800084c:	4b12      	ldr	r3, [pc, #72]	; (8000898 <MX_FDCAN1_Init+0x50>)
 800084e:	6003      	str	r3, [r0, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000850:	2300      	movs	r3, #0
 8000852:	6043      	str	r3, [r0, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8000854:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000858:	6082      	str	r2, [r0, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800085a:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800085c:	7403      	strb	r3, [r0, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800085e:	7443      	strb	r3, [r0, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000860:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 8000862:	2204      	movs	r2, #4
 8000864:	6142      	str	r2, [r0, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000866:	2208      	movs	r2, #8
 8000868:	6182      	str	r2, [r0, #24]
  hfdcan1.Init.NominalTimeSeg1 = 31;
 800086a:	211f      	movs	r1, #31
 800086c:	61c1      	str	r1, [r0, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 800086e:	6202      	str	r2, [r0, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000870:	2201      	movs	r2, #1
 8000872:	6242      	str	r2, [r0, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 6;
 8000874:	2106      	movs	r1, #6
 8000876:	6281      	str	r1, [r0, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8000878:	240d      	movs	r4, #13
 800087a:	62c4      	str	r4, [r0, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 6;
 800087c:	6301      	str	r1, [r0, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 800087e:	6342      	str	r2, [r0, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000880:	6383      	str	r3, [r0, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000882:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000884:	f001 f842 	bl	800190c <HAL_FDCAN_Init>
 8000888:	b900      	cbnz	r0, 800088c <MX_FDCAN1_Init+0x44>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800088a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800088c:	f000 f9b8 	bl	8000c00 <Error_Handler>
}
 8000890:	e7fb      	b.n	800088a <MX_FDCAN1_Init+0x42>
 8000892:	bf00      	nop
 8000894:	20001ca0 	.word	0x20001ca0
 8000898:	40006400 	.word	0x40006400

0800089c <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 800089c:	b510      	push	{r4, lr}
 800089e:	b09c      	sub	sp, #112	; 0x70
 80008a0:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a2:	2100      	movs	r1, #0
 80008a4:	9117      	str	r1, [sp, #92]	; 0x5c
 80008a6:	9118      	str	r1, [sp, #96]	; 0x60
 80008a8:	9119      	str	r1, [sp, #100]	; 0x64
 80008aa:	911a      	str	r1, [sp, #104]	; 0x68
 80008ac:	911b      	str	r1, [sp, #108]	; 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008ae:	2254      	movs	r2, #84	; 0x54
 80008b0:	a802      	add	r0, sp, #8
 80008b2:	f011 f9d3 	bl	8011c5c <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80008b6:	6822      	ldr	r2, [r4, #0]
 80008b8:	4b22      	ldr	r3, [pc, #136]	; (8000944 <HAL_FDCAN_MspInit+0xa8>)
 80008ba:	429a      	cmp	r2, r3
 80008bc:	d001      	beq.n	80008c2 <HAL_FDCAN_MspInit+0x26>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 80008be:	b01c      	add	sp, #112	; 0x70
 80008c0:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80008c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008c6:	9302      	str	r3, [sp, #8]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80008c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80008cc:	9310      	str	r3, [sp, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008ce:	a802      	add	r0, sp, #8
 80008d0:	f003 fc66 	bl	80041a0 <HAL_RCCEx_PeriphCLKConfig>
 80008d4:	2800      	cmp	r0, #0
 80008d6:	d132      	bne.n	800093e <HAL_FDCAN_MspInit+0xa2>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80008d8:	4b1b      	ldr	r3, [pc, #108]	; (8000948 <HAL_FDCAN_MspInit+0xac>)
 80008da:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80008dc:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80008e0:	659a      	str	r2, [r3, #88]	; 0x58
 80008e2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80008e4:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80008e8:	9200      	str	r2, [sp, #0]
 80008ea:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008ee:	f042 0202 	orr.w	r2, r2, #2
 80008f2:	64da      	str	r2, [r3, #76]	; 0x4c
 80008f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f6:	f003 0302 	and.w	r3, r3, #2
 80008fa:	9301      	str	r3, [sp, #4]
 80008fc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = FDCAN_RX_Pin|FDCAN_TX_Pin;
 80008fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000902:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000904:	2302      	movs	r3, #2
 8000906:	9318      	str	r3, [sp, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2400      	movs	r4, #0
 800090a:	9419      	str	r4, [sp, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800090c:	931a      	str	r3, [sp, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800090e:	2309      	movs	r3, #9
 8000910:	931b      	str	r3, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000912:	a917      	add	r1, sp, #92	; 0x5c
 8000914:	480d      	ldr	r0, [pc, #52]	; (800094c <HAL_FDCAN_MspInit+0xb0>)
 8000916:	f001 fcdb 	bl	80022d0 <HAL_GPIO_Init>
    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB8);
 800091a:	4b0d      	ldr	r3, [pc, #52]	; (8000950 <HAL_FDCAN_MspInit+0xb4>)
 800091c:	685a      	ldr	r2, [r3, #4]
 800091e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000922:	605a      	str	r2, [r3, #4]
    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB9);
 8000924:	685a      	ldr	r2, [r3, #4]
 8000926:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800092a:	605a      	str	r2, [r3, #4]
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 800092c:	4622      	mov	r2, r4
 800092e:	2105      	movs	r1, #5
 8000930:	2015      	movs	r0, #21
 8000932:	f000 fc73 	bl	800121c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000936:	2015      	movs	r0, #21
 8000938:	f000 fcb6 	bl	80012a8 <HAL_NVIC_EnableIRQ>
}
 800093c:	e7bf      	b.n	80008be <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 800093e:	f000 f95f 	bl	8000c00 <Error_Handler>
 8000942:	e7c9      	b.n	80008d8 <HAL_FDCAN_MspInit+0x3c>
 8000944:	40006400 	.word	0x40006400
 8000948:	40021000 	.word	0x40021000
 800094c:	48000400 	.word	0x48000400
 8000950:	40010000 	.word	0x40010000

08000954 <MX_GPIO_Init>:
        * the Code Generation settings)
     PC8   ------> I2C3_SCL
     PC9   ------> I2C3_SDA
*/
void MX_GPIO_Init(void)
{
 8000954:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000958:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095a:	2400      	movs	r4, #0
 800095c:	9407      	str	r4, [sp, #28]
 800095e:	9408      	str	r4, [sp, #32]
 8000960:	9409      	str	r4, [sp, #36]	; 0x24
 8000962:	940a      	str	r4, [sp, #40]	; 0x28
 8000964:	940b      	str	r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000966:	4b64      	ldr	r3, [pc, #400]	; (8000af8 <MX_GPIO_Init+0x1a4>)
 8000968:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800096a:	f042 0204 	orr.w	r2, r2, #4
 800096e:	64da      	str	r2, [r3, #76]	; 0x4c
 8000970:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000972:	f002 0204 	and.w	r2, r2, #4
 8000976:	9201      	str	r2, [sp, #4]
 8000978:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800097a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800097c:	f042 0220 	orr.w	r2, r2, #32
 8000980:	64da      	str	r2, [r3, #76]	; 0x4c
 8000982:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000984:	f002 0220 	and.w	r2, r2, #32
 8000988:	9202      	str	r2, [sp, #8]
 800098a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800098c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800098e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000992:	64da      	str	r2, [r3, #76]	; 0x4c
 8000994:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000996:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800099a:	9203      	str	r2, [sp, #12]
 800099c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800099e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009a0:	f042 0201 	orr.w	r2, r2, #1
 80009a4:	64da      	str	r2, [r3, #76]	; 0x4c
 80009a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009a8:	f002 0201 	and.w	r2, r2, #1
 80009ac:	9204      	str	r2, [sp, #16]
 80009ae:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009b2:	f042 0202 	orr.w	r2, r2, #2
 80009b6:	64da      	str	r2, [r3, #76]	; 0x4c
 80009b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009ba:	f002 0202 	and.w	r2, r2, #2
 80009be:	9205      	str	r2, [sp, #20]
 80009c0:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009c4:	f042 0208 	orr.w	r2, r2, #8
 80009c8:	64da      	str	r2, [r3, #76]	; 0x4c
 80009ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009cc:	f003 0308 	and.w	r3, r3, #8
 80009d0:	9306      	str	r3, [sp, #24]
 80009d2:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80009d4:	2201      	movs	r2, #1
 80009d6:	2110      	movs	r1, #16
 80009d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009dc:	f001 fde0 	bl	80025a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80009e0:	4f46      	ldr	r7, [pc, #280]	; (8000afc <MX_GPIO_Init+0x1a8>)
 80009e2:	4622      	mov	r2, r4
 80009e4:	2110      	movs	r1, #16
 80009e6:	4638      	mov	r0, r7
 80009e8:	f001 fdda 	bl	80025a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 80009ec:	f8df 8118 	ldr.w	r8, [pc, #280]	; 8000b08 <MX_GPIO_Init+0x1b4>
 80009f0:	2201      	movs	r2, #1
 80009f2:	4611      	mov	r1, r2
 80009f4:	4640      	mov	r0, r8
 80009f6:	f001 fdd3 	bl	80025a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LAN_Reset_CMD_Pin|EXT_LED_Pin, GPIO_PIN_RESET);
 80009fa:	4622      	mov	r2, r4
 80009fc:	f44f 6102 	mov.w	r1, #2080	; 0x820
 8000a00:	4640      	mov	r0, r8
 8000a02:	f001 fdcd 	bl	80025a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = Ver_D0_Pin|Ver_D1_Pin|Ver_A_Pin;
 8000a06:	f246 0301 	movw	r3, #24577	; 0x6001
 8000a0a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a0c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a10:	a907      	add	r1, sp, #28
 8000a12:	4638      	mov	r0, r7
 8000a14:	f001 fc5c 	bl	80022d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC15 PC1 PC2 PC3
                           PC5 PC6 PC7 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000a18:	f649 43ee 	movw	r3, #40174	; 0x9cee
 8000a1c:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a1e:	2603      	movs	r6, #3
 8000a20:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a24:	a907      	add	r1, sp, #28
 8000a26:	4638      	mov	r0, r7
 8000a28:	f001 fc52 	bl	80022d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a30:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a32:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a34:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a36:	a907      	add	r1, sp, #28
 8000a38:	4831      	ldr	r0, [pc, #196]	; (8000b00 <MX_GPIO_Init+0x1ac>)
 8000a3a:	f001 fc49 	bl	80022d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ETC_SYNC1_Pin|ETC_SYNC0_Pin|ETC_IRQ_Pin;
 8000a3e:	2307      	movs	r3, #7
 8000a40:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a42:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a44:	2501      	movs	r5, #1
 8000a46:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a48:	a907      	add	r1, sp, #28
 8000a4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a4e:	f001 fc3f 	bl	80022d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_15;
 8000a52:	f248 1308 	movw	r3, #33032	; 0x8108
 8000a56:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a58:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5c:	a907      	add	r1, sp, #28
 8000a5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a62:	f001 fc35 	bl	80022d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000a66:	f04f 0910 	mov.w	r9, #16
 8000a6a:	f8cd 901c 	str.w	r9, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a6e:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a70:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a72:	2302      	movs	r3, #2
 8000a74:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000a76:	a907      	add	r1, sp, #28
 8000a78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a7c:	f001 fc28 	bl	80022d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_R_Pin;
 8000a80:	f8cd 901c 	str.w	r9, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a84:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a88:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8000a8a:	a907      	add	r1, sp, #28
 8000a8c:	4638      	mov	r0, r7
 8000a8e:	f001 fc1f 	bl	80022d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_G_Pin;
 8000a92:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a94:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a96:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a98:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 8000a9a:	a907      	add	r1, sp, #28
 8000a9c:	4640      	mov	r0, r8
 8000a9e:	f001 fc17 	bl	80022d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB10 PB12
                           PB13 PB14 PB15 PB4
                           PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12
 8000aa2:	f24f 43d6 	movw	r3, #62678	; 0xf4d6
 8000aa6:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000aa8:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aac:	a907      	add	r1, sp, #28
 8000aae:	4640      	mov	r0, r8
 8000ab0:	f001 fc0e 	bl	80022d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LAN_Reset_CMD_Pin|EXT_LED_Pin;
 8000ab4:	f44f 6302 	mov.w	r3, #2080	; 0x820
 8000ab8:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aba:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abe:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ac0:	a907      	add	r1, sp, #28
 8000ac2:	4640      	mov	r0, r8
 8000ac4:	f001 fc04 	bl	80022d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ac8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000acc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ace:	2312      	movs	r3, #18
 8000ad0:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8000ad6:	2308      	movs	r3, #8
 8000ad8:	930b      	str	r3, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ada:	a907      	add	r1, sp, #28
 8000adc:	4638      	mov	r0, r7
 8000ade:	f001 fbf7 	bl	80022d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ae2:	2304      	movs	r3, #4
 8000ae4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ae6:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000aea:	a907      	add	r1, sp, #28
 8000aec:	4805      	ldr	r0, [pc, #20]	; (8000b04 <MX_GPIO_Init+0x1b0>)
 8000aee:	f001 fbef 	bl	80022d0 <HAL_GPIO_Init>

}
 8000af2:	b00d      	add	sp, #52	; 0x34
 8000af4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000af8:	40021000 	.word	0x40021000
 8000afc:	48000800 	.word	0x48000800
 8000b00:	48001800 	.word	0x48001800
 8000b04:	48000c00 	.word	0x48000c00
 8000b08:	48000400 	.word	0x48000400

08000b0c <sendMessage>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
logMessageStruct logMessage;
void sendMessage(messageOrigin origin, uint8_t paramCount,...){
 8000b0c:	b40e      	push	{r1, r2, r3}
 8000b0e:	b530      	push	{r4, r5, lr}
 8000b10:	b08c      	sub	sp, #48	; 0x30
 8000b12:	ab0f      	add	r3, sp, #60	; 0x3c
 8000b14:	f813 4b04 	ldrb.w	r4, [r3], #4
	va_list args;
	va_start(args, paramCount);
 8000b18:	930b      	str	r3, [sp, #44]	; 0x2c
	uint8_t buffer[40];
	buffer[0] ='$'; // size is 1 for pre and 32 for size of logmessage and some extras to avoid faults. the pre is for pcorssing in the parser host side.
 8000b1a:	2324      	movs	r3, #36	; 0x24
 8000b1c:	f88d 3004 	strb.w	r3, [sp, #4]
	uint8_t *source = (uint8_t *)&logMessage;
	uint8_t *destination = (uint8_t *)&buffer[1];
	logMessage.origin = origin;
 8000b20:	4d17      	ldr	r5, [pc, #92]	; (8000b80 <sendMessage+0x74>)
 8000b22:	7728      	strb	r0, [r5, #28]
	ESC_read (0x0910, (void *) &logMessage.timestamp, 8);
 8000b24:	2208      	movs	r2, #8
 8000b26:	4629      	mov	r1, r5
 8000b28:	f44f 6011 	mov.w	r0, #2320	; 0x910
 8000b2c:	f00d ff74 	bl	800ea18 <ESC_read>
	memset(logMessage.params , 0, sizeof(logMessage.params )); // clear to zeros
 8000b30:	2300      	movs	r3, #0
 8000b32:	60ab      	str	r3, [r5, #8]
 8000b34:	60eb      	str	r3, [r5, #12]
 8000b36:	612b      	str	r3, [r5, #16]
 8000b38:	616b      	str	r3, [r5, #20]
 8000b3a:	61ab      	str	r3, [r5, #24]
	for (int i = 0; i < paramCount; i++) {
 8000b3c:	e008      	b.n	8000b50 <sendMessage+0x44>
	        uint32_t param = va_arg(args, uint32_t);
 8000b3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8000b40:	1d11      	adds	r1, r2, #4
 8000b42:	910b      	str	r1, [sp, #44]	; 0x2c
 8000b44:	6810      	ldr	r0, [r2, #0]
	        logMessage.params[i]=  param;
 8000b46:	1c99      	adds	r1, r3, #2
 8000b48:	4a0d      	ldr	r2, [pc, #52]	; (8000b80 <sendMessage+0x74>)
 8000b4a:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (int i = 0; i < paramCount; i++) {
 8000b4e:	3301      	adds	r3, #1
 8000b50:	429c      	cmp	r4, r3
 8000b52:	dcf4      	bgt.n	8000b3e <sendMessage+0x32>
	}
	for (size_t i = 0; i < sizeof(logMessageStruct); i++) {
 8000b54:	2300      	movs	r3, #0
 8000b56:	e005      	b.n	8000b64 <sendMessage+0x58>
	    destination[i] = source[i];
 8000b58:	4a09      	ldr	r2, [pc, #36]	; (8000b80 <sendMessage+0x74>)
 8000b5a:	5cd1      	ldrb	r1, [r2, r3]
 8000b5c:	f10d 0205 	add.w	r2, sp, #5
 8000b60:	54d1      	strb	r1, [r2, r3]
	for (size_t i = 0; i < sizeof(logMessageStruct); i++) {
 8000b62:	3301      	adds	r3, #1
 8000b64:	2b1f      	cmp	r3, #31
 8000b66:	d9f7      	bls.n	8000b58 <sendMessage+0x4c>
	}
	buffer[1+sizeof(logMessageStruct)] ='\n';
 8000b68:	230a      	movs	r3, #10
 8000b6a:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
	//memcpy((uint8_t * )&buffer[1],(uint8_t *) &logMessage, sizeof(logMessageStruct));
	//for (uint8_t i =0; i<sizeof(logMessageStruct);i++)
		//buffer[1+i] = (uint8_t *)(&logMessage +i);
	CDC_Transmit_FS((uint8_t*)&buffer, sizeof(logMessageStruct)+2);
 8000b6e:	2122      	movs	r1, #34	; 0x22
 8000b70:	a801      	add	r0, sp, #4
 8000b72:	f010 fc27 	bl	80113c4 <CDC_Transmit_FS>
	//CDC_Transmit_FS((uint8_t*)&logMessage, 32);
	}
 8000b76:	b00c      	add	sp, #48	; 0x30
 8000b78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000b7c:	b003      	add	sp, #12
 8000b7e:	4770      	bx	lr
 8000b80:	20001d08 	.word	0x20001d08

08000b84 <cdc_printf>:




void cdc_printf(const char *format, ...)
{
 8000b84:	b40f      	push	{r0, r1, r2, r3}
 8000b86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b88:	b083      	sub	sp, #12
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	f107 0320 	add.w	r3, r7, #32
 8000b90:	f853 5b04 	ldr.w	r5, [r3], #4
 8000b94:	466e      	mov	r6, sp
    va_list args;
    va_start(args, format);
 8000b96:	607b      	str	r3, [r7, #4]

    // Calculate the size needed for the formatted string
    int len = vsnprintf(NULL, 0, format, args);
 8000b98:	462a      	mov	r2, r5
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	4608      	mov	r0, r1
 8000b9e:	f011 f83f 	bl	8011c20 <vsniprintf>
    va_end(args);

    if (len <= 0)
 8000ba2:	1e04      	subs	r4, r0, #0
 8000ba4:	dd18      	ble.n	8000bd8 <cdc_printf+0x54>
        return;

    // Allocate a buffer for the formatted string
    char buffer[len + 1]; // +1 for null-terminator
 8000ba6:	f104 0308 	add.w	r3, r4, #8
 8000baa:	f023 0307 	bic.w	r3, r3, #7
 8000bae:	ebad 0d03 	sub.w	sp, sp, r3

    // Format the string into the buffer
    va_start(args, format);
 8000bb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bb6:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), format, args);
 8000bb8:	462a      	mov	r2, r5
 8000bba:	1c61      	adds	r1, r4, #1
 8000bbc:	4668      	mov	r0, sp
 8000bbe:	f011 f82f 	bl	8011c20 <vsniprintf>
    va_end(args);

    // Transmit the formatted string over USB CDC
    CDC_Transmit_FS((uint8_t*)buffer, len);
 8000bc2:	b2a1      	uxth	r1, r4
 8000bc4:	4668      	mov	r0, sp
 8000bc6:	f010 fbfd 	bl	80113c4 <CDC_Transmit_FS>
 8000bca:	46b5      	mov	sp, r6
}
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr
        return;
 8000bd8:	46b5      	mov	sp, r6
 8000bda:	e7f7      	b.n	8000bcc <cdc_printf+0x48>

08000bdc <GetCycleCount>:

}

uint32_t GetCycleCount(void)
{
    return DWT->CYCCNT; // Read cycle counter value
 8000bdc:	4b01      	ldr	r3, [pc, #4]	; (8000be4 <GetCycleCount+0x8>)
 8000bde:	6858      	ldr	r0, [r3, #4]
}
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	e0001000 	.word	0xe0001000

08000be8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000be8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000bea:	6802      	ldr	r2, [r0, #0]
 8000bec:	4b03      	ldr	r3, [pc, #12]	; (8000bfc <HAL_TIM_PeriodElapsedCallback+0x14>)
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d000      	beq.n	8000bf4 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bf2:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8000bf4:	f000 fae2 	bl	80011bc <HAL_IncTick>
}
 8000bf8:	e7fb      	b.n	8000bf2 <HAL_TIM_PeriodElapsedCallback+0xa>
 8000bfa:	bf00      	nop
 8000bfc:	40012c00 	.word	0x40012c00

08000c00 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c00:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c02:	e7fe      	b.n	8000c02 <Error_Handler+0x2>

08000c04 <SystemClock_Config>:
{
 8000c04:	b500      	push	{lr}
 8000c06:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c08:	2238      	movs	r2, #56	; 0x38
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	a806      	add	r0, sp, #24
 8000c0e:	f011 f825 	bl	8011c5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c12:	2000      	movs	r0, #0
 8000c14:	9001      	str	r0, [sp, #4]
 8000c16:	9002      	str	r0, [sp, #8]
 8000c18:	9003      	str	r0, [sp, #12]
 8000c1a:	9004      	str	r0, [sp, #16]
 8000c1c:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c1e:	f002 fcdf 	bl	80035e0 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000c22:	2321      	movs	r3, #33	; 0x21
 8000c24:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c26:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c2a:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c30:	2302      	movs	r3, #2
 8000c32:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c34:	2103      	movs	r1, #3
 8000c36:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000c38:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000c3a:	2214      	movs	r2, #20
 8000c3c:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c3e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c40:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c42:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c44:	a806      	add	r0, sp, #24
 8000c46:	f002 fd8b 	bl	8003760 <HAL_RCC_OscConfig>
 8000c4a:	b980      	cbnz	r0, 8000c6e <SystemClock_Config+0x6a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c4c:	230f      	movs	r3, #15
 8000c4e:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c50:	2303      	movs	r3, #3
 8000c52:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c54:	2300      	movs	r3, #0
 8000c56:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c58:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c5a:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c5c:	2104      	movs	r1, #4
 8000c5e:	eb0d 0001 	add.w	r0, sp, r1
 8000c62:	f003 f8e1 	bl	8003e28 <HAL_RCC_ClockConfig>
 8000c66:	b920      	cbnz	r0, 8000c72 <SystemClock_Config+0x6e>
}
 8000c68:	b015      	add	sp, #84	; 0x54
 8000c6a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000c6e:	f7ff ffc7 	bl	8000c00 <Error_Handler>
    Error_Handler();
 8000c72:	f7ff ffc5 	bl	8000c00 <Error_Handler>

08000c76 <main>:
{
 8000c76:	b508      	push	{r3, lr}
  HAL_Init();
 8000c78:	f000 fa91 	bl	800119e <HAL_Init>
  SystemClock_Config();
 8000c7c:	f7ff ffc2 	bl	8000c04 <SystemClock_Config>
  MX_GPIO_Init();
 8000c80:	f7ff fe68 	bl	8000954 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c84:	f7ff fda6 	bl	80007d4 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8000c88:	f7ff fdde 	bl	8000848 <MX_FDCAN1_Init>
  MX_SPI1_Init();
 8000c8c:	f000 f80c 	bl	8000ca8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000c90:	f000 f9a6 	bl	8000fe0 <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 8000c94:	f010 fb40 	bl	8011318 <MX_USB_Device_Init>
  SEGGER_SYSVIEW_Conf();
 8000c98:	f00f fbec 	bl	8010474 <SEGGER_SYSVIEW_Conf>
  MX_FREERTOS_Init();
 8000c9c:	f7ff fd1e 	bl	80006dc <MX_FREERTOS_Init>
  osKernelStart();
 8000ca0:	f007 fbf6 	bl	8008490 <osKernelStart>
  while (1)
 8000ca4:	e7fe      	b.n	8000ca4 <main+0x2e>

08000ca6 <assert_failed>:
{
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000ca6:	4770      	bx	lr

08000ca8 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000ca8:	b508      	push	{r3, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000caa:	4810      	ldr	r0, [pc, #64]	; (8000cec <MX_SPI1_Init+0x44>)
 8000cac:	4b10      	ldr	r3, [pc, #64]	; (8000cf0 <MX_SPI1_Init+0x48>)
 8000cae:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000cb0:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000cb4:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cba:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000cbe:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cc0:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cc2:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000cc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000cc8:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000cca:	2208      	movs	r2, #8
 8000ccc:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cce:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cd0:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cd2:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000cd4:	2207      	movs	r2, #7
 8000cd6:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cd8:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000cda:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000cdc:	f003 feba 	bl	8004a54 <HAL_SPI_Init>
 8000ce0:	b900      	cbnz	r0, 8000ce4 <MX_SPI1_Init+0x3c>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ce2:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000ce4:	f7ff ff8c 	bl	8000c00 <Error_Handler>
}
 8000ce8:	e7fb      	b.n	8000ce2 <MX_SPI1_Init+0x3a>
 8000cea:	bf00      	nop
 8000cec:	20001de8 	.word	0x20001de8
 8000cf0:	40013000 	.word	0x40013000

08000cf4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000cf4:	b510      	push	{r4, lr}
 8000cf6:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	9303      	str	r3, [sp, #12]
 8000cfc:	9304      	str	r3, [sp, #16]
 8000cfe:	9305      	str	r3, [sp, #20]
 8000d00:	9306      	str	r3, [sp, #24]
 8000d02:	9307      	str	r3, [sp, #28]
  if(spiHandle->Instance==SPI1)
 8000d04:	6802      	ldr	r2, [r0, #0]
 8000d06:	4b2d      	ldr	r3, [pc, #180]	; (8000dbc <HAL_SPI_MspInit+0xc8>)
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d001      	beq.n	8000d10 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000d0c:	b008      	add	sp, #32
 8000d0e:	bd10      	pop	{r4, pc}
 8000d10:	4604      	mov	r4, r0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d12:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8000d16:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000d18:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000d1c:	661a      	str	r2, [r3, #96]	; 0x60
 8000d1e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000d20:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8000d24:	9201      	str	r2, [sp, #4]
 8000d26:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d28:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d2a:	f042 0201 	orr.w	r2, r2, #1
 8000d2e:	64da      	str	r2, [r3, #76]	; 0x4c
 8000d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d32:	f003 0301 	and.w	r3, r3, #1
 8000d36:	9302      	str	r3, [sp, #8]
 8000d38:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000d3a:	23e0      	movs	r3, #224	; 0xe0
 8000d3c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d42:	2303      	movs	r3, #3
 8000d44:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d46:	2305      	movs	r3, #5
 8000d48:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4a:	a903      	add	r1, sp, #12
 8000d4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d50:	f001 fabe 	bl	80022d0 <HAL_GPIO_Init>
    hdma_spi1_rx.Instance = DMA1_Channel3;
 8000d54:	481a      	ldr	r0, [pc, #104]	; (8000dc0 <HAL_SPI_MspInit+0xcc>)
 8000d56:	4b1b      	ldr	r3, [pc, #108]	; (8000dc4 <HAL_SPI_MspInit+0xd0>)
 8000d58:	6003      	str	r3, [r0, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8000d5a:	230a      	movs	r3, #10
 8000d5c:	6043      	str	r3, [r0, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	6083      	str	r3, [r0, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d62:	60c3      	str	r3, [r0, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d64:	2280      	movs	r2, #128	; 0x80
 8000d66:	6102      	str	r2, [r0, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d68:	6143      	str	r3, [r0, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d6a:	6183      	str	r3, [r0, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000d6c:	61c3      	str	r3, [r0, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000d6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d72:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000d74:	f000 fb0a 	bl	800138c <HAL_DMA_Init>
 8000d78:	b9d0      	cbnz	r0, 8000db0 <HAL_SPI_MspInit+0xbc>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000d7a:	4b11      	ldr	r3, [pc, #68]	; (8000dc0 <HAL_SPI_MspInit+0xcc>)
 8000d7c:	65a3      	str	r3, [r4, #88]	; 0x58
 8000d7e:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8000d80:	4811      	ldr	r0, [pc, #68]	; (8000dc8 <HAL_SPI_MspInit+0xd4>)
 8000d82:	4b12      	ldr	r3, [pc, #72]	; (8000dcc <HAL_SPI_MspInit+0xd8>)
 8000d84:	6003      	str	r3, [r0, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8000d86:	230b      	movs	r3, #11
 8000d88:	6043      	str	r3, [r0, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d8a:	2310      	movs	r3, #16
 8000d8c:	6083      	str	r3, [r0, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60c3      	str	r3, [r0, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d92:	2280      	movs	r2, #128	; 0x80
 8000d94:	6102      	str	r2, [r0, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d96:	6143      	str	r3, [r0, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d98:	6183      	str	r3, [r0, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000d9a:	61c3      	str	r3, [r0, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000d9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000da0:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000da2:	f000 faf3 	bl	800138c <HAL_DMA_Init>
 8000da6:	b930      	cbnz	r0, 8000db6 <HAL_SPI_MspInit+0xc2>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8000da8:	4b07      	ldr	r3, [pc, #28]	; (8000dc8 <HAL_SPI_MspInit+0xd4>)
 8000daa:	6563      	str	r3, [r4, #84]	; 0x54
 8000dac:	629c      	str	r4, [r3, #40]	; 0x28
}
 8000dae:	e7ad      	b.n	8000d0c <HAL_SPI_MspInit+0x18>
      Error_Handler();
 8000db0:	f7ff ff26 	bl	8000c00 <Error_Handler>
 8000db4:	e7e1      	b.n	8000d7a <HAL_SPI_MspInit+0x86>
      Error_Handler();
 8000db6:	f7ff ff23 	bl	8000c00 <Error_Handler>
 8000dba:	e7f5      	b.n	8000da8 <HAL_SPI_MspInit+0xb4>
 8000dbc:	40013000 	.word	0x40013000
 8000dc0:	20001d28 	.word	0x20001d28
 8000dc4:	40020030 	.word	0x40020030
 8000dc8:	20001d88 	.word	0x20001d88
 8000dcc:	40020008 	.word	0x40020008

08000dd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dd0:	b500      	push	{lr}
 8000dd2:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dd4:	4b0d      	ldr	r3, [pc, #52]	; (8000e0c <HAL_MspInit+0x3c>)
 8000dd6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000dd8:	f042 0201 	orr.w	r2, r2, #1
 8000ddc:	661a      	str	r2, [r3, #96]	; 0x60
 8000dde:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000de0:	f002 0201 	and.w	r2, r2, #1
 8000de4:	9200      	str	r2, [sp, #0]
 8000de6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000de8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000dea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000dee:	659a      	str	r2, [r3, #88]	; 0x58
 8000df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000df2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000df6:	9301      	str	r3, [sp, #4]
 8000df8:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	210f      	movs	r1, #15
 8000dfe:	f06f 0001 	mvn.w	r0, #1
 8000e02:	f000 fa0b 	bl	800121c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e06:	b003      	add	sp, #12
 8000e08:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e0c:	40021000 	.word	0x40021000

08000e10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e10:	b530      	push	{r4, r5, lr}
 8000e12:	b089      	sub	sp, #36	; 0x24
 8000e14:	4604      	mov	r4, r0
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000e16:	4b1d      	ldr	r3, [pc, #116]	; (8000e8c <HAL_InitTick+0x7c>)
 8000e18:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000e1e:	661a      	str	r2, [r3, #96]	; 0x60
 8000e20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e26:	9301      	str	r3, [sp, #4]
 8000e28:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e2a:	a902      	add	r1, sp, #8
 8000e2c:	a803      	add	r0, sp, #12
 8000e2e:	f003 f985 	bl	800413c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000e32:	f003 f971 	bl	8004118 <HAL_RCC_GetPCLK2Freq>

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e36:	4a16      	ldr	r2, [pc, #88]	; (8000e90 <HAL_InitTick+0x80>)
 8000e38:	fba2 2300 	umull	r2, r3, r2, r0
 8000e3c:	0c9b      	lsrs	r3, r3, #18
 8000e3e:	3b01      	subs	r3, #1

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e40:	4814      	ldr	r0, [pc, #80]	; (8000e94 <HAL_InitTick+0x84>)
 8000e42:	4a15      	ldr	r2, [pc, #84]	; (8000e98 <HAL_InitTick+0x88>)
 8000e44:	6002      	str	r2, [r0, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e46:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e4a:	60c2      	str	r2, [r0, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e4c:	6043      	str	r3, [r0, #4]
  htim1.Init.ClockDivision = 0;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	6103      	str	r3, [r0, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e52:	6083      	str	r3, [r0, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8000e54:	f004 fc24 	bl	80056a0 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8000e58:	4605      	mov	r5, r0
 8000e5a:	b110      	cbz	r0, 8000e62 <HAL_InitTick+0x52>
    }
  }

 /* Return function status */
  return status;
}
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	b009      	add	sp, #36	; 0x24
 8000e60:	bd30      	pop	{r4, r5, pc}
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000e62:	480c      	ldr	r0, [pc, #48]	; (8000e94 <HAL_InitTick+0x84>)
 8000e64:	f004 fa16 	bl	8005294 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8000e68:	4605      	mov	r5, r0
 8000e6a:	2800      	cmp	r0, #0
 8000e6c:	d1f6      	bne.n	8000e5c <HAL_InitTick+0x4c>
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000e6e:	2019      	movs	r0, #25
 8000e70:	f000 fa1a 	bl	80012a8 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e74:	2c0f      	cmp	r4, #15
 8000e76:	d901      	bls.n	8000e7c <HAL_InitTick+0x6c>
        status = HAL_ERROR;
 8000e78:	2501      	movs	r5, #1
 8000e7a:	e7ef      	b.n	8000e5c <HAL_InitTick+0x4c>
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	4621      	mov	r1, r4
 8000e80:	2019      	movs	r0, #25
 8000e82:	f000 f9cb 	bl	800121c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e86:	4b05      	ldr	r3, [pc, #20]	; (8000e9c <HAL_InitTick+0x8c>)
 8000e88:	601c      	str	r4, [r3, #0]
 8000e8a:	e7e7      	b.n	8000e5c <HAL_InitTick+0x4c>
 8000e8c:	40021000 	.word	0x40021000
 8000e90:	431bde83 	.word	0x431bde83
 8000e94:	20001e4c 	.word	0x20001e4c
 8000e98:	40012c00 	.word	0x40012c00
 8000e9c:	20000008 	.word	0x20000008

08000ea0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ea0:	e7fe      	b.n	8000ea0 <NMI_Handler>

08000ea2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ea2:	e7fe      	b.n	8000ea2 <HardFault_Handler>

08000ea4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea4:	e7fe      	b.n	8000ea4 <MemManage_Handler>

08000ea6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ea6:	e7fe      	b.n	8000ea6 <BusFault_Handler>

08000ea8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <UsageFault_Handler>

08000eaa <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eaa:	4770      	bx	lr

08000eac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000eac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000eae:	4802      	ldr	r0, [pc, #8]	; (8000eb8 <DMA1_Channel1_IRQHandler+0xc>)
 8000eb0:	f000 fc41 	bl	8001736 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000eb4:	bd08      	pop	{r3, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20001d88 	.word	0x20001d88

08000ebc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000ebc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000ebe:	4802      	ldr	r0, [pc, #8]	; (8000ec8 <DMA1_Channel2_IRQHandler+0xc>)
 8000ec0:	f000 fc39 	bl	8001736 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000ec4:	bd08      	pop	{r3, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20001e9c 	.word	0x20001e9c

08000ecc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000ecc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000ece:	4802      	ldr	r0, [pc, #8]	; (8000ed8 <DMA1_Channel3_IRQHandler+0xc>)
 8000ed0:	f000 fc31 	bl	8001736 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000ed4:	bd08      	pop	{r3, pc}
 8000ed6:	bf00      	nop
 8000ed8:	20001d28 	.word	0x20001d28

08000edc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000edc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000ede:	4802      	ldr	r0, [pc, #8]	; (8000ee8 <DMA1_Channel4_IRQHandler+0xc>)
 8000ee0:	f000 fc29 	bl	8001736 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000ee4:	bd08      	pop	{r3, pc}
 8000ee6:	bf00      	nop
 8000ee8:	20001efc 	.word	0x20001efc

08000eec <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000eec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000eee:	4802      	ldr	r0, [pc, #8]	; (8000ef8 <USB_LP_IRQHandler+0xc>)
 8000ef0:	f002 f934 	bl	800315c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000ef4:	bd08      	pop	{r3, pc}
 8000ef6:	bf00      	nop
 8000ef8:	2000c4f0 	.word	0x2000c4f0

08000efc <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000efc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000efe:	4802      	ldr	r0, [pc, #8]	; (8000f08 <FDCAN1_IT0_IRQHandler+0xc>)
 8000f00:	f001 f91a 	bl	8002138 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000f04:	bd08      	pop	{r3, pc}
 8000f06:	bf00      	nop
 8000f08:	20001ca0 	.word	0x20001ca0

08000f0c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000f0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f0e:	4802      	ldr	r0, [pc, #8]	; (8000f18 <TIM1_UP_TIM16_IRQHandler+0xc>)
 8000f10:	f004 fa46 	bl	80053a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000f14:	bd08      	pop	{r3, pc}
 8000f16:	bf00      	nop
 8000f18:	20001e4c 	.word	0x20001e4c

08000f1c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000f1c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000f1e:	4802      	ldr	r0, [pc, #8]	; (8000f28 <USART1_IRQHandler+0xc>)
 8000f20:	f004 fd70 	bl	8005a04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000f24:	bd08      	pop	{r3, pc}
 8000f26:	bf00      	nop
 8000f28:	20001f5c 	.word	0x20001f5c

08000f2c <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	4770      	bx	lr

08000f30 <_kill>:

int _kill(int pid, int sig)
{
 8000f30:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f32:	f010 ff25 	bl	8011d80 <__errno>
 8000f36:	2316      	movs	r3, #22
 8000f38:	6003      	str	r3, [r0, #0]
  return -1;
}
 8000f3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f3e:	bd08      	pop	{r3, pc}

08000f40 <_exit>:

void _exit (int status)
{
 8000f40:	b508      	push	{r3, lr}
  _kill(status, -1);
 8000f42:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f46:	f7ff fff3 	bl	8000f30 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f4a:	e7fe      	b.n	8000f4a <_exit+0xa>

08000f4c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f4c:	b570      	push	{r4, r5, r6, lr}
 8000f4e:	460c      	mov	r4, r1
 8000f50:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f52:	2500      	movs	r5, #0
 8000f54:	e006      	b.n	8000f64 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8000f56:	f3af 8000 	nop.w
 8000f5a:	4621      	mov	r1, r4
 8000f5c:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f60:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8000f62:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f64:	42b5      	cmp	r5, r6
 8000f66:	dbf6      	blt.n	8000f56 <_read+0xa>
  }

  return len;
}
 8000f68:	4630      	mov	r0, r6
 8000f6a:	bd70      	pop	{r4, r5, r6, pc}

08000f6c <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000f6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f70:	4770      	bx	lr

08000f72 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000f72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f76:	604b      	str	r3, [r1, #4]
  return 0;
}
 8000f78:	2000      	movs	r0, #0
 8000f7a:	4770      	bx	lr

08000f7c <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000f7c:	2001      	movs	r0, #1
 8000f7e:	4770      	bx	lr

08000f80 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000f80:	2000      	movs	r0, #0
 8000f82:	4770      	bx	lr

08000f84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f84:	b510      	push	{r4, lr}
 8000f86:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f88:	4a0c      	ldr	r2, [pc, #48]	; (8000fbc <_sbrk+0x38>)
 8000f8a:	490d      	ldr	r1, [pc, #52]	; (8000fc0 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f8c:	480d      	ldr	r0, [pc, #52]	; (8000fc4 <_sbrk+0x40>)
 8000f8e:	6800      	ldr	r0, [r0, #0]
 8000f90:	b140      	cbz	r0, 8000fa4 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f92:	480c      	ldr	r0, [pc, #48]	; (8000fc4 <_sbrk+0x40>)
 8000f94:	6800      	ldr	r0, [r0, #0]
 8000f96:	4403      	add	r3, r0
 8000f98:	1a52      	subs	r2, r2, r1
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d806      	bhi.n	8000fac <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000f9e:	4a09      	ldr	r2, [pc, #36]	; (8000fc4 <_sbrk+0x40>)
 8000fa0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8000fa2:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000fa4:	4807      	ldr	r0, [pc, #28]	; (8000fc4 <_sbrk+0x40>)
 8000fa6:	4c08      	ldr	r4, [pc, #32]	; (8000fc8 <_sbrk+0x44>)
 8000fa8:	6004      	str	r4, [r0, #0]
 8000faa:	e7f2      	b.n	8000f92 <_sbrk+0xe>
    errno = ENOMEM;
 8000fac:	f010 fee8 	bl	8011d80 <__errno>
 8000fb0:	230c      	movs	r3, #12
 8000fb2:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000fb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fb8:	e7f3      	b.n	8000fa2 <_sbrk+0x1e>
 8000fba:	bf00      	nop
 8000fbc:	20020000 	.word	0x20020000
 8000fc0:	00000400 	.word	0x00000400
 8000fc4:	20001e98 	.word	0x20001e98
 8000fc8:	2000cb50 	.word	0x2000cb50

08000fcc <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000fcc:	4a03      	ldr	r2, [pc, #12]	; (8000fdc <SystemInit+0x10>)
 8000fce:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000fd2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fd6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fda:	4770      	bx	lr
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000fe0:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000fe2:	4817      	ldr	r0, [pc, #92]	; (8001040 <MX_USART1_UART_Init+0x60>)
 8000fe4:	4b17      	ldr	r3, [pc, #92]	; (8001044 <MX_USART1_UART_Init+0x64>)
 8000fe6:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8000fe8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000fec:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ff2:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ff4:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ff6:	220c      	movs	r2, #12
 8000ff8:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ffa:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ffc:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ffe:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001000:	6243      	str	r3, [r0, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001002:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001004:	f005 fa88 	bl	8006518 <HAL_UART_Init>
 8001008:	b970      	cbnz	r0, 8001028 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800100a:	2100      	movs	r1, #0
 800100c:	480c      	ldr	r0, [pc, #48]	; (8001040 <MX_USART1_UART_Init+0x60>)
 800100e:	f005 fb69 	bl	80066e4 <HAL_UARTEx_SetTxFifoThreshold>
 8001012:	b960      	cbnz	r0, 800102e <MX_USART1_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001014:	2100      	movs	r1, #0
 8001016:	480a      	ldr	r0, [pc, #40]	; (8001040 <MX_USART1_UART_Init+0x60>)
 8001018:	f005 fbc2 	bl	80067a0 <HAL_UARTEx_SetRxFifoThreshold>
 800101c:	b950      	cbnz	r0, 8001034 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800101e:	4808      	ldr	r0, [pc, #32]	; (8001040 <MX_USART1_UART_Init+0x60>)
 8001020:	f005 fb1e 	bl	8006660 <HAL_UARTEx_DisableFifoMode>
 8001024:	b948      	cbnz	r0, 800103a <MX_USART1_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001026:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001028:	f7ff fdea 	bl	8000c00 <Error_Handler>
 800102c:	e7ed      	b.n	800100a <MX_USART1_UART_Init+0x2a>
    Error_Handler();
 800102e:	f7ff fde7 	bl	8000c00 <Error_Handler>
 8001032:	e7ef      	b.n	8001014 <MX_USART1_UART_Init+0x34>
    Error_Handler();
 8001034:	f7ff fde4 	bl	8000c00 <Error_Handler>
 8001038:	e7f1      	b.n	800101e <MX_USART1_UART_Init+0x3e>
    Error_Handler();
 800103a:	f7ff fde1 	bl	8000c00 <Error_Handler>
}
 800103e:	e7f2      	b.n	8001026 <MX_USART1_UART_Init+0x46>
 8001040:	20001f5c 	.word	0x20001f5c
 8001044:	40013800 	.word	0x40013800

08001048 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001048:	b530      	push	{r4, r5, lr}
 800104a:	b09d      	sub	sp, #116	; 0x74
 800104c:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104e:	2100      	movs	r1, #0
 8001050:	9117      	str	r1, [sp, #92]	; 0x5c
 8001052:	9118      	str	r1, [sp, #96]	; 0x60
 8001054:	9119      	str	r1, [sp, #100]	; 0x64
 8001056:	911a      	str	r1, [sp, #104]	; 0x68
 8001058:	911b      	str	r1, [sp, #108]	; 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800105a:	2254      	movs	r2, #84	; 0x54
 800105c:	a802      	add	r0, sp, #8
 800105e:	f010 fdfd 	bl	8011c5c <memset>
  if(uartHandle->Instance==USART1)
 8001062:	6822      	ldr	r2, [r4, #0]
 8001064:	4b33      	ldr	r3, [pc, #204]	; (8001134 <HAL_UART_MspInit+0xec>)
 8001066:	429a      	cmp	r2, r3
 8001068:	d001      	beq.n	800106e <HAL_UART_MspInit+0x26>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800106a:	b01d      	add	sp, #116	; 0x74
 800106c:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800106e:	2301      	movs	r3, #1
 8001070:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001072:	a802      	add	r0, sp, #8
 8001074:	f003 f894 	bl	80041a0 <HAL_RCCEx_PeriphCLKConfig>
 8001078:	2800      	cmp	r0, #0
 800107a:	d152      	bne.n	8001122 <HAL_UART_MspInit+0xda>
    __HAL_RCC_USART1_CLK_ENABLE();
 800107c:	4b2e      	ldr	r3, [pc, #184]	; (8001138 <HAL_UART_MspInit+0xf0>)
 800107e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001080:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001084:	661a      	str	r2, [r3, #96]	; 0x60
 8001086:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001088:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800108c:	9200      	str	r2, [sp, #0]
 800108e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001090:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001092:	f042 0201 	orr.w	r2, r2, #1
 8001096:	64da      	str	r2, [r3, #76]	; 0x4c
 8001098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	9301      	str	r3, [sp, #4]
 80010a0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80010a2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80010a6:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a8:	2302      	movs	r3, #2
 80010aa:	9318      	str	r3, [sp, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	2500      	movs	r5, #0
 80010ae:	9519      	str	r5, [sp, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010b0:	931a      	str	r3, [sp, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80010b2:	2307      	movs	r3, #7
 80010b4:	931b      	str	r3, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b6:	a917      	add	r1, sp, #92	; 0x5c
 80010b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010bc:	f001 f908 	bl	80022d0 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 80010c0:	481e      	ldr	r0, [pc, #120]	; (800113c <HAL_UART_MspInit+0xf4>)
 80010c2:	4b1f      	ldr	r3, [pc, #124]	; (8001140 <HAL_UART_MspInit+0xf8>)
 80010c4:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80010c6:	2318      	movs	r3, #24
 80010c8:	6043      	str	r3, [r0, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010ca:	6085      	str	r5, [r0, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010cc:	60c5      	str	r5, [r0, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010ce:	2380      	movs	r3, #128	; 0x80
 80010d0:	6103      	str	r3, [r0, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010d2:	6145      	str	r5, [r0, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010d4:	6185      	str	r5, [r0, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80010d6:	61c5      	str	r5, [r0, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010d8:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80010da:	f000 f957 	bl	800138c <HAL_DMA_Init>
 80010de:	bb18      	cbnz	r0, 8001128 <HAL_UART_MspInit+0xe0>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80010e0:	4b16      	ldr	r3, [pc, #88]	; (800113c <HAL_UART_MspInit+0xf4>)
 80010e2:	67e3      	str	r3, [r4, #124]	; 0x7c
 80010e4:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80010e6:	4817      	ldr	r0, [pc, #92]	; (8001144 <HAL_UART_MspInit+0xfc>)
 80010e8:	4b17      	ldr	r3, [pc, #92]	; (8001148 <HAL_UART_MspInit+0x100>)
 80010ea:	6003      	str	r3, [r0, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80010ec:	2319      	movs	r3, #25
 80010ee:	6043      	str	r3, [r0, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010f0:	2310      	movs	r3, #16
 80010f2:	6083      	str	r3, [r0, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010f4:	2300      	movs	r3, #0
 80010f6:	60c3      	str	r3, [r0, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010f8:	2280      	movs	r2, #128	; 0x80
 80010fa:	6102      	str	r2, [r0, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010fc:	6143      	str	r3, [r0, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010fe:	6183      	str	r3, [r0, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001100:	61c3      	str	r3, [r0, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001102:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001104:	f000 f942 	bl	800138c <HAL_DMA_Init>
 8001108:	b988      	cbnz	r0, 800112e <HAL_UART_MspInit+0xe6>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800110a:	4b0e      	ldr	r3, [pc, #56]	; (8001144 <HAL_UART_MspInit+0xfc>)
 800110c:	67a3      	str	r3, [r4, #120]	; 0x78
 800110e:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001110:	2200      	movs	r2, #0
 8001112:	2105      	movs	r1, #5
 8001114:	2025      	movs	r0, #37	; 0x25
 8001116:	f000 f881 	bl	800121c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800111a:	2025      	movs	r0, #37	; 0x25
 800111c:	f000 f8c4 	bl	80012a8 <HAL_NVIC_EnableIRQ>
}
 8001120:	e7a3      	b.n	800106a <HAL_UART_MspInit+0x22>
      Error_Handler();
 8001122:	f7ff fd6d 	bl	8000c00 <Error_Handler>
 8001126:	e7a9      	b.n	800107c <HAL_UART_MspInit+0x34>
      Error_Handler();
 8001128:	f7ff fd6a 	bl	8000c00 <Error_Handler>
 800112c:	e7d8      	b.n	80010e0 <HAL_UART_MspInit+0x98>
      Error_Handler();
 800112e:	f7ff fd67 	bl	8000c00 <Error_Handler>
 8001132:	e7ea      	b.n	800110a <HAL_UART_MspInit+0xc2>
 8001134:	40013800 	.word	0x40013800
 8001138:	40021000 	.word	0x40021000
 800113c:	20001e9c 	.word	0x20001e9c
 8001140:	4002001c 	.word	0x4002001c
 8001144:	20001efc 	.word	0x20001efc
 8001148:	40020044 	.word	0x40020044

0800114c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800114c:	480d      	ldr	r0, [pc, #52]	; (8001184 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800114e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001150:	480d      	ldr	r0, [pc, #52]	; (8001188 <LoopForever+0x6>)
  ldr r1, =_edata
 8001152:	490e      	ldr	r1, [pc, #56]	; (800118c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001154:	4a0e      	ldr	r2, [pc, #56]	; (8001190 <LoopForever+0xe>)
  movs r3, #0
 8001156:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001158:	e002      	b.n	8001160 <LoopCopyDataInit>

0800115a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800115a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800115c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800115e:	3304      	adds	r3, #4

08001160 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001160:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001162:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001164:	d3f9      	bcc.n	800115a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001166:	4a0b      	ldr	r2, [pc, #44]	; (8001194 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001168:	4c0b      	ldr	r4, [pc, #44]	; (8001198 <LoopForever+0x16>)
  movs r3, #0
 800116a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800116c:	e001      	b.n	8001172 <LoopFillZerobss>

0800116e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800116e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001170:	3204      	adds	r2, #4

08001172 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001172:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001174:	d3fb      	bcc.n	800116e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001176:	f7ff ff29 	bl	8000fcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800117a:	f010 fe07 	bl	8011d8c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800117e:	f7ff fd7a 	bl	8000c76 <main>

08001182 <LoopForever>:

LoopForever:
    b LoopForever
 8001182:	e7fe      	b.n	8001182 <LoopForever>
  ldr   r0, =_estack
 8001184:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001188:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800118c:	2000186c 	.word	0x2000186c
  ldr r2, =_sidata
 8001190:	08016b30 	.word	0x08016b30
  ldr r2, =_sbss
 8001194:	20001c70 	.word	0x20001c70
  ldr r4, =_ebss
 8001198:	2000cb50 	.word	0x2000cb50

0800119c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800119c:	e7fe      	b.n	800119c <ADC1_2_IRQHandler>

0800119e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800119e:	b510      	push	{r4, lr}
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011a0:	2003      	movs	r0, #3
 80011a2:	f000 f81d 	bl	80011e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011a6:	200f      	movs	r0, #15
 80011a8:	f7ff fe32 	bl	8000e10 <HAL_InitTick>
 80011ac:	b110      	cbz	r0, 80011b4 <HAL_Init+0x16>
  {
    status = HAL_ERROR;
 80011ae:	2401      	movs	r4, #1
  }

  /* Return function status */
  return status;

}
 80011b0:	4620      	mov	r0, r4
 80011b2:	bd10      	pop	{r4, pc}
 80011b4:	4604      	mov	r4, r0
    HAL_MspInit();
 80011b6:	f7ff fe0b 	bl	8000dd0 <HAL_MspInit>
 80011ba:	e7f9      	b.n	80011b0 <HAL_Init+0x12>

080011bc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80011bc:	4a03      	ldr	r2, [pc, #12]	; (80011cc <HAL_IncTick+0x10>)
 80011be:	6813      	ldr	r3, [r2, #0]
 80011c0:	4903      	ldr	r1, [pc, #12]	; (80011d0 <HAL_IncTick+0x14>)
 80011c2:	6809      	ldr	r1, [r1, #0]
 80011c4:	440b      	add	r3, r1
 80011c6:	6013      	str	r3, [r2, #0]
}
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	20001fec 	.word	0x20001fec
 80011d0:	20000004 	.word	0x20000004

080011d4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80011d4:	4b01      	ldr	r3, [pc, #4]	; (80011dc <HAL_GetTick+0x8>)
 80011d6:	6818      	ldr	r0, [r3, #0]
}
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	20001fec 	.word	0x20001fec

080011e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e0:	b510      	push	{r4, lr}
 80011e2:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80011e4:	1ec3      	subs	r3, r0, #3
 80011e6:	2b04      	cmp	r3, #4
 80011e8:	d80f      	bhi.n	800120a <HAL_NVIC_SetPriorityGrouping+0x2a>
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011ea:	4a0a      	ldr	r2, [pc, #40]	; (8001214 <HAL_NVIC_SetPriorityGrouping+0x34>)
 80011ec:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ee:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011f2:	041b      	lsls	r3, r3, #16
 80011f4:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011f6:	0224      	lsls	r4, r4, #8
 80011f8:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011fc:	4323      	orrs	r3, r4
  reg_value  =  (reg_value                                   |
 80011fe:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001202:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001206:	60d3      	str	r3, [r2, #12]

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001208:	bd10      	pop	{r4, pc}
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800120a:	21a6      	movs	r1, #166	; 0xa6
 800120c:	4802      	ldr	r0, [pc, #8]	; (8001218 <HAL_NVIC_SetPriorityGrouping+0x38>)
 800120e:	f7ff fd4a 	bl	8000ca6 <assert_failed>
 8001212:	e7ea      	b.n	80011ea <HAL_NVIC_SetPriorityGrouping+0xa>
 8001214:	e000ed00 	.word	0xe000ed00
 8001218:	08012dcc 	.word	0x08012dcc

0800121c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800121c:	b570      	push	{r4, r5, r6, lr}
 800121e:	4605      	mov	r5, r0
 8001220:	460c      	mov	r4, r1
 8001222:	4616      	mov	r6, r2
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001224:	2a0f      	cmp	r2, #15
 8001226:	d825      	bhi.n	8001274 <HAL_NVIC_SetPriority+0x58>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001228:	2c0f      	cmp	r4, #15
 800122a:	d828      	bhi.n	800127e <HAL_NVIC_SetPriority+0x62>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800122c:	4b1b      	ldr	r3, [pc, #108]	; (800129c <HAL_NVIC_SetPriority+0x80>)
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001234:	f1c3 0207 	rsb	r2, r3, #7
 8001238:	2a04      	cmp	r2, #4
 800123a:	bf28      	it	cs
 800123c:	2204      	movcs	r2, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800123e:	1d19      	adds	r1, r3, #4
 8001240:	2906      	cmp	r1, #6
 8001242:	d921      	bls.n	8001288 <HAL_NVIC_SetPriority+0x6c>
 8001244:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001246:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800124a:	fa01 f202 	lsl.w	r2, r1, r2
 800124e:	ea24 0402 	bic.w	r4, r4, r2
 8001252:	409c      	lsls	r4, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001254:	4099      	lsls	r1, r3
 8001256:	ea26 0601 	bic.w	r6, r6, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800125a:	ea44 0206 	orr.w	r2, r4, r6
  if ((int32_t)(IRQn) >= 0)
 800125e:	2d00      	cmp	r5, #0
 8001260:	db14      	blt.n	800128c <HAL_NVIC_SetPriority+0x70>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001262:	0112      	lsls	r2, r2, #4
 8001264:	b2d2      	uxtb	r2, r2
 8001266:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
 800126a:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
 800126e:	f885 2300 	strb.w	r2, [r5, #768]	; 0x300

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001272:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001274:	21be      	movs	r1, #190	; 0xbe
 8001276:	480a      	ldr	r0, [pc, #40]	; (80012a0 <HAL_NVIC_SetPriority+0x84>)
 8001278:	f7ff fd15 	bl	8000ca6 <assert_failed>
 800127c:	e7d4      	b.n	8001228 <HAL_NVIC_SetPriority+0xc>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800127e:	21bf      	movs	r1, #191	; 0xbf
 8001280:	4807      	ldr	r0, [pc, #28]	; (80012a0 <HAL_NVIC_SetPriority+0x84>)
 8001282:	f7ff fd10 	bl	8000ca6 <assert_failed>
 8001286:	e7d1      	b.n	800122c <HAL_NVIC_SetPriority+0x10>
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001288:	2300      	movs	r3, #0
 800128a:	e7dc      	b.n	8001246 <HAL_NVIC_SetPriority+0x2a>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800128c:	f005 050f 	and.w	r5, r5, #15
 8001290:	0112      	lsls	r2, r2, #4
 8001292:	b2d2      	uxtb	r2, r2
 8001294:	4b03      	ldr	r3, [pc, #12]	; (80012a4 <HAL_NVIC_SetPriority+0x88>)
 8001296:	555a      	strb	r2, [r3, r5]
}
 8001298:	e7eb      	b.n	8001272 <HAL_NVIC_SetPriority+0x56>
 800129a:	bf00      	nop
 800129c:	e000ed00 	.word	0xe000ed00
 80012a0:	08012dcc 	.word	0x08012dcc
 80012a4:	e000ed14 	.word	0xe000ed14

080012a8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012a8:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80012aa:	1e04      	subs	r4, r0, #0
 80012ac:	db0a      	blt.n	80012c4 <HAL_NVIC_EnableIRQ+0x1c>
  if ((int32_t)(IRQn) >= 0)
 80012ae:	2c00      	cmp	r4, #0
 80012b0:	db07      	blt.n	80012c2 <HAL_NVIC_EnableIRQ+0x1a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012b2:	f004 021f 	and.w	r2, r4, #31
 80012b6:	0964      	lsrs	r4, r4, #5
 80012b8:	2301      	movs	r3, #1
 80012ba:	4093      	lsls	r3, r2
 80012bc:	4a04      	ldr	r2, [pc, #16]	; (80012d0 <HAL_NVIC_EnableIRQ+0x28>)
 80012be:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80012c2:	bd10      	pop	{r4, pc}
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80012c4:	21d2      	movs	r1, #210	; 0xd2
 80012c6:	4803      	ldr	r0, [pc, #12]	; (80012d4 <HAL_NVIC_EnableIRQ+0x2c>)
 80012c8:	f7ff fced 	bl	8000ca6 <assert_failed>
 80012cc:	e7ef      	b.n	80012ae <HAL_NVIC_EnableIRQ+0x6>
 80012ce:	bf00      	nop
 80012d0:	e000e100 	.word	0xe000e100
 80012d4:	08012dcc 	.word	0x08012dcc

080012d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012d8:	b430      	push	{r4, r5}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80012da:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 80012dc:	6d05      	ldr	r5, [r0, #80]	; 0x50
 80012de:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80012e0:	6d44      	ldr	r4, [r0, #84]	; 0x54
 80012e2:	b114      	cbz	r4, 80012ea <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80012e4:	6d84      	ldr	r4, [r0, #88]	; 0x58
 80012e6:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 80012e8:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80012ea:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80012ec:	f004 0c1f 	and.w	ip, r4, #31
 80012f0:	2401      	movs	r4, #1
 80012f2:	fa04 f40c 	lsl.w	r4, r4, ip
 80012f6:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80012f8:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80012fa:	6804      	ldr	r4, [r0, #0]
 80012fc:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80012fe:	6883      	ldr	r3, [r0, #8]
 8001300:	2b10      	cmp	r3, #16
 8001302:	d005      	beq.n	8001310 <DMA_SetConfig+0x38>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001304:	6803      	ldr	r3, [r0, #0]
 8001306:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001308:	6803      	ldr	r3, [r0, #0]
 800130a:	60da      	str	r2, [r3, #12]
  }
}
 800130c:	bc30      	pop	{r4, r5}
 800130e:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8001310:	6803      	ldr	r3, [r0, #0]
 8001312:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001314:	6803      	ldr	r3, [r0, #0]
 8001316:	60d9      	str	r1, [r3, #12]
 8001318:	e7f8      	b.n	800130c <DMA_SetConfig+0x34>
	...

0800131c <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800131c:	6803      	ldr	r3, [r0, #0]
 800131e:	4a0c      	ldr	r2, [pc, #48]	; (8001350 <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d813      	bhi.n	800134c <DMA_CalcDMAMUXChannelBaseAndMask+0x30>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001324:	490b      	ldr	r1, [pc, #44]	; (8001354 <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001326:	b2db      	uxtb	r3, r3
 8001328:	3b08      	subs	r3, #8
 800132a:	4a0b      	ldr	r2, [pc, #44]	; (8001358 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 800132c:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001330:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001332:	f022 0203 	bic.w	r2, r2, #3
 8001336:	440a      	add	r2, r1
 8001338:	6482      	str	r2, [r0, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800133a:	4a08      	ldr	r2, [pc, #32]	; (800135c <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 800133c:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800133e:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8001342:	2201      	movs	r2, #1
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	6503      	str	r3, [r0, #80]	; 0x50
}
 800134a:	4770      	bx	lr
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800134c:	4904      	ldr	r1, [pc, #16]	; (8001360 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 800134e:	e7ea      	b.n	8001326 <DMA_CalcDMAMUXChannelBaseAndMask+0xa>
 8001350:	40020407 	.word	0x40020407
 8001354:	40020800 	.word	0x40020800
 8001358:	cccccccd 	.word	0xcccccccd
 800135c:	40020880 	.word	0x40020880
 8001360:	40020820 	.word	0x40020820

08001364 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001364:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001366:	4a07      	ldr	r2, [pc, #28]	; (8001384 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8001368:	441a      	add	r2, r3
 800136a:	0092      	lsls	r2, r2, #2
 800136c:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800136e:	4a06      	ldr	r2, [pc, #24]	; (8001388 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8001370:	6582      	str	r2, [r0, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001372:	3b01      	subs	r3, #1
 8001374:	f003 031f 	and.w	r3, r3, #31
 8001378:	2201      	movs	r2, #1
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
 800137e:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	1000823f 	.word	0x1000823f
 8001388:	40020940 	.word	0x40020940

0800138c <HAL_DMA_Init>:
  if (hdma == NULL)
 800138c:	2800      	cmp	r0, #0
 800138e:	f000 80ed 	beq.w	800156c <HAL_DMA_Init+0x1e0>
{
 8001392:	b510      	push	{r4, lr}
 8001394:	4604      	mov	r4, r0
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8001396:	6803      	ldr	r3, [r0, #0]
 8001398:	4a75      	ldr	r2, [pc, #468]	; (8001570 <HAL_DMA_Init+0x1e4>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d031      	beq.n	8001402 <HAL_DMA_Init+0x76>
 800139e:	3214      	adds	r2, #20
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d02e      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013a4:	3214      	adds	r2, #20
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d02b      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013aa:	3214      	adds	r2, #20
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d028      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013b0:	3214      	adds	r2, #20
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d025      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013b6:	3214      	adds	r2, #20
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d022      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013bc:	3214      	adds	r2, #20
 80013be:	4293      	cmp	r3, r2
 80013c0:	d01f      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013c2:	3214      	adds	r2, #20
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d01c      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013c8:	f502 725d 	add.w	r2, r2, #884	; 0x374
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d018      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013d0:	3214      	adds	r2, #20
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d015      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013d6:	3214      	adds	r2, #20
 80013d8:	4293      	cmp	r3, r2
 80013da:	d012      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013dc:	3214      	adds	r2, #20
 80013de:	4293      	cmp	r3, r2
 80013e0:	d00f      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013e2:	3214      	adds	r2, #20
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d00c      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013e8:	3214      	adds	r2, #20
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d009      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013ee:	3214      	adds	r2, #20
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d006      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013f4:	3214      	adds	r2, #20
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d003      	beq.n	8001402 <HAL_DMA_Init+0x76>
 80013fa:	21a3      	movs	r1, #163	; 0xa3
 80013fc:	485d      	ldr	r0, [pc, #372]	; (8001574 <HAL_DMA_Init+0x1e8>)
 80013fe:	f7ff fc52 	bl	8000ca6 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8001402:	68a3      	ldr	r3, [r4, #8]
 8001404:	b123      	cbz	r3, 8001410 <HAL_DMA_Init+0x84>
 8001406:	2b10      	cmp	r3, #16
 8001408:	d002      	beq.n	8001410 <HAL_DMA_Init+0x84>
 800140a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800140e:	d16d      	bne.n	80014ec <HAL_DMA_Init+0x160>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8001410:	68e3      	ldr	r3, [r4, #12]
 8001412:	2b40      	cmp	r3, #64	; 0x40
 8001414:	d001      	beq.n	800141a <HAL_DMA_Init+0x8e>
 8001416:	2b00      	cmp	r3, #0
 8001418:	d16d      	bne.n	80014f6 <HAL_DMA_Init+0x16a>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800141a:	6923      	ldr	r3, [r4, #16]
 800141c:	2b80      	cmp	r3, #128	; 0x80
 800141e:	d001      	beq.n	8001424 <HAL_DMA_Init+0x98>
 8001420:	2b00      	cmp	r3, #0
 8001422:	d16d      	bne.n	8001500 <HAL_DMA_Init+0x174>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8001424:	6963      	ldr	r3, [r4, #20]
 8001426:	b12b      	cbz	r3, 8001434 <HAL_DMA_Init+0xa8>
 8001428:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800142c:	d002      	beq.n	8001434 <HAL_DMA_Init+0xa8>
 800142e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001432:	d16a      	bne.n	800150a <HAL_DMA_Init+0x17e>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8001434:	69a3      	ldr	r3, [r4, #24]
 8001436:	b12b      	cbz	r3, 8001444 <HAL_DMA_Init+0xb8>
 8001438:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800143c:	d002      	beq.n	8001444 <HAL_DMA_Init+0xb8>
 800143e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001442:	d167      	bne.n	8001514 <HAL_DMA_Init+0x188>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8001444:	69e3      	ldr	r3, [r4, #28]
 8001446:	b10b      	cbz	r3, 800144c <HAL_DMA_Init+0xc0>
 8001448:	2b20      	cmp	r3, #32
 800144a:	d168      	bne.n	800151e <HAL_DMA_Init+0x192>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800144c:	6a23      	ldr	r3, [r4, #32]
 800144e:	b143      	cbz	r3, 8001462 <HAL_DMA_Init+0xd6>
 8001450:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001454:	d005      	beq.n	8001462 <HAL_DMA_Init+0xd6>
 8001456:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800145a:	d002      	beq.n	8001462 <HAL_DMA_Init+0xd6>
 800145c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001460:	d162      	bne.n	8001528 <HAL_DMA_Init+0x19c>
  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 8001462:	6863      	ldr	r3, [r4, #4]
 8001464:	2b73      	cmp	r3, #115	; 0x73
 8001466:	d864      	bhi.n	8001532 <HAL_DMA_Init+0x1a6>
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001468:	6821      	ldr	r1, [r4, #0]
 800146a:	4b43      	ldr	r3, [pc, #268]	; (8001578 <HAL_DMA_Init+0x1ec>)
 800146c:	4299      	cmp	r1, r3
 800146e:	d865      	bhi.n	800153c <HAL_DMA_Init+0x1b0>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001470:	4b42      	ldr	r3, [pc, #264]	; (800157c <HAL_DMA_Init+0x1f0>)
 8001472:	440b      	add	r3, r1
 8001474:	4a42      	ldr	r2, [pc, #264]	; (8001580 <HAL_DMA_Init+0x1f4>)
 8001476:	fba2 2303 	umull	r2, r3, r2, r3
 800147a:	091b      	lsrs	r3, r3, #4
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	6463      	str	r3, [r4, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001480:	4b40      	ldr	r3, [pc, #256]	; (8001584 <HAL_DMA_Init+0x1f8>)
 8001482:	6423      	str	r3, [r4, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8001484:	2302      	movs	r3, #2
 8001486:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  tmp = hdma->Instance->CCR;
 800148a:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800148c:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8001490:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmp |=  hdma->Init.Direction        |
 8001494:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001496:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 8001498:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800149a:	6920      	ldr	r0, [r4, #16]
 800149c:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800149e:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014a0:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014a2:	69a0      	ldr	r0, [r4, #24]
 80014a4:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80014a6:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014a8:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80014aa:	6a20      	ldr	r0, [r4, #32]
 80014ac:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 80014ae:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 80014b0:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80014b2:	4620      	mov	r0, r4
 80014b4:	f7ff ff32 	bl	800131c <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80014b8:	68a3      	ldr	r3, [r4, #8]
 80014ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80014be:	d048      	beq.n	8001552 <HAL_DMA_Init+0x1c6>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80014c0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80014c2:	7922      	ldrb	r2, [r4, #4]
 80014c4:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80014c6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80014c8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80014ca:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80014cc:	6863      	ldr	r3, [r4, #4]
 80014ce:	3b01      	subs	r3, #1
 80014d0:	2b03      	cmp	r3, #3
 80014d2:	d941      	bls.n	8001558 <HAL_DMA_Init+0x1cc>
    hdma->DMAmuxRequestGen = 0U;
 80014d4:	2300      	movs	r3, #0
 80014d6:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80014d8:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80014da:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014dc:	2000      	movs	r0, #0
 80014de:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 80014e0:	2301      	movs	r3, #1
 80014e2:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  hdma->Lock = HAL_UNLOCKED;
 80014e6:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 80014ea:	bd10      	pop	{r4, pc}
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80014ec:	21a4      	movs	r1, #164	; 0xa4
 80014ee:	4821      	ldr	r0, [pc, #132]	; (8001574 <HAL_DMA_Init+0x1e8>)
 80014f0:	f7ff fbd9 	bl	8000ca6 <assert_failed>
 80014f4:	e78c      	b.n	8001410 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80014f6:	21a5      	movs	r1, #165	; 0xa5
 80014f8:	481e      	ldr	r0, [pc, #120]	; (8001574 <HAL_DMA_Init+0x1e8>)
 80014fa:	f7ff fbd4 	bl	8000ca6 <assert_failed>
 80014fe:	e78c      	b.n	800141a <HAL_DMA_Init+0x8e>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8001500:	21a6      	movs	r1, #166	; 0xa6
 8001502:	481c      	ldr	r0, [pc, #112]	; (8001574 <HAL_DMA_Init+0x1e8>)
 8001504:	f7ff fbcf 	bl	8000ca6 <assert_failed>
 8001508:	e78c      	b.n	8001424 <HAL_DMA_Init+0x98>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800150a:	21a7      	movs	r1, #167	; 0xa7
 800150c:	4819      	ldr	r0, [pc, #100]	; (8001574 <HAL_DMA_Init+0x1e8>)
 800150e:	f7ff fbca 	bl	8000ca6 <assert_failed>
 8001512:	e78f      	b.n	8001434 <HAL_DMA_Init+0xa8>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8001514:	21a8      	movs	r1, #168	; 0xa8
 8001516:	4817      	ldr	r0, [pc, #92]	; (8001574 <HAL_DMA_Init+0x1e8>)
 8001518:	f7ff fbc5 	bl	8000ca6 <assert_failed>
 800151c:	e792      	b.n	8001444 <HAL_DMA_Init+0xb8>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800151e:	21a9      	movs	r1, #169	; 0xa9
 8001520:	4814      	ldr	r0, [pc, #80]	; (8001574 <HAL_DMA_Init+0x1e8>)
 8001522:	f7ff fbc0 	bl	8000ca6 <assert_failed>
 8001526:	e791      	b.n	800144c <HAL_DMA_Init+0xc0>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8001528:	21aa      	movs	r1, #170	; 0xaa
 800152a:	4812      	ldr	r0, [pc, #72]	; (8001574 <HAL_DMA_Init+0x1e8>)
 800152c:	f7ff fbbb 	bl	8000ca6 <assert_failed>
 8001530:	e797      	b.n	8001462 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 8001532:	21ac      	movs	r1, #172	; 0xac
 8001534:	480f      	ldr	r0, [pc, #60]	; (8001574 <HAL_DMA_Init+0x1e8>)
 8001536:	f7ff fbb6 	bl	8000ca6 <assert_failed>
 800153a:	e795      	b.n	8001468 <HAL_DMA_Init+0xdc>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800153c:	4b12      	ldr	r3, [pc, #72]	; (8001588 <HAL_DMA_Init+0x1fc>)
 800153e:	440b      	add	r3, r1
 8001540:	4a0f      	ldr	r2, [pc, #60]	; (8001580 <HAL_DMA_Init+0x1f4>)
 8001542:	fba2 2303 	umull	r2, r3, r2, r3
 8001546:	091b      	lsrs	r3, r3, #4
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	6463      	str	r3, [r4, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800154c:	4b0f      	ldr	r3, [pc, #60]	; (800158c <HAL_DMA_Init+0x200>)
 800154e:	6423      	str	r3, [r4, #64]	; 0x40
 8001550:	e798      	b.n	8001484 <HAL_DMA_Init+0xf8>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001552:	2300      	movs	r3, #0
 8001554:	6063      	str	r3, [r4, #4]
 8001556:	e7b3      	b.n	80014c0 <HAL_DMA_Init+0x134>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001558:	4620      	mov	r0, r4
 800155a:	f7ff ff03 	bl	8001364 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800155e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001564:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001566:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	e7b7      	b.n	80014dc <HAL_DMA_Init+0x150>
    return HAL_ERROR;
 800156c:	2001      	movs	r0, #1
}
 800156e:	4770      	bx	lr
 8001570:	40020008 	.word	0x40020008
 8001574:	08012e08 	.word	0x08012e08
 8001578:	40020407 	.word	0x40020407
 800157c:	bffdfff8 	.word	0xbffdfff8
 8001580:	cccccccd 	.word	0xcccccccd
 8001584:	40020000 	.word	0x40020000
 8001588:	bffdfbf8 	.word	0xbffdfbf8
 800158c:	40020400 	.word	0x40020400

08001590 <HAL_DMA_Start_IT>:
{
 8001590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001592:	4604      	mov	r4, r0
 8001594:	460e      	mov	r6, r1
 8001596:	4617      	mov	r7, r2
 8001598:	461d      	mov	r5, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800159a:	1e5a      	subs	r2, r3, #1
 800159c:	4b29      	ldr	r3, [pc, #164]	; (8001644 <HAL_DMA_Start_IT+0xb4>)
 800159e:	429a      	cmp	r2, r3
 80015a0:	d810      	bhi.n	80015c4 <HAL_DMA_Start_IT+0x34>
  __HAL_LOCK(hdma);
 80015a2:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d04a      	beq.n	8001640 <HAL_DMA_Start_IT+0xb0>
 80015aa:	2301      	movs	r3, #1
 80015ac:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 80015b0:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d00a      	beq.n	80015d0 <HAL_DMA_Start_IT+0x40>
    __HAL_UNLOCK(hdma);
 80015ba:	2300      	movs	r3, #0
 80015bc:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_BUSY;
 80015c0:	2002      	movs	r0, #2
}
 80015c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80015c4:	f240 11ab 	movw	r1, #427	; 0x1ab
 80015c8:	481f      	ldr	r0, [pc, #124]	; (8001648 <HAL_DMA_Start_IT+0xb8>)
 80015ca:	f7ff fb6c 	bl	8000ca6 <assert_failed>
 80015ce:	e7e8      	b.n	80015a2 <HAL_DMA_Start_IT+0x12>
    hdma->State = HAL_DMA_STATE_BUSY;
 80015d0:	2302      	movs	r3, #2
 80015d2:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015d6:	2300      	movs	r3, #0
 80015d8:	63e3      	str	r3, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80015da:	6822      	ldr	r2, [r4, #0]
 80015dc:	6813      	ldr	r3, [r2, #0]
 80015de:	f023 0301 	bic.w	r3, r3, #1
 80015e2:	6013      	str	r3, [r2, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80015e4:	462b      	mov	r3, r5
 80015e6:	463a      	mov	r2, r7
 80015e8:	4631      	mov	r1, r6
 80015ea:	4620      	mov	r0, r4
 80015ec:	f7ff fe74 	bl	80012d8 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 80015f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80015f2:	b1d3      	cbz	r3, 800162a <HAL_DMA_Start_IT+0x9a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015f4:	6822      	ldr	r2, [r4, #0]
 80015f6:	6813      	ldr	r3, [r2, #0]
 80015f8:	f043 030e 	orr.w	r3, r3, #14
 80015fc:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80015fe:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8001606:	d003      	beq.n	8001610 <HAL_DMA_Start_IT+0x80>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800160e:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8001610:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001612:	b11b      	cbz	r3, 800161c <HAL_DMA_Start_IT+0x8c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800161a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 800161c:	6822      	ldr	r2, [r4, #0]
 800161e:	6813      	ldr	r3, [r2, #0]
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001626:	2000      	movs	r0, #0
 8001628:	e7cb      	b.n	80015c2 <HAL_DMA_Start_IT+0x32>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800162a:	6822      	ldr	r2, [r4, #0]
 800162c:	6813      	ldr	r3, [r2, #0]
 800162e:	f023 0304 	bic.w	r3, r3, #4
 8001632:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001634:	6822      	ldr	r2, [r4, #0]
 8001636:	6813      	ldr	r3, [r2, #0]
 8001638:	f043 030a 	orr.w	r3, r3, #10
 800163c:	6013      	str	r3, [r2, #0]
 800163e:	e7de      	b.n	80015fe <HAL_DMA_Start_IT+0x6e>
  __HAL_LOCK(hdma);
 8001640:	2002      	movs	r0, #2
 8001642:	e7be      	b.n	80015c2 <HAL_DMA_Start_IT+0x32>
 8001644:	0003fffe 	.word	0x0003fffe
 8001648:	08012e08 	.word	0x08012e08

0800164c <HAL_DMA_Abort>:
{
 800164c:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800164e:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8001652:	b2d2      	uxtb	r2, r2
 8001654:	2a02      	cmp	r2, #2
 8001656:	d009      	beq.n	800166c <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001658:	2204      	movs	r2, #4
 800165a:	63c2      	str	r2, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 800165c:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 800165e:	2201      	movs	r2, #1
 8001660:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8001664:	2200      	movs	r2, #0
 8001666:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 800166a:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800166c:	6801      	ldr	r1, [r0, #0]
 800166e:	680a      	ldr	r2, [r1, #0]
 8001670:	f022 020e 	bic.w	r2, r2, #14
 8001674:	600a      	str	r2, [r1, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001676:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001678:	680a      	ldr	r2, [r1, #0]
 800167a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800167e:	600a      	str	r2, [r1, #0]
     __HAL_DMA_DISABLE(hdma);
 8001680:	6801      	ldr	r1, [r0, #0]
 8001682:	680a      	ldr	r2, [r1, #0]
 8001684:	f022 0201 	bic.w	r2, r2, #1
 8001688:	600a      	str	r2, [r1, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800168a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800168c:	f002 011f 	and.w	r1, r2, #31
 8001690:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8001692:	2201      	movs	r2, #1
 8001694:	408a      	lsls	r2, r1
 8001696:	6042      	str	r2, [r0, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001698:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800169a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800169c:	6051      	str	r1, [r2, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 800169e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80016a0:	b142      	cbz	r2, 80016b4 <HAL_DMA_Abort+0x68>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80016a2:	6811      	ldr	r1, [r2, #0]
 80016a4:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80016a8:	6011      	str	r1, [r2, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016aa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80016ac:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80016ae:	6051      	str	r1, [r2, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016b0:	2000      	movs	r0, #0
 80016b2:	e7d4      	b.n	800165e <HAL_DMA_Abort+0x12>
 80016b4:	2000      	movs	r0, #0
 80016b6:	e7d2      	b.n	800165e <HAL_DMA_Abort+0x12>

080016b8 <HAL_DMA_Abort_IT>:
{
 80016b8:	b508      	push	{r3, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 80016ba:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d009      	beq.n	80016d8 <HAL_DMA_Abort_IT+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016c4:	2304      	movs	r3, #4
 80016c6:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80016c8:	2301      	movs	r3, #1
 80016ca:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80016ce:	2200      	movs	r2, #0
 80016d0:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    status = HAL_ERROR;
 80016d4:	4618      	mov	r0, r3
}
 80016d6:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016d8:	6802      	ldr	r2, [r0, #0]
 80016da:	6813      	ldr	r3, [r2, #0]
 80016dc:	f023 030e 	bic.w	r3, r3, #14
 80016e0:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80016e2:	6802      	ldr	r2, [r0, #0]
 80016e4:	6813      	ldr	r3, [r2, #0]
 80016e6:	f023 0301 	bic.w	r3, r3, #1
 80016ea:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80016ec:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80016ee:	6813      	ldr	r3, [r2, #0]
 80016f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80016f4:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80016f6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80016f8:	f003 021f 	and.w	r2, r3, #31
 80016fc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80016fe:	2301      	movs	r3, #1
 8001700:	4093      	lsls	r3, r2
 8001702:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001704:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001706:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8001708:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 800170a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800170c:	b133      	cbz	r3, 800171c <HAL_DMA_Abort_IT+0x64>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001714:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001716:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8001718:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800171a:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800171c:	2301      	movs	r3, #1
 800171e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001722:	2300      	movs	r3, #0
 8001724:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8001728:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800172a:	b113      	cbz	r3, 8001732 <HAL_DMA_Abort_IT+0x7a>
      hdma->XferAbortCallback(hdma);
 800172c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800172e:	2000      	movs	r0, #0
 8001730:	e7d1      	b.n	80016d6 <HAL_DMA_Abort_IT+0x1e>
 8001732:	2000      	movs	r0, #0
 8001734:	e7cf      	b.n	80016d6 <HAL_DMA_Abort_IT+0x1e>

08001736 <HAL_DMA_IRQHandler>:
{
 8001736:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001738:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800173a:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800173c:	6804      	ldr	r4, [r0, #0]
 800173e:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001740:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001742:	f003 031f 	and.w	r3, r3, #31
 8001746:	2204      	movs	r2, #4
 8001748:	409a      	lsls	r2, r3
 800174a:	420a      	tst	r2, r1
 800174c:	d015      	beq.n	800177a <HAL_DMA_IRQHandler+0x44>
 800174e:	f015 0f04 	tst.w	r5, #4
 8001752:	d012      	beq.n	800177a <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001754:	6823      	ldr	r3, [r4, #0]
 8001756:	f013 0f20 	tst.w	r3, #32
 800175a:	d103      	bne.n	8001764 <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800175c:	6823      	ldr	r3, [r4, #0]
 800175e:	f023 0304 	bic.w	r3, r3, #4
 8001762:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001764:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001766:	f003 021f 	and.w	r2, r3, #31
 800176a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800176c:	2304      	movs	r3, #4
 800176e:	4093      	lsls	r3, r2
 8001770:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8001772:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001774:	b103      	cbz	r3, 8001778 <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 8001776:	4798      	blx	r3
}
 8001778:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800177a:	2202      	movs	r2, #2
 800177c:	409a      	lsls	r2, r3
 800177e:	420a      	tst	r2, r1
 8001780:	d01c      	beq.n	80017bc <HAL_DMA_IRQHandler+0x86>
           && (0U != (source_it & DMA_IT_TC)))
 8001782:	f015 0f02 	tst.w	r5, #2
 8001786:	d019      	beq.n	80017bc <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001788:	6823      	ldr	r3, [r4, #0]
 800178a:	f013 0f20 	tst.w	r3, #32
 800178e:	d106      	bne.n	800179e <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001790:	6823      	ldr	r3, [r4, #0]
 8001792:	f023 030a 	bic.w	r3, r3, #10
 8001796:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001798:	2301      	movs	r3, #1
 800179a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800179e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80017a0:	f003 021f 	and.w	r2, r3, #31
 80017a4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80017a6:	2302      	movs	r3, #2
 80017a8:	4093      	lsls	r3, r2
 80017aa:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 80017ac:	2300      	movs	r3, #0
 80017ae:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 80017b2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d0df      	beq.n	8001778 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 80017b8:	4798      	blx	r3
 80017ba:	e7dd      	b.n	8001778 <HAL_DMA_IRQHandler+0x42>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80017bc:	2208      	movs	r2, #8
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	420b      	tst	r3, r1
 80017c4:	d0d8      	beq.n	8001778 <HAL_DMA_IRQHandler+0x42>
           && (0U != (source_it & DMA_IT_TE)))
 80017c6:	f015 0f08 	tst.w	r5, #8
 80017ca:	d0d5      	beq.n	8001778 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017cc:	6823      	ldr	r3, [r4, #0]
 80017ce:	f023 030e 	bic.w	r3, r3, #14
 80017d2:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80017d4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80017d6:	f003 031f 	and.w	r3, r3, #31
 80017da:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80017dc:	2201      	movs	r2, #1
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80017e4:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80017e6:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80017ea:	2300      	movs	r3, #0
 80017ec:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 80017f0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d0c0      	beq.n	8001778 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 80017f6:	4798      	blx	r3
  return;
 80017f8:	e7be      	b.n	8001778 <HAL_DMA_IRQHandler+0x42>
	...

080017fc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80017fc:	b410      	push	{r4}
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80017fe:	6802      	ldr	r2, [r0, #0]
 8001800:	4b1d      	ldr	r3, [pc, #116]	; (8001878 <FDCAN_CalcultateRamBlockAddresses+0x7c>)
 8001802:	429a      	cmp	r2, r3
 8001804:	d028      	beq.n	8001858 <FDCAN_CalcultateRamBlockAddresses+0x5c>
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001806:	491d      	ldr	r1, [pc, #116]	; (800187c <FDCAN_CalcultateRamBlockAddresses+0x80>)
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8001808:	4b1d      	ldr	r3, [pc, #116]	; (8001880 <FDCAN_CalcultateRamBlockAddresses+0x84>)
 800180a:	429a      	cmp	r2, r3
 800180c:	d026      	beq.n	800185c <FDCAN_CalcultateRamBlockAddresses+0x60>
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800180e:	6401      	str	r1, [r0, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001810:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8001814:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001818:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800181a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800181e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001822:	f101 0370 	add.w	r3, r1, #112	; 0x70
 8001826:	6443      	str	r3, [r0, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001828:	6802      	ldr	r2, [r0, #0]
 800182a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800182e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001832:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001834:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 8001838:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800183c:	f101 03b0 	add.w	r3, r1, #176	; 0xb0
 8001840:	6483      	str	r3, [r0, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001842:	f501 73c4 	add.w	r3, r1, #392	; 0x188
 8001846:	64c3      	str	r3, [r0, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001848:	f501 7318 	add.w	r3, r1, #608	; 0x260
 800184c:	6503      	str	r3, [r0, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800184e:	f501 731e 	add.w	r3, r1, #632	; 0x278
 8001852:	6543      	str	r3, [r0, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001854:	460b      	mov	r3, r1
 8001856:	e007      	b.n	8001868 <FDCAN_CalcultateRamBlockAddresses+0x6c>
    SramCanInstanceBase += SRAMCAN_SIZE;
 8001858:	490a      	ldr	r1, [pc, #40]	; (8001884 <FDCAN_CalcultateRamBlockAddresses+0x88>)
 800185a:	e7d5      	b.n	8001808 <FDCAN_CalcultateRamBlockAddresses+0xc>
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800185c:	f501 61d4 	add.w	r1, r1, #1696	; 0x6a0
 8001860:	e7d5      	b.n	800180e <FDCAN_CalcultateRamBlockAddresses+0x12>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001862:	2200      	movs	r2, #0
 8001864:	f843 2b04 	str.w	r2, [r3], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001868:	f501 7254 	add.w	r2, r1, #848	; 0x350
 800186c:	429a      	cmp	r2, r3
 800186e:	d8f8      	bhi.n	8001862 <FDCAN_CalcultateRamBlockAddresses+0x66>
  }
}
 8001870:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	40006800 	.word	0x40006800
 800187c:	4000a400 	.word	0x4000a400
 8001880:	40006c00 	.word	0x40006c00
 8001884:	4000a750 	.word	0x4000a750

08001888 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8001888:	b570      	push	{r4, r5, r6, lr}
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800188a:	684c      	ldr	r4, [r1, #4]
 800188c:	b9e4      	cbnz	r4, 80018c8 <FDCAN_CopyMessageToRAM+0x40>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800188e:	690d      	ldr	r5, [r1, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8001890:	688c      	ldr	r4, [r1, #8]
                   FDCAN_STANDARD_ID |
 8001892:	4325      	orrs	r5, r4
                   (pTxHeader->Identifier << 18U));
 8001894:	680c      	ldr	r4, [r1, #0]
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001896:	ea45 4584 	orr.w	r5, r5, r4, lsl #18
                   pTxHeader->Identifier);
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
                 pTxHeader->TxEventFifoControl |
 800189a:	69cc      	ldr	r4, [r1, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800189c:	6a0e      	ldr	r6, [r1, #32]
 800189e:	ea44 6406 	orr.w	r4, r4, r6, lsl #24
                 pTxHeader->TxEventFifoControl |
 80018a2:	698e      	ldr	r6, [r1, #24]
 80018a4:	4334      	orrs	r4, r6
                 pTxHeader->FDFormat |
 80018a6:	694e      	ldr	r6, [r1, #20]
 80018a8:	4334      	orrs	r4, r6
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80018aa:	68ce      	ldr	r6, [r1, #12]
 80018ac:	4334      	orrs	r4, r6
                 pTxHeader->BitRateSwitch |
                 pTxHeader->DataLength);

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80018ae:	6d40      	ldr	r0, [r0, #84]	; 0x54
 80018b0:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 80018b4:	eb00 0ec3 	add.w	lr, r0, r3, lsl #3

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80018b8:	f840 5033 	str.w	r5, [r0, r3, lsl #3]
  TxAddress++;
  *TxAddress = TxElementW2;
 80018bc:	f8ce 4004 	str.w	r4, [lr, #4]
  TxAddress++;
 80018c0:	f10e 0e08 	add.w	lr, lr, #8

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 80018c4:	2000      	movs	r0, #0
 80018c6:	e019      	b.n	80018fc <FDCAN_CopyMessageToRAM+0x74>
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80018c8:	690c      	ldr	r4, [r1, #16]
                   pTxHeader->TxFrameType |
 80018ca:	688d      	ldr	r5, [r1, #8]
                   FDCAN_EXTENDED_ID |
 80018cc:	4325      	orrs	r5, r4
                   pTxHeader->Identifier);
 80018ce:	680c      	ldr	r4, [r1, #0]
                   pTxHeader->TxFrameType |
 80018d0:	4325      	orrs	r5, r4
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80018d2:	f045 4580 	orr.w	r5, r5, #1073741824	; 0x40000000
 80018d6:	e7e0      	b.n	800189a <FDCAN_CopyMessageToRAM+0x12>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80018d8:	eb02 0c00 	add.w	ip, r2, r0
 80018dc:	f89c 4003 	ldrb.w	r4, [ip, #3]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80018e0:	f89c 3002 	ldrb.w	r3, [ip, #2]
 80018e4:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80018e6:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80018ea:	f89c 4001 	ldrb.w	r4, [ip, #1]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80018ee:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
                  (uint32_t)pTxData[ByteCounter]);
 80018f2:	5c14      	ldrb	r4, [r2, r0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80018f4:	4323      	orrs	r3, r4
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80018f6:	f84e 3b04 	str.w	r3, [lr], #4
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 80018fa:	3004      	adds	r0, #4
 80018fc:	89cb      	ldrh	r3, [r1, #14]
 80018fe:	4c02      	ldr	r4, [pc, #8]	; (8001908 <FDCAN_CopyMessageToRAM+0x80>)
 8001900:	5ce3      	ldrb	r3, [r4, r3]
 8001902:	4283      	cmp	r3, r0
 8001904:	d8e8      	bhi.n	80018d8 <FDCAN_CopyMessageToRAM+0x50>
    TxAddress++;
  }
}
 8001906:	bd70      	pop	{r4, r5, r6, pc}
 8001908:	08012e7c 	.word	0x08012e7c

0800190c <HAL_FDCAN_Init>:
  if (hfdcan == NULL)
 800190c:	2800      	cmp	r0, #0
 800190e:	f000 81b1 	beq.w	8001c74 <HAL_FDCAN_Init+0x368>
{
 8001912:	b538      	push	{r3, r4, r5, lr}
 8001914:	4604      	mov	r4, r0
  assert_param(IS_FDCAN_ALL_INSTANCE(hfdcan->Instance));
 8001916:	6803      	ldr	r3, [r0, #0]
 8001918:	4a82      	ldr	r2, [pc, #520]	; (8001b24 <HAL_FDCAN_Init+0x218>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d00c      	beq.n	8001938 <HAL_FDCAN_Init+0x2c>
 800191e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001922:	4293      	cmp	r3, r2
 8001924:	d008      	beq.n	8001938 <HAL_FDCAN_Init+0x2c>
 8001926:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800192a:	4293      	cmp	r3, r2
 800192c:	d004      	beq.n	8001938 <HAL_FDCAN_Init+0x2c>
 800192e:	f44f 7195 	mov.w	r1, #298	; 0x12a
 8001932:	487d      	ldr	r0, [pc, #500]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001934:	f7ff f9b7 	bl	8000ca6 <assert_failed>
  if (hfdcan->Instance == FDCAN1)
 8001938:	6822      	ldr	r2, [r4, #0]
 800193a:	4b7a      	ldr	r3, [pc, #488]	; (8001b24 <HAL_FDCAN_Init+0x218>)
 800193c:	429a      	cmp	r2, r3
 800193e:	d057      	beq.n	80019f0 <HAL_FDCAN_Init+0xe4>
  assert_param(IS_FDCAN_FRAME_FORMAT(hfdcan->Init.FrameFormat));
 8001940:	68a3      	ldr	r3, [r4, #8]
 8001942:	b12b      	cbz	r3, 8001950 <HAL_FDCAN_Init+0x44>
 8001944:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001948:	d002      	beq.n	8001950 <HAL_FDCAN_Init+0x44>
 800194a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800194e:	d158      	bne.n	8001a02 <HAL_FDCAN_Init+0xf6>
  assert_param(IS_FDCAN_MODE(hfdcan->Init.Mode));
 8001950:	68e3      	ldr	r3, [r4, #12]
 8001952:	2b04      	cmp	r3, #4
 8001954:	d85b      	bhi.n	8001a0e <HAL_FDCAN_Init+0x102>
  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.AutoRetransmission));
 8001956:	7c23      	ldrb	r3, [r4, #16]
 8001958:	2b01      	cmp	r3, #1
 800195a:	d85e      	bhi.n	8001a1a <HAL_FDCAN_Init+0x10e>
  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.TransmitPause));
 800195c:	7c63      	ldrb	r3, [r4, #17]
 800195e:	2b01      	cmp	r3, #1
 8001960:	d861      	bhi.n	8001a26 <HAL_FDCAN_Init+0x11a>
  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.ProtocolException));
 8001962:	7ca3      	ldrb	r3, [r4, #18]
 8001964:	2b01      	cmp	r3, #1
 8001966:	d864      	bhi.n	8001a32 <HAL_FDCAN_Init+0x126>
  assert_param(IS_FDCAN_NOMINAL_PRESCALER(hfdcan->Init.NominalPrescaler));
 8001968:	6963      	ldr	r3, [r4, #20]
 800196a:	3b01      	subs	r3, #1
 800196c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001970:	d265      	bcs.n	8001a3e <HAL_FDCAN_Init+0x132>
  assert_param(IS_FDCAN_NOMINAL_SJW(hfdcan->Init.NominalSyncJumpWidth));
 8001972:	69a3      	ldr	r3, [r4, #24]
 8001974:	3b01      	subs	r3, #1
 8001976:	2b7f      	cmp	r3, #127	; 0x7f
 8001978:	d867      	bhi.n	8001a4a <HAL_FDCAN_Init+0x13e>
  assert_param(IS_FDCAN_NOMINAL_TSEG1(hfdcan->Init.NominalTimeSeg1));
 800197a:	69e3      	ldr	r3, [r4, #28]
 800197c:	3b01      	subs	r3, #1
 800197e:	2bff      	cmp	r3, #255	; 0xff
 8001980:	d869      	bhi.n	8001a56 <HAL_FDCAN_Init+0x14a>
  assert_param(IS_FDCAN_NOMINAL_TSEG2(hfdcan->Init.NominalTimeSeg2));
 8001982:	6a23      	ldr	r3, [r4, #32]
 8001984:	3b01      	subs	r3, #1
 8001986:	2b7f      	cmp	r3, #127	; 0x7f
 8001988:	d86b      	bhi.n	8001a62 <HAL_FDCAN_Init+0x156>
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800198a:	68a3      	ldr	r3, [r4, #8]
 800198c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001990:	d06d      	beq.n	8001a6e <HAL_FDCAN_Init+0x162>
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.StdFiltersNbr, SRAMCAN_FLS_NBR));
 8001992:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001994:	2b1c      	cmp	r3, #28
 8001996:	f200 8092 	bhi.w	8001abe <HAL_FDCAN_Init+0x1b2>
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.ExtFiltersNbr, SRAMCAN_FLE_NBR));
 800199a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800199c:	2b08      	cmp	r3, #8
 800199e:	f200 8094 	bhi.w	8001aca <HAL_FDCAN_Init+0x1be>
  assert_param(IS_FDCAN_TX_FIFO_QUEUE_MODE(hfdcan->Init.TxFifoQueueMode));
 80019a2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80019a4:	b11b      	cbz	r3, 80019ae <HAL_FDCAN_Init+0xa2>
 80019a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019aa:	f040 8094 	bne.w	8001ad6 <HAL_FDCAN_Init+0x1ca>
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80019ae:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f000 8095 	beq.w	8001ae2 <HAL_FDCAN_Init+0x1d6>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80019b8:	6822      	ldr	r2, [r4, #0]
 80019ba:	6993      	ldr	r3, [r2, #24]
 80019bc:	f023 0310 	bic.w	r3, r3, #16
 80019c0:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 80019c2:	f7ff fc07 	bl	80011d4 <HAL_GetTick>
 80019c6:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80019c8:	6823      	ldr	r3, [r4, #0]
 80019ca:	699a      	ldr	r2, [r3, #24]
 80019cc:	f012 0f08 	tst.w	r2, #8
 80019d0:	f000 808d 	beq.w	8001aee <HAL_FDCAN_Init+0x1e2>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80019d4:	f7ff fbfe 	bl	80011d4 <HAL_GetTick>
 80019d8:	1b40      	subs	r0, r0, r5
 80019da:	280a      	cmp	r0, #10
 80019dc:	d9f4      	bls.n	80019c8 <HAL_FDCAN_Init+0xbc>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80019de:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80019e0:	f043 0301 	orr.w	r3, r3, #1
 80019e4:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80019e6:	2303      	movs	r3, #3
 80019e8:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 80019ec:	2001      	movs	r0, #1
}
 80019ee:	bd38      	pop	{r3, r4, r5, pc}
    assert_param(IS_FDCAN_CKDIV(hfdcan->Init.ClockDivider));
 80019f0:	6863      	ldr	r3, [r4, #4]
 80019f2:	2b0f      	cmp	r3, #15
 80019f4:	d9a4      	bls.n	8001940 <HAL_FDCAN_Init+0x34>
 80019f6:	f240 112d 	movw	r1, #301	; 0x12d
 80019fa:	484b      	ldr	r0, [pc, #300]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 80019fc:	f7ff f953 	bl	8000ca6 <assert_failed>
 8001a00:	e79e      	b.n	8001940 <HAL_FDCAN_Init+0x34>
  assert_param(IS_FDCAN_FRAME_FORMAT(hfdcan->Init.FrameFormat));
 8001a02:	f240 112f 	movw	r1, #303	; 0x12f
 8001a06:	4848      	ldr	r0, [pc, #288]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001a08:	f7ff f94d 	bl	8000ca6 <assert_failed>
 8001a0c:	e7a0      	b.n	8001950 <HAL_FDCAN_Init+0x44>
  assert_param(IS_FDCAN_MODE(hfdcan->Init.Mode));
 8001a0e:	f44f 7198 	mov.w	r1, #304	; 0x130
 8001a12:	4845      	ldr	r0, [pc, #276]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001a14:	f7ff f947 	bl	8000ca6 <assert_failed>
 8001a18:	e79d      	b.n	8001956 <HAL_FDCAN_Init+0x4a>
  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.AutoRetransmission));
 8001a1a:	f240 1131 	movw	r1, #305	; 0x131
 8001a1e:	4842      	ldr	r0, [pc, #264]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001a20:	f7ff f941 	bl	8000ca6 <assert_failed>
 8001a24:	e79a      	b.n	800195c <HAL_FDCAN_Init+0x50>
  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.TransmitPause));
 8001a26:	f44f 7199 	mov.w	r1, #306	; 0x132
 8001a2a:	483f      	ldr	r0, [pc, #252]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001a2c:	f7ff f93b 	bl	8000ca6 <assert_failed>
 8001a30:	e797      	b.n	8001962 <HAL_FDCAN_Init+0x56>
  assert_param(IS_FUNCTIONAL_STATE(hfdcan->Init.ProtocolException));
 8001a32:	f240 1133 	movw	r1, #307	; 0x133
 8001a36:	483c      	ldr	r0, [pc, #240]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001a38:	f7ff f935 	bl	8000ca6 <assert_failed>
 8001a3c:	e794      	b.n	8001968 <HAL_FDCAN_Init+0x5c>
  assert_param(IS_FDCAN_NOMINAL_PRESCALER(hfdcan->Init.NominalPrescaler));
 8001a3e:	f44f 719a 	mov.w	r1, #308	; 0x134
 8001a42:	4839      	ldr	r0, [pc, #228]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001a44:	f7ff f92f 	bl	8000ca6 <assert_failed>
 8001a48:	e793      	b.n	8001972 <HAL_FDCAN_Init+0x66>
  assert_param(IS_FDCAN_NOMINAL_SJW(hfdcan->Init.NominalSyncJumpWidth));
 8001a4a:	f240 1135 	movw	r1, #309	; 0x135
 8001a4e:	4836      	ldr	r0, [pc, #216]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001a50:	f7ff f929 	bl	8000ca6 <assert_failed>
 8001a54:	e791      	b.n	800197a <HAL_FDCAN_Init+0x6e>
  assert_param(IS_FDCAN_NOMINAL_TSEG1(hfdcan->Init.NominalTimeSeg1));
 8001a56:	f44f 719b 	mov.w	r1, #310	; 0x136
 8001a5a:	4833      	ldr	r0, [pc, #204]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001a5c:	f7ff f923 	bl	8000ca6 <assert_failed>
 8001a60:	e78f      	b.n	8001982 <HAL_FDCAN_Init+0x76>
  assert_param(IS_FDCAN_NOMINAL_TSEG2(hfdcan->Init.NominalTimeSeg2));
 8001a62:	f240 1137 	movw	r1, #311	; 0x137
 8001a66:	4830      	ldr	r0, [pc, #192]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001a68:	f7ff f91d 	bl	8000ca6 <assert_failed>
 8001a6c:	e78d      	b.n	800198a <HAL_FDCAN_Init+0x7e>
    assert_param(IS_FDCAN_DATA_PRESCALER(hfdcan->Init.DataPrescaler));
 8001a6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a70:	3b01      	subs	r3, #1
 8001a72:	2b1f      	cmp	r3, #31
 8001a74:	d811      	bhi.n	8001a9a <HAL_FDCAN_Init+0x18e>
    assert_param(IS_FDCAN_DATA_SJW(hfdcan->Init.DataSyncJumpWidth));
 8001a76:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a78:	3b01      	subs	r3, #1
 8001a7a:	2b0f      	cmp	r3, #15
 8001a7c:	d813      	bhi.n	8001aa6 <HAL_FDCAN_Init+0x19a>
    assert_param(IS_FDCAN_DATA_TSEG1(hfdcan->Init.DataTimeSeg1));
 8001a7e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001a80:	3b01      	subs	r3, #1
 8001a82:	2b1f      	cmp	r3, #31
 8001a84:	d815      	bhi.n	8001ab2 <HAL_FDCAN_Init+0x1a6>
    assert_param(IS_FDCAN_DATA_TSEG2(hfdcan->Init.DataTimeSeg2));
 8001a86:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001a88:	3b01      	subs	r3, #1
 8001a8a:	2b0f      	cmp	r3, #15
 8001a8c:	d981      	bls.n	8001992 <HAL_FDCAN_Init+0x86>
 8001a8e:	f240 113d 	movw	r1, #317	; 0x13d
 8001a92:	4825      	ldr	r0, [pc, #148]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001a94:	f7ff f907 	bl	8000ca6 <assert_failed>
 8001a98:	e77b      	b.n	8001992 <HAL_FDCAN_Init+0x86>
    assert_param(IS_FDCAN_DATA_PRESCALER(hfdcan->Init.DataPrescaler));
 8001a9a:	f44f 719d 	mov.w	r1, #314	; 0x13a
 8001a9e:	4822      	ldr	r0, [pc, #136]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001aa0:	f7ff f901 	bl	8000ca6 <assert_failed>
 8001aa4:	e7e7      	b.n	8001a76 <HAL_FDCAN_Init+0x16a>
    assert_param(IS_FDCAN_DATA_SJW(hfdcan->Init.DataSyncJumpWidth));
 8001aa6:	f240 113b 	movw	r1, #315	; 0x13b
 8001aaa:	481f      	ldr	r0, [pc, #124]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001aac:	f7ff f8fb 	bl	8000ca6 <assert_failed>
 8001ab0:	e7e5      	b.n	8001a7e <HAL_FDCAN_Init+0x172>
    assert_param(IS_FDCAN_DATA_TSEG1(hfdcan->Init.DataTimeSeg1));
 8001ab2:	f44f 719e 	mov.w	r1, #316	; 0x13c
 8001ab6:	481c      	ldr	r0, [pc, #112]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001ab8:	f7ff f8f5 	bl	8000ca6 <assert_failed>
 8001abc:	e7e3      	b.n	8001a86 <HAL_FDCAN_Init+0x17a>
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.StdFiltersNbr, SRAMCAN_FLS_NBR));
 8001abe:	f240 113f 	movw	r1, #319	; 0x13f
 8001ac2:	4819      	ldr	r0, [pc, #100]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001ac4:	f7ff f8ef 	bl	8000ca6 <assert_failed>
 8001ac8:	e767      	b.n	800199a <HAL_FDCAN_Init+0x8e>
  assert_param(IS_FDCAN_MAX_VALUE(hfdcan->Init.ExtFiltersNbr, SRAMCAN_FLE_NBR));
 8001aca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8001ace:	4816      	ldr	r0, [pc, #88]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001ad0:	f7ff f8e9 	bl	8000ca6 <assert_failed>
 8001ad4:	e765      	b.n	80019a2 <HAL_FDCAN_Init+0x96>
  assert_param(IS_FDCAN_TX_FIFO_QUEUE_MODE(hfdcan->Init.TxFifoQueueMode));
 8001ad6:	f240 1141 	movw	r1, #321	; 0x141
 8001ada:	4813      	ldr	r0, [pc, #76]	; (8001b28 <HAL_FDCAN_Init+0x21c>)
 8001adc:	f7ff f8e3 	bl	8000ca6 <assert_failed>
 8001ae0:	e765      	b.n	80019ae <HAL_FDCAN_Init+0xa2>
    hfdcan->Lock = HAL_UNLOCKED;
 8001ae2:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 8001ae6:	4620      	mov	r0, r4
 8001ae8:	f7fe fed8 	bl	800089c <HAL_FDCAN_MspInit>
 8001aec:	e764      	b.n	80019b8 <HAL_FDCAN_Init+0xac>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001aee:	699a      	ldr	r2, [r3, #24]
 8001af0:	f042 0201 	orr.w	r2, r2, #1
 8001af4:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 8001af6:	f7ff fb6d 	bl	80011d4 <HAL_GetTick>
 8001afa:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001afc:	6823      	ldr	r3, [r4, #0]
 8001afe:	699a      	ldr	r2, [r3, #24]
 8001b00:	f012 0f01 	tst.w	r2, #1
 8001b04:	d112      	bne.n	8001b2c <HAL_FDCAN_Init+0x220>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001b06:	f7ff fb65 	bl	80011d4 <HAL_GetTick>
 8001b0a:	1b40      	subs	r0, r0, r5
 8001b0c:	280a      	cmp	r0, #10
 8001b0e:	d9f5      	bls.n	8001afc <HAL_FDCAN_Init+0x1f0>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001b10:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001b12:	f043 0301 	orr.w	r3, r3, #1
 8001b16:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8001b1e:	2001      	movs	r0, #1
 8001b20:	e765      	b.n	80019ee <HAL_FDCAN_Init+0xe2>
 8001b22:	bf00      	nop
 8001b24:	40006400 	.word	0x40006400
 8001b28:	08012e40 	.word	0x08012e40
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001b2c:	699a      	ldr	r2, [r3, #24]
 8001b2e:	f042 0202 	orr.w	r2, r2, #2
 8001b32:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 8001b34:	6822      	ldr	r2, [r4, #0]
 8001b36:	4b50      	ldr	r3, [pc, #320]	; (8001c78 <HAL_FDCAN_Init+0x36c>)
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d042      	beq.n	8001bc2 <HAL_FDCAN_Init+0x2b6>
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001b3c:	7c23      	ldrb	r3, [r4, #16]
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d045      	beq.n	8001bce <HAL_FDCAN_Init+0x2c2>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001b42:	6822      	ldr	r2, [r4, #0]
 8001b44:	6993      	ldr	r3, [r2, #24]
 8001b46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b4a:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001b4c:	7c63      	ldrb	r3, [r4, #17]
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d043      	beq.n	8001bda <HAL_FDCAN_Init+0x2ce>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001b52:	6822      	ldr	r2, [r4, #0]
 8001b54:	6993      	ldr	r3, [r2, #24]
 8001b56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001b5a:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001b5c:	7ca3      	ldrb	r3, [r4, #18]
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d041      	beq.n	8001be6 <HAL_FDCAN_Init+0x2da>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001b62:	6822      	ldr	r2, [r4, #0]
 8001b64:	6993      	ldr	r3, [r2, #24]
 8001b66:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b6a:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001b6c:	6822      	ldr	r2, [r4, #0]
 8001b6e:	6993      	ldr	r3, [r2, #24]
 8001b70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b74:	68a1      	ldr	r1, [r4, #8]
 8001b76:	430b      	orrs	r3, r1
 8001b78:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001b7a:	6822      	ldr	r2, [r4, #0]
 8001b7c:	6993      	ldr	r3, [r2, #24]
 8001b7e:	f023 03a4 	bic.w	r3, r3, #164	; 0xa4
 8001b82:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001b84:	6822      	ldr	r2, [r4, #0]
 8001b86:	6913      	ldr	r3, [r2, #16]
 8001b88:	f023 0310 	bic.w	r3, r3, #16
 8001b8c:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001b8e:	68e3      	ldr	r3, [r4, #12]
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d02e      	beq.n	8001bf2 <HAL_FDCAN_Init+0x2e6>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d031      	beq.n	8001bfc <HAL_FDCAN_Init+0x2f0>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d054      	beq.n	8001c46 <HAL_FDCAN_Init+0x33a>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001b9c:	6822      	ldr	r2, [r4, #0]
 8001b9e:	6993      	ldr	r3, [r2, #24]
 8001ba0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ba4:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001ba6:	6822      	ldr	r2, [r4, #0]
 8001ba8:	6913      	ldr	r3, [r2, #16]
 8001baa:	f043 0310 	orr.w	r3, r3, #16
 8001bae:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001bb0:	68e3      	ldr	r3, [r4, #12]
 8001bb2:	2b03      	cmp	r3, #3
 8001bb4:	d122      	bne.n	8001bfc <HAL_FDCAN_Init+0x2f0>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001bb6:	6822      	ldr	r2, [r4, #0]
 8001bb8:	6993      	ldr	r3, [r2, #24]
 8001bba:	f043 0320 	orr.w	r3, r3, #32
 8001bbe:	6193      	str	r3, [r2, #24]
 8001bc0:	e01c      	b.n	8001bfc <HAL_FDCAN_Init+0x2f0>
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8001bc2:	6862      	ldr	r2, [r4, #4]
 8001bc4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001bc8:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 8001bcc:	e7b6      	b.n	8001b3c <HAL_FDCAN_Init+0x230>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001bce:	6822      	ldr	r2, [r4, #0]
 8001bd0:	6993      	ldr	r3, [r2, #24]
 8001bd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001bd6:	6193      	str	r3, [r2, #24]
 8001bd8:	e7b8      	b.n	8001b4c <HAL_FDCAN_Init+0x240>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001bda:	6822      	ldr	r2, [r4, #0]
 8001bdc:	6993      	ldr	r3, [r2, #24]
 8001bde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001be2:	6193      	str	r3, [r2, #24]
 8001be4:	e7ba      	b.n	8001b5c <HAL_FDCAN_Init+0x250>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001be6:	6822      	ldr	r2, [r4, #0]
 8001be8:	6993      	ldr	r3, [r2, #24]
 8001bea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001bee:	6193      	str	r3, [r2, #24]
 8001bf0:	e7bc      	b.n	8001b6c <HAL_FDCAN_Init+0x260>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001bf2:	6822      	ldr	r2, [r4, #0]
 8001bf4:	6993      	ldr	r3, [r2, #24]
 8001bf6:	f043 0304 	orr.w	r3, r3, #4
 8001bfa:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001bfc:	69a3      	ldr	r3, [r4, #24]
 8001bfe:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001c00:	69e3      	ldr	r3, [r4, #28]
 8001c02:	3b01      	subs	r3, #1
 8001c04:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001c06:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001c0a:	6a22      	ldr	r2, [r4, #32]
 8001c0c:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001c0e:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001c10:	6962      	ldr	r2, [r4, #20]
 8001c12:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001c14:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001c16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001c1a:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001c1c:	68a3      	ldr	r3, [r4, #8]
 8001c1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001c22:	d016      	beq.n	8001c52 <HAL_FDCAN_Init+0x346>
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001c24:	6822      	ldr	r2, [r4, #0]
 8001c26:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8001c2a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001c2c:	430b      	orrs	r3, r1
 8001c2e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001c32:	4620      	mov	r0, r4
 8001c34:	f7ff fde2 	bl	80017fc <FDCAN_CalcultateRamBlockAddresses>
  hfdcan->LatestTxFifoQRequest = 0U;
 8001c38:	2000      	movs	r0, #0
 8001c3a:	65a0      	str	r0, [r4, #88]	; 0x58
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001c3c:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  return HAL_OK;
 8001c44:	e6d3      	b.n	80019ee <HAL_FDCAN_Init+0xe2>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001c46:	6822      	ldr	r2, [r4, #0]
 8001c48:	6993      	ldr	r3, [r2, #24]
 8001c4a:	f043 0320 	orr.w	r3, r3, #32
 8001c4e:	6193      	str	r3, [r2, #24]
 8001c50:	e7d4      	b.n	8001bfc <HAL_FDCAN_Init+0x2f0>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001c52:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001c54:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001c56:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001c58:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001c5a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001c5e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001c60:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001c62:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001c66:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001c68:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001c6a:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001c6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001c70:	60cb      	str	r3, [r1, #12]
 8001c72:	e7d7      	b.n	8001c24 <HAL_FDCAN_Init+0x318>
    return HAL_ERROR;
 8001c74:	2001      	movs	r0, #1
}
 8001c76:	4770      	bx	lr
 8001c78:	40006400 	.word	0x40006400

08001c7c <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001c7c:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d005      	beq.n	8001c92 <HAL_FDCAN_Start+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001c86:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8001c88:	f043 0304 	orr.w	r3, r3, #4
 8001c8c:	6603      	str	r3, [r0, #96]	; 0x60
    return HAL_ERROR;
 8001c8e:	2001      	movs	r0, #1
}
 8001c90:	4770      	bx	lr
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001c92:	2302      	movs	r3, #2
 8001c94:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001c98:	6802      	ldr	r2, [r0, #0]
 8001c9a:	6993      	ldr	r3, [r2, #24]
 8001c9c:	f023 0301 	bic.w	r3, r3, #1
 8001ca0:	6193      	str	r3, [r2, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	6603      	str	r3, [r0, #96]	; 0x60
    return HAL_OK;
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	4770      	bx	lr

08001caa <HAL_FDCAN_Stop>:
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8001caa:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d139      	bne.n	8001d28 <HAL_FDCAN_Stop+0x7e>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001cb4:	6802      	ldr	r2, [r0, #0]
 8001cb6:	6993      	ldr	r3, [r2, #24]
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	6193      	str	r3, [r2, #24]
  uint32_t Counter = 0U;
 8001cbe:	2300      	movs	r3, #0
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001cc0:	6802      	ldr	r2, [r0, #0]
 8001cc2:	6991      	ldr	r1, [r2, #24]
 8001cc4:	f011 0f01 	tst.w	r1, #1
 8001cc8:	d10c      	bne.n	8001ce4 <HAL_FDCAN_Stop+0x3a>
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8001cca:	2b0a      	cmp	r3, #10
 8001ccc:	d801      	bhi.n	8001cd2 <HAL_FDCAN_Stop+0x28>
      Counter++;
 8001cce:	3301      	adds	r3, #1
 8001cd0:	e7f6      	b.n	8001cc0 <HAL_FDCAN_Stop+0x16>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001cd2:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8001cd4:	f043 0301 	orr.w	r3, r3, #1
 8001cd8:	6603      	str	r3, [r0, #96]	; 0x60
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
        return HAL_ERROR;
 8001ce0:	2001      	movs	r0, #1
 8001ce2:	4770      	bx	lr
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001ce4:	6993      	ldr	r3, [r2, #24]
 8001ce6:	f023 0310 	bic.w	r3, r3, #16
 8001cea:	6193      	str	r3, [r2, #24]
    Counter = 0U;
 8001cec:	2300      	movs	r3, #0
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001cee:	6802      	ldr	r2, [r0, #0]
 8001cf0:	6991      	ldr	r1, [r2, #24]
 8001cf2:	f011 0f08 	tst.w	r1, #8
 8001cf6:	d00c      	beq.n	8001d12 <HAL_FDCAN_Stop+0x68>
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8001cf8:	2b0a      	cmp	r3, #10
 8001cfa:	d801      	bhi.n	8001d00 <HAL_FDCAN_Stop+0x56>
      Counter++;
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	e7f6      	b.n	8001cee <HAL_FDCAN_Stop+0x44>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001d00:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8001d02:	f043 0301 	orr.w	r3, r3, #1
 8001d06:	6603      	str	r3, [r0, #96]	; 0x60
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
        return HAL_ERROR;
 8001d0e:	2001      	movs	r0, #1
 8001d10:	4770      	bx	lr
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001d12:	6993      	ldr	r3, [r2, #24]
 8001d14:	f043 0302 	orr.w	r3, r3, #2
 8001d18:	6193      	str	r3, [r2, #24]
    hfdcan->LatestTxFifoQRequest = 0U;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	6583      	str	r3, [r0, #88]	; 0x58
    hfdcan->State = HAL_FDCAN_STATE_READY;
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
    return HAL_OK;
 8001d24:	4618      	mov	r0, r3
 8001d26:	4770      	bx	lr
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001d28:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8001d2a:	f043 0308 	orr.w	r3, r3, #8
 8001d2e:	6603      	str	r3, [r0, #96]	; 0x60
    return HAL_ERROR;
 8001d30:	2001      	movs	r0, #1
}
 8001d32:	4770      	bx	lr

08001d34 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 8001d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d36:	4605      	mov	r5, r0
 8001d38:	460c      	mov	r4, r1
 8001d3a:	4616      	mov	r6, r2
  assert_param(IS_FDCAN_ID_TYPE(pTxHeader->IdType));
 8001d3c:	684b      	ldr	r3, [r1, #4]
 8001d3e:	b113      	cbz	r3, 8001d46 <HAL_FDCAN_AddMessageToTxFifoQ+0x12>
 8001d40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d44:	d162      	bne.n	8001e0c <HAL_FDCAN_AddMessageToTxFifoQ+0xd8>
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8001d46:	6863      	ldr	r3, [r4, #4]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d16b      	bne.n	8001e24 <HAL_FDCAN_AddMessageToTxFifoQ+0xf0>
    assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->Identifier, 0x7FFU));
 8001d4c:	6823      	ldr	r3, [r4, #0]
 8001d4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d52:	d261      	bcs.n	8001e18 <HAL_FDCAN_AddMessageToTxFifoQ+0xe4>
  assert_param(IS_FDCAN_FRAME_TYPE(pTxHeader->TxFrameType));
 8001d54:	68a3      	ldr	r3, [r4, #8]
 8001d56:	b113      	cbz	r3, 8001d5e <HAL_FDCAN_AddMessageToTxFifoQ+0x2a>
 8001d58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001d5c:	d16c      	bne.n	8001e38 <HAL_FDCAN_AddMessageToTxFifoQ+0x104>
  assert_param(IS_FDCAN_DLC(pTxHeader->DataLength));
 8001d5e:	68e3      	ldr	r3, [r4, #12]
 8001d60:	b363      	cbz	r3, 8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001d62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d66:	d029      	beq.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001d68:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001d6c:	d026      	beq.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001d6e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001d72:	d023      	beq.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001d74:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001d78:	d020      	beq.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001d7a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d7e:	d01d      	beq.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001d80:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8001d84:	d01a      	beq.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001d86:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 8001d8a:	d017      	beq.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001d8c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001d90:	d014      	beq.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001d92:	f5b3 2f10 	cmp.w	r3, #589824	; 0x90000
 8001d96:	d011      	beq.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001d98:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 8001d9c:	d00e      	beq.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001d9e:	f5b3 2f30 	cmp.w	r3, #720896	; 0xb0000
 8001da2:	d00b      	beq.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001da4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001da8:	d008      	beq.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001daa:	f5b3 2f50 	cmp.w	r3, #851968	; 0xd0000
 8001dae:	d005      	beq.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001db0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001db4:	d002      	beq.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
 8001db6:	f5b3 2f70 	cmp.w	r3, #983040	; 0xf0000
 8001dba:	d143      	bne.n	8001e44 <HAL_FDCAN_AddMessageToTxFifoQ+0x110>
  assert_param(IS_FDCAN_ESI(pTxHeader->ErrorStateIndicator));
 8001dbc:	6923      	ldr	r3, [r4, #16]
 8001dbe:	b113      	cbz	r3, 8001dc6 <HAL_FDCAN_AddMessageToTxFifoQ+0x92>
 8001dc0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001dc4:	d144      	bne.n	8001e50 <HAL_FDCAN_AddMessageToTxFifoQ+0x11c>
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
 8001dc6:	6963      	ldr	r3, [r4, #20]
 8001dc8:	b113      	cbz	r3, 8001dd0 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
 8001dca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001dce:	d145      	bne.n	8001e5c <HAL_FDCAN_AddMessageToTxFifoQ+0x128>
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
 8001dd0:	69a3      	ldr	r3, [r4, #24]
 8001dd2:	b113      	cbz	r3, 8001dda <HAL_FDCAN_AddMessageToTxFifoQ+0xa6>
 8001dd4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001dd8:	d146      	bne.n	8001e68 <HAL_FDCAN_AddMessageToTxFifoQ+0x134>
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
 8001dda:	69e3      	ldr	r3, [r4, #28]
 8001ddc:	b113      	cbz	r3, 8001de4 <HAL_FDCAN_AddMessageToTxFifoQ+0xb0>
 8001dde:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001de2:	d147      	bne.n	8001e74 <HAL_FDCAN_AddMessageToTxFifoQ+0x140>
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));
 8001de4:	6a23      	ldr	r3, [r4, #32]
 8001de6:	2bff      	cmp	r3, #255	; 0xff
 8001de8:	d84a      	bhi.n	8001e80 <HAL_FDCAN_AddMessageToTxFifoQ+0x14c>
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8001dea:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d15d      	bne.n	8001eb0 <HAL_FDCAN_AddMessageToTxFifoQ+0x17c>
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8001df4:	682b      	ldr	r3, [r5, #0]
 8001df6:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8001dfa:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 8001dfe:	d045      	beq.n	8001e8c <HAL_FDCAN_AddMessageToTxFifoQ+0x158>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8001e00:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8001e02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e06:	662b      	str	r3, [r5, #96]	; 0x60
      return HAL_ERROR;
 8001e08:	2001      	movs	r0, #1
 8001e0a:	e056      	b.n	8001eba <HAL_FDCAN_AddMessageToTxFifoQ+0x186>
  assert_param(IS_FDCAN_ID_TYPE(pTxHeader->IdType));
 8001e0c:	f44f 6104 	mov.w	r1, #2112	; 0x840
 8001e10:	482a      	ldr	r0, [pc, #168]	; (8001ebc <HAL_FDCAN_AddMessageToTxFifoQ+0x188>)
 8001e12:	f7fe ff48 	bl	8000ca6 <assert_failed>
 8001e16:	e796      	b.n	8001d46 <HAL_FDCAN_AddMessageToTxFifoQ+0x12>
    assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->Identifier, 0x7FFU));
 8001e18:	f640 0143 	movw	r1, #2115	; 0x843
 8001e1c:	4827      	ldr	r0, [pc, #156]	; (8001ebc <HAL_FDCAN_AddMessageToTxFifoQ+0x188>)
 8001e1e:	f7fe ff42 	bl	8000ca6 <assert_failed>
 8001e22:	e797      	b.n	8001d54 <HAL_FDCAN_AddMessageToTxFifoQ+0x20>
    assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->Identifier, 0x1FFFFFFFU));
 8001e24:	6823      	ldr	r3, [r4, #0]
 8001e26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e2a:	d393      	bcc.n	8001d54 <HAL_FDCAN_AddMessageToTxFifoQ+0x20>
 8001e2c:	f640 0147 	movw	r1, #2119	; 0x847
 8001e30:	4822      	ldr	r0, [pc, #136]	; (8001ebc <HAL_FDCAN_AddMessageToTxFifoQ+0x188>)
 8001e32:	f7fe ff38 	bl	8000ca6 <assert_failed>
 8001e36:	e78d      	b.n	8001d54 <HAL_FDCAN_AddMessageToTxFifoQ+0x20>
  assert_param(IS_FDCAN_FRAME_TYPE(pTxHeader->TxFrameType));
 8001e38:	f640 0149 	movw	r1, #2121	; 0x849
 8001e3c:	481f      	ldr	r0, [pc, #124]	; (8001ebc <HAL_FDCAN_AddMessageToTxFifoQ+0x188>)
 8001e3e:	f7fe ff32 	bl	8000ca6 <assert_failed>
 8001e42:	e78c      	b.n	8001d5e <HAL_FDCAN_AddMessageToTxFifoQ+0x2a>
  assert_param(IS_FDCAN_DLC(pTxHeader->DataLength));
 8001e44:	f640 014a 	movw	r1, #2122	; 0x84a
 8001e48:	481c      	ldr	r0, [pc, #112]	; (8001ebc <HAL_FDCAN_AddMessageToTxFifoQ+0x188>)
 8001e4a:	f7fe ff2c 	bl	8000ca6 <assert_failed>
 8001e4e:	e7b5      	b.n	8001dbc <HAL_FDCAN_AddMessageToTxFifoQ+0x88>
  assert_param(IS_FDCAN_ESI(pTxHeader->ErrorStateIndicator));
 8001e50:	f640 014b 	movw	r1, #2123	; 0x84b
 8001e54:	4819      	ldr	r0, [pc, #100]	; (8001ebc <HAL_FDCAN_AddMessageToTxFifoQ+0x188>)
 8001e56:	f7fe ff26 	bl	8000ca6 <assert_failed>
 8001e5a:	e7b4      	b.n	8001dc6 <HAL_FDCAN_AddMessageToTxFifoQ+0x92>
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
 8001e5c:	f640 014c 	movw	r1, #2124	; 0x84c
 8001e60:	4816      	ldr	r0, [pc, #88]	; (8001ebc <HAL_FDCAN_AddMessageToTxFifoQ+0x188>)
 8001e62:	f7fe ff20 	bl	8000ca6 <assert_failed>
 8001e66:	e7b3      	b.n	8001dd0 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
 8001e68:	f640 014d 	movw	r1, #2125	; 0x84d
 8001e6c:	4813      	ldr	r0, [pc, #76]	; (8001ebc <HAL_FDCAN_AddMessageToTxFifoQ+0x188>)
 8001e6e:	f7fe ff1a 	bl	8000ca6 <assert_failed>
 8001e72:	e7b2      	b.n	8001dda <HAL_FDCAN_AddMessageToTxFifoQ+0xa6>
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
 8001e74:	f640 014e 	movw	r1, #2126	; 0x84e
 8001e78:	4810      	ldr	r0, [pc, #64]	; (8001ebc <HAL_FDCAN_AddMessageToTxFifoQ+0x188>)
 8001e7a:	f7fe ff14 	bl	8000ca6 <assert_failed>
 8001e7e:	e7b1      	b.n	8001de4 <HAL_FDCAN_AddMessageToTxFifoQ+0xb0>
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));
 8001e80:	f640 014f 	movw	r1, #2127	; 0x84f
 8001e84:	480d      	ldr	r0, [pc, #52]	; (8001ebc <HAL_FDCAN_AddMessageToTxFifoQ+0x188>)
 8001e86:	f7fe ff0e 	bl	8000ca6 <assert_failed>
 8001e8a:	e7ae      	b.n	8001dea <HAL_FDCAN_AddMessageToTxFifoQ+0xb6>
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001e8c:	f8d3 70c4 	ldr.w	r7, [r3, #196]	; 0xc4
 8001e90:	f3c7 4701 	ubfx	r7, r7, #16, #2
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001e94:	463b      	mov	r3, r7
 8001e96:	4632      	mov	r2, r6
 8001e98:	4621      	mov	r1, r4
 8001e9a:	4628      	mov	r0, r5
 8001e9c:	f7ff fcf4 	bl	8001888 <FDCAN_CopyMessageToRAM>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001ea0:	682a      	ldr	r2, [r5, #0]
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	40bb      	lsls	r3, r7
 8001ea6:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001eaa:	65ab      	str	r3, [r5, #88]	; 0x58
    return HAL_OK;
 8001eac:	2000      	movs	r0, #0
 8001eae:	e004      	b.n	8001eba <HAL_FDCAN_AddMessageToTxFifoQ+0x186>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001eb0:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8001eb2:	f043 0308 	orr.w	r3, r3, #8
 8001eb6:	662b      	str	r3, [r5, #96]	; 0x60
    return HAL_ERROR;
 8001eb8:	2001      	movs	r0, #1
}
 8001eba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ebc:	08012e40 	.word	0x08012e40

08001ec0 <HAL_FDCAN_GetRxMessage>:
{
 8001ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ec4:	4605      	mov	r5, r0
 8001ec6:	460f      	mov	r7, r1
 8001ec8:	4614      	mov	r4, r2
 8001eca:	461e      	mov	r6, r3
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001ecc:	f890 805c 	ldrb.w	r8, [r0, #92]	; 0x5c
 8001ed0:	fa5f f888 	uxtb.w	r8, r8
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));
 8001ed4:	f1a1 0340 	sub.w	r3, r1, #64	; 0x40
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d810      	bhi.n	8001efe <HAL_FDCAN_GetRxMessage+0x3e>
  if (state == HAL_FDCAN_STATE_BUSY)
 8001edc:	f1b8 0f02 	cmp.w	r8, #2
 8001ee0:	d177      	bne.n	8001fd2 <HAL_FDCAN_GetRxMessage+0x112>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001ee2:	2f40      	cmp	r7, #64	; 0x40
 8001ee4:	d011      	beq.n	8001f0a <HAL_FDCAN_GetRxMessage+0x4a>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8001ee6:	682b      	ldr	r3, [r5, #0]
 8001ee8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8001eec:	f012 0f0f 	tst.w	r2, #15
 8001ef0:	d121      	bne.n	8001f36 <HAL_FDCAN_GetRxMessage+0x76>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001ef2:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8001ef4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ef8:	662b      	str	r3, [r5, #96]	; 0x60
        return HAL_ERROR;
 8001efa:	2001      	movs	r0, #1
 8001efc:	e06e      	b.n	8001fdc <HAL_FDCAN_GetRxMessage+0x11c>
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));
 8001efe:	f640 01b6 	movw	r1, #2230	; 0x8b6
 8001f02:	4837      	ldr	r0, [pc, #220]	; (8001fe0 <HAL_FDCAN_GetRxMessage+0x120>)
 8001f04:	f7fe fecf 	bl	8000ca6 <assert_failed>
 8001f08:	e7e8      	b.n	8001edc <HAL_FDCAN_GetRxMessage+0x1c>
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001f0a:	682b      	ldr	r3, [r5, #0]
 8001f0c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001f10:	f012 0f0f 	tst.w	r2, #15
 8001f14:	d105      	bne.n	8001f22 <HAL_FDCAN_GetRxMessage+0x62>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001f16:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8001f18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f1c:	662b      	str	r3, [r5, #96]	; 0x60
        return HAL_ERROR;
 8001f1e:	2001      	movs	r0, #1
 8001f20:	e05c      	b.n	8001fdc <HAL_FDCAN_GetRxMessage+0x11c>
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001f22:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001f26:	f3c0 2001 	ubfx	r0, r0, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8001f2a:	6caa      	ldr	r2, [r5, #72]	; 0x48
 8001f2c:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8001f30:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8001f34:	e008      	b.n	8001f48 <HAL_FDCAN_GetRxMessage+0x88>
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8001f36:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 8001f3a:	f3c0 2001 	ubfx	r0, r0, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8001f3e:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 8001f40:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8001f44:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001f48:	6813      	ldr	r3, [r2, #0]
 8001f4a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001f4e:	6063      	str	r3, [r4, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8001f50:	bb23      	cbnz	r3, 8001f9c <HAL_FDCAN_GetRxMessage+0xdc>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001f52:	6813      	ldr	r3, [r2, #0]
 8001f54:	f3c3 438a 	ubfx	r3, r3, #18, #11
 8001f58:	6023      	str	r3, [r4, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8001f5a:	6813      	ldr	r3, [r2, #0]
 8001f5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001f60:	60a3      	str	r3, [r4, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8001f62:	6813      	ldr	r3, [r2, #0]
 8001f64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001f68:	6123      	str	r3, [r4, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8001f6a:	8893      	ldrh	r3, [r2, #4]
 8001f6c:	61e3      	str	r3, [r4, #28]
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8001f6e:	6853      	ldr	r3, [r2, #4]
 8001f70:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001f74:	60e3      	str	r3, [r4, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001f76:	6853      	ldr	r3, [r2, #4]
 8001f78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f7c:	6163      	str	r3, [r4, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001f7e:	6853      	ldr	r3, [r2, #4]
 8001f80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f84:	61a3      	str	r3, [r4, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8001f86:	79d3      	ldrb	r3, [r2, #7]
 8001f88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f8c:	6223      	str	r3, [r4, #32]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8001f8e:	6853      	ldr	r3, [r2, #4]
 8001f90:	0fdb      	lsrs	r3, r3, #31
 8001f92:	6263      	str	r3, [r4, #36]	; 0x24
    RxAddress++;
 8001f94:	3208      	adds	r2, #8
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8001f96:	f04f 0c00 	mov.w	ip, #0
 8001f9a:	e00a      	b.n	8001fb2 <HAL_FDCAN_GetRxMessage+0xf2>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8001f9c:	6813      	ldr	r3, [r2, #0]
 8001f9e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8001fa2:	6023      	str	r3, [r4, #0]
 8001fa4:	e7d9      	b.n	8001f5a <HAL_FDCAN_GetRxMessage+0x9a>
      pRxData[ByteCounter] = pData[ByteCounter];
 8001fa6:	f812 300c 	ldrb.w	r3, [r2, ip]
 8001faa:	f806 300c 	strb.w	r3, [r6, ip]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8001fae:	f10c 0c01 	add.w	ip, ip, #1
 8001fb2:	89e3      	ldrh	r3, [r4, #14]
 8001fb4:	490b      	ldr	r1, [pc, #44]	; (8001fe4 <HAL_FDCAN_GetRxMessage+0x124>)
 8001fb6:	5ccb      	ldrb	r3, [r1, r3]
 8001fb8:	4563      	cmp	r3, ip
 8001fba:	d8f4      	bhi.n	8001fa6 <HAL_FDCAN_GetRxMessage+0xe6>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001fbc:	2f40      	cmp	r7, #64	; 0x40
 8001fbe:	d004      	beq.n	8001fca <HAL_FDCAN_GetRxMessage+0x10a>
      hfdcan->Instance->RXF1A = GetIndex;
 8001fc0:	682b      	ldr	r3, [r5, #0]
 8001fc2:	f8c3 009c 	str.w	r0, [r3, #156]	; 0x9c
    return HAL_OK;
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	e008      	b.n	8001fdc <HAL_FDCAN_GetRxMessage+0x11c>
      hfdcan->Instance->RXF0A = GetIndex;
 8001fca:	682b      	ldr	r3, [r5, #0]
 8001fcc:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
 8001fd0:	e7f9      	b.n	8001fc6 <HAL_FDCAN_GetRxMessage+0x106>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001fd2:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8001fd4:	f043 0308 	orr.w	r3, r3, #8
 8001fd8:	662b      	str	r3, [r5, #96]	; 0x60
    return HAL_ERROR;
 8001fda:	2001      	movs	r0, #1
}
 8001fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001fe0:	08012e40 	.word	0x08012e40
 8001fe4:	08012e7c 	.word	0x08012e7c

08001fe8 <HAL_FDCAN_ActivateNotification>:
{
 8001fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fea:	4606      	mov	r6, r0
 8001fec:	460c      	mov	r4, r1
 8001fee:	4617      	mov	r7, r2
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001ff0:	f890 505c 	ldrb.w	r5, [r0, #92]	; 0x5c
 8001ff4:	b2ed      	uxtb	r5, r5
  assert_param(IS_FDCAN_IT(ActiveITs));
 8001ff6:	f011 4f7f 	tst.w	r1, #4278190080	; 0xff000000
 8001ffa:	d10f      	bne.n	800201c <HAL_FDCAN_ActivateNotification+0x34>
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
 8001ffc:	f414 7fc0 	tst.w	r4, #384	; 0x180
 8002000:	d002      	beq.n	8002008 <HAL_FDCAN_ActivateNotification+0x20>
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
 8002002:	1e7b      	subs	r3, r7, #1
 8002004:	2b06      	cmp	r3, #6
 8002006:	d80f      	bhi.n	8002028 <HAL_FDCAN_ActivateNotification+0x40>
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002008:	3d01      	subs	r5, #1
 800200a:	b2ed      	uxtb	r5, r5
 800200c:	2d01      	cmp	r5, #1
 800200e:	d911      	bls.n	8002034 <HAL_FDCAN_ActivateNotification+0x4c>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002010:	6e33      	ldr	r3, [r6, #96]	; 0x60
 8002012:	f043 0302 	orr.w	r3, r3, #2
 8002016:	6633      	str	r3, [r6, #96]	; 0x60
    return HAL_ERROR;
 8002018:	2001      	movs	r0, #1
}
 800201a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_FDCAN_IT(ActiveITs));
 800201c:	f640 2189 	movw	r1, #2697	; 0xa89
 8002020:	483f      	ldr	r0, [pc, #252]	; (8002120 <HAL_FDCAN_ActivateNotification+0x138>)
 8002022:	f7fe fe40 	bl	8000ca6 <assert_failed>
 8002026:	e7e9      	b.n	8001ffc <HAL_FDCAN_ActivateNotification+0x14>
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
 8002028:	f640 218c 	movw	r1, #2700	; 0xa8c
 800202c:	483c      	ldr	r0, [pc, #240]	; (8002120 <HAL_FDCAN_ActivateNotification+0x138>)
 800202e:	f7fe fe3a 	bl	8000ca6 <assert_failed>
 8002032:	e7e9      	b.n	8002008 <HAL_FDCAN_ActivateNotification+0x20>
    ITs_lines_selection = hfdcan->Instance->ILS;
 8002034:	6832      	ldr	r2, [r6, #0]
 8002036:	6d93      	ldr	r3, [r2, #88]	; 0x58
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8002038:	f014 0007 	ands.w	r0, r4, #7
 800203c:	d002      	beq.n	8002044 <HAL_FDCAN_ActivateNotification+0x5c>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800203e:	f013 0f01 	tst.w	r3, #1
 8002042:	d023      	beq.n	800208c <HAL_FDCAN_ActivateNotification+0xa4>
 8002044:	f014 0f38 	tst.w	r4, #56	; 0x38
 8002048:	d002      	beq.n	8002050 <HAL_FDCAN_ActivateNotification+0x68>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800204a:	f013 0f02 	tst.w	r3, #2
 800204e:	d01d      	beq.n	800208c <HAL_FDCAN_ActivateNotification+0xa4>
 8002050:	f414 7fe0 	tst.w	r4, #448	; 0x1c0
 8002054:	d002      	beq.n	800205c <HAL_FDCAN_ActivateNotification+0x74>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002056:	f013 0f04 	tst.w	r3, #4
 800205a:	d017      	beq.n	800208c <HAL_FDCAN_ActivateNotification+0xa4>
 800205c:	f414 5ff0 	tst.w	r4, #7680	; 0x1e00
 8002060:	d002      	beq.n	8002068 <HAL_FDCAN_ActivateNotification+0x80>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8002062:	f013 0f08 	tst.w	r3, #8
 8002066:	d011      	beq.n	800208c <HAL_FDCAN_ActivateNotification+0xa4>
 8002068:	f414 4f60 	tst.w	r4, #57344	; 0xe000
 800206c:	d002      	beq.n	8002074 <HAL_FDCAN_ActivateNotification+0x8c>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800206e:	f013 0f10 	tst.w	r3, #16
 8002072:	d00b      	beq.n	800208c <HAL_FDCAN_ActivateNotification+0xa4>
 8002074:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 8002078:	d002      	beq.n	8002080 <HAL_FDCAN_ActivateNotification+0x98>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800207a:	f013 0f20 	tst.w	r3, #32
 800207e:	d005      	beq.n	800208c <HAL_FDCAN_ActivateNotification+0xa4>
 8002080:	f414 0f7c 	tst.w	r4, #16515072	; 0xfc0000
 8002084:	d006      	beq.n	8002094 <HAL_FDCAN_ActivateNotification+0xac>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8002086:	f013 0f40 	tst.w	r3, #64	; 0x40
 800208a:	d103      	bne.n	8002094 <HAL_FDCAN_ActivateNotification+0xac>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800208c:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 800208e:	f041 0101 	orr.w	r1, r1, #1
 8002092:	65d1      	str	r1, [r2, #92]	; 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8002094:	b110      	cbz	r0, 800209c <HAL_FDCAN_ActivateNotification+0xb4>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8002096:	f013 0f01 	tst.w	r3, #1
 800209a:	d123      	bne.n	80020e4 <HAL_FDCAN_ActivateNotification+0xfc>
 800209c:	f014 0f38 	tst.w	r4, #56	; 0x38
 80020a0:	d002      	beq.n	80020a8 <HAL_FDCAN_ActivateNotification+0xc0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80020a2:	f013 0f02 	tst.w	r3, #2
 80020a6:	d11d      	bne.n	80020e4 <HAL_FDCAN_ActivateNotification+0xfc>
 80020a8:	f414 7fe0 	tst.w	r4, #448	; 0x1c0
 80020ac:	d002      	beq.n	80020b4 <HAL_FDCAN_ActivateNotification+0xcc>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80020ae:	f013 0f04 	tst.w	r3, #4
 80020b2:	d117      	bne.n	80020e4 <HAL_FDCAN_ActivateNotification+0xfc>
 80020b4:	f414 5ff0 	tst.w	r4, #7680	; 0x1e00
 80020b8:	d002      	beq.n	80020c0 <HAL_FDCAN_ActivateNotification+0xd8>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80020ba:	f013 0f08 	tst.w	r3, #8
 80020be:	d111      	bne.n	80020e4 <HAL_FDCAN_ActivateNotification+0xfc>
 80020c0:	f414 4f60 	tst.w	r4, #57344	; 0xe000
 80020c4:	d002      	beq.n	80020cc <HAL_FDCAN_ActivateNotification+0xe4>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80020c6:	f013 0f10 	tst.w	r3, #16
 80020ca:	d10b      	bne.n	80020e4 <HAL_FDCAN_ActivateNotification+0xfc>
 80020cc:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 80020d0:	d002      	beq.n	80020d8 <HAL_FDCAN_ActivateNotification+0xf0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80020d2:	f013 0f20 	tst.w	r3, #32
 80020d6:	d105      	bne.n	80020e4 <HAL_FDCAN_ActivateNotification+0xfc>
 80020d8:	f414 0f7c 	tst.w	r4, #16515072	; 0xfc0000
 80020dc:	d007      	beq.n	80020ee <HAL_FDCAN_ActivateNotification+0x106>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80020de:	f013 0f40 	tst.w	r3, #64	; 0x40
 80020e2:	d004      	beq.n	80020ee <HAL_FDCAN_ActivateNotification+0x106>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80020e4:	6832      	ldr	r2, [r6, #0]
 80020e6:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 80020e8:	f043 0302 	orr.w	r3, r3, #2
 80020ec:	65d3      	str	r3, [r2, #92]	; 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80020ee:	f014 0f80 	tst.w	r4, #128	; 0x80
 80020f2:	d005      	beq.n	8002100 <HAL_FDCAN_ActivateNotification+0x118>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80020f4:	6832      	ldr	r2, [r6, #0]
 80020f6:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 80020fa:	433b      	orrs	r3, r7
 80020fc:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002100:	f414 7f80 	tst.w	r4, #256	; 0x100
 8002104:	d005      	beq.n	8002112 <HAL_FDCAN_ActivateNotification+0x12a>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8002106:	6832      	ldr	r2, [r6, #0]
 8002108:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
 800210c:	433b      	orrs	r3, r7
 800210e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8002112:	6832      	ldr	r2, [r6, #0]
 8002114:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002116:	4323      	orrs	r3, r4
 8002118:	6553      	str	r3, [r2, #84]	; 0x54
    return HAL_OK;
 800211a:	2000      	movs	r0, #0
 800211c:	e77d      	b.n	800201a <HAL_FDCAN_ActivateNotification+0x32>
 800211e:	bf00      	nop
 8002120:	08012e40 	.word	0x08012e40

08002124 <HAL_FDCAN_TxEventFifoCallback>:
}
 8002124:	4770      	bx	lr

08002126 <HAL_FDCAN_RxFifo1Callback>:
}
 8002126:	4770      	bx	lr

08002128 <HAL_FDCAN_TxFifoEmptyCallback>:
}
 8002128:	4770      	bx	lr

0800212a <HAL_FDCAN_TxBufferCompleteCallback>:
}
 800212a:	4770      	bx	lr

0800212c <HAL_FDCAN_TxBufferAbortCallback>:
}
 800212c:	4770      	bx	lr

0800212e <HAL_FDCAN_TimestampWraparoundCallback>:
}
 800212e:	4770      	bx	lr

08002130 <HAL_FDCAN_TimeoutOccurredCallback>:
}
 8002130:	4770      	bx	lr

08002132 <HAL_FDCAN_HighPriorityMessageCallback>:
}
 8002132:	4770      	bx	lr

08002134 <HAL_FDCAN_ErrorCallback>:
}
 8002134:	4770      	bx	lr

08002136 <HAL_FDCAN_ErrorStatusCallback>:
}
 8002136:	4770      	bx	lr

08002138 <HAL_FDCAN_IRQHandler>:
{
 8002138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800213c:	4604      	mov	r4, r0
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800213e:	6803      	ldr	r3, [r0, #0]
 8002140:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002142:	f402 59e0 	and.w	r9, r2, #7168	; 0x1c00
  TxEventFifoITs &= hfdcan->Instance->IE;
 8002146:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002148:	ea09 0902 	and.w	r9, r9, r2
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800214c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800214e:	f002 0807 	and.w	r8, r2, #7
  RxFifo0ITs &= hfdcan->Instance->IE;
 8002152:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002154:	ea08 0802 	and.w	r8, r8, r2
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8002158:	6d1f      	ldr	r7, [r3, #80]	; 0x50
 800215a:	f007 0738 	and.w	r7, r7, #56	; 0x38
  RxFifo1ITs &= hfdcan->Instance->IE;
 800215e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002160:	4017      	ands	r7, r2
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8002162:	6d1d      	ldr	r5, [r3, #80]	; 0x50
 8002164:	f405 0571 	and.w	r5, r5, #15794176	; 0xf10000
  Errors &= hfdcan->Instance->IE;
 8002168:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800216a:	4015      	ands	r5, r2
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800216c:	6d1e      	ldr	r6, [r3, #80]	; 0x50
 800216e:	f406 2660 	and.w	r6, r6, #917504	; 0xe0000
  ErrorStatusITs &= hfdcan->Instance->IE;
 8002172:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002174:	4016      	ands	r6, r2
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8002176:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002178:	f012 0f40 	tst.w	r2, #64	; 0x40
 800217c:	d003      	beq.n	8002186 <HAL_FDCAN_IRQHandler+0x4e>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 800217e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002180:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002184:	d151      	bne.n	800222a <HAL_FDCAN_IRQHandler+0xf2>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8002186:	6823      	ldr	r3, [r4, #0]
 8002188:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800218a:	f412 7f80 	tst.w	r2, #256	; 0x100
 800218e:	d003      	beq.n	8002198 <HAL_FDCAN_IRQHandler+0x60>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002190:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002192:	f412 7f80 	tst.w	r2, #256	; 0x100
 8002196:	d14d      	bne.n	8002234 <HAL_FDCAN_IRQHandler+0xfc>
  if (TxEventFifoITs != 0U)
 8002198:	f1b9 0f00 	cmp.w	r9, #0
 800219c:	d156      	bne.n	800224c <HAL_FDCAN_IRQHandler+0x114>
  if (RxFifo0ITs != 0U)
 800219e:	f1b8 0f00 	cmp.w	r8, #0
 80021a2:	d15b      	bne.n	800225c <HAL_FDCAN_IRQHandler+0x124>
  if (RxFifo1ITs != 0U)
 80021a4:	2f00      	cmp	r7, #0
 80021a6:	d161      	bne.n	800226c <HAL_FDCAN_IRQHandler+0x134>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 80021a8:	6823      	ldr	r3, [r4, #0]
 80021aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021ac:	f412 7f00 	tst.w	r2, #512	; 0x200
 80021b0:	d003      	beq.n	80021ba <HAL_FDCAN_IRQHandler+0x82>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 80021b2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80021b4:	f412 7f00 	tst.w	r2, #512	; 0x200
 80021b8:	d15f      	bne.n	800227a <HAL_FDCAN_IRQHandler+0x142>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80021ba:	6823      	ldr	r3, [r4, #0]
 80021bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021be:	f012 0f80 	tst.w	r2, #128	; 0x80
 80021c2:	d003      	beq.n	80021cc <HAL_FDCAN_IRQHandler+0x94>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 80021c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80021c6:	f012 0f80 	tst.w	r2, #128	; 0x80
 80021ca:	d15d      	bne.n	8002288 <HAL_FDCAN_IRQHandler+0x150>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 80021cc:	6823      	ldr	r3, [r4, #0]
 80021ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021d0:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 80021d4:	d003      	beq.n	80021de <HAL_FDCAN_IRQHandler+0xa6>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 80021d6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80021d8:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 80021dc:	d15f      	bne.n	800229e <HAL_FDCAN_IRQHandler+0x166>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 80021de:	6823      	ldr	r3, [r4, #0]
 80021e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021e2:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80021e6:	d003      	beq.n	80021f0 <HAL_FDCAN_IRQHandler+0xb8>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 80021e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80021ea:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80021ee:	d15d      	bne.n	80022ac <HAL_FDCAN_IRQHandler+0x174>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 80021f0:	6823      	ldr	r3, [r4, #0]
 80021f2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021f4:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 80021f8:	d00a      	beq.n	8002210 <HAL_FDCAN_IRQHandler+0xd8>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 80021fa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80021fc:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8002200:	d006      	beq.n	8002210 <HAL_FDCAN_IRQHandler+0xd8>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8002202:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002206:	651a      	str	r2, [r3, #80]	; 0x50
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8002208:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800220a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800220e:	6623      	str	r3, [r4, #96]	; 0x60
  if (ErrorStatusITs != 0U)
 8002210:	2e00      	cmp	r6, #0
 8002212:	d152      	bne.n	80022ba <HAL_FDCAN_IRQHandler+0x182>
  if (Errors != 0U)
 8002214:	b125      	cbz	r5, 8002220 <HAL_FDCAN_IRQHandler+0xe8>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8002216:	6823      	ldr	r3, [r4, #0]
 8002218:	651d      	str	r5, [r3, #80]	; 0x50
    hfdcan->ErrorCode |= Errors;
 800221a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800221c:	432b      	orrs	r3, r5
 800221e:	6623      	str	r3, [r4, #96]	; 0x60
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8002220:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002222:	2b00      	cmp	r3, #0
 8002224:	d150      	bne.n	80022c8 <HAL_FDCAN_IRQHandler+0x190>
}
 8002226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800222a:	2240      	movs	r2, #64	; 0x40
 800222c:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800222e:	f7ff ff80 	bl	8002132 <HAL_FDCAN_HighPriorityMessageCallback>
 8002232:	e7a8      	b.n	8002186 <HAL_FDCAN_IRQHandler+0x4e>
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8002234:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8002238:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800223c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002240:	6518      	str	r0, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8002242:	4011      	ands	r1, r2
 8002244:	4620      	mov	r0, r4
 8002246:	f7ff ff71 	bl	800212c <HAL_FDCAN_TxBufferAbortCallback>
 800224a:	e7a5      	b.n	8002198 <HAL_FDCAN_IRQHandler+0x60>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800224c:	6823      	ldr	r3, [r4, #0]
 800224e:	f8c3 9050 	str.w	r9, [r3, #80]	; 0x50
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8002252:	4649      	mov	r1, r9
 8002254:	4620      	mov	r0, r4
 8002256:	f7ff ff65 	bl	8002124 <HAL_FDCAN_TxEventFifoCallback>
 800225a:	e7a0      	b.n	800219e <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800225c:	6823      	ldr	r3, [r4, #0]
 800225e:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8002262:	4641      	mov	r1, r8
 8002264:	4620      	mov	r0, r4
 8002266:	f00e f825 	bl	80102b4 <HAL_FDCAN_RxFifo0Callback>
 800226a:	e79b      	b.n	80021a4 <HAL_FDCAN_IRQHandler+0x6c>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800226c:	6823      	ldr	r3, [r4, #0]
 800226e:	651f      	str	r7, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8002270:	4639      	mov	r1, r7
 8002272:	4620      	mov	r0, r4
 8002274:	f7ff ff57 	bl	8002126 <HAL_FDCAN_RxFifo1Callback>
 8002278:	e796      	b.n	80021a8 <HAL_FDCAN_IRQHandler+0x70>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800227a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800227e:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8002280:	4620      	mov	r0, r4
 8002282:	f7ff ff51 	bl	8002128 <HAL_FDCAN_TxFifoEmptyCallback>
 8002286:	e798      	b.n	80021ba <HAL_FDCAN_IRQHandler+0x82>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8002288:	f8d3 10d4 	ldr.w	r1, [r3, #212]	; 0xd4
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800228c:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8002290:	2080      	movs	r0, #128	; 0x80
 8002292:	6518      	str	r0, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8002294:	4011      	ands	r1, r2
 8002296:	4620      	mov	r0, r4
 8002298:	f7ff ff47 	bl	800212a <HAL_FDCAN_TxBufferCompleteCallback>
 800229c:	e796      	b.n	80021cc <HAL_FDCAN_IRQHandler+0x94>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800229e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022a2:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80022a4:	4620      	mov	r0, r4
 80022a6:	f7ff ff42 	bl	800212e <HAL_FDCAN_TimestampWraparoundCallback>
 80022aa:	e798      	b.n	80021de <HAL_FDCAN_IRQHandler+0xa6>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80022ac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80022b0:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80022b2:	4620      	mov	r0, r4
 80022b4:	f7ff ff3c 	bl	8002130 <HAL_FDCAN_TimeoutOccurredCallback>
 80022b8:	e79a      	b.n	80021f0 <HAL_FDCAN_IRQHandler+0xb8>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80022ba:	6823      	ldr	r3, [r4, #0]
 80022bc:	651e      	str	r6, [r3, #80]	; 0x50
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80022be:	4631      	mov	r1, r6
 80022c0:	4620      	mov	r0, r4
 80022c2:	f7ff ff38 	bl	8002136 <HAL_FDCAN_ErrorStatusCallback>
 80022c6:	e7a5      	b.n	8002214 <HAL_FDCAN_IRQHandler+0xdc>
    HAL_FDCAN_ErrorCallback(hfdcan);
 80022c8:	4620      	mov	r0, r4
 80022ca:	f7ff ff33 	bl	8002134 <HAL_FDCAN_ErrorCallback>
}
 80022ce:	e7aa      	b.n	8002226 <HAL_FDCAN_IRQHandler+0xee>

080022d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022d4:	b082      	sub	sp, #8
 80022d6:	4680      	mov	r8, r0
 80022d8:	460c      	mov	r4, r1
  uint32_t position = 0x00U;
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80022da:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80022de:	d01a      	beq.n	8002316 <HAL_GPIO_Init+0x46>
 80022e0:	4baa      	ldr	r3, [pc, #680]	; (800258c <HAL_GPIO_Init+0x2bc>)
 80022e2:	4298      	cmp	r0, r3
 80022e4:	d017      	beq.n	8002316 <HAL_GPIO_Init+0x46>
 80022e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022ea:	4298      	cmp	r0, r3
 80022ec:	d013      	beq.n	8002316 <HAL_GPIO_Init+0x46>
 80022ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022f2:	4298      	cmp	r0, r3
 80022f4:	d00f      	beq.n	8002316 <HAL_GPIO_Init+0x46>
 80022f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022fa:	4298      	cmp	r0, r3
 80022fc:	d00b      	beq.n	8002316 <HAL_GPIO_Init+0x46>
 80022fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002302:	4298      	cmp	r0, r3
 8002304:	d007      	beq.n	8002316 <HAL_GPIO_Init+0x46>
 8002306:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800230a:	4298      	cmp	r0, r3
 800230c:	d003      	beq.n	8002316 <HAL_GPIO_Init+0x46>
 800230e:	21a9      	movs	r1, #169	; 0xa9
 8002310:	489f      	ldr	r0, [pc, #636]	; (8002590 <HAL_GPIO_Init+0x2c0>)
 8002312:	f7fe fcc8 	bl	8000ca6 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002316:	6823      	ldr	r3, [r4, #0]
 8002318:	b29a      	uxth	r2, r3
 800231a:	b112      	cbz	r2, 8002322 <HAL_GPIO_Init+0x52>
 800231c:	0c1b      	lsrs	r3, r3, #16
 800231e:	041b      	lsls	r3, r3, #16
 8002320:	b11b      	cbz	r3, 800232a <HAL_GPIO_Init+0x5a>
 8002322:	21aa      	movs	r1, #170	; 0xaa
 8002324:	489a      	ldr	r0, [pc, #616]	; (8002590 <HAL_GPIO_Init+0x2c0>)
 8002326:	f7fe fcbe 	bl	8000ca6 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800232a:	6863      	ldr	r3, [r4, #4]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d910      	bls.n	8002352 <HAL_GPIO_Init+0x82>
 8002330:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8002334:	d00d      	beq.n	8002352 <HAL_GPIO_Init+0x82>
 8002336:	d811      	bhi.n	800235c <HAL_GPIO_Init+0x8c>
 8002338:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 800233c:	d009      	beq.n	8002352 <HAL_GPIO_Init+0x82>
 800233e:	d903      	bls.n	8002348 <HAL_GPIO_Init+0x78>
 8002340:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8002344:	d005      	beq.n	8002352 <HAL_GPIO_Init+0x82>
 8002346:	e012      	b.n	800236e <HAL_GPIO_Init+0x9e>
 8002348:	2b03      	cmp	r3, #3
 800234a:	d904      	bls.n	8002356 <HAL_GPIO_Init+0x86>
 800234c:	3b11      	subs	r3, #17
 800234e:	2b01      	cmp	r3, #1
 8002350:	d80d      	bhi.n	800236e <HAL_GPIO_Init+0x9e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002352:	2500      	movs	r5, #0
 8002354:	e0a3      	b.n	800249e <HAL_GPIO_Init+0x1ce>
 8002356:	2b02      	cmp	r3, #2
 8002358:	d309      	bcc.n	800236e <HAL_GPIO_Init+0x9e>
 800235a:	e7fa      	b.n	8002352 <HAL_GPIO_Init+0x82>
 800235c:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8002360:	d0f7      	beq.n	8002352 <HAL_GPIO_Init+0x82>
 8002362:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8002366:	d0f4      	beq.n	8002352 <HAL_GPIO_Init+0x82>
 8002368:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 800236c:	d0f1      	beq.n	8002352 <HAL_GPIO_Init+0x82>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800236e:	21ab      	movs	r1, #171	; 0xab
 8002370:	4887      	ldr	r0, [pc, #540]	; (8002590 <HAL_GPIO_Init+0x2c0>)
 8002372:	f7fe fc98 	bl	8000ca6 <assert_failed>
 8002376:	e7ec      	b.n	8002352 <HAL_GPIO_Init+0x82>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002378:	68e3      	ldr	r3, [r4, #12]
 800237a:	2b03      	cmp	r3, #3
 800237c:	d817      	bhi.n	80023ae <HAL_GPIO_Init+0xde>
        temp = GPIOx->OSPEEDR;
 800237e:	f8d8 2008 	ldr.w	r2, [r8, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002382:	0069      	lsls	r1, r5, #1
 8002384:	2303      	movs	r3, #3
 8002386:	408b      	lsls	r3, r1
 8002388:	ea22 0203 	bic.w	r2, r2, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 800238c:	68e3      	ldr	r3, [r4, #12]
 800238e:	408b      	lsls	r3, r1
 8002390:	4313      	orrs	r3, r2
        GPIOx->OSPEEDR = temp;
 8002392:	f8c8 3008 	str.w	r3, [r8, #8]
        temp = GPIOx->OTYPER;
 8002396:	f8d8 2004 	ldr.w	r2, [r8, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800239a:	ea22 0207 	bic.w	r2, r2, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800239e:	6863      	ldr	r3, [r4, #4]
 80023a0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80023a4:	40ab      	lsls	r3, r5
 80023a6:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
 80023a8:	f8c8 3004 	str.w	r3, [r8, #4]
 80023ac:	e086      	b.n	80024bc <HAL_GPIO_Init+0x1ec>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80023ae:	21bb      	movs	r1, #187	; 0xbb
 80023b0:	4877      	ldr	r0, [pc, #476]	; (8002590 <HAL_GPIO_Init+0x2c0>)
 80023b2:	f7fe fc78 	bl	8000ca6 <assert_failed>
 80023b6:	e7e2      	b.n	800237e <HAL_GPIO_Init+0xae>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80023b8:	21cc      	movs	r1, #204	; 0xcc
 80023ba:	4875      	ldr	r0, [pc, #468]	; (8002590 <HAL_GPIO_Init+0x2c0>)
 80023bc:	f7fe fc73 	bl	8000ca6 <assert_failed>
 80023c0:	e085      	b.n	80024ce <HAL_GPIO_Init+0x1fe>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80023c2:	f1b8 4f90 	cmp.w	r8, #1207959552	; 0x48000000
 80023c6:	d01a      	beq.n	80023fe <HAL_GPIO_Init+0x12e>
 80023c8:	4b70      	ldr	r3, [pc, #448]	; (800258c <HAL_GPIO_Init+0x2bc>)
 80023ca:	4598      	cmp	r8, r3
 80023cc:	d017      	beq.n	80023fe <HAL_GPIO_Init+0x12e>
 80023ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80023d2:	4598      	cmp	r8, r3
 80023d4:	d013      	beq.n	80023fe <HAL_GPIO_Init+0x12e>
 80023d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80023da:	4598      	cmp	r8, r3
 80023dc:	d00f      	beq.n	80023fe <HAL_GPIO_Init+0x12e>
 80023de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80023e2:	4598      	cmp	r8, r3
 80023e4:	d00b      	beq.n	80023fe <HAL_GPIO_Init+0x12e>
 80023e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80023ea:	4598      	cmp	r8, r3
 80023ec:	d007      	beq.n	80023fe <HAL_GPIO_Init+0x12e>
 80023ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80023f2:	4598      	cmp	r8, r3
 80023f4:	d003      	beq.n	80023fe <HAL_GPIO_Init+0x12e>
 80023f6:	21d9      	movs	r1, #217	; 0xd9
 80023f8:	4865      	ldr	r0, [pc, #404]	; (8002590 <HAL_GPIO_Init+0x2c0>)
 80023fa:	f7fe fc54 	bl	8000ca6 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80023fe:	6923      	ldr	r3, [r4, #16]
 8002400:	2b0f      	cmp	r3, #15
 8002402:	d810      	bhi.n	8002426 <HAL_GPIO_Init+0x156>
        temp = GPIOx->AFR[position >> 3U];
 8002404:	08ea      	lsrs	r2, r5, #3
 8002406:	3208      	adds	r2, #8
 8002408:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800240c:	f005 0107 	and.w	r1, r5, #7
 8002410:	0089      	lsls	r1, r1, #2
 8002412:	230f      	movs	r3, #15
 8002414:	408b      	lsls	r3, r1
 8002416:	ea20 0003 	bic.w	r0, r0, r3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800241a:	6923      	ldr	r3, [r4, #16]
 800241c:	408b      	lsls	r3, r1
 800241e:	4303      	orrs	r3, r0
        GPIOx->AFR[position >> 3U] = temp;
 8002420:	f848 3022 	str.w	r3, [r8, r2, lsl #2]
 8002424:	e065      	b.n	80024f2 <HAL_GPIO_Init+0x222>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8002426:	21da      	movs	r1, #218	; 0xda
 8002428:	4859      	ldr	r0, [pc, #356]	; (8002590 <HAL_GPIO_Init+0x2c0>)
 800242a:	f7fe fc3c 	bl	8000ca6 <assert_failed>
 800242e:	e7e9      	b.n	8002404 <HAL_GPIO_Init+0x134>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002430:	2305      	movs	r3, #5
 8002432:	e000      	b.n	8002436 <HAL_GPIO_Init+0x166>
 8002434:	2300      	movs	r3, #0
 8002436:	408b      	lsls	r3, r1
 8002438:	4303      	orrs	r3, r0
        SYSCFG->EXTICR[position >> 2U] = temp;
 800243a:	3202      	adds	r2, #2
 800243c:	4955      	ldr	r1, [pc, #340]	; (8002594 <HAL_GPIO_Init+0x2c4>)
 800243e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002442:	4b55      	ldr	r3, [pc, #340]	; (8002598 <HAL_GPIO_Init+0x2c8>)
 8002444:	689a      	ldr	r2, [r3, #8]
        temp &= ~(iocurrent);
 8002446:	43f3      	mvns	r3, r6
 8002448:	ea22 0106 	bic.w	r1, r2, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800244c:	6860      	ldr	r0, [r4, #4]
 800244e:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 8002452:	d001      	beq.n	8002458 <HAL_GPIO_Init+0x188>
        {
          temp |= iocurrent;
 8002454:	ea46 0102 	orr.w	r1, r6, r2
        }
        EXTI->RTSR1 = temp;
 8002458:	4a4f      	ldr	r2, [pc, #316]	; (8002598 <HAL_GPIO_Init+0x2c8>)
 800245a:	6091      	str	r1, [r2, #8]

        temp = EXTI->FTSR1;
 800245c:	68d2      	ldr	r2, [r2, #12]
        temp &= ~(iocurrent);
 800245e:	ea03 0102 	and.w	r1, r3, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002462:	6860      	ldr	r0, [r4, #4]
 8002464:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 8002468:	d001      	beq.n	800246e <HAL_GPIO_Init+0x19e>
        {
          temp |= iocurrent;
 800246a:	ea46 0102 	orr.w	r1, r6, r2
        }
        EXTI->FTSR1 = temp;
 800246e:	4a4a      	ldr	r2, [pc, #296]	; (8002598 <HAL_GPIO_Init+0x2c8>)
 8002470:	60d1      	str	r1, [r2, #12]

        temp = EXTI->EMR1;
 8002472:	6852      	ldr	r2, [r2, #4]
        temp &= ~(iocurrent);
 8002474:	ea03 0102 	and.w	r1, r3, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002478:	6860      	ldr	r0, [r4, #4]
 800247a:	f410 3f00 	tst.w	r0, #131072	; 0x20000
 800247e:	d001      	beq.n	8002484 <HAL_GPIO_Init+0x1b4>
        {
          temp |= iocurrent;
 8002480:	ea46 0102 	orr.w	r1, r6, r2
        }
        EXTI->EMR1 = temp;
 8002484:	4a44      	ldr	r2, [pc, #272]	; (8002598 <HAL_GPIO_Init+0x2c8>)
 8002486:	6051      	str	r1, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002488:	6812      	ldr	r2, [r2, #0]
        temp &= ~(iocurrent);
 800248a:	4013      	ands	r3, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800248c:	6861      	ldr	r1, [r4, #4]
 800248e:	f411 3f80 	tst.w	r1, #65536	; 0x10000
 8002492:	d001      	beq.n	8002498 <HAL_GPIO_Init+0x1c8>
        {
          temp |= iocurrent;
 8002494:	ea46 0302 	orr.w	r3, r6, r2
        }
        EXTI->IMR1 = temp;
 8002498:	4a3f      	ldr	r2, [pc, #252]	; (8002598 <HAL_GPIO_Init+0x2c8>)
 800249a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800249c:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 800249e:	6826      	ldr	r6, [r4, #0]
 80024a0:	fa36 f205 	lsrs.w	r2, r6, r5
 80024a4:	d06f      	beq.n	8002586 <HAL_GPIO_Init+0x2b6>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80024a6:	2701      	movs	r7, #1
 80024a8:	40af      	lsls	r7, r5
    if (iocurrent != 0x00u)
 80024aa:	403e      	ands	r6, r7
 80024ac:	d0f6      	beq.n	800249c <HAL_GPIO_Init+0x1cc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024ae:	6863      	ldr	r3, [r4, #4]
 80024b0:	f003 0303 	and.w	r3, r3, #3
 80024b4:	3b01      	subs	r3, #1
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	f67f af5e 	bls.w	8002378 <HAL_GPIO_Init+0xa8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024bc:	6863      	ldr	r3, [r4, #4]
 80024be:	f003 0303 	and.w	r3, r3, #3
 80024c2:	2b03      	cmp	r3, #3
 80024c4:	d00f      	beq.n	80024e6 <HAL_GPIO_Init+0x216>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80024c6:	68a3      	ldr	r3, [r4, #8]
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	f63f af75 	bhi.w	80023b8 <HAL_GPIO_Init+0xe8>
        temp = GPIOx->PUPDR;
 80024ce:	f8d8 200c 	ldr.w	r2, [r8, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024d2:	0069      	lsls	r1, r5, #1
 80024d4:	2303      	movs	r3, #3
 80024d6:	408b      	lsls	r3, r1
 80024d8:	ea22 0203 	bic.w	r2, r2, r3
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024dc:	68a3      	ldr	r3, [r4, #8]
 80024de:	408b      	lsls	r3, r1
 80024e0:	4313      	orrs	r3, r2
        GPIOx->PUPDR = temp;
 80024e2:	f8c8 300c 	str.w	r3, [r8, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024e6:	6863      	ldr	r3, [r4, #4]
 80024e8:	f003 0303 	and.w	r3, r3, #3
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	f43f af68 	beq.w	80023c2 <HAL_GPIO_Init+0xf2>
      temp = GPIOx->MODER;
 80024f2:	f8d8 2000 	ldr.w	r2, [r8]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80024f6:	0069      	lsls	r1, r5, #1
 80024f8:	2303      	movs	r3, #3
 80024fa:	408b      	lsls	r3, r1
 80024fc:	ea22 0203 	bic.w	r2, r2, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002500:	6863      	ldr	r3, [r4, #4]
 8002502:	f003 0303 	and.w	r3, r3, #3
 8002506:	408b      	lsls	r3, r1
 8002508:	4313      	orrs	r3, r2
      GPIOx->MODER = temp;
 800250a:	f8c8 3000 	str.w	r3, [r8]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800250e:	6863      	ldr	r3, [r4, #4]
 8002510:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8002514:	d0c2      	beq.n	800249c <HAL_GPIO_Init+0x1cc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002516:	4b21      	ldr	r3, [pc, #132]	; (800259c <HAL_GPIO_Init+0x2cc>)
 8002518:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800251a:	f042 0201 	orr.w	r2, r2, #1
 800251e:	661a      	str	r2, [r3, #96]	; 0x60
 8002520:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	9301      	str	r3, [sp, #4]
 8002528:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800252a:	08aa      	lsrs	r2, r5, #2
 800252c:	1c91      	adds	r1, r2, #2
 800252e:	4b19      	ldr	r3, [pc, #100]	; (8002594 <HAL_GPIO_Init+0x2c4>)
 8002530:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002534:	f005 0103 	and.w	r1, r5, #3
 8002538:	0089      	lsls	r1, r1, #2
 800253a:	230f      	movs	r3, #15
 800253c:	408b      	lsls	r3, r1
 800253e:	ea20 0003 	bic.w	r0, r0, r3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002542:	f1b8 4f90 	cmp.w	r8, #1207959552	; 0x48000000
 8002546:	f43f af75 	beq.w	8002434 <HAL_GPIO_Init+0x164>
 800254a:	4b10      	ldr	r3, [pc, #64]	; (800258c <HAL_GPIO_Init+0x2bc>)
 800254c:	4598      	cmp	r8, r3
 800254e:	d012      	beq.n	8002576 <HAL_GPIO_Init+0x2a6>
 8002550:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002554:	4598      	cmp	r8, r3
 8002556:	d010      	beq.n	800257a <HAL_GPIO_Init+0x2aa>
 8002558:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800255c:	4598      	cmp	r8, r3
 800255e:	d00e      	beq.n	800257e <HAL_GPIO_Init+0x2ae>
 8002560:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002564:	4598      	cmp	r8, r3
 8002566:	d00c      	beq.n	8002582 <HAL_GPIO_Init+0x2b2>
 8002568:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800256c:	4598      	cmp	r8, r3
 800256e:	f43f af5f 	beq.w	8002430 <HAL_GPIO_Init+0x160>
 8002572:	2306      	movs	r3, #6
 8002574:	e75f      	b.n	8002436 <HAL_GPIO_Init+0x166>
 8002576:	2301      	movs	r3, #1
 8002578:	e75d      	b.n	8002436 <HAL_GPIO_Init+0x166>
 800257a:	2302      	movs	r3, #2
 800257c:	e75b      	b.n	8002436 <HAL_GPIO_Init+0x166>
 800257e:	2303      	movs	r3, #3
 8002580:	e759      	b.n	8002436 <HAL_GPIO_Init+0x166>
 8002582:	2304      	movs	r3, #4
 8002584:	e757      	b.n	8002436 <HAL_GPIO_Init+0x166>
  }
}
 8002586:	b002      	add	sp, #8
 8002588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800258c:	48000400 	.word	0x48000400
 8002590:	08012e8c 	.word	0x08012e8c
 8002594:	40010000 	.word	0x40010000
 8002598:	40010400 	.word	0x40010400
 800259c:	40021000 	.word	0x40021000

080025a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025a0:	b570      	push	{r4, r5, r6, lr}
 80025a2:	4605      	mov	r5, r0
 80025a4:	4614      	mov	r4, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80025a6:	460e      	mov	r6, r1
 80025a8:	b121      	cbz	r1, 80025b4 <HAL_GPIO_WritePin+0x14>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80025aa:	2c01      	cmp	r4, #1
 80025ac:	d808      	bhi.n	80025c0 <HAL_GPIO_WritePin+0x20>

  if (PinState != GPIO_PIN_RESET)
 80025ae:	b16c      	cbz	r4, 80025cc <HAL_GPIO_WritePin+0x2c>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025b0:	61ae      	str	r6, [r5, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025b2:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80025b4:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 80025b8:	4805      	ldr	r0, [pc, #20]	; (80025d0 <HAL_GPIO_WritePin+0x30>)
 80025ba:	f7fe fb74 	bl	8000ca6 <assert_failed>
 80025be:	e7f4      	b.n	80025aa <HAL_GPIO_WritePin+0xa>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80025c0:	f240 119b 	movw	r1, #411	; 0x19b
 80025c4:	4802      	ldr	r0, [pc, #8]	; (80025d0 <HAL_GPIO_WritePin+0x30>)
 80025c6:	f7fe fb6e 	bl	8000ca6 <assert_failed>
 80025ca:	e7f0      	b.n	80025ae <HAL_GPIO_WritePin+0xe>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025cc:	62ae      	str	r6, [r5, #40]	; 0x28
}
 80025ce:	e7f0      	b.n	80025b2 <HAL_GPIO_WritePin+0x12>
 80025d0:	08012e8c 	.word	0x08012e8c

080025d4 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80025d4:	b538      	push	{r3, r4, r5, lr}
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80025d6:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 80025da:	d043      	beq.n	8002664 <HAL_PCD_EP_DB_Receive+0x90>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80025dc:	6804      	ldr	r4, [r0, #0]
 80025de:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
 80025e2:	f891 c000 	ldrb.w	ip, [r1]
 80025e6:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 80025ea:	fa1e f383 	uxtah	r3, lr, r3
 80025ee:	4423      	add	r3, r4
 80025f0:	f8b3 4402 	ldrh.w	r4, [r3, #1026]	; 0x402
 80025f4:	f3c4 0409 	ubfx	r4, r4, #0, #10

    if (ep->xfer_len >= count)
 80025f8:	698b      	ldr	r3, [r1, #24]
 80025fa:	42a3      	cmp	r3, r4
 80025fc:	d328      	bcc.n	8002650 <HAL_PCD_EP_DB_Receive+0x7c>
    {
      ep->xfer_len -= count;
 80025fe:	1b1b      	subs	r3, r3, r4
 8002600:	618b      	str	r3, [r1, #24]
    else
    {
      ep->xfer_len = 0U;
    }

    if (ep->xfer_len == 0U)
 8002602:	698b      	ldr	r3, [r1, #24]
 8002604:	b97b      	cbnz	r3, 8002626 <HAL_PCD_EP_DB_Receive+0x52>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002606:	6805      	ldr	r5, [r0, #0]
 8002608:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 800260c:	b29b      	uxth	r3, r3
 800260e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002616:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800261a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800261e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002622:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002626:	f012 0f40 	tst.w	r2, #64	; 0x40
 800262a:	d00e      	beq.n	800264a <HAL_PCD_EP_DB_Receive+0x76>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800262c:	6802      	ldr	r2, [r0, #0]
 800262e:	780d      	ldrb	r5, [r1, #0]
 8002630:	f832 3025 	ldrh.w	r3, [r2, r5, lsl #2]
 8002634:	b29b      	uxth	r3, r3
 8002636:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800263a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800263e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002642:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002646:	f822 3025 	strh.w	r3, [r2, r5, lsl #2]
    }

    if (count != 0U)
 800264a:	b924      	cbnz	r4, 8002656 <HAL_PCD_EP_DB_Receive+0x82>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
    }
  }

  return count;
}
 800264c:	4620      	mov	r0, r4
 800264e:	bd38      	pop	{r3, r4, r5, pc}
      ep->xfer_len = 0U;
 8002650:	2300      	movs	r3, #0
 8002652:	618b      	str	r3, [r1, #24]
 8002654:	e7d5      	b.n	8002602 <HAL_PCD_EP_DB_Receive+0x2e>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002656:	4623      	mov	r3, r4
 8002658:	890a      	ldrh	r2, [r1, #8]
 800265a:	6949      	ldr	r1, [r1, #20]
 800265c:	6800      	ldr	r0, [r0, #0]
 800265e:	f005 f825 	bl	80076ac <USB_ReadPMA>
 8002662:	e7f3      	b.n	800264c <HAL_PCD_EP_DB_Receive+0x78>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002664:	6804      	ldr	r4, [r0, #0]
 8002666:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
 800266a:	f891 c000 	ldrb.w	ip, [r1]
 800266e:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 8002672:	fa1e f383 	uxtah	r3, lr, r3
 8002676:	4423      	add	r3, r4
 8002678:	f8b3 4406 	ldrh.w	r4, [r3, #1030]	; 0x406
 800267c:	f3c4 0409 	ubfx	r4, r4, #0, #10
    if (ep->xfer_len >= count)
 8002680:	698b      	ldr	r3, [r1, #24]
 8002682:	42a3      	cmp	r3, r4
 8002684:	d32f      	bcc.n	80026e6 <HAL_PCD_EP_DB_Receive+0x112>
      ep->xfer_len -= count;
 8002686:	1b1b      	subs	r3, r3, r4
 8002688:	618b      	str	r3, [r1, #24]
    if (ep->xfer_len == 0U)
 800268a:	698b      	ldr	r3, [r1, #24]
 800268c:	b97b      	cbnz	r3, 80026ae <HAL_PCD_EP_DB_Receive+0xda>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800268e:	6805      	ldr	r5, [r0, #0]
 8002690:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 8002694:	b29b      	uxth	r3, r3
 8002696:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800269a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800269e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80026a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026aa:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80026ae:	f012 0f40 	tst.w	r2, #64	; 0x40
 80026b2:	d10f      	bne.n	80026d4 <HAL_PCD_EP_DB_Receive+0x100>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80026b4:	6802      	ldr	r2, [r0, #0]
 80026b6:	f891 c000 	ldrb.w	ip, [r1]
 80026ba:	f832 302c 	ldrh.w	r3, [r2, ip, lsl #2]
 80026be:	b29b      	uxth	r3, r3
 80026c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80026c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026cc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80026d0:	f822 302c 	strh.w	r3, [r2, ip, lsl #2]
    if (count != 0U)
 80026d4:	2c00      	cmp	r4, #0
 80026d6:	d0b9      	beq.n	800264c <HAL_PCD_EP_DB_Receive+0x78>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80026d8:	4623      	mov	r3, r4
 80026da:	894a      	ldrh	r2, [r1, #10]
 80026dc:	6949      	ldr	r1, [r1, #20]
 80026de:	6800      	ldr	r0, [r0, #0]
 80026e0:	f004 ffe4 	bl	80076ac <USB_ReadPMA>
 80026e4:	e7b2      	b.n	800264c <HAL_PCD_EP_DB_Receive+0x78>
      ep->xfer_len = 0U;
 80026e6:	2300      	movs	r3, #0
 80026e8:	618b      	str	r3, [r1, #24]
 80026ea:	e7ce      	b.n	800268a <HAL_PCD_EP_DB_Receive+0xb6>

080026ec <HAL_PCD_Init>:
  if (hpcd == NULL)
 80026ec:	2800      	cmp	r0, #0
 80026ee:	d076      	beq.n	80027de <HAL_PCD_Init+0xf2>
{
 80026f0:	b530      	push	{r4, r5, lr}
 80026f2:	b087      	sub	sp, #28
 80026f4:	4604      	mov	r4, r0
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 80026f6:	6802      	ldr	r2, [r0, #0]
 80026f8:	4b3a      	ldr	r3, [pc, #232]	; (80027e4 <HAL_PCD_Init+0xf8>)
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d003      	beq.n	8002706 <HAL_PCD_Init+0x1a>
 80026fe:	2187      	movs	r1, #135	; 0x87
 8002700:	4839      	ldr	r0, [pc, #228]	; (80027e8 <HAL_PCD_Init+0xfc>)
 8002702:	f7fe fad0 	bl	8000ca6 <assert_failed>
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002706:	f894 32a9 	ldrb.w	r3, [r4, #681]	; 0x2a9
 800270a:	b13b      	cbz	r3, 800271c <HAL_PCD_Init+0x30>
  hpcd->State = HAL_PCD_STATE_BUSY;
 800270c:	2303      	movs	r3, #3
 800270e:	f884 32a9 	strb.w	r3, [r4, #681]	; 0x2a9
  __HAL_PCD_DISABLE(hpcd);
 8002712:	6820      	ldr	r0, [r4, #0]
 8002714:	f004 f8ab 	bl	800686e <USB_DisableGlobalInt>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002718:	2300      	movs	r3, #0
 800271a:	e020      	b.n	800275e <HAL_PCD_Init+0x72>
    hpcd->Lock = HAL_UNLOCKED;
 800271c:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
    HAL_PCD_MspInit(hpcd);
 8002720:	4620      	mov	r0, r4
 8002722:	f00e ff05 	bl	8011530 <HAL_PCD_MspInit>
 8002726:	e7f1      	b.n	800270c <HAL_PCD_Init+0x20>
    hpcd->IN_ep[i].is_in = 1U;
 8002728:	1c5a      	adds	r2, r3, #1
 800272a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800272e:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8002732:	2001      	movs	r0, #1
 8002734:	7048      	strb	r0, [r1, #1]
    hpcd->IN_ep[i].num = i;
 8002736:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800273a:	f804 3031 	strb.w	r3, [r4, r1, lsl #3]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800273e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8002742:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8002746:	86cb      	strh	r3, [r1, #54]	; 0x36
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002748:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 800274c:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 8002750:	2000      	movs	r0, #0
 8002752:	f88c 0003 	strb.w	r0, [ip, #3]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002756:	6388      	str	r0, [r1, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002758:	63c8      	str	r0, [r1, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 800275a:	6408      	str	r0, [r1, #64]	; 0x40
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800275c:	b2d3      	uxtb	r3, r2
 800275e:	6860      	ldr	r0, [r4, #4]
 8002760:	4283      	cmp	r3, r0
 8002762:	d3e1      	bcc.n	8002728 <HAL_PCD_Init+0x3c>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002764:	2300      	movs	r3, #0
 8002766:	e016      	b.n	8002796 <HAL_PCD_Init+0xaa>
    hpcd->OUT_ep[i].is_in = 0U;
 8002768:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800276c:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8002770:	2100      	movs	r1, #0
 8002772:	f882 1169 	strb.w	r1, [r2, #361]	; 0x169
    hpcd->OUT_ep[i].num = i;
 8002776:	f882 3168 	strb.w	r3, [r2, #360]	; 0x168
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800277a:	f882 116b 	strb.w	r1, [r2, #363]	; 0x16b
    hpcd->OUT_ep[i].maxpacket = 0U;
 800277e:	f8c2 1178 	str.w	r1, [r2, #376]	; 0x178
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002782:	f8c2 117c 	str.w	r1, [r2, #380]	; 0x17c
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002786:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800278a:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800278e:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002792:	3301      	adds	r3, #1
 8002794:	b2db      	uxtb	r3, r3
 8002796:	4298      	cmp	r0, r3
 8002798:	d8e6      	bhi.n	8002768 <HAL_PCD_Init+0x7c>
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800279a:	46a4      	mov	ip, r4
 800279c:	f85c 5b10 	ldr.w	r5, [ip], #16
 80027a0:	46ee      	mov	lr, sp
 80027a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80027a6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80027aa:	f8dc 3000 	ldr.w	r3, [ip]
 80027ae:	f8ce 3000 	str.w	r3, [lr]
 80027b2:	1d23      	adds	r3, r4, #4
 80027b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027b6:	4628      	mov	r0, r5
 80027b8:	f004 f863 	bl	8006882 <USB_DevInit>
  hpcd->USB_Address = 0U;
 80027bc:	2300      	movs	r3, #0
 80027be:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80027c2:	2301      	movs	r3, #1
 80027c4:	f884 32a9 	strb.w	r3, [r4, #681]	; 0x2a9
  if (hpcd->Init.lpm_enable == 1U)
 80027c8:	69e3      	ldr	r3, [r4, #28]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d002      	beq.n	80027d4 <HAL_PCD_Init+0xe8>
  return HAL_OK;
 80027ce:	2000      	movs	r0, #0
}
 80027d0:	b007      	add	sp, #28
 80027d2:	bd30      	pop	{r4, r5, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80027d4:	4620      	mov	r0, r4
 80027d6:	f000 feed 	bl	80035b4 <HAL_PCDEx_ActivateLPM>
  return HAL_OK;
 80027da:	2000      	movs	r0, #0
 80027dc:	e7f8      	b.n	80027d0 <HAL_PCD_Init+0xe4>
    return HAL_ERROR;
 80027de:	2001      	movs	r0, #1
}
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	40005c00 	.word	0x40005c00
 80027e8:	08012ec8 	.word	0x08012ec8

080027ec <HAL_PCD_Start>:
  __HAL_LOCK(hpcd);
 80027ec:	f890 32a8 	ldrb.w	r3, [r0, #680]	; 0x2a8
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d00e      	beq.n	8002812 <HAL_PCD_Start+0x26>
{
 80027f4:	b510      	push	{r4, lr}
 80027f6:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80027f8:	2301      	movs	r3, #1
 80027fa:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 80027fe:	6800      	ldr	r0, [r0, #0]
 8002800:	f004 f82c 	bl	800685c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002804:	6820      	ldr	r0, [r4, #0]
 8002806:	f004 fb80 	bl	8006f0a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800280a:	2000      	movs	r0, #0
 800280c:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8002810:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8002812:	2002      	movs	r0, #2
}
 8002814:	4770      	bx	lr

08002816 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002816:	b570      	push	{r4, r5, r6, lr}
 8002818:	4605      	mov	r5, r0
 800281a:	460c      	mov	r4, r1
 800281c:	4616      	mov	r6, r2
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800281e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002822:	f000 8109 	beq.w	8002a38 <HAL_PCD_EP_DB_Transmit+0x222>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002826:	6802      	ldr	r2, [r0, #0]
 8002828:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800282c:	7809      	ldrb	r1, [r1, #0]
 800282e:	00c8      	lsls	r0, r1, #3
 8002830:	fa10 f383 	uxtah	r3, r0, r3
 8002834:	4413      	add	r3, r2
 8002836:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800283a:	f3c2 0209 	ubfx	r2, r2, #0, #10

    if (ep->xfer_len > TxPctSize)
 800283e:	69a3      	ldr	r3, [r4, #24]
 8002840:	4293      	cmp	r3, r2
 8002842:	d951      	bls.n	80028e8 <HAL_PCD_EP_DB_Transmit+0xd2>
    {
      ep->xfer_len -= TxPctSize;
 8002844:	1a9b      	subs	r3, r3, r2
 8002846:	61a3      	str	r3, [r4, #24]
    {
      ep->xfer_len = 0U;
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002848:	69a3      	ldr	r3, [r4, #24]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d168      	bne.n	8002920 <HAL_PCD_EP_DB_Transmit+0x10a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800284e:	7863      	ldrb	r3, [r4, #1]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d14c      	bne.n	80028ee <HAL_PCD_EP_DB_Transmit+0xd8>
 8002854:	682a      	ldr	r2, [r5, #0]
 8002856:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800285a:	fa12 f383 	uxtah	r3, r2, r3
 800285e:	4403      	add	r3, r0
 8002860:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8002864:	b292      	uxth	r2, r2
 8002866:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800286a:	b292      	uxth	r2, r2
 800286c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8002870:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8002874:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8002878:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800287c:	b292      	uxth	r2, r2
 800287e:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002882:	682a      	ldr	r2, [r5, #0]
 8002884:	7863      	ldrb	r3, [r4, #1]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d13d      	bne.n	8002906 <HAL_PCD_EP_DB_Transmit+0xf0>
 800288a:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800288e:	fa12 f383 	uxtah	r3, r2, r3
 8002892:	7822      	ldrb	r2, [r4, #0]
 8002894:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002898:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800289c:	b292      	uxth	r2, r2
 800289e:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 80028a2:	b292      	uxth	r2, r2
 80028a4:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80028a8:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80028ac:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80028b0:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80028b4:	b292      	uxth	r2, r2
 80028b6:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80028ba:	7821      	ldrb	r1, [r4, #0]
 80028bc:	4628      	mov	r0, r5
 80028be:	f00e fe7b 	bl	80115b8 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80028c2:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 80028c6:	d040      	beq.n	800294a <HAL_PCD_EP_DB_Transmit+0x134>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80028c8:	682a      	ldr	r2, [r5, #0]
 80028ca:	7821      	ldrb	r1, [r4, #0]
 80028cc:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80028d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80028de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028e2:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80028e6:	e030      	b.n	800294a <HAL_PCD_EP_DB_Transmit+0x134>
      ep->xfer_len = 0U;
 80028e8:	2300      	movs	r3, #0
 80028ea:	61a3      	str	r3, [r4, #24]
 80028ec:	e7ac      	b.n	8002848 <HAL_PCD_EP_DB_Transmit+0x32>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d1c7      	bne.n	8002882 <HAL_PCD_EP_DB_Transmit+0x6c>
 80028f2:	682a      	ldr	r2, [r5, #0]
 80028f4:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 80028f8:	fa12 f383 	uxtah	r3, r2, r3
 80028fc:	4403      	add	r3, r0
 80028fe:	2200      	movs	r2, #0
 8002900:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8002904:	e7bd      	b.n	8002882 <HAL_PCD_EP_DB_Transmit+0x6c>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002906:	2b01      	cmp	r3, #1
 8002908:	d1d7      	bne.n	80028ba <HAL_PCD_EP_DB_Transmit+0xa4>
 800290a:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800290e:	fa12 f383 	uxtah	r3, r2, r3
 8002912:	7822      	ldrb	r2, [r4, #0]
 8002914:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002918:	2200      	movs	r2, #0
 800291a:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800291e:	e7cc      	b.n	80028ba <HAL_PCD_EP_DB_Transmit+0xa4>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002920:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8002924:	d00d      	beq.n	8002942 <HAL_PCD_EP_DB_Transmit+0x12c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002926:	6828      	ldr	r0, [r5, #0]
 8002928:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 800292c:	b29b      	uxth	r3, r3
 800292e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002932:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002936:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800293a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800293e:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002942:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8002946:	2b01      	cmp	r3, #1
 8002948:	d012      	beq.n	8002970 <HAL_PCD_EP_DB_Transmit+0x15a>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800294a:	682a      	ldr	r2, [r5, #0]
 800294c:	7821      	ldrb	r1, [r4, #0]
 800294e:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002952:	b29b      	uxth	r3, r3
 8002954:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002958:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800295c:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8002960:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002964:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002968:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
}
 800296c:	2000      	movs	r0, #0
 800296e:	bd70      	pop	{r4, r5, r6, pc}
        ep->xfer_buff += TxPctSize;
 8002970:	6963      	ldr	r3, [r4, #20]
 8002972:	4413      	add	r3, r2
 8002974:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 8002976:	69e3      	ldr	r3, [r4, #28]
 8002978:	4413      	add	r3, r2
 800297a:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 800297c:	6a21      	ldr	r1, [r4, #32]
 800297e:	6923      	ldr	r3, [r4, #16]
 8002980:	4299      	cmp	r1, r3
 8002982:	d31b      	bcc.n	80029bc <HAL_PCD_EP_DB_Transmit+0x1a6>
          ep->xfer_len_db -= len;
 8002984:	1ac9      	subs	r1, r1, r3
 8002986:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002988:	7862      	ldrb	r2, [r4, #1]
 800298a:	2a00      	cmp	r2, #0
 800298c:	d13f      	bne.n	8002a0e <HAL_PCD_EP_DB_Transmit+0x1f8>
 800298e:	6829      	ldr	r1, [r5, #0]
 8002990:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 8002994:	fa11 f282 	uxtah	r2, r1, r2
 8002998:	7821      	ldrb	r1, [r4, #0]
 800299a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800299e:	2b3e      	cmp	r3, #62	; 0x3e
 80029a0:	d918      	bls.n	80029d4 <HAL_PCD_EP_DB_Transmit+0x1be>
 80029a2:	0959      	lsrs	r1, r3, #5
 80029a4:	f013 0f1f 	tst.w	r3, #31
 80029a8:	d100      	bne.n	80029ac <HAL_PCD_EP_DB_Transmit+0x196>
 80029aa:	3901      	subs	r1, #1
 80029ac:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 80029b0:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80029b4:	b289      	uxth	r1, r1
 80029b6:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 80029ba:	e02a      	b.n	8002a12 <HAL_PCD_EP_DB_Transmit+0x1fc>
        else if (ep->xfer_len_db == 0U)
 80029bc:	b921      	cbnz	r1, 80029c8 <HAL_PCD_EP_DB_Transmit+0x1b2>
          ep->xfer_fill_db = 0U;
 80029be:	2300      	movs	r3, #0
 80029c0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          len = TxPctSize;
 80029c4:	4613      	mov	r3, r2
 80029c6:	e7df      	b.n	8002988 <HAL_PCD_EP_DB_Transmit+0x172>
          ep->xfer_fill_db = 0U;
 80029c8:	2300      	movs	r3, #0
 80029ca:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          ep->xfer_len_db = 0U;
 80029ce:	6223      	str	r3, [r4, #32]
          len = ep->xfer_len_db;
 80029d0:	460b      	mov	r3, r1
 80029d2:	e7d9      	b.n	8002988 <HAL_PCD_EP_DB_Transmit+0x172>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80029d4:	b98b      	cbnz	r3, 80029fa <HAL_PCD_EP_DB_Transmit+0x1e4>
 80029d6:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 80029da:	b289      	uxth	r1, r1
 80029dc:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 80029e0:	b289      	uxth	r1, r1
 80029e2:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 80029e6:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 80029ea:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80029ee:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80029f2:	b289      	uxth	r1, r1
 80029f4:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 80029f8:	e00b      	b.n	8002a12 <HAL_PCD_EP_DB_Transmit+0x1fc>
 80029fa:	0859      	lsrs	r1, r3, #1
 80029fc:	f013 0f01 	tst.w	r3, #1
 8002a00:	d000      	beq.n	8002a04 <HAL_PCD_EP_DB_Transmit+0x1ee>
 8002a02:	3101      	adds	r1, #1
 8002a04:	0289      	lsls	r1, r1, #10
 8002a06:	b289      	uxth	r1, r1
 8002a08:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8002a0c:	e001      	b.n	8002a12 <HAL_PCD_EP_DB_Transmit+0x1fc>
 8002a0e:	2a01      	cmp	r2, #1
 8002a10:	d006      	beq.n	8002a20 <HAL_PCD_EP_DB_Transmit+0x20a>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	8922      	ldrh	r2, [r4, #8]
 8002a16:	6961      	ldr	r1, [r4, #20]
 8002a18:	6828      	ldr	r0, [r5, #0]
 8002a1a:	f004 fa85 	bl	8006f28 <USB_WritePMA>
 8002a1e:	e794      	b.n	800294a <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002a20:	6829      	ldr	r1, [r5, #0]
 8002a22:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 8002a26:	fa11 f282 	uxtah	r2, r1, r2
 8002a2a:	7821      	ldrb	r1, [r4, #0]
 8002a2c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8002a30:	b299      	uxth	r1, r3
 8002a32:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8002a36:	e7ec      	b.n	8002a12 <HAL_PCD_EP_DB_Transmit+0x1fc>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002a38:	6802      	ldr	r2, [r0, #0]
 8002a3a:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8002a3e:	7809      	ldrb	r1, [r1, #0]
 8002a40:	00c8      	lsls	r0, r1, #3
 8002a42:	fa10 f383 	uxtah	r3, r0, r3
 8002a46:	4413      	add	r3, r2
 8002a48:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8002a4c:	f3c2 0209 	ubfx	r2, r2, #0, #10
    if (ep->xfer_len >= TxPctSize)
 8002a50:	69a3      	ldr	r3, [r4, #24]
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d352      	bcc.n	8002afc <HAL_PCD_EP_DB_Transmit+0x2e6>
      ep->xfer_len -= TxPctSize;
 8002a56:	1a9b      	subs	r3, r3, r2
 8002a58:	61a3      	str	r3, [r4, #24]
    if (ep->xfer_len == 0U)
 8002a5a:	69a3      	ldr	r3, [r4, #24]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d169      	bne.n	8002b34 <HAL_PCD_EP_DB_Transmit+0x31e>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002a60:	7863      	ldrb	r3, [r4, #1]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d14d      	bne.n	8002b02 <HAL_PCD_EP_DB_Transmit+0x2ec>
 8002a66:	682a      	ldr	r2, [r5, #0]
 8002a68:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8002a6c:	fa12 f383 	uxtah	r3, r2, r3
 8002a70:	4403      	add	r3, r0
 8002a72:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8002a76:	b292      	uxth	r2, r2
 8002a78:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8002a7c:	b292      	uxth	r2, r2
 8002a7e:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8002a82:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8002a86:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8002a8a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8002a8e:	b292      	uxth	r2, r2
 8002a90:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002a94:	682a      	ldr	r2, [r5, #0]
 8002a96:	7863      	ldrb	r3, [r4, #1]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d13e      	bne.n	8002b1a <HAL_PCD_EP_DB_Transmit+0x304>
 8002a9c:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8002aa0:	fa12 f383 	uxtah	r3, r2, r3
 8002aa4:	7822      	ldrb	r2, [r4, #0]
 8002aa6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002aaa:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8002aae:	b292      	uxth	r2, r2
 8002ab0:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8002ab4:	b292      	uxth	r2, r2
 8002ab6:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8002aba:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8002abe:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8002ac2:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8002ac6:	b292      	uxth	r2, r2
 8002ac8:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002acc:	7821      	ldrb	r1, [r4, #0]
 8002ace:	4628      	mov	r0, r5
 8002ad0:	f00e fd72 	bl	80115b8 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002ad4:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8002ad8:	f47f af37 	bne.w	800294a <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002adc:	682a      	ldr	r2, [r5, #0]
 8002ade:	7821      	ldrb	r1, [r4, #0]
 8002ae0:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002aee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002af2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002af6:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8002afa:	e726      	b.n	800294a <HAL_PCD_EP_DB_Transmit+0x134>
      ep->xfer_len = 0U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	61a3      	str	r3, [r4, #24]
 8002b00:	e7ab      	b.n	8002a5a <HAL_PCD_EP_DB_Transmit+0x244>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d1c6      	bne.n	8002a94 <HAL_PCD_EP_DB_Transmit+0x27e>
 8002b06:	682a      	ldr	r2, [r5, #0]
 8002b08:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8002b0c:	fa12 f383 	uxtah	r3, r2, r3
 8002b10:	4403      	add	r3, r0
 8002b12:	2200      	movs	r2, #0
 8002b14:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8002b18:	e7bc      	b.n	8002a94 <HAL_PCD_EP_DB_Transmit+0x27e>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d1d6      	bne.n	8002acc <HAL_PCD_EP_DB_Transmit+0x2b6>
 8002b1e:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8002b22:	fa12 f383 	uxtah	r3, r2, r3
 8002b26:	7822      	ldrb	r2, [r4, #0]
 8002b28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8002b32:	e7cb      	b.n	8002acc <HAL_PCD_EP_DB_Transmit+0x2b6>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002b34:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8002b38:	d10d      	bne.n	8002b56 <HAL_PCD_EP_DB_Transmit+0x340>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002b3a:	6828      	ldr	r0, [r5, #0]
 8002b3c:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b4a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b52:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8002b56:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	f47f aef5 	bne.w	800294a <HAL_PCD_EP_DB_Transmit+0x134>
        ep->xfer_buff += TxPctSize;
 8002b60:	6963      	ldr	r3, [r4, #20]
 8002b62:	4413      	add	r3, r2
 8002b64:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 8002b66:	69e3      	ldr	r3, [r4, #28]
 8002b68:	4413      	add	r3, r2
 8002b6a:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 8002b6c:	6a21      	ldr	r1, [r4, #32]
 8002b6e:	6923      	ldr	r3, [r4, #16]
 8002b70:	4299      	cmp	r1, r3
 8002b72:	d31b      	bcc.n	8002bac <HAL_PCD_EP_DB_Transmit+0x396>
          ep->xfer_len_db -= len;
 8002b74:	1ac9      	subs	r1, r1, r3
 8002b76:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002b78:	6829      	ldr	r1, [r5, #0]
 8002b7a:	7862      	ldrb	r2, [r4, #1]
 8002b7c:	2a00      	cmp	r2, #0
 8002b7e:	d13e      	bne.n	8002bfe <HAL_PCD_EP_DB_Transmit+0x3e8>
 8002b80:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 8002b84:	fa11 f282 	uxtah	r2, r1, r2
 8002b88:	7821      	ldrb	r1, [r4, #0]
 8002b8a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8002b8e:	2b3e      	cmp	r3, #62	; 0x3e
 8002b90:	d918      	bls.n	8002bc4 <HAL_PCD_EP_DB_Transmit+0x3ae>
 8002b92:	0959      	lsrs	r1, r3, #5
 8002b94:	f013 0f1f 	tst.w	r3, #31
 8002b98:	d100      	bne.n	8002b9c <HAL_PCD_EP_DB_Transmit+0x386>
 8002b9a:	3901      	subs	r1, #1
 8002b9c:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 8002ba0:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8002ba4:	b289      	uxth	r1, r1
 8002ba6:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 8002baa:	e02a      	b.n	8002c02 <HAL_PCD_EP_DB_Transmit+0x3ec>
        else if (ep->xfer_len_db == 0U)
 8002bac:	b921      	cbnz	r1, 8002bb8 <HAL_PCD_EP_DB_Transmit+0x3a2>
          ep->xfer_fill_db = 0U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          len = TxPctSize;
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	e7df      	b.n	8002b78 <HAL_PCD_EP_DB_Transmit+0x362>
          ep->xfer_len_db = 0U;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	6223      	str	r3, [r4, #32]
          ep->xfer_fill_db = 0;
 8002bbc:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          len = ep->xfer_len_db;
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	e7d9      	b.n	8002b78 <HAL_PCD_EP_DB_Transmit+0x362>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002bc4:	b98b      	cbnz	r3, 8002bea <HAL_PCD_EP_DB_Transmit+0x3d4>
 8002bc6:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	; 0x406
 8002bca:	b289      	uxth	r1, r1
 8002bcc:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 8002bd0:	b289      	uxth	r1, r1
 8002bd2:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 8002bd6:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	; 0x406
 8002bda:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8002bde:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8002be2:	b289      	uxth	r1, r1
 8002be4:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 8002be8:	e00b      	b.n	8002c02 <HAL_PCD_EP_DB_Transmit+0x3ec>
 8002bea:	0859      	lsrs	r1, r3, #1
 8002bec:	f013 0f01 	tst.w	r3, #1
 8002bf0:	d000      	beq.n	8002bf4 <HAL_PCD_EP_DB_Transmit+0x3de>
 8002bf2:	3101      	adds	r1, #1
 8002bf4:	0289      	lsls	r1, r1, #10
 8002bf6:	b289      	uxth	r1, r1
 8002bf8:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 8002bfc:	e001      	b.n	8002c02 <HAL_PCD_EP_DB_Transmit+0x3ec>
 8002bfe:	2a01      	cmp	r2, #1
 8002c00:	d006      	beq.n	8002c10 <HAL_PCD_EP_DB_Transmit+0x3fa>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	8962      	ldrh	r2, [r4, #10]
 8002c06:	6961      	ldr	r1, [r4, #20]
 8002c08:	6828      	ldr	r0, [r5, #0]
 8002c0a:	f004 f98d 	bl	8006f28 <USB_WritePMA>
 8002c0e:	e69c      	b.n	800294a <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002c10:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 8002c14:	fa11 f282 	uxtah	r2, r1, r2
 8002c18:	7821      	ldrb	r1, [r4, #0]
 8002c1a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8002c1e:	b299      	uxth	r1, r3
 8002c20:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 8002c24:	e7ed      	b.n	8002c02 <HAL_PCD_EP_DB_Transmit+0x3ec>

08002c26 <PCD_EP_ISR_Handler>:
{
 8002c26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c2a:	4605      	mov	r5, r0
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002c2c:	e0ca      	b.n	8002dc4 <PCD_EP_ISR_Handler+0x19e>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002c2e:	8803      	ldrh	r3, [r0, #0]
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002c36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002c46:	6829      	ldr	r1, [r5, #0]
 8002c48:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8002c4c:	f895 2028 	ldrb.w	r2, [r5, #40]	; 0x28
 8002c50:	00d2      	lsls	r2, r2, #3
 8002c52:	fa12 f383 	uxtah	r3, r2, r3
 8002c56:	440b      	add	r3, r1
 8002c58:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8002c5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c60:	646b      	str	r3, [r5, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 8002c62:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8002c64:	441a      	add	r2, r3
 8002c66:	63ea      	str	r2, [r5, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002c68:	2100      	movs	r1, #0
 8002c6a:	4628      	mov	r0, r5
 8002c6c:	f00e fca4 	bl	80115b8 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002c70:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	f000 80a5 	beq.w	8002dc4 <PCD_EP_ISR_Handler+0x19e>
 8002c7a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	f040 80a1 	bne.w	8002dc4 <PCD_EP_ISR_Handler+0x19e>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002c82:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8002c86:	682a      	ldr	r2, [r5, #0]
 8002c88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c8c:	f8a2 304c 	strh.w	r3, [r2, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002c90:	2300      	movs	r3, #0
 8002c92:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 8002c96:	e095      	b.n	8002dc4 <PCD_EP_ISR_Handler+0x19e>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002c98:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002c9c:	f895 2168 	ldrb.w	r2, [r5, #360]	; 0x168
 8002ca0:	00d2      	lsls	r2, r2, #3
 8002ca2:	fa12 f383 	uxtah	r3, r2, r3
 8002ca6:	4403      	add	r3, r0
 8002ca8:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	; 0x406
 8002cac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cb0:	f8c5 3184 	str.w	r3, [r5, #388]	; 0x184
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002cb4:	f8b5 216e 	ldrh.w	r2, [r5, #366]	; 0x16e
 8002cb8:	f505 712c 	add.w	r1, r5, #688	; 0x2b0
 8002cbc:	f004 fcf6 	bl	80076ac <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002cc0:	682a      	ldr	r2, [r5, #0]
 8002cc2:	8813      	ldrh	r3, [r2, #0]
 8002cc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cc8:	051b      	lsls	r3, r3, #20
 8002cca:	0d1b      	lsrs	r3, r3, #20
 8002ccc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cd0:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8002cd2:	4628      	mov	r0, r5
 8002cd4:	f00e fc5c 	bl	8011590 <HAL_PCD_SetupStageCallback>
 8002cd8:	e074      	b.n	8002dc4 <PCD_EP_ISR_Handler+0x19e>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002cda:	b989      	cbnz	r1, 8002d00 <PCD_EP_ISR_Handler+0xda>
 8002cdc:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8002ce0:	b292      	uxth	r2, r2
 8002ce2:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8002ce6:	b292      	uxth	r2, r2
 8002ce8:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8002cec:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8002cf0:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8002cf4:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8002cf8:	b292      	uxth	r2, r2
 8002cfa:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8002cfe:	e0bf      	b.n	8002e80 <PCD_EP_ISR_Handler+0x25a>
 8002d00:	084a      	lsrs	r2, r1, #1
 8002d02:	f011 0f01 	tst.w	r1, #1
 8002d06:	d000      	beq.n	8002d0a <PCD_EP_ISR_Handler+0xe4>
 8002d08:	3201      	adds	r2, #1
 8002d0a:	0292      	lsls	r2, r2, #10
 8002d0c:	b292      	uxth	r2, r2
 8002d0e:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8002d12:	e0b5      	b.n	8002e80 <PCD_EP_ISR_Handler+0x25a>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002d14:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8002d18:	b29e      	uxth	r6, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002d1a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002d1e:	f040 80be 	bne.w	8002e9e <PCD_EP_ISR_Handler+0x278>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002d22:	f016 0f80 	tst.w	r6, #128	; 0x80
 8002d26:	d04d      	beq.n	8002dc4 <PCD_EP_ISR_Handler+0x19e>
        ep = &hpcd->IN_ep[epindex];
 8002d28:	1c62      	adds	r2, r4, #1
 8002d2a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8002d2e:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002d32:	6828      	ldr	r0, [r5, #0]
 8002d34:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002d3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        if (ep->type != EP_TYPE_BULK)
 8002d50:	78cb      	ldrb	r3, [r1, #3]
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	f000 81a7 	beq.w	80030a6 <PCD_EP_ISR_Handler+0x480>
          ep->xfer_len = 0U;
 8002d58:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8002d5c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8002d60:	2200      	movs	r2, #0
 8002d62:	641a      	str	r2, [r3, #64]	; 0x40
          if (ep->doublebuffer != 0U)
 8002d64:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002d68:	b323      	cbz	r3, 8002db4 <PCD_EP_ISR_Handler+0x18e>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002d6a:	f016 0f40 	tst.w	r6, #64	; 0x40
 8002d6e:	f000 8163 	beq.w	8003038 <PCD_EP_ISR_Handler+0x412>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d72:	784b      	ldrb	r3, [r1, #1]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f040 814c 	bne.w	8003012 <PCD_EP_ISR_Handler+0x3ec>
 8002d7a:	682a      	ldr	r2, [r5, #0]
 8002d7c:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8002d80:	fa12 f383 	uxtah	r3, r2, r3
 8002d84:	1c62      	adds	r2, r4, #1
 8002d86:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002d8a:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 8002d8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002d92:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8002d96:	b292      	uxth	r2, r2
 8002d98:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8002d9c:	b292      	uxth	r2, r2
 8002d9e:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8002da2:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8002da6:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8002daa:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8002dae:	b292      	uxth	r2, r2
 8002db0:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002db4:	3401      	adds	r4, #1
 8002db6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8002dba:	f815 1034 	ldrb.w	r1, [r5, r4, lsl #3]
 8002dbe:	4628      	mov	r0, r5
 8002dc0:	f00e fbfa 	bl	80115b8 <HAL_PCD_DataInStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002dc4:	6828      	ldr	r0, [r5, #0]
 8002dc6:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8002dca:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002dce:	f000 81ae 	beq.w	800312e <PCD_EP_ISR_Handler+0x508>
    wIstr = hpcd->Instance->ISTR;
 8002dd2:	f8b0 4044 	ldrh.w	r4, [r0, #68]	; 0x44
 8002dd6:	b2a3      	uxth	r3, r4
    if (epindex == 0U)
 8002dd8:	f014 040f 	ands.w	r4, r4, #15
 8002ddc:	d19a      	bne.n	8002d14 <PCD_EP_ISR_Handler+0xee>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002dde:	f013 0f10 	tst.w	r3, #16
 8002de2:	f43f af24 	beq.w	8002c2e <PCD_EP_ISR_Handler+0x8>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002de6:	8803      	ldrh	r3, [r0, #0]
 8002de8:	b29a      	uxth	r2, r3
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002dea:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002dee:	f47f af53 	bne.w	8002c98 <PCD_EP_ISR_Handler+0x72>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002df2:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8002df6:	d0e5      	beq.n	8002dc4 <PCD_EP_ISR_Handler+0x19e>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002df8:	8803      	ldrh	r3, [r0, #0]
 8002dfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dfe:	051b      	lsls	r3, r3, #20
 8002e00:	0d1b      	lsrs	r3, r3, #20
 8002e02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e06:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002e08:	6828      	ldr	r0, [r5, #0]
 8002e0a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002e0e:	f895 2168 	ldrb.w	r2, [r5, #360]	; 0x168
 8002e12:	00d2      	lsls	r2, r2, #3
 8002e14:	fa12 f383 	uxtah	r3, r2, r3
 8002e18:	4403      	add	r3, r0
 8002e1a:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	; 0x406
 8002e1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e22:	f8c5 3184 	str.w	r3, [r5, #388]	; 0x184
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002e26:	b18b      	cbz	r3, 8002e4c <PCD_EP_ISR_Handler+0x226>
 8002e28:	f8d5 117c 	ldr.w	r1, [r5, #380]	; 0x17c
 8002e2c:	b171      	cbz	r1, 8002e4c <PCD_EP_ISR_Handler+0x226>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002e2e:	f8b5 216e 	ldrh.w	r2, [r5, #366]	; 0x16e
 8002e32:	f004 fc3b 	bl	80076ac <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8002e36:	f8d5 2184 	ldr.w	r2, [r5, #388]	; 0x184
 8002e3a:	f8d5 317c 	ldr.w	r3, [r5, #380]	; 0x17c
 8002e3e:	4413      	add	r3, r2
 8002e40:	f8c5 317c 	str.w	r3, [r5, #380]	; 0x17c
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002e44:	2100      	movs	r1, #0
 8002e46:	4628      	mov	r0, r5
 8002e48:	f00e fbaa 	bl	80115a0 <HAL_PCD_DataOutStageCallback>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8002e4c:	682b      	ldr	r3, [r5, #0]
 8002e4e:	881a      	ldrh	r2, [r3, #0]
 8002e50:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8002e54:	d1b6      	bne.n	8002dc4 <PCD_EP_ISR_Handler+0x19e>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002e56:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8002e5a:	fa13 f382 	uxtah	r3, r3, r2
 8002e5e:	f8d5 1178 	ldr.w	r1, [r5, #376]	; 0x178
 8002e62:	293e      	cmp	r1, #62	; 0x3e
 8002e64:	f67f af39 	bls.w	8002cda <PCD_EP_ISR_Handler+0xb4>
 8002e68:	094a      	lsrs	r2, r1, #5
 8002e6a:	f011 0f1f 	tst.w	r1, #31
 8002e6e:	d100      	bne.n	8002e72 <PCD_EP_ISR_Handler+0x24c>
 8002e70:	3a01      	subs	r2, #1
 8002e72:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8002e76:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8002e7a:	b292      	uxth	r2, r2
 8002e7c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002e80:	682a      	ldr	r2, [r5, #0]
 8002e82:	8813      	ldrh	r3, [r2, #0]
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e8e:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002e92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e9a:	8013      	strh	r3, [r2, #0]
 8002e9c:	e792      	b.n	8002dc4 <PCD_EP_ISR_Handler+0x19e>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002e9e:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8002ea2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ea6:	051b      	lsls	r3, r3, #20
 8002ea8:	0d1b      	lsrs	r3, r3, #20
 8002eaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002eae:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
 8002eb2:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8002eb6:	00c9      	lsls	r1, r1, #3
 8002eb8:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8002ebc:	eb05 0801 	add.w	r8, r5, r1
        if (ep->doublebuffer == 0U)
 8002ec0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8002ec4:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8002ec8:	f893 3174 	ldrb.w	r3, [r3, #372]	; 0x174
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d140      	bne.n	8002f52 <PCD_EP_ISR_Handler+0x32c>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002ed0:	6828      	ldr	r0, [r5, #0]
 8002ed2:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002ed6:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8002eda:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8002ede:	f892 2168 	ldrb.w	r2, [r2, #360]	; 0x168
 8002ee2:	00d2      	lsls	r2, r2, #3
 8002ee4:	fa12 f383 	uxtah	r3, r2, r3
 8002ee8:	4403      	add	r3, r0
 8002eea:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	; 0x406
 8002eee:	f3c7 0709 	ubfx	r7, r7, #0, #10
          if (count != 0U)
 8002ef2:	bb17      	cbnz	r7, 8002f3a <PCD_EP_ISR_Handler+0x314>
        ep->xfer_count += count;
 8002ef4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8002ef8:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8002efc:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 8002f00:	443a      	add	r2, r7
 8002f02:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
        ep->xfer_buff += count;
 8002f06:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 8002f0a:	443a      	add	r2, r7
 8002f0c:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002f10:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 8002f14:	b13b      	cbz	r3, 8002f26 <PCD_EP_ISR_Handler+0x300>
 8002f16:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8002f1a:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8002f1e:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8002f22:	429f      	cmp	r7, r3
 8002f24:	d270      	bcs.n	8003008 <PCD_EP_ISR_Handler+0x3e2>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002f26:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8002f2a:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8002f2e:	f893 1168 	ldrb.w	r1, [r3, #360]	; 0x168
 8002f32:	4628      	mov	r0, r5
 8002f34:	f00e fb34 	bl	80115a0 <HAL_PCD_DataOutStageCallback>
 8002f38:	e6f3      	b.n	8002d22 <PCD_EP_ISR_Handler+0xfc>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002f3a:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8002f3e:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8002f42:	463b      	mov	r3, r7
 8002f44:	f8b1 216e 	ldrh.w	r2, [r1, #366]	; 0x16e
 8002f48:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8002f4c:	f004 fbae 	bl	80076ac <USB_ReadPMA>
 8002f50:	e7d0      	b.n	8002ef4 <PCD_EP_ISR_Handler+0x2ce>
          if (ep->type == EP_TYPE_BULK)
 8002f52:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8002f56:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8002f5a:	f893 316b 	ldrb.w	r3, [r3, #363]	; 0x16b
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d033      	beq.n	8002fca <PCD_EP_ISR_Handler+0x3a4>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002f62:	6829      	ldr	r1, [r5, #0]
 8002f64:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8002f68:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8002f6c:	f892 0168 	ldrb.w	r0, [r2, #360]	; 0x168
 8002f70:	f831 3020 	ldrh.w	r3, [r1, r0, lsl #2]
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f82:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002f86:	f821 3020 	strh.w	r3, [r1, r0, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002f8a:	6828      	ldr	r0, [r5, #0]
 8002f8c:	f892 3168 	ldrb.w	r3, [r2, #360]	; 0x168
 8002f90:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002f94:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8002f98:	d01e      	beq.n	8002fd8 <PCD_EP_ISR_Handler+0x3b2>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002f9a:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8002f9e:	00db      	lsls	r3, r3, #3
 8002fa0:	fa13 f382 	uxtah	r3, r3, r2
 8002fa4:	4403      	add	r3, r0
 8002fa6:	f8b3 7402 	ldrh.w	r7, [r3, #1026]	; 0x402
 8002faa:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 8002fae:	2f00      	cmp	r7, #0
 8002fb0:	d0a0      	beq.n	8002ef4 <PCD_EP_ISR_Handler+0x2ce>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002fb2:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8002fb6:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8002fba:	463b      	mov	r3, r7
 8002fbc:	f8b1 2170 	ldrh.w	r2, [r1, #368]	; 0x170
 8002fc0:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8002fc4:	f004 fb72 	bl	80076ac <USB_ReadPMA>
 8002fc8:	e794      	b.n	8002ef4 <PCD_EP_ISR_Handler+0x2ce>
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002fca:	4632      	mov	r2, r6
 8002fcc:	4641      	mov	r1, r8
 8002fce:	4628      	mov	r0, r5
 8002fd0:	f7ff fb00 	bl	80025d4 <HAL_PCD_EP_DB_Receive>
 8002fd4:	4607      	mov	r7, r0
 8002fd6:	e78d      	b.n	8002ef4 <PCD_EP_ISR_Handler+0x2ce>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002fd8:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8002fdc:	00db      	lsls	r3, r3, #3
 8002fde:	fa13 f382 	uxtah	r3, r3, r2
 8002fe2:	4403      	add	r3, r0
 8002fe4:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	; 0x406
 8002fe8:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 8002fec:	2f00      	cmp	r7, #0
 8002fee:	d081      	beq.n	8002ef4 <PCD_EP_ISR_Handler+0x2ce>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002ff0:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8002ff4:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8002ff8:	463b      	mov	r3, r7
 8002ffa:	f8b1 2172 	ldrh.w	r2, [r1, #370]	; 0x172
 8002ffe:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8003002:	f004 fb53 	bl	80076ac <USB_ReadPMA>
 8003006:	e775      	b.n	8002ef4 <PCD_EP_ISR_Handler+0x2ce>
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8003008:	4641      	mov	r1, r8
 800300a:	6828      	ldr	r0, [r5, #0]
 800300c:	f003 ff9e 	bl	8006f4c <USB_EPStartXfer>
 8003010:	e687      	b.n	8002d22 <PCD_EP_ISR_Handler+0xfc>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003012:	2b01      	cmp	r3, #1
 8003014:	f47f aece 	bne.w	8002db4 <PCD_EP_ISR_Handler+0x18e>
 8003018:	682a      	ldr	r2, [r5, #0]
 800301a:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800301e:	fa12 f383 	uxtah	r3, r2, r3
 8003022:	1c62      	adds	r2, r4, #1
 8003024:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003028:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 800302c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003030:	2200      	movs	r2, #0
 8003032:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8003036:	e6bd      	b.n	8002db4 <PCD_EP_ISR_Handler+0x18e>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003038:	682a      	ldr	r2, [r5, #0]
 800303a:	1c63      	adds	r3, r4, #1
 800303c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003040:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8003044:	785b      	ldrb	r3, [r3, #1]
 8003046:	b9e3      	cbnz	r3, 8003082 <PCD_EP_ISR_Handler+0x45c>
 8003048:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800304c:	fa12 f383 	uxtah	r3, r2, r3
 8003050:	1c62      	adds	r2, r4, #1
 8003052:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003056:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 800305a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800305e:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8003062:	b292      	uxth	r2, r2
 8003064:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8003068:	b292      	uxth	r2, r2
 800306a:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800306e:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8003072:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8003076:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800307a:	b292      	uxth	r2, r2
 800307c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8003080:	e698      	b.n	8002db4 <PCD_EP_ISR_Handler+0x18e>
 8003082:	2b01      	cmp	r3, #1
 8003084:	f47f ae96 	bne.w	8002db4 <PCD_EP_ISR_Handler+0x18e>
 8003088:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800308c:	fa12 f383 	uxtah	r3, r2, r3
 8003090:	1c62      	adds	r2, r4, #1
 8003092:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003096:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 800309a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800309e:	2200      	movs	r2, #0
 80030a0:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80030a4:	e686      	b.n	8002db4 <PCD_EP_ISR_Handler+0x18e>
          if ((wEPVal & USB_EP_KIND) == 0U)
 80030a6:	f416 7f80 	tst.w	r6, #256	; 0x100
 80030aa:	d13b      	bne.n	8003124 <PCD_EP_ISR_Handler+0x4fe>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80030ac:	6828      	ldr	r0, [r5, #0]
 80030ae:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80030b2:	1c62      	adds	r2, r4, #1
 80030b4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80030b8:	f815 6032 	ldrb.w	r6, [r5, r2, lsl #3]
 80030bc:	00f2      	lsls	r2, r6, #3
 80030be:	fa12 f383 	uxtah	r3, r2, r3
 80030c2:	4403      	add	r3, r0
 80030c4:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80030c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
            if (ep->xfer_len > TxPctSize)
 80030cc:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80030d0:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80030d4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d910      	bls.n	80030fc <PCD_EP_ISR_Handler+0x4d6>
              ep->xfer_len -= TxPctSize;
 80030da:	eb04 0784 	add.w	r7, r4, r4, lsl #2
 80030de:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
 80030e2:	1ad2      	subs	r2, r2, r3
 80030e4:	643a      	str	r2, [r7, #64]	; 0x40
            if (ep->xfer_len == 0U)
 80030e6:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80030ea:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80030ee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80030f0:	b95a      	cbnz	r2, 800310a <PCD_EP_ISR_Handler+0x4e4>
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80030f2:	4631      	mov	r1, r6
 80030f4:	4628      	mov	r0, r5
 80030f6:	f00e fa5f 	bl	80115b8 <HAL_PCD_DataInStageCallback>
 80030fa:	e663      	b.n	8002dc4 <PCD_EP_ISR_Handler+0x19e>
              ep->xfer_len = 0U;
 80030fc:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8003100:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8003104:	2700      	movs	r7, #0
 8003106:	6417      	str	r7, [r2, #64]	; 0x40
 8003108:	e7ed      	b.n	80030e6 <PCD_EP_ISR_Handler+0x4c0>
              ep->xfer_buff += TxPctSize;
 800310a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800310e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8003112:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 8003114:	441e      	add	r6, r3
 8003116:	63d6      	str	r6, [r2, #60]	; 0x3c
              ep->xfer_count += TxPctSize;
 8003118:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800311a:	4423      	add	r3, r4
 800311c:	6453      	str	r3, [r2, #68]	; 0x44
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800311e:	f003 ff15 	bl	8006f4c <USB_EPStartXfer>
 8003122:	e64f      	b.n	8002dc4 <PCD_EP_ISR_Handler+0x19e>
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003124:	4632      	mov	r2, r6
 8003126:	4628      	mov	r0, r5
 8003128:	f7ff fb75 	bl	8002816 <HAL_PCD_EP_DB_Transmit>
 800312c:	e64a      	b.n	8002dc4 <PCD_EP_ISR_Handler+0x19e>
}
 800312e:	2000      	movs	r0, #0
 8003130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003134 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8003134:	f890 32a8 	ldrb.w	r3, [r0, #680]	; 0x2a8
 8003138:	2b01      	cmp	r3, #1
 800313a:	d00d      	beq.n	8003158 <HAL_PCD_SetAddress+0x24>
{
 800313c:	b510      	push	{r4, lr}
 800313e:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8003140:	2301      	movs	r3, #1
 8003142:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8003146:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800314a:	6800      	ldr	r0, [r0, #0]
 800314c:	f003 fed7 	bl	8006efe <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003150:	2000      	movs	r0, #0
 8003152:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8003156:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8003158:	2002      	movs	r0, #2
}
 800315a:	4770      	bx	lr

0800315c <HAL_PCD_IRQHandler>:
{
 800315c:	b510      	push	{r4, lr}
 800315e:	4604      	mov	r4, r0
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003160:	6800      	ldr	r0, [r0, #0]
 8003162:	f003 fedd 	bl	8006f20 <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003166:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 800316a:	d123      	bne.n	80031b4 <HAL_PCD_IRQHandler+0x58>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800316c:	f410 6f80 	tst.w	r0, #1024	; 0x400
 8003170:	d124      	bne.n	80031bc <HAL_PCD_IRQHandler+0x60>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003172:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 8003176:	d132      	bne.n	80031de <HAL_PCD_IRQHandler+0x82>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003178:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 800317c:	d139      	bne.n	80031f2 <HAL_PCD_IRQHandler+0x96>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800317e:	f410 5f80 	tst.w	r0, #4096	; 0x1000
 8003182:	d140      	bne.n	8003206 <HAL_PCD_IRQHandler+0xaa>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003184:	f410 6f00 	tst.w	r0, #2048	; 0x800
 8003188:	d167      	bne.n	800325a <HAL_PCD_IRQHandler+0xfe>
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800318a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800318e:	f040 8081 	bne.w	8003294 <HAL_PCD_IRQHandler+0x138>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003192:	f410 7f00 	tst.w	r0, #512	; 0x200
 8003196:	f040 80ad 	bne.w	80032f4 <HAL_PCD_IRQHandler+0x198>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800319a:	f410 7f80 	tst.w	r0, #256	; 0x100
 800319e:	d027      	beq.n	80031f0 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80031a0:	6822      	ldr	r2, [r4, #0]
 80031a2:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 80031b2:	e01d      	b.n	80031f0 <HAL_PCD_IRQHandler+0x94>
    (void)PCD_EP_ISR_Handler(hpcd);
 80031b4:	4620      	mov	r0, r4
 80031b6:	f7ff fd36 	bl	8002c26 <PCD_EP_ISR_Handler>
    return;
 80031ba:	e019      	b.n	80031f0 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80031bc:	6822      	ldr	r2, [r4, #0]
 80031be:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 80031ce:	4620      	mov	r0, r4
 80031d0:	f00e fa03 	bl	80115da <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80031d4:	2100      	movs	r1, #0
 80031d6:	4620      	mov	r0, r4
 80031d8:	f7ff ffac 	bl	8003134 <HAL_PCD_SetAddress>
    return;
 80031dc:	e008      	b.n	80031f0 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80031de:	6822      	ldr	r2, [r4, #0]
 80031e0:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
}
 80031f0:	bd10      	pop	{r4, pc}
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80031f2:	6822      	ldr	r2, [r4, #0]
 80031f4:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80031fe:	b29b      	uxth	r3, r3
 8003200:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 8003204:	e7f4      	b.n	80031f0 <HAL_PCD_IRQHandler+0x94>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8003206:	6822      	ldr	r2, [r4, #0]
 8003208:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 800320c:	b29b      	uxth	r3, r3
 800320e:	f023 0304 	bic.w	r3, r3, #4
 8003212:	b29b      	uxth	r3, r3
 8003214:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003218:	6822      	ldr	r2, [r4, #0]
 800321a:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 800321e:	b29b      	uxth	r3, r3
 8003220:	f023 0308 	bic.w	r3, r3, #8
 8003224:	b29b      	uxth	r3, r3
 8003226:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    if (hpcd->LPM_State == LPM_L1)
 800322a:	f894 32e0 	ldrb.w	r3, [r4, #736]	; 0x2e0
 800322e:	2b01      	cmp	r3, #1
 8003230:	d00c      	beq.n	800324c <HAL_PCD_IRQHandler+0xf0>
    HAL_PCD_ResumeCallback(hpcd);
 8003232:	4620      	mov	r0, r4
 8003234:	f00e f9f4 	bl	8011620 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003238:	6822      	ldr	r2, [r4, #0]
 800323a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800323e:	b29b      	uxth	r3, r3
 8003240:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003244:	b29b      	uxth	r3, r3
 8003246:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 800324a:	e7d1      	b.n	80031f0 <HAL_PCD_IRQHandler+0x94>
      hpcd->LPM_State = LPM_L0;
 800324c:	2100      	movs	r1, #0
 800324e:	f884 12e0 	strb.w	r1, [r4, #736]	; 0x2e0
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003252:	4620      	mov	r0, r4
 8003254:	f00e fa9c 	bl	8011790 <HAL_PCDEx_LPM_Callback>
 8003258:	e7eb      	b.n	8003232 <HAL_PCD_IRQHandler+0xd6>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800325a:	6822      	ldr	r2, [r4, #0]
 800325c:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8003260:	b29b      	uxth	r3, r3
 8003262:	f043 0308 	orr.w	r3, r3, #8
 8003266:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800326a:	6822      	ldr	r2, [r4, #0]
 800326c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8003270:	b29b      	uxth	r3, r3
 8003272:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003276:	b29b      	uxth	r3, r3
 8003278:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800327c:	6822      	ldr	r2, [r4, #0]
 800327e:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8003282:	b29b      	uxth	r3, r3
 8003284:	f043 0304 	orr.w	r3, r3, #4
 8003288:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_SuspendCallback(hpcd);
 800328c:	4620      	mov	r0, r4
 800328e:	f00e f9b7 	bl	8011600 <HAL_PCD_SuspendCallback>
    return;
 8003292:	e7ad      	b.n	80031f0 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8003294:	6822      	ldr	r2, [r4, #0]
 8003296:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800329a:	b29b      	uxth	r3, r3
 800329c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 80032a6:	f894 32e0 	ldrb.w	r3, [r4, #736]	; 0x2e0
 80032aa:	b9fb      	cbnz	r3, 80032ec <HAL_PCD_IRQHandler+0x190>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80032ac:	6822      	ldr	r2, [r4, #0]
 80032ae:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	f043 0304 	orr.w	r3, r3, #4
 80032b8:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80032bc:	6822      	ldr	r2, [r4, #0]
 80032be:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	f043 0308 	orr.w	r3, r3, #8
 80032c8:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
      hpcd->LPM_State = LPM_L1;
 80032cc:	2101      	movs	r1, #1
 80032ce:	f884 12e0 	strb.w	r1, [r4, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80032d2:	6823      	ldr	r3, [r4, #0]
 80032d4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80032d8:	f3c3 038d 	ubfx	r3, r3, #2, #14
 80032dc:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80032e0:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80032e4:	4620      	mov	r0, r4
 80032e6:	f00e fa53 	bl	8011790 <HAL_PCDEx_LPM_Callback>
 80032ea:	e781      	b.n	80031f0 <HAL_PCD_IRQHandler+0x94>
      HAL_PCD_SuspendCallback(hpcd);
 80032ec:	4620      	mov	r0, r4
 80032ee:	f00e f987 	bl	8011600 <HAL_PCD_SuspendCallback>
    return;
 80032f2:	e77d      	b.n	80031f0 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80032f4:	6822      	ldr	r2, [r4, #0]
 80032f6:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003300:	b29b      	uxth	r3, r3
 8003302:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8003306:	4620      	mov	r0, r4
 8003308:	f00e f961 	bl	80115ce <HAL_PCD_SOFCallback>
    return;
 800330c:	e770      	b.n	80031f0 <HAL_PCD_IRQHandler+0x94>

0800330e <HAL_PCD_EP_Open>:
{
 800330e:	b510      	push	{r4, lr}
 8003310:	4604      	mov	r4, r0
 8003312:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8003314:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003318:	d12a      	bne.n	8003370 <HAL_PCD_EP_Open+0x62>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800331a:	f001 0007 	and.w	r0, r1, #7
 800331e:	eb00 0180 	add.w	r1, r0, r0, lsl #2
 8003322:	00c9      	lsls	r1, r1, #3
 8003324:	f501 7eb4 	add.w	lr, r1, #360	; 0x168
 8003328:	eb04 010e 	add.w	r1, r4, lr
    ep->is_in = 0U;
 800332c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003330:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8003334:	f04f 0e00 	mov.w	lr, #0
 8003338:	f880 e169 	strb.w	lr, [r0, #361]	; 0x169
  ep->num = ep_addr & EP_ADDR_MSK;
 800333c:	f00c 0c07 	and.w	ip, ip, #7
 8003340:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = ep_mps;
 8003344:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 8003346:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8003348:	784a      	ldrb	r2, [r1, #1]
 800334a:	b10a      	cbz	r2, 8003350 <HAL_PCD_EP_Open+0x42>
    ep->tx_fifo_num = ep->num;
 800334c:	f8a1 c00e 	strh.w	ip, [r1, #14]
  if (ep_type == EP_TYPE_BULK)
 8003350:	2b02      	cmp	r3, #2
 8003352:	d019      	beq.n	8003388 <HAL_PCD_EP_Open+0x7a>
  __HAL_LOCK(hpcd);
 8003354:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8003358:	2b01      	cmp	r3, #1
 800335a:	d018      	beq.n	800338e <HAL_PCD_EP_Open+0x80>
 800335c:	2301      	movs	r3, #1
 800335e:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003362:	6820      	ldr	r0, [r4, #0]
 8003364:	f003 fa9e 	bl	80068a4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003368:	2000      	movs	r0, #0
 800336a:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 800336e:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003370:	f001 0007 	and.w	r0, r1, #7
 8003374:	3001      	adds	r0, #1
 8003376:	eb00 0180 	add.w	r1, r0, r0, lsl #2
 800337a:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
    ep->is_in = 1U;
 800337e:	f04f 0e01 	mov.w	lr, #1
 8003382:	f881 e001 	strb.w	lr, [r1, #1]
 8003386:	e7d9      	b.n	800333c <HAL_PCD_EP_Open+0x2e>
    ep->data_pid_start = 0U;
 8003388:	2300      	movs	r3, #0
 800338a:	710b      	strb	r3, [r1, #4]
 800338c:	e7e2      	b.n	8003354 <HAL_PCD_EP_Open+0x46>
  __HAL_LOCK(hpcd);
 800338e:	2002      	movs	r0, #2
 8003390:	e7ed      	b.n	800336e <HAL_PCD_EP_Open+0x60>

08003392 <HAL_PCD_EP_Close>:
{
 8003392:	b510      	push	{r4, lr}
 8003394:	4604      	mov	r4, r0
 8003396:	460b      	mov	r3, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8003398:	f011 0f80 	tst.w	r1, #128	; 0x80
 800339c:	d11f      	bne.n	80033de <HAL_PCD_EP_Close+0x4c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800339e:	f001 0207 	and.w	r2, r1, #7
 80033a2:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80033a6:	00c9      	lsls	r1, r1, #3
 80033a8:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 80033ac:	4401      	add	r1, r0
    ep->is_in = 0U;
 80033ae:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80033b2:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80033b6:	2000      	movs	r0, #0
 80033b8:	f882 0169 	strb.w	r0, [r2, #361]	; 0x169
  ep->num   = ep_addr & EP_ADDR_MSK;
 80033bc:	f003 0307 	and.w	r3, r3, #7
 80033c0:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80033c2:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d013      	beq.n	80033f2 <HAL_PCD_EP_Close+0x60>
 80033ca:	2301      	movs	r3, #1
 80033cc:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80033d0:	6820      	ldr	r0, [r4, #0]
 80033d2:	f003 fc33 	bl	8006c3c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80033d6:	2000      	movs	r0, #0
 80033d8:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 80033dc:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033de:	f001 0207 	and.w	r2, r1, #7
 80033e2:	3201      	adds	r2, #1
 80033e4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80033e8:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 80033ec:	2001      	movs	r0, #1
 80033ee:	7048      	strb	r0, [r1, #1]
 80033f0:	e7e4      	b.n	80033bc <HAL_PCD_EP_Close+0x2a>
  __HAL_LOCK(hpcd);
 80033f2:	2002      	movs	r0, #2
 80033f4:	e7f2      	b.n	80033dc <HAL_PCD_EP_Close+0x4a>

080033f6 <HAL_PCD_EP_Receive>:
{
 80033f6:	b510      	push	{r4, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033f8:	f001 0407 	and.w	r4, r1, #7
 80033fc:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8003400:	00c9      	lsls	r1, r1, #3
 8003402:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8003406:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;
 8003408:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 800340c:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
 8003410:	f8cc 217c 	str.w	r2, [ip, #380]	; 0x17c
  ep->xfer_len = len;
 8003414:	f8cc 3180 	str.w	r3, [ip, #384]	; 0x180
  ep->xfer_count = 0U;
 8003418:	2300      	movs	r3, #0
 800341a:	f8cc 3184 	str.w	r3, [ip, #388]	; 0x184
  ep->is_in = 0U;
 800341e:	f88c 3169 	strb.w	r3, [ip, #361]	; 0x169
  ep->num = ep_addr & EP_ADDR_MSK;
 8003422:	f88c 4168 	strb.w	r4, [ip, #360]	; 0x168
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003426:	b924      	cbnz	r4, 8003432 <HAL_PCD_EP_Receive+0x3c>
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003428:	6800      	ldr	r0, [r0, #0]
 800342a:	f003 fd8f 	bl	8006f4c <USB_EPStartXfer>
}
 800342e:	2000      	movs	r0, #0
 8003430:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003432:	6800      	ldr	r0, [r0, #0]
 8003434:	f003 fd8a 	bl	8006f4c <USB_EPStartXfer>
 8003438:	e7f9      	b.n	800342e <HAL_PCD_EP_Receive+0x38>

0800343a <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800343a:	f001 0107 	and.w	r1, r1, #7
 800343e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8003442:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
}
 8003446:	f8d0 0184 	ldr.w	r0, [r0, #388]	; 0x184
 800344a:	4770      	bx	lr

0800344c <HAL_PCD_EP_Transmit>:
{
 800344c:	b510      	push	{r4, lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800344e:	f001 0407 	and.w	r4, r1, #7
 8003452:	f104 0c01 	add.w	ip, r4, #1
 8003456:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 800345a:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  ep->xfer_buff = pBuf;
 800345e:	eb04 0e84 	add.w	lr, r4, r4, lsl #2
 8003462:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 8003466:	f8ce 203c 	str.w	r2, [lr, #60]	; 0x3c
  ep->xfer_len = len;
 800346a:	f8ce 3040 	str.w	r3, [lr, #64]	; 0x40
  ep->xfer_fill_db = 1U;
 800346e:	2201      	movs	r2, #1
 8003470:	f88e 204c 	strb.w	r2, [lr, #76]	; 0x4c
  ep->xfer_len_db = len;
 8003474:	f8ce 3048 	str.w	r3, [lr, #72]	; 0x48
  ep->xfer_count = 0U;
 8003478:	2300      	movs	r3, #0
 800347a:	f8ce 3044 	str.w	r3, [lr, #68]	; 0x44
  ep->is_in = 1U;
 800347e:	704a      	strb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003480:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8003484:	f800 403c 	strb.w	r4, [r0, ip, lsl #3]
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003488:	b924      	cbnz	r4, 8003494 <HAL_PCD_EP_Transmit+0x48>
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800348a:	6800      	ldr	r0, [r0, #0]
 800348c:	f003 fd5e 	bl	8006f4c <USB_EPStartXfer>
}
 8003490:	2000      	movs	r0, #0
 8003492:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003494:	6800      	ldr	r0, [r0, #0]
 8003496:	f003 fd59 	bl	8006f4c <USB_EPStartXfer>
 800349a:	e7f9      	b.n	8003490 <HAL_PCD_EP_Transmit+0x44>

0800349c <HAL_PCD_EP_SetStall>:
{
 800349c:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800349e:	f001 0207 	and.w	r2, r1, #7
 80034a2:	6841      	ldr	r1, [r0, #4]
 80034a4:	428a      	cmp	r2, r1
 80034a6:	d82a      	bhi.n	80034fe <HAL_PCD_EP_SetStall+0x62>
{
 80034a8:	b510      	push	{r4, lr}
 80034aa:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 80034ac:	f013 0f80 	tst.w	r3, #128	; 0x80
 80034b0:	d11d      	bne.n	80034ee <HAL_PCD_EP_SetStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr];
 80034b2:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80034b6:	00c9      	lsls	r1, r1, #3
 80034b8:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 80034bc:	4401      	add	r1, r0
    ep->is_in = 0U;
 80034be:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80034c2:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 80034c6:	2000      	movs	r0, #0
 80034c8:	f883 0169 	strb.w	r0, [r3, #361]	; 0x169
  ep->is_stall = 1U;
 80034cc:	2301      	movs	r3, #1
 80034ce:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80034d0:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 80034d2:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d013      	beq.n	8003502 <HAL_PCD_EP_SetStall+0x66>
 80034da:	2301      	movs	r3, #1
 80034dc:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80034e0:	6820      	ldr	r0, [r4, #0]
 80034e2:	f003 fc96 	bl	8006e12 <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 80034e6:	2000      	movs	r0, #0
 80034e8:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 80034ec:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80034ee:	1c53      	adds	r3, r2, #1
 80034f0:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80034f4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 80034f8:	2001      	movs	r0, #1
 80034fa:	7048      	strb	r0, [r1, #1]
 80034fc:	e7e6      	b.n	80034cc <HAL_PCD_EP_SetStall+0x30>
    return HAL_ERROR;
 80034fe:	2001      	movs	r0, #1
}
 8003500:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8003502:	2002      	movs	r0, #2
 8003504:	e7f2      	b.n	80034ec <HAL_PCD_EP_SetStall+0x50>

08003506 <HAL_PCD_EP_ClrStall>:
{
 8003506:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003508:	f001 010f 	and.w	r1, r1, #15
 800350c:	6842      	ldr	r2, [r0, #4]
 800350e:	4291      	cmp	r1, r2
 8003510:	d830      	bhi.n	8003574 <HAL_PCD_EP_ClrStall+0x6e>
{
 8003512:	b510      	push	{r4, lr}
 8003514:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8003516:	f013 0f80 	tst.w	r3, #128	; 0x80
 800351a:	d121      	bne.n	8003560 <HAL_PCD_EP_ClrStall+0x5a>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800351c:	f003 0207 	and.w	r2, r3, #7
 8003520:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8003524:	00c9      	lsls	r1, r1, #3
 8003526:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 800352a:	4401      	add	r1, r0
    ep->is_in = 0U;
 800352c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003530:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8003534:	2000      	movs	r0, #0
 8003536:	f882 0169 	strb.w	r0, [r2, #361]	; 0x169
  ep->is_stall = 0U;
 800353a:	2200      	movs	r2, #0
 800353c:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8003544:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8003548:	2b01      	cmp	r3, #1
 800354a:	d015      	beq.n	8003578 <HAL_PCD_EP_ClrStall+0x72>
 800354c:	2301      	movs	r3, #1
 800354e:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003552:	6820      	ldr	r0, [r4, #0]
 8003554:	f003 fc82 	bl	8006e5c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003558:	2000      	movs	r0, #0
 800355a:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 800355e:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003560:	f003 0207 	and.w	r2, r3, #7
 8003564:	3201      	adds	r2, #1
 8003566:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800356a:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 800356e:	2001      	movs	r0, #1
 8003570:	7048      	strb	r0, [r1, #1]
 8003572:	e7e2      	b.n	800353a <HAL_PCD_EP_ClrStall+0x34>
    return HAL_ERROR;
 8003574:	2001      	movs	r0, #1
}
 8003576:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8003578:	2002      	movs	r0, #2
 800357a:	e7f0      	b.n	800355e <HAL_PCD_EP_ClrStall+0x58>

0800357c <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800357c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003580:	d00b      	beq.n	800359a <HAL_PCDEx_PMAConfig+0x1e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003582:	f001 0107 	and.w	r1, r1, #7
 8003586:	3101      	adds	r1, #1
 8003588:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800358c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003590:	b952      	cbnz	r2, 80035a8 <HAL_PCDEx_PMAConfig+0x2c>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003592:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003594:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8003596:	2000      	movs	r0, #0
 8003598:	4770      	bx	lr
    ep = &hpcd->OUT_ep[ep_addr];
 800359a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800359e:	00c9      	lsls	r1, r1, #3
 80035a0:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 80035a4:	4408      	add	r0, r1
 80035a6:	e7f3      	b.n	8003590 <HAL_PCDEx_PMAConfig+0x14>
    ep->doublebuffer = 1U;
 80035a8:	2201      	movs	r2, #1
 80035aa:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80035ac:	8103      	strh	r3, [r0, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80035ae:	0c1b      	lsrs	r3, r3, #16
 80035b0:	8143      	strh	r3, [r0, #10]
 80035b2:	e7f0      	b.n	8003596 <HAL_PCDEx_PMAConfig+0x1a>

080035b4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80035b4:	4603      	mov	r3, r0

  USB_TypeDef *USBx = hpcd->Instance;
 80035b6:	6802      	ldr	r2, [r0, #0]
  hpcd->lpm_active = 1U;
 80035b8:	2101      	movs	r1, #1
 80035ba:	f8c0 12e8 	str.w	r1, [r0, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 80035be:	2000      	movs	r0, #0
 80035c0:	f883 02e0 	strb.w	r0, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80035c4:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	430b      	orrs	r3, r1
 80035cc:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80035d0:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	f043 0302 	orr.w	r3, r3, #2
 80035da:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 80035de:	4770      	bx	lr

080035e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80035e0:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 80035e2:	4604      	mov	r4, r0
 80035e4:	b128      	cbz	r0, 80035f2 <HAL_PWREx_ControlVoltageScaling+0x12>
 80035e6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80035ea:	d002      	beq.n	80035f2 <HAL_PWREx_ControlVoltageScaling+0x12>
 80035ec:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80035f0:	d111      	bne.n	8003616 <HAL_PWREx_ControlVoltageScaling+0x36>

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80035f2:	2c00      	cmp	r4, #0
 80035f4:	d13b      	bne.n	800366e <HAL_PWREx_ControlVoltageScaling+0x8e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80035f6:	4b41      	ldr	r3, [pc, #260]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0x11c>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80035fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003602:	d00d      	beq.n	8003620 <HAL_PWREx_ControlVoltageScaling+0x40>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003604:	4a3d      	ldr	r2, [pc, #244]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0x11c>)
 8003606:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800360a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800360e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003612:	2000      	movs	r0, #0
}
 8003614:	bd10      	pop	{r4, pc}
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 8003616:	219d      	movs	r1, #157	; 0x9d
 8003618:	4839      	ldr	r0, [pc, #228]	; (8003700 <HAL_PWREx_ControlVoltageScaling+0x120>)
 800361a:	f7fd fb44 	bl	8000ca6 <assert_failed>
 800361e:	e7e8      	b.n	80035f2 <HAL_PWREx_ControlVoltageScaling+0x12>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003620:	4a36      	ldr	r2, [pc, #216]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0x11c>)
 8003622:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8003626:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800362a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800362e:	6813      	ldr	r3, [r2, #0]
 8003630:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003634:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003638:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800363a:	4b32      	ldr	r3, [pc, #200]	; (8003704 <HAL_PWREx_ControlVoltageScaling+0x124>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2232      	movs	r2, #50	; 0x32
 8003640:	fb02 f303 	mul.w	r3, r2, r3
 8003644:	4a30      	ldr	r2, [pc, #192]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x128>)
 8003646:	fba2 2303 	umull	r2, r3, r2, r3
 800364a:	0c9b      	lsrs	r3, r3, #18
 800364c:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800364e:	e000      	b.n	8003652 <HAL_PWREx_ControlVoltageScaling+0x72>
        wait_loop_index--;
 8003650:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003652:	4a2a      	ldr	r2, [pc, #168]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0x11c>)
 8003654:	6952      	ldr	r2, [r2, #20]
 8003656:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800365a:	d001      	beq.n	8003660 <HAL_PWREx_ControlVoltageScaling+0x80>
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1f7      	bne.n	8003650 <HAL_PWREx_ControlVoltageScaling+0x70>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003660:	4b26      	ldr	r3, [pc, #152]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0x11c>)
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003668:	d144      	bne.n	80036f4 <HAL_PWREx_ControlVoltageScaling+0x114>
  return HAL_OK;
 800366a:	2000      	movs	r0, #0
 800366c:	e7d2      	b.n	8003614 <HAL_PWREx_ControlVoltageScaling+0x34>
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800366e:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8003672:	d008      	beq.n	8003686 <HAL_PWREx_ControlVoltageScaling+0xa6>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003674:	4a21      	ldr	r2, [pc, #132]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0x11c>)
 8003676:	6813      	ldr	r3, [r2, #0]
 8003678:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800367c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003680:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8003682:	2000      	movs	r0, #0
 8003684:	e7c6      	b.n	8003614 <HAL_PWREx_ControlVoltageScaling+0x34>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003686:	4b1d      	ldr	r3, [pc, #116]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0x11c>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800368e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003692:	d008      	beq.n	80036a6 <HAL_PWREx_ControlVoltageScaling+0xc6>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003694:	4a19      	ldr	r2, [pc, #100]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0x11c>)
 8003696:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800369a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800369e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 80036a2:	2000      	movs	r0, #0
 80036a4:	e7b6      	b.n	8003614 <HAL_PWREx_ControlVoltageScaling+0x34>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80036a6:	4a15      	ldr	r2, [pc, #84]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0x11c>)
 80036a8:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 80036ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036b0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80036b4:	6813      	ldr	r3, [r2, #0]
 80036b6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80036ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036be:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80036c0:	4b10      	ldr	r3, [pc, #64]	; (8003704 <HAL_PWREx_ControlVoltageScaling+0x124>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2232      	movs	r2, #50	; 0x32
 80036c6:	fb02 f303 	mul.w	r3, r2, r3
 80036ca:	4a0f      	ldr	r2, [pc, #60]	; (8003708 <HAL_PWREx_ControlVoltageScaling+0x128>)
 80036cc:	fba2 2303 	umull	r2, r3, r2, r3
 80036d0:	0c9b      	lsrs	r3, r3, #18
 80036d2:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036d4:	e000      	b.n	80036d8 <HAL_PWREx_ControlVoltageScaling+0xf8>
        wait_loop_index--;
 80036d6:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036d8:	4a08      	ldr	r2, [pc, #32]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0x11c>)
 80036da:	6952      	ldr	r2, [r2, #20]
 80036dc:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80036e0:	d001      	beq.n	80036e6 <HAL_PWREx_ControlVoltageScaling+0x106>
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1f7      	bne.n	80036d6 <HAL_PWREx_ControlVoltageScaling+0xf6>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036e6:	4b05      	ldr	r3, [pc, #20]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0x11c>)
 80036e8:	695b      	ldr	r3, [r3, #20]
 80036ea:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80036ee:	d103      	bne.n	80036f8 <HAL_PWREx_ControlVoltageScaling+0x118>
  return HAL_OK;
 80036f0:	2000      	movs	r0, #0
 80036f2:	e78f      	b.n	8003614 <HAL_PWREx_ControlVoltageScaling+0x34>
        return HAL_TIMEOUT;
 80036f4:	2003      	movs	r0, #3
 80036f6:	e78d      	b.n	8003614 <HAL_PWREx_ControlVoltageScaling+0x34>
        return HAL_TIMEOUT;
 80036f8:	2003      	movs	r0, #3
 80036fa:	e78b      	b.n	8003614 <HAL_PWREx_ControlVoltageScaling+0x34>
 80036fc:	40007000 	.word	0x40007000
 8003700:	08012f00 	.word	0x08012f00
 8003704:	20000000 	.word	0x20000000
 8003708:	431bde83 	.word	0x431bde83

0800370c <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800370c:	4b12      	ldr	r3, [pc, #72]	; (8003758 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 800370e:	68da      	ldr	r2, [r3, #12]
 8003710:	f002 0203 	and.w	r2, r2, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003714:	68db      	ldr	r3, [r3, #12]
 8003716:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800371a:	3301      	adds	r3, #1

  switch (pllsource)
 800371c:	2a03      	cmp	r2, #3
 800371e:	d011      	beq.n	8003744 <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003720:	480e      	ldr	r0, [pc, #56]	; (800375c <RCC_GetSysClockFreqFromPLLSource+0x50>)
 8003722:	fbb0 f0f3 	udiv	r0, r0, r3
 8003726:	4b0c      	ldr	r3, [pc, #48]	; (8003758 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800372e:	fb03 f000 	mul.w	r0, r3, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003732:	4b09      	ldr	r3, [pc, #36]	; (8003758 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800373a:	3301      	adds	r3, #1
 800373c:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 800373e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003742:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003744:	4805      	ldr	r0, [pc, #20]	; (800375c <RCC_GetSysClockFreqFromPLLSource+0x50>)
 8003746:	fbb0 f0f3 	udiv	r0, r0, r3
 800374a:	4b03      	ldr	r3, [pc, #12]	; (8003758 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8003752:	fb03 f000 	mul.w	r0, r3, r0
    break;
 8003756:	e7ec      	b.n	8003732 <RCC_GetSysClockFreqFromPLLSource+0x26>
 8003758:	40021000 	.word	0x40021000
 800375c:	00f42400 	.word	0x00f42400

08003760 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8003760:	2800      	cmp	r0, #0
 8003762:	f000 8301 	beq.w	8003d68 <HAL_RCC_OscConfig+0x608>
{
 8003766:	b570      	push	{r4, r5, r6, lr}
 8003768:	b082      	sub	sp, #8
 800376a:	4604      	mov	r4, r0
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800376c:	6803      	ldr	r3, [r0, #0]
 800376e:	b113      	cbz	r3, 8003776 <HAL_RCC_OscConfig+0x16>
 8003770:	f013 0f2f 	tst.w	r3, #47	; 0x2f
 8003774:	d038      	beq.n	80037e8 <HAL_RCC_OscConfig+0x88>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003776:	6823      	ldr	r3, [r4, #0]
 8003778:	f013 0f01 	tst.w	r3, #1
 800377c:	d04b      	beq.n	8003816 <HAL_RCC_OscConfig+0xb6>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800377e:	6863      	ldr	r3, [r4, #4]
 8003780:	b12b      	cbz	r3, 800378e <HAL_RCC_OscConfig+0x2e>
 8003782:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003786:	d002      	beq.n	800378e <HAL_RCC_OscConfig+0x2e>
 8003788:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800378c:	d132      	bne.n	80037f4 <HAL_RCC_OscConfig+0x94>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800378e:	4a8b      	ldr	r2, [pc, #556]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 8003790:	6893      	ldr	r3, [r2, #8]
 8003792:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003796:	68d2      	ldr	r2, [r2, #12]
 8003798:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800379c:	2b0c      	cmp	r3, #12
 800379e:	d02f      	beq.n	8003800 <HAL_RCC_OscConfig+0xa0>
 80037a0:	2b08      	cmp	r3, #8
 80037a2:	d02f      	beq.n	8003804 <HAL_RCC_OscConfig+0xa4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037a4:	6863      	ldr	r3, [r4, #4]
 80037a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037aa:	d063      	beq.n	8003874 <HAL_RCC_OscConfig+0x114>
 80037ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037b0:	d066      	beq.n	8003880 <HAL_RCC_OscConfig+0x120>
 80037b2:	4b82      	ldr	r3, [pc, #520]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80037c2:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037c4:	6863      	ldr	r3, [r4, #4]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d067      	beq.n	800389a <HAL_RCC_OscConfig+0x13a>
        tickstart = HAL_GetTick();
 80037ca:	f7fd fd03 	bl	80011d4 <HAL_GetTick>
 80037ce:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037d0:	4b7a      	ldr	r3, [pc, #488]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80037d8:	d11d      	bne.n	8003816 <HAL_RCC_OscConfig+0xb6>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037da:	f7fd fcfb 	bl	80011d4 <HAL_GetTick>
 80037de:	1b40      	subs	r0, r0, r5
 80037e0:	2864      	cmp	r0, #100	; 0x64
 80037e2:	d9f5      	bls.n	80037d0 <HAL_RCC_OscConfig+0x70>
            return HAL_TIMEOUT;
 80037e4:	2003      	movs	r0, #3
 80037e6:	e2c8      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80037e8:	f240 1145 	movw	r1, #325	; 0x145
 80037ec:	4874      	ldr	r0, [pc, #464]	; (80039c0 <HAL_RCC_OscConfig+0x260>)
 80037ee:	f7fd fa5a 	bl	8000ca6 <assert_failed>
 80037f2:	e7c0      	b.n	8003776 <HAL_RCC_OscConfig+0x16>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80037f4:	f240 114b 	movw	r1, #331	; 0x14b
 80037f8:	4871      	ldr	r0, [pc, #452]	; (80039c0 <HAL_RCC_OscConfig+0x260>)
 80037fa:	f7fd fa54 	bl	8000ca6 <assert_failed>
 80037fe:	e7c6      	b.n	800378e <HAL_RCC_OscConfig+0x2e>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003800:	2a03      	cmp	r2, #3
 8003802:	d1cd      	bne.n	80037a0 <HAL_RCC_OscConfig+0x40>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003804:	4b6d      	ldr	r3, [pc, #436]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800380c:	d003      	beq.n	8003816 <HAL_RCC_OscConfig+0xb6>
 800380e:	6863      	ldr	r3, [r4, #4]
 8003810:	2b00      	cmp	r3, #0
 8003812:	f000 82ab 	beq.w	8003d6c <HAL_RCC_OscConfig+0x60c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003816:	6823      	ldr	r3, [r4, #0]
 8003818:	f013 0f02 	tst.w	r3, #2
 800381c:	d072      	beq.n	8003904 <HAL_RCC_OscConfig+0x1a4>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800381e:	68e3      	ldr	r3, [r4, #12]
 8003820:	b113      	cbz	r3, 8003828 <HAL_RCC_OscConfig+0xc8>
 8003822:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003826:	d147      	bne.n	80038b8 <HAL_RCC_OscConfig+0x158>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003828:	6923      	ldr	r3, [r4, #16]
 800382a:	2b7f      	cmp	r3, #127	; 0x7f
 800382c:	d84a      	bhi.n	80038c4 <HAL_RCC_OscConfig+0x164>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800382e:	4a63      	ldr	r2, [pc, #396]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 8003830:	6893      	ldr	r3, [r2, #8]
 8003832:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003836:	68d2      	ldr	r2, [r2, #12]
 8003838:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800383c:	2b0c      	cmp	r3, #12
 800383e:	d047      	beq.n	80038d0 <HAL_RCC_OscConfig+0x170>
 8003840:	2b04      	cmp	r3, #4
 8003842:	d047      	beq.n	80038d4 <HAL_RCC_OscConfig+0x174>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003844:	68e3      	ldr	r3, [r4, #12]
 8003846:	2b00      	cmp	r3, #0
 8003848:	f000 8086 	beq.w	8003958 <HAL_RCC_OscConfig+0x1f8>
        __HAL_RCC_HSI_ENABLE();
 800384c:	4a5b      	ldr	r2, [pc, #364]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 800384e:	6813      	ldr	r3, [r2, #0]
 8003850:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003854:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003856:	f7fd fcbd 	bl	80011d4 <HAL_GetTick>
 800385a:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800385c:	4b57      	ldr	r3, [pc, #348]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003864:	d16f      	bne.n	8003946 <HAL_RCC_OscConfig+0x1e6>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003866:	f7fd fcb5 	bl	80011d4 <HAL_GetTick>
 800386a:	1b40      	subs	r0, r0, r5
 800386c:	2802      	cmp	r0, #2
 800386e:	d9f5      	bls.n	800385c <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 8003870:	2003      	movs	r0, #3
 8003872:	e282      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003874:	4a51      	ldr	r2, [pc, #324]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 8003876:	6813      	ldr	r3, [r2, #0]
 8003878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800387c:	6013      	str	r3, [r2, #0]
 800387e:	e7a1      	b.n	80037c4 <HAL_RCC_OscConfig+0x64>
 8003880:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003884:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003896:	601a      	str	r2, [r3, #0]
 8003898:	e794      	b.n	80037c4 <HAL_RCC_OscConfig+0x64>
        tickstart = HAL_GetTick();
 800389a:	f7fd fc9b 	bl	80011d4 <HAL_GetTick>
 800389e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038a0:	4b46      	ldr	r3, [pc, #280]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80038a8:	d0b5      	beq.n	8003816 <HAL_RCC_OscConfig+0xb6>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038aa:	f7fd fc93 	bl	80011d4 <HAL_GetTick>
 80038ae:	1b40      	subs	r0, r0, r5
 80038b0:	2864      	cmp	r0, #100	; 0x64
 80038b2:	d9f5      	bls.n	80038a0 <HAL_RCC_OscConfig+0x140>
            return HAL_TIMEOUT;
 80038b4:	2003      	movs	r0, #3
 80038b6:	e260      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80038b8:	f44f 71c0 	mov.w	r1, #384	; 0x180
 80038bc:	4840      	ldr	r0, [pc, #256]	; (80039c0 <HAL_RCC_OscConfig+0x260>)
 80038be:	f7fd f9f2 	bl	8000ca6 <assert_failed>
 80038c2:	e7b1      	b.n	8003828 <HAL_RCC_OscConfig+0xc8>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80038c4:	f240 1181 	movw	r1, #385	; 0x181
 80038c8:	483d      	ldr	r0, [pc, #244]	; (80039c0 <HAL_RCC_OscConfig+0x260>)
 80038ca:	f7fd f9ec 	bl	8000ca6 <assert_failed>
 80038ce:	e7ae      	b.n	800382e <HAL_RCC_OscConfig+0xce>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80038d0:	2a02      	cmp	r2, #2
 80038d2:	d1b5      	bne.n	8003840 <HAL_RCC_OscConfig+0xe0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038d4:	4b39      	ldr	r3, [pc, #228]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80038dc:	d003      	beq.n	80038e6 <HAL_RCC_OscConfig+0x186>
 80038de:	68e3      	ldr	r3, [r4, #12]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	f000 8245 	beq.w	8003d70 <HAL_RCC_OscConfig+0x610>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038e6:	4a35      	ldr	r2, [pc, #212]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 80038e8:	6853      	ldr	r3, [r2, #4]
 80038ea:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80038ee:	6921      	ldr	r1, [r4, #16]
 80038f0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80038f4:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80038f6:	4b33      	ldr	r3, [pc, #204]	; (80039c4 <HAL_RCC_OscConfig+0x264>)
 80038f8:	6818      	ldr	r0, [r3, #0]
 80038fa:	f7fd fa89 	bl	8000e10 <HAL_InitTick>
 80038fe:	2800      	cmp	r0, #0
 8003900:	f040 8238 	bne.w	8003d74 <HAL_RCC_OscConfig+0x614>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003904:	6823      	ldr	r3, [r4, #0]
 8003906:	f013 0f08 	tst.w	r3, #8
 800390a:	d05d      	beq.n	80039c8 <HAL_RCC_OscConfig+0x268>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800390c:	6963      	ldr	r3, [r4, #20]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d836      	bhi.n	8003980 <HAL_RCC_OscConfig+0x220>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003912:	6963      	ldr	r3, [r4, #20]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d039      	beq.n	800398c <HAL_RCC_OscConfig+0x22c>
      __HAL_RCC_LSI_ENABLE();
 8003918:	4a28      	ldr	r2, [pc, #160]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 800391a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800391e:	f043 0301 	orr.w	r3, r3, #1
 8003922:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8003926:	f7fd fc55 	bl	80011d4 <HAL_GetTick>
 800392a:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800392c:	4b23      	ldr	r3, [pc, #140]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 800392e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003932:	f013 0f02 	tst.w	r3, #2
 8003936:	d147      	bne.n	80039c8 <HAL_RCC_OscConfig+0x268>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003938:	f7fd fc4c 	bl	80011d4 <HAL_GetTick>
 800393c:	1b40      	subs	r0, r0, r5
 800393e:	2802      	cmp	r0, #2
 8003940:	d9f4      	bls.n	800392c <HAL_RCC_OscConfig+0x1cc>
          return HAL_TIMEOUT;
 8003942:	2003      	movs	r0, #3
 8003944:	e219      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003946:	4a1d      	ldr	r2, [pc, #116]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 8003948:	6853      	ldr	r3, [r2, #4]
 800394a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800394e:	6921      	ldr	r1, [r4, #16]
 8003950:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003954:	6053      	str	r3, [r2, #4]
 8003956:	e7d5      	b.n	8003904 <HAL_RCC_OscConfig+0x1a4>
        __HAL_RCC_HSI_DISABLE();
 8003958:	4a18      	ldr	r2, [pc, #96]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 800395a:	6813      	ldr	r3, [r2, #0]
 800395c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003960:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003962:	f7fd fc37 	bl	80011d4 <HAL_GetTick>
 8003966:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003968:	4b14      	ldr	r3, [pc, #80]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003970:	d0c8      	beq.n	8003904 <HAL_RCC_OscConfig+0x1a4>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003972:	f7fd fc2f 	bl	80011d4 <HAL_GetTick>
 8003976:	1b40      	subs	r0, r0, r5
 8003978:	2802      	cmp	r0, #2
 800397a:	d9f5      	bls.n	8003968 <HAL_RCC_OscConfig+0x208>
            return HAL_TIMEOUT;
 800397c:	2003      	movs	r0, #3
 800397e:	e1fc      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003980:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
 8003984:	480e      	ldr	r0, [pc, #56]	; (80039c0 <HAL_RCC_OscConfig+0x260>)
 8003986:	f7fd f98e 	bl	8000ca6 <assert_failed>
 800398a:	e7c2      	b.n	8003912 <HAL_RCC_OscConfig+0x1b2>
      __HAL_RCC_LSI_DISABLE();
 800398c:	4a0b      	ldr	r2, [pc, #44]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 800398e:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8003992:	f023 0301 	bic.w	r3, r3, #1
 8003996:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 800399a:	f7fd fc1b 	bl	80011d4 <HAL_GetTick>
 800399e:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039a0:	4b06      	ldr	r3, [pc, #24]	; (80039bc <HAL_RCC_OscConfig+0x25c>)
 80039a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039a6:	f013 0f02 	tst.w	r3, #2
 80039aa:	d00d      	beq.n	80039c8 <HAL_RCC_OscConfig+0x268>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039ac:	f7fd fc12 	bl	80011d4 <HAL_GetTick>
 80039b0:	1b40      	subs	r0, r0, r5
 80039b2:	2802      	cmp	r0, #2
 80039b4:	d9f4      	bls.n	80039a0 <HAL_RCC_OscConfig+0x240>
          return HAL_TIMEOUT;
 80039b6:	2003      	movs	r0, #3
 80039b8:	e1df      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
 80039ba:	bf00      	nop
 80039bc:	40021000 	.word	0x40021000
 80039c0:	08012f3c 	.word	0x08012f3c
 80039c4:	20000008 	.word	0x20000008
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039c8:	6823      	ldr	r3, [r4, #0]
 80039ca:	f013 0f04 	tst.w	r3, #4
 80039ce:	f000 8086 	beq.w	8003ade <HAL_RCC_OscConfig+0x37e>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80039d2:	68a3      	ldr	r3, [r4, #8]
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d901      	bls.n	80039dc <HAL_RCC_OscConfig+0x27c>
 80039d8:	2b05      	cmp	r3, #5
 80039da:	d13b      	bne.n	8003a54 <HAL_RCC_OscConfig+0x2f4>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80039dc:	4b9e      	ldr	r3, [pc, #632]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 80039de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039e0:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80039e4:	d13c      	bne.n	8003a60 <HAL_RCC_OscConfig+0x300>
      __HAL_RCC_PWR_CLK_ENABLE();
 80039e6:	4b9c      	ldr	r3, [pc, #624]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 80039e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80039ea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80039ee:	659a      	str	r2, [r3, #88]	; 0x58
 80039f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039f6:	9301      	str	r3, [sp, #4]
 80039f8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80039fa:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039fc:	4b97      	ldr	r3, [pc, #604]	; (8003c5c <HAL_RCC_OscConfig+0x4fc>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003a04:	d02e      	beq.n	8003a64 <HAL_RCC_OscConfig+0x304>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a06:	68a3      	ldr	r3, [r4, #8]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d03f      	beq.n	8003a8c <HAL_RCC_OscConfig+0x32c>
 8003a0c:	2b05      	cmp	r3, #5
 8003a0e:	d045      	beq.n	8003a9c <HAL_RCC_OscConfig+0x33c>
 8003a10:	4b91      	ldr	r3, [pc, #580]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 8003a12:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003a16:	f022 0201 	bic.w	r2, r2, #1
 8003a1a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8003a1e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003a22:	f022 0204 	bic.w	r2, r2, #4
 8003a26:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a2a:	68a3      	ldr	r3, [r4, #8]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d043      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x358>
      tickstart = HAL_GetTick();
 8003a30:	f7fd fbd0 	bl	80011d4 <HAL_GetTick>
 8003a34:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a36:	4b88      	ldr	r3, [pc, #544]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 8003a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a3c:	f013 0f02 	tst.w	r3, #2
 8003a40:	d14c      	bne.n	8003adc <HAL_RCC_OscConfig+0x37c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a42:	f7fd fbc7 	bl	80011d4 <HAL_GetTick>
 8003a46:	1b80      	subs	r0, r0, r6
 8003a48:	f241 3388 	movw	r3, #5000	; 0x1388
 8003a4c:	4298      	cmp	r0, r3
 8003a4e:	d9f2      	bls.n	8003a36 <HAL_RCC_OscConfig+0x2d6>
          return HAL_TIMEOUT;
 8003a50:	2003      	movs	r0, #3
 8003a52:	e192      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003a54:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8003a58:	4881      	ldr	r0, [pc, #516]	; (8003c60 <HAL_RCC_OscConfig+0x500>)
 8003a5a:	f7fd f924 	bl	8000ca6 <assert_failed>
 8003a5e:	e7bd      	b.n	80039dc <HAL_RCC_OscConfig+0x27c>
    FlagStatus       pwrclkchanged = RESET;
 8003a60:	2500      	movs	r5, #0
 8003a62:	e7cb      	b.n	80039fc <HAL_RCC_OscConfig+0x29c>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a64:	4a7d      	ldr	r2, [pc, #500]	; (8003c5c <HAL_RCC_OscConfig+0x4fc>)
 8003a66:	6813      	ldr	r3, [r2, #0]
 8003a68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a6c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003a6e:	f7fd fbb1 	bl	80011d4 <HAL_GetTick>
 8003a72:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a74:	4b79      	ldr	r3, [pc, #484]	; (8003c5c <HAL_RCC_OscConfig+0x4fc>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003a7c:	d1c3      	bne.n	8003a06 <HAL_RCC_OscConfig+0x2a6>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a7e:	f7fd fba9 	bl	80011d4 <HAL_GetTick>
 8003a82:	1b80      	subs	r0, r0, r6
 8003a84:	2802      	cmp	r0, #2
 8003a86:	d9f5      	bls.n	8003a74 <HAL_RCC_OscConfig+0x314>
          return HAL_TIMEOUT;
 8003a88:	2003      	movs	r0, #3
 8003a8a:	e176      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a8c:	4a72      	ldr	r2, [pc, #456]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 8003a8e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003a92:	f043 0301 	orr.w	r3, r3, #1
 8003a96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a9a:	e7c6      	b.n	8003a2a <HAL_RCC_OscConfig+0x2ca>
 8003a9c:	4b6e      	ldr	r3, [pc, #440]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 8003a9e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003aa2:	f042 0204 	orr.w	r2, r2, #4
 8003aa6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8003aaa:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003aae:	f042 0201 	orr.w	r2, r2, #1
 8003ab2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8003ab6:	e7b8      	b.n	8003a2a <HAL_RCC_OscConfig+0x2ca>
      tickstart = HAL_GetTick();
 8003ab8:	f7fd fb8c 	bl	80011d4 <HAL_GetTick>
 8003abc:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003abe:	4b66      	ldr	r3, [pc, #408]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 8003ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ac4:	f013 0f02 	tst.w	r3, #2
 8003ac8:	d008      	beq.n	8003adc <HAL_RCC_OscConfig+0x37c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aca:	f7fd fb83 	bl	80011d4 <HAL_GetTick>
 8003ace:	1b80      	subs	r0, r0, r6
 8003ad0:	f241 3388 	movw	r3, #5000	; 0x1388
 8003ad4:	4298      	cmp	r0, r3
 8003ad6:	d9f2      	bls.n	8003abe <HAL_RCC_OscConfig+0x35e>
          return HAL_TIMEOUT;
 8003ad8:	2003      	movs	r0, #3
 8003ada:	e14e      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
    if (pwrclkchanged == SET)
 8003adc:	b9fd      	cbnz	r5, 8003b1e <HAL_RCC_OscConfig+0x3be>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ade:	6823      	ldr	r3, [r4, #0]
 8003ae0:	f013 0f20 	tst.w	r3, #32
 8003ae4:	d03e      	beq.n	8003b64 <HAL_RCC_OscConfig+0x404>
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 8003ae6:	69a3      	ldr	r3, [r4, #24]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d81e      	bhi.n	8003b2a <HAL_RCC_OscConfig+0x3ca>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003aec:	69a3      	ldr	r3, [r4, #24]
 8003aee:	b313      	cbz	r3, 8003b36 <HAL_RCC_OscConfig+0x3d6>
      __HAL_RCC_HSI48_ENABLE();
 8003af0:	4a59      	ldr	r2, [pc, #356]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 8003af2:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8003af6:	f043 0301 	orr.w	r3, r3, #1
 8003afa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8003afe:	f7fd fb69 	bl	80011d4 <HAL_GetTick>
 8003b02:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b04:	4b54      	ldr	r3, [pc, #336]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 8003b06:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b0a:	f013 0f02 	tst.w	r3, #2
 8003b0e:	d129      	bne.n	8003b64 <HAL_RCC_OscConfig+0x404>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b10:	f7fd fb60 	bl	80011d4 <HAL_GetTick>
 8003b14:	1b40      	subs	r0, r0, r5
 8003b16:	2802      	cmp	r0, #2
 8003b18:	d9f4      	bls.n	8003b04 <HAL_RCC_OscConfig+0x3a4>
          return HAL_TIMEOUT;
 8003b1a:	2003      	movs	r0, #3
 8003b1c:	e12d      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b1e:	4a4e      	ldr	r2, [pc, #312]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 8003b20:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003b22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b26:	6593      	str	r3, [r2, #88]	; 0x58
 8003b28:	e7d9      	b.n	8003ade <HAL_RCC_OscConfig+0x37e>
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 8003b2a:	f240 213b 	movw	r1, #571	; 0x23b
 8003b2e:	484c      	ldr	r0, [pc, #304]	; (8003c60 <HAL_RCC_OscConfig+0x500>)
 8003b30:	f7fd f8b9 	bl	8000ca6 <assert_failed>
 8003b34:	e7da      	b.n	8003aec <HAL_RCC_OscConfig+0x38c>
      __HAL_RCC_HSI48_DISABLE();
 8003b36:	4a48      	ldr	r2, [pc, #288]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 8003b38:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8003b3c:	f023 0301 	bic.w	r3, r3, #1
 8003b40:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8003b44:	f7fd fb46 	bl	80011d4 <HAL_GetTick>
 8003b48:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b4a:	4b43      	ldr	r3, [pc, #268]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 8003b4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b50:	f013 0f02 	tst.w	r3, #2
 8003b54:	d006      	beq.n	8003b64 <HAL_RCC_OscConfig+0x404>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b56:	f7fd fb3d 	bl	80011d4 <HAL_GetTick>
 8003b5a:	1b40      	subs	r0, r0, r5
 8003b5c:	2802      	cmp	r0, #2
 8003b5e:	d9f4      	bls.n	8003b4a <HAL_RCC_OscConfig+0x3ea>
          return HAL_TIMEOUT;
 8003b60:	2003      	movs	r0, #3
 8003b62:	e10a      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003b64:	69e3      	ldr	r3, [r4, #28]
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d84b      	bhi.n	8003c02 <HAL_RCC_OscConfig+0x4a2>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b6a:	69e3      	ldr	r3, [r4, #28]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	f000 8103 	beq.w	8003d78 <HAL_RCC_OscConfig+0x618>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b72:	4a39      	ldr	r2, [pc, #228]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 8003b74:	6892      	ldr	r2, [r2, #8]
 8003b76:	f002 020c 	and.w	r2, r2, #12
 8003b7a:	2a0c      	cmp	r2, #12
 8003b7c:	f000 80c6 	beq.w	8003d0c <HAL_RCC_OscConfig+0x5ac>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	f040 80a3 	bne.w	8003ccc <HAL_RCC_OscConfig+0x56c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8003b86:	6a23      	ldr	r3, [r4, #32]
 8003b88:	b11b      	cbz	r3, 8003b92 <HAL_RCC_OscConfig+0x432>
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d001      	beq.n	8003b92 <HAL_RCC_OscConfig+0x432>
 8003b8e:	2b03      	cmp	r3, #3
 8003b90:	d13d      	bne.n	8003c0e <HAL_RCC_OscConfig+0x4ae>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8003b92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b94:	3b01      	subs	r3, #1
 8003b96:	2b0f      	cmp	r3, #15
 8003b98:	d83f      	bhi.n	8003c1a <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8003b9a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003b9c:	3b08      	subs	r3, #8
 8003b9e:	2b77      	cmp	r3, #119	; 0x77
 8003ba0:	d841      	bhi.n	8003c26 <HAL_RCC_OscConfig+0x4c6>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8003ba2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003ba4:	3b02      	subs	r3, #2
 8003ba6:	2b1d      	cmp	r3, #29
 8003ba8:	d843      	bhi.n	8003c32 <HAL_RCC_OscConfig+0x4d2>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8003baa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d008      	beq.n	8003bc2 <HAL_RCC_OscConfig+0x462>
 8003bb0:	2b08      	cmp	r3, #8
 8003bb2:	d844      	bhi.n	8003c3e <HAL_RCC_OscConfig+0x4de>
 8003bb4:	f44f 72a8 	mov.w	r2, #336	; 0x150
 8003bb8:	fa22 f303 	lsr.w	r3, r2, r3
 8003bbc:	f013 0f01 	tst.w	r3, #1
 8003bc0:	d03d      	beq.n	8003c3e <HAL_RCC_OscConfig+0x4de>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8003bc2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d008      	beq.n	8003bda <HAL_RCC_OscConfig+0x47a>
 8003bc8:	2b08      	cmp	r3, #8
 8003bca:	d83e      	bhi.n	8003c4a <HAL_RCC_OscConfig+0x4ea>
 8003bcc:	f44f 72a8 	mov.w	r2, #336	; 0x150
 8003bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd4:	f013 0f01 	tst.w	r3, #1
 8003bd8:	d037      	beq.n	8003c4a <HAL_RCC_OscConfig+0x4ea>
        __HAL_RCC_PLL_DISABLE();
 8003bda:	4a1f      	ldr	r2, [pc, #124]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 8003bdc:	6813      	ldr	r3, [r2, #0]
 8003bde:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003be2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003be4:	f7fd faf6 	bl	80011d4 <HAL_GetTick>
 8003be8:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bea:	4b1b      	ldr	r3, [pc, #108]	; (8003c58 <HAL_RCC_OscConfig+0x4f8>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003bf2:	d037      	beq.n	8003c64 <HAL_RCC_OscConfig+0x504>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bf4:	f7fd faee 	bl	80011d4 <HAL_GetTick>
 8003bf8:	1b40      	subs	r0, r0, r5
 8003bfa:	2802      	cmp	r0, #2
 8003bfc:	d9f5      	bls.n	8003bea <HAL_RCC_OscConfig+0x48a>
            return HAL_TIMEOUT;
 8003bfe:	2003      	movs	r0, #3
 8003c00:	e0bb      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003c02:	f44f 7119 	mov.w	r1, #612	; 0x264
 8003c06:	4816      	ldr	r0, [pc, #88]	; (8003c60 <HAL_RCC_OscConfig+0x500>)
 8003c08:	f7fd f84d 	bl	8000ca6 <assert_failed>
 8003c0c:	e7ad      	b.n	8003b6a <HAL_RCC_OscConfig+0x40a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8003c0e:	f240 216e 	movw	r1, #622	; 0x26e
 8003c12:	4813      	ldr	r0, [pc, #76]	; (8003c60 <HAL_RCC_OscConfig+0x500>)
 8003c14:	f7fd f847 	bl	8000ca6 <assert_failed>
 8003c18:	e7bb      	b.n	8003b92 <HAL_RCC_OscConfig+0x432>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8003c1a:	f240 216f 	movw	r1, #623	; 0x26f
 8003c1e:	4810      	ldr	r0, [pc, #64]	; (8003c60 <HAL_RCC_OscConfig+0x500>)
 8003c20:	f7fd f841 	bl	8000ca6 <assert_failed>
 8003c24:	e7b9      	b.n	8003b9a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8003c26:	f44f 711c 	mov.w	r1, #624	; 0x270
 8003c2a:	480d      	ldr	r0, [pc, #52]	; (8003c60 <HAL_RCC_OscConfig+0x500>)
 8003c2c:	f7fd f83b 	bl	8000ca6 <assert_failed>
 8003c30:	e7b7      	b.n	8003ba2 <HAL_RCC_OscConfig+0x442>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8003c32:	f240 2171 	movw	r1, #625	; 0x271
 8003c36:	480a      	ldr	r0, [pc, #40]	; (8003c60 <HAL_RCC_OscConfig+0x500>)
 8003c38:	f7fd f835 	bl	8000ca6 <assert_failed>
 8003c3c:	e7b5      	b.n	8003baa <HAL_RCC_OscConfig+0x44a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8003c3e:	f240 2172 	movw	r1, #626	; 0x272
 8003c42:	4807      	ldr	r0, [pc, #28]	; (8003c60 <HAL_RCC_OscConfig+0x500>)
 8003c44:	f7fd f82f 	bl	8000ca6 <assert_failed>
 8003c48:	e7bb      	b.n	8003bc2 <HAL_RCC_OscConfig+0x462>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8003c4a:	f240 2173 	movw	r1, #627	; 0x273
 8003c4e:	4804      	ldr	r0, [pc, #16]	; (8003c60 <HAL_RCC_OscConfig+0x500>)
 8003c50:	f7fd f829 	bl	8000ca6 <assert_failed>
 8003c54:	e7c1      	b.n	8003bda <HAL_RCC_OscConfig+0x47a>
 8003c56:	bf00      	nop
 8003c58:	40021000 	.word	0x40021000
 8003c5c:	40007000 	.word	0x40007000
 8003c60:	08012f3c 	.word	0x08012f3c
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c64:	4a4d      	ldr	r2, [pc, #308]	; (8003d9c <HAL_RCC_OscConfig+0x63c>)
 8003c66:	68d3      	ldr	r3, [r2, #12]
 8003c68:	494d      	ldr	r1, [pc, #308]	; (8003da0 <HAL_RCC_OscConfig+0x640>)
 8003c6a:	4019      	ands	r1, r3
 8003c6c:	6a23      	ldr	r3, [r4, #32]
 8003c6e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003c70:	3801      	subs	r0, #1
 8003c72:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8003c76:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003c78:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8003c7c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003c7e:	0840      	lsrs	r0, r0, #1
 8003c80:	3801      	subs	r0, #1
 8003c82:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8003c86:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003c88:	0840      	lsrs	r0, r0, #1
 8003c8a:	3801      	subs	r0, #1
 8003c8c:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8003c90:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003c92:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 8003c96:	4319      	orrs	r1, r3
 8003c98:	60d1      	str	r1, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8003c9a:	6813      	ldr	r3, [r2, #0]
 8003c9c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ca0:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ca2:	68d3      	ldr	r3, [r2, #12]
 8003ca4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ca8:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8003caa:	f7fd fa93 	bl	80011d4 <HAL_GetTick>
 8003cae:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cb0:	4b3a      	ldr	r3, [pc, #232]	; (8003d9c <HAL_RCC_OscConfig+0x63c>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003cb8:	d106      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x568>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cba:	f7fd fa8b 	bl	80011d4 <HAL_GetTick>
 8003cbe:	1b00      	subs	r0, r0, r4
 8003cc0:	2802      	cmp	r0, #2
 8003cc2:	d9f5      	bls.n	8003cb0 <HAL_RCC_OscConfig+0x550>
            return HAL_TIMEOUT;
 8003cc4:	2003      	movs	r0, #3
 8003cc6:	e058      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
  return HAL_OK;
 8003cc8:	2000      	movs	r0, #0
 8003cca:	e056      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
        __HAL_RCC_PLL_DISABLE();
 8003ccc:	4b33      	ldr	r3, [pc, #204]	; (8003d9c <HAL_RCC_OscConfig+0x63c>)
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003cd4:	601a      	str	r2, [r3, #0]
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003cd6:	68da      	ldr	r2, [r3, #12]
 8003cd8:	f022 0203 	bic.w	r2, r2, #3
 8003cdc:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003cde:	68da      	ldr	r2, [r3, #12]
 8003ce0:	f022 7288 	bic.w	r2, r2, #17825792	; 0x1100000
 8003ce4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003ce8:	60da      	str	r2, [r3, #12]
        tickstart = HAL_GetTick();
 8003cea:	f7fd fa73 	bl	80011d4 <HAL_GetTick>
 8003cee:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cf0:	4b2a      	ldr	r3, [pc, #168]	; (8003d9c <HAL_RCC_OscConfig+0x63c>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003cf8:	d006      	beq.n	8003d08 <HAL_RCC_OscConfig+0x5a8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cfa:	f7fd fa6b 	bl	80011d4 <HAL_GetTick>
 8003cfe:	1b00      	subs	r0, r0, r4
 8003d00:	2802      	cmp	r0, #2
 8003d02:	d9f5      	bls.n	8003cf0 <HAL_RCC_OscConfig+0x590>
            return HAL_TIMEOUT;
 8003d04:	2003      	movs	r0, #3
 8003d06:	e038      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
  return HAL_OK;
 8003d08:	2000      	movs	r0, #0
 8003d0a:	e036      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d036      	beq.n	8003d7e <HAL_RCC_OscConfig+0x61e>
      temp_pllckcfg = RCC->PLLCFGR;
 8003d10:	4b22      	ldr	r3, [pc, #136]	; (8003d9c <HAL_RCC_OscConfig+0x63c>)
 8003d12:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d14:	f003 0103 	and.w	r1, r3, #3
 8003d18:	6a22      	ldr	r2, [r4, #32]
 8003d1a:	4291      	cmp	r1, r2
 8003d1c:	d131      	bne.n	8003d82 <HAL_RCC_OscConfig+0x622>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d1e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003d22:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003d24:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d26:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8003d2a:	d12c      	bne.n	8003d86 <HAL_RCC_OscConfig+0x626>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d2c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003d30:	6aa1      	ldr	r1, [r4, #40]	; 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d32:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8003d36:	d128      	bne.n	8003d8a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d38:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003d3c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d3e:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8003d42:	d124      	bne.n	8003d8e <HAL_RCC_OscConfig+0x62e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d44:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8003d48:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003d4a:	0852      	lsrs	r2, r2, #1
 8003d4c:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d4e:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8003d52:	d11e      	bne.n	8003d92 <HAL_RCC_OscConfig+0x632>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d54:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8003d58:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003d5a:	0852      	lsrs	r2, r2, #1
 8003d5c:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d5e:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8003d62:	d118      	bne.n	8003d96 <HAL_RCC_OscConfig+0x636>
  return HAL_OK;
 8003d64:	2000      	movs	r0, #0
 8003d66:	e008      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
    return HAL_ERROR;
 8003d68:	2001      	movs	r0, #1
}
 8003d6a:	4770      	bx	lr
        return HAL_ERROR;
 8003d6c:	2001      	movs	r0, #1
 8003d6e:	e004      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
        return HAL_ERROR;
 8003d70:	2001      	movs	r0, #1
 8003d72:	e002      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
          return HAL_ERROR;
 8003d74:	2001      	movs	r0, #1
 8003d76:	e000      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
  return HAL_OK;
 8003d78:	2000      	movs	r0, #0
}
 8003d7a:	b002      	add	sp, #8
 8003d7c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8003d7e:	2001      	movs	r0, #1
 8003d80:	e7fb      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
        return HAL_ERROR;
 8003d82:	2001      	movs	r0, #1
 8003d84:	e7f9      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
 8003d86:	2001      	movs	r0, #1
 8003d88:	e7f7      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
 8003d8a:	2001      	movs	r0, #1
 8003d8c:	e7f5      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
 8003d8e:	2001      	movs	r0, #1
 8003d90:	e7f3      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
 8003d92:	2001      	movs	r0, #1
 8003d94:	e7f1      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
 8003d96:	2001      	movs	r0, #1
 8003d98:	e7ef      	b.n	8003d7a <HAL_RCC_OscConfig+0x61a>
 8003d9a:	bf00      	nop
 8003d9c:	40021000 	.word	0x40021000
 8003da0:	019f800c 	.word	0x019f800c

08003da4 <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003da4:	4b1e      	ldr	r3, [pc, #120]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x7c>)
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f003 030c 	and.w	r3, r3, #12
 8003dac:	2b04      	cmp	r3, #4
 8003dae:	d033      	beq.n	8003e18 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003db0:	4b1b      	ldr	r3, [pc, #108]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x7c>)
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	f003 030c 	and.w	r3, r3, #12
 8003db8:	2b08      	cmp	r3, #8
 8003dba:	d02f      	beq.n	8003e1c <HAL_RCC_GetSysClockFreq+0x78>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003dbc:	4b18      	ldr	r3, [pc, #96]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x7c>)
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f003 030c 	and.w	r3, r3, #12
 8003dc4:	2b0c      	cmp	r3, #12
 8003dc6:	d001      	beq.n	8003dcc <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 8003dc8:	2000      	movs	r0, #0
}
 8003dca:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003dcc:	4b14      	ldr	r3, [pc, #80]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x7c>)
 8003dce:	68da      	ldr	r2, [r3, #12]
 8003dd0:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003dda:	3301      	adds	r3, #1
    switch (pllsource)
 8003ddc:	2a03      	cmp	r2, #3
 8003dde:	d011      	beq.n	8003e04 <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003de0:	4810      	ldr	r0, [pc, #64]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x80>)
 8003de2:	fbb0 f0f3 	udiv	r0, r0, r3
 8003de6:	4b0e      	ldr	r3, [pc, #56]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x7c>)
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8003dee:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003df2:	4b0b      	ldr	r3, [pc, #44]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x7c>)
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8003dfe:	fbb0 f0f3 	udiv	r0, r0, r3
 8003e02:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e04:	4807      	ldr	r0, [pc, #28]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x80>)
 8003e06:	fbb0 f0f3 	udiv	r0, r0, r3
 8003e0a:	4b05      	ldr	r3, [pc, #20]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x7c>)
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8003e12:	fb03 f000 	mul.w	r0, r3, r0
      break;
 8003e16:	e7ec      	b.n	8003df2 <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 8003e18:	4802      	ldr	r0, [pc, #8]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x80>)
 8003e1a:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8003e1c:	4801      	ldr	r0, [pc, #4]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x80>)
 8003e1e:	4770      	bx	lr
 8003e20:	40021000 	.word	0x40021000
 8003e24:	00f42400 	.word	0x00f42400

08003e28 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003e28:	2800      	cmp	r0, #0
 8003e2a:	f000 8155 	beq.w	80040d8 <HAL_RCC_ClockConfig+0x2b0>
{
 8003e2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e30:	460d      	mov	r5, r1
 8003e32:	4604      	mov	r4, r0
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003e34:	6803      	ldr	r3, [r0, #0]
 8003e36:	f013 0f0f 	tst.w	r3, #15
 8003e3a:	d002      	beq.n	8003e42 <HAL_RCC_ClockConfig+0x1a>
 8003e3c:	f033 030f 	bics.w	r3, r3, #15
 8003e40:	d004      	beq.n	8003e4c <HAL_RCC_ClockConfig+0x24>
 8003e42:	f44f 7143 	mov.w	r1, #780	; 0x30c
 8003e46:	489a      	ldr	r0, [pc, #616]	; (80040b0 <HAL_RCC_ClockConfig+0x288>)
 8003e48:	f7fc ff2d 	bl	8000ca6 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003e4c:	2d0f      	cmp	r5, #15
 8003e4e:	d84c      	bhi.n	8003eea <HAL_RCC_ClockConfig+0xc2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e50:	4b98      	ldr	r3, [pc, #608]	; (80040b4 <HAL_RCC_ClockConfig+0x28c>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 030f 	and.w	r3, r3, #15
 8003e58:	42ab      	cmp	r3, r5
 8003e5a:	d20b      	bcs.n	8003e74 <HAL_RCC_ClockConfig+0x4c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e5c:	4a95      	ldr	r2, [pc, #596]	; (80040b4 <HAL_RCC_ClockConfig+0x28c>)
 8003e5e:	6813      	ldr	r3, [r2, #0]
 8003e60:	f023 030f 	bic.w	r3, r3, #15
 8003e64:	432b      	orrs	r3, r5
 8003e66:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e68:	6813      	ldr	r3, [r2, #0]
 8003e6a:	f003 030f 	and.w	r3, r3, #15
 8003e6e:	42ab      	cmp	r3, r5
 8003e70:	f040 8134 	bne.w	80040dc <HAL_RCC_ClockConfig+0x2b4>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e74:	6826      	ldr	r6, [r4, #0]
 8003e76:	f016 0601 	ands.w	r6, r6, #1
 8003e7a:	d06f      	beq.n	8003f5c <HAL_RCC_ClockConfig+0x134>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003e7c:	6863      	ldr	r3, [r4, #4]
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d838      	bhi.n	8003ef6 <HAL_RCC_ClockConfig+0xce>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e84:	6863      	ldr	r3, [r4, #4]
 8003e86:	2b03      	cmp	r3, #3
 8003e88:	d03b      	beq.n	8003f02 <HAL_RCC_ClockConfig+0xda>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d059      	beq.n	8003f42 <HAL_RCC_ClockConfig+0x11a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e8e:	4b8a      	ldr	r3, [pc, #552]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003e96:	f000 8123 	beq.w	80040e0 <HAL_RCC_ClockConfig+0x2b8>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003e9a:	f7ff ff83 	bl	8003da4 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8003e9e:	4b87      	ldr	r3, [pc, #540]	; (80040bc <HAL_RCC_ClockConfig+0x294>)
 8003ea0:	4298      	cmp	r0, r3
 8003ea2:	d959      	bls.n	8003f58 <HAL_RCC_ClockConfig+0x130>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003ea4:	4a84      	ldr	r2, [pc, #528]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 8003ea6:	6893      	ldr	r3, [r2, #8]
 8003ea8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003eac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003eb0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003eb2:	2680      	movs	r6, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003eb4:	4a80      	ldr	r2, [pc, #512]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 8003eb6:	6893      	ldr	r3, [r2, #8]
 8003eb8:	f023 0303 	bic.w	r3, r3, #3
 8003ebc:	6861      	ldr	r1, [r4, #4]
 8003ebe:	430b      	orrs	r3, r1
 8003ec0:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8003ec2:	f7fd f987 	bl	80011d4 <HAL_GetTick>
 8003ec6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ec8:	4b7b      	ldr	r3, [pc, #492]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f003 030c 	and.w	r3, r3, #12
 8003ed0:	6862      	ldr	r2, [r4, #4]
 8003ed2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003ed6:	d041      	beq.n	8003f5c <HAL_RCC_ClockConfig+0x134>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ed8:	f7fd f97c 	bl	80011d4 <HAL_GetTick>
 8003edc:	1bc0      	subs	r0, r0, r7
 8003ede:	f241 3388 	movw	r3, #5000	; 0x1388
 8003ee2:	4298      	cmp	r0, r3
 8003ee4:	d9f0      	bls.n	8003ec8 <HAL_RCC_ClockConfig+0xa0>
        return HAL_TIMEOUT;
 8003ee6:	2003      	movs	r0, #3
 8003ee8:	e0af      	b.n	800404a <HAL_RCC_ClockConfig+0x222>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003eea:	f240 310d 	movw	r1, #781	; 0x30d
 8003eee:	4870      	ldr	r0, [pc, #448]	; (80040b0 <HAL_RCC_ClockConfig+0x288>)
 8003ef0:	f7fc fed9 	bl	8000ca6 <assert_failed>
 8003ef4:	e7ac      	b.n	8003e50 <HAL_RCC_ClockConfig+0x28>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003ef6:	f44f 7149 	mov.w	r1, #804	; 0x324
 8003efa:	486d      	ldr	r0, [pc, #436]	; (80040b0 <HAL_RCC_ClockConfig+0x288>)
 8003efc:	f7fc fed3 	bl	8000ca6 <assert_failed>
 8003f00:	e7c0      	b.n	8003e84 <HAL_RCC_ClockConfig+0x5c>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f02:	4b6d      	ldr	r3, [pc, #436]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003f0a:	d101      	bne.n	8003f10 <HAL_RCC_ClockConfig+0xe8>
        return HAL_ERROR;
 8003f0c:	2001      	movs	r0, #1
 8003f0e:	e09c      	b.n	800404a <HAL_RCC_ClockConfig+0x222>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003f10:	f7ff fbfc 	bl	800370c <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 8003f14:	4b69      	ldr	r3, [pc, #420]	; (80040bc <HAL_RCC_ClockConfig+0x294>)
 8003f16:	4298      	cmp	r0, r3
 8003f18:	d91a      	bls.n	8003f50 <HAL_RCC_ClockConfig+0x128>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f1a:	4b67      	ldr	r3, [pc, #412]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 8003f22:	d005      	beq.n	8003f30 <HAL_RCC_ClockConfig+0x108>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f24:	6826      	ldr	r6, [r4, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f26:	f016 0602 	ands.w	r6, r6, #2
 8003f2a:	d0c3      	beq.n	8003eb4 <HAL_RCC_ClockConfig+0x8c>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003f2c:	68a3      	ldr	r3, [r4, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f2e:	b98b      	cbnz	r3, 8003f54 <HAL_RCC_ClockConfig+0x12c>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f30:	4a61      	ldr	r2, [pc, #388]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 8003f32:	6893      	ldr	r3, [r2, #8]
 8003f34:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f3c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f3e:	2680      	movs	r6, #128	; 0x80
 8003f40:	e7b8      	b.n	8003eb4 <HAL_RCC_ClockConfig+0x8c>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f42:	4b5d      	ldr	r3, [pc, #372]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003f4a:	d1a6      	bne.n	8003e9a <HAL_RCC_ClockConfig+0x72>
          return HAL_ERROR;
 8003f4c:	2001      	movs	r0, #1
 8003f4e:	e07c      	b.n	800404a <HAL_RCC_ClockConfig+0x222>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003f50:	2600      	movs	r6, #0
 8003f52:	e7af      	b.n	8003eb4 <HAL_RCC_ClockConfig+0x8c>
 8003f54:	2600      	movs	r6, #0
 8003f56:	e7ad      	b.n	8003eb4 <HAL_RCC_ClockConfig+0x8c>
 8003f58:	2600      	movs	r6, #0
 8003f5a:	e7ab      	b.n	8003eb4 <HAL_RCC_ClockConfig+0x8c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f5c:	6823      	ldr	r3, [r4, #0]
 8003f5e:	f013 0f02 	tst.w	r3, #2
 8003f62:	d07f      	beq.n	8004064 <HAL_RCC_ClockConfig+0x23c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f64:	f013 0f04 	tst.w	r3, #4
 8003f68:	d004      	beq.n	8003f74 <HAL_RCC_ClockConfig+0x14c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f6a:	4a53      	ldr	r2, [pc, #332]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 8003f6c:	6893      	ldr	r3, [r2, #8]
 8003f6e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003f72:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f74:	6823      	ldr	r3, [r4, #0]
 8003f76:	f013 0f08 	tst.w	r3, #8
 8003f7a:	d006      	beq.n	8003f8a <HAL_RCC_ClockConfig+0x162>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003f7c:	4a4e      	ldr	r2, [pc, #312]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 8003f7e:	6893      	ldr	r3, [r2, #8]
 8003f80:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003f84:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003f88:	6093      	str	r3, [r2, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8003f8a:	68a3      	ldr	r3, [r4, #8]
 8003f8c:	b163      	cbz	r3, 8003fa8 <HAL_RCC_ClockConfig+0x180>
 8003f8e:	2bc0      	cmp	r3, #192	; 0xc0
 8003f90:	d00a      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x180>
 8003f92:	d85b      	bhi.n	800404c <HAL_RCC_ClockConfig+0x224>
 8003f94:	2ba0      	cmp	r3, #160	; 0xa0
 8003f96:	d007      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x180>
 8003f98:	d902      	bls.n	8003fa0 <HAL_RCC_ClockConfig+0x178>
 8003f9a:	2bb0      	cmp	r3, #176	; 0xb0
 8003f9c:	d004      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x180>
 8003f9e:	e05b      	b.n	8004058 <HAL_RCC_ClockConfig+0x230>
 8003fa0:	2b80      	cmp	r3, #128	; 0x80
 8003fa2:	d001      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x180>
 8003fa4:	2b90      	cmp	r3, #144	; 0x90
 8003fa6:	d157      	bne.n	8004058 <HAL_RCC_ClockConfig+0x230>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fa8:	4a43      	ldr	r2, [pc, #268]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 8003faa:	6893      	ldr	r3, [r2, #8]
 8003fac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003fb0:	68a1      	ldr	r1, [r4, #8]
 8003fb2:	430b      	orrs	r3, r1
 8003fb4:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fb6:	4b3f      	ldr	r3, [pc, #252]	; (80040b4 <HAL_RCC_ClockConfig+0x28c>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 030f 	and.w	r3, r3, #15
 8003fbe:	42ab      	cmp	r3, r5
 8003fc0:	d858      	bhi.n	8004074 <HAL_RCC_ClockConfig+0x24c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fc2:	6823      	ldr	r3, [r4, #0]
 8003fc4:	f013 0f04 	tst.w	r3, #4
 8003fc8:	d014      	beq.n	8003ff4 <HAL_RCC_ClockConfig+0x1cc>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003fca:	68e3      	ldr	r3, [r4, #12]
 8003fcc:	b15b      	cbz	r3, 8003fe6 <HAL_RCC_ClockConfig+0x1be>
 8003fce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fd2:	d008      	beq.n	8003fe6 <HAL_RCC_ClockConfig+0x1be>
 8003fd4:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003fd8:	d005      	beq.n	8003fe6 <HAL_RCC_ClockConfig+0x1be>
 8003fda:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003fde:	d002      	beq.n	8003fe6 <HAL_RCC_ClockConfig+0x1be>
 8003fe0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003fe4:	d15e      	bne.n	80040a4 <HAL_RCC_ClockConfig+0x27c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fe6:	4a34      	ldr	r2, [pc, #208]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 8003fe8:	6893      	ldr	r3, [r2, #8]
 8003fea:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003fee:	68e1      	ldr	r1, [r4, #12]
 8003ff0:	430b      	orrs	r3, r1
 8003ff2:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ff4:	6823      	ldr	r3, [r4, #0]
 8003ff6:	f013 0f08 	tst.w	r3, #8
 8003ffa:	d015      	beq.n	8004028 <HAL_RCC_ClockConfig+0x200>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8003ffc:	6923      	ldr	r3, [r4, #16]
 8003ffe:	b15b      	cbz	r3, 8004018 <HAL_RCC_ClockConfig+0x1f0>
 8004000:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004004:	d008      	beq.n	8004018 <HAL_RCC_ClockConfig+0x1f0>
 8004006:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800400a:	d005      	beq.n	8004018 <HAL_RCC_ClockConfig+0x1f0>
 800400c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004010:	d002      	beq.n	8004018 <HAL_RCC_ClockConfig+0x1f0>
 8004012:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004016:	d159      	bne.n	80040cc <HAL_RCC_ClockConfig+0x2a4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004018:	4a27      	ldr	r2, [pc, #156]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 800401a:	6893      	ldr	r3, [r2, #8]
 800401c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8004020:	6921      	ldr	r1, [r4, #16]
 8004022:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004026:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004028:	f7ff febc 	bl	8003da4 <HAL_RCC_GetSysClockFreq>
 800402c:	4b22      	ldr	r3, [pc, #136]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004034:	4a22      	ldr	r2, [pc, #136]	; (80040c0 <HAL_RCC_ClockConfig+0x298>)
 8004036:	5cd3      	ldrb	r3, [r2, r3]
 8004038:	f003 031f 	and.w	r3, r3, #31
 800403c:	40d8      	lsrs	r0, r3
 800403e:	4b21      	ldr	r3, [pc, #132]	; (80040c4 <HAL_RCC_ClockConfig+0x29c>)
 8004040:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8004042:	4b21      	ldr	r3, [pc, #132]	; (80040c8 <HAL_RCC_ClockConfig+0x2a0>)
 8004044:	6818      	ldr	r0, [r3, #0]
 8004046:	f7fc fee3 	bl	8000e10 <HAL_InitTick>
}
 800404a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800404c:	2be0      	cmp	r3, #224	; 0xe0
 800404e:	d0ab      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x180>
 8004050:	2bf0      	cmp	r3, #240	; 0xf0
 8004052:	d0a9      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x180>
 8004054:	2bd0      	cmp	r3, #208	; 0xd0
 8004056:	d0a7      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x180>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004058:	f240 317b 	movw	r1, #891	; 0x37b
 800405c:	4814      	ldr	r0, [pc, #80]	; (80040b0 <HAL_RCC_ClockConfig+0x288>)
 800405e:	f7fc fe22 	bl	8000ca6 <assert_failed>
 8004062:	e7a1      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x180>
    if(hpre == RCC_SYSCLK_DIV2)
 8004064:	2e80      	cmp	r6, #128	; 0x80
 8004066:	d1a6      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0x18e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004068:	4a13      	ldr	r2, [pc, #76]	; (80040b8 <HAL_RCC_ClockConfig+0x290>)
 800406a:	6893      	ldr	r3, [r2, #8]
 800406c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004070:	6093      	str	r3, [r2, #8]
 8004072:	e7a0      	b.n	8003fb6 <HAL_RCC_ClockConfig+0x18e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004074:	4a0f      	ldr	r2, [pc, #60]	; (80040b4 <HAL_RCC_ClockConfig+0x28c>)
 8004076:	6813      	ldr	r3, [r2, #0]
 8004078:	f023 030f 	bic.w	r3, r3, #15
 800407c:	432b      	orrs	r3, r5
 800407e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004080:	f7fd f8a8 	bl	80011d4 <HAL_GetTick>
 8004084:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004086:	4b0b      	ldr	r3, [pc, #44]	; (80040b4 <HAL_RCC_ClockConfig+0x28c>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 030f 	and.w	r3, r3, #15
 800408e:	42ab      	cmp	r3, r5
 8004090:	d097      	beq.n	8003fc2 <HAL_RCC_ClockConfig+0x19a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004092:	f7fd f89f 	bl	80011d4 <HAL_GetTick>
 8004096:	1b80      	subs	r0, r0, r6
 8004098:	f241 3388 	movw	r3, #5000	; 0x1388
 800409c:	4298      	cmp	r0, r3
 800409e:	d9f2      	bls.n	8004086 <HAL_RCC_ClockConfig+0x25e>
        return HAL_TIMEOUT;
 80040a0:	2003      	movs	r0, #3
 80040a2:	e7d2      	b.n	800404a <HAL_RCC_ClockConfig+0x222>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80040a4:	f240 319d 	movw	r1, #925	; 0x39d
 80040a8:	4801      	ldr	r0, [pc, #4]	; (80040b0 <HAL_RCC_ClockConfig+0x288>)
 80040aa:	f7fc fdfc 	bl	8000ca6 <assert_failed>
 80040ae:	e79a      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1be>
 80040b0:	08012f3c 	.word	0x08012f3c
 80040b4:	40022000 	.word	0x40022000
 80040b8:	40021000 	.word	0x40021000
 80040bc:	04c4b400 	.word	0x04c4b400
 80040c0:	08012db4 	.word	0x08012db4
 80040c4:	20000000 	.word	0x20000000
 80040c8:	20000008 	.word	0x20000008
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80040cc:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 80040d0:	4804      	ldr	r0, [pc, #16]	; (80040e4 <HAL_RCC_ClockConfig+0x2bc>)
 80040d2:	f7fc fde8 	bl	8000ca6 <assert_failed>
 80040d6:	e79f      	b.n	8004018 <HAL_RCC_ClockConfig+0x1f0>
    return HAL_ERROR;
 80040d8:	2001      	movs	r0, #1
}
 80040da:	4770      	bx	lr
      return HAL_ERROR;
 80040dc:	2001      	movs	r0, #1
 80040de:	e7b4      	b.n	800404a <HAL_RCC_ClockConfig+0x222>
          return HAL_ERROR;
 80040e0:	2001      	movs	r0, #1
 80040e2:	e7b2      	b.n	800404a <HAL_RCC_ClockConfig+0x222>
 80040e4:	08012f3c 	.word	0x08012f3c

080040e8 <HAL_RCC_GetHCLKFreq>:
}
 80040e8:	4b01      	ldr	r3, [pc, #4]	; (80040f0 <HAL_RCC_GetHCLKFreq+0x8>)
 80040ea:	6818      	ldr	r0, [r3, #0]
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	20000000 	.word	0x20000000

080040f4 <HAL_RCC_GetPCLK1Freq>:
{
 80040f4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80040f6:	f7ff fff7 	bl	80040e8 <HAL_RCC_GetHCLKFreq>
 80040fa:	4b05      	ldr	r3, [pc, #20]	; (8004110 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8004102:	4a04      	ldr	r2, [pc, #16]	; (8004114 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004104:	5cd3      	ldrb	r3, [r2, r3]
 8004106:	f003 031f 	and.w	r3, r3, #31
}
 800410a:	40d8      	lsrs	r0, r3
 800410c:	bd08      	pop	{r3, pc}
 800410e:	bf00      	nop
 8004110:	40021000 	.word	0x40021000
 8004114:	08012dc4 	.word	0x08012dc4

08004118 <HAL_RCC_GetPCLK2Freq>:
{
 8004118:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800411a:	f7ff ffe5 	bl	80040e8 <HAL_RCC_GetHCLKFreq>
 800411e:	4b05      	ldr	r3, [pc, #20]	; (8004134 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8004126:	4a04      	ldr	r2, [pc, #16]	; (8004138 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004128:	5cd3      	ldrb	r3, [r2, r3]
 800412a:	f003 031f 	and.w	r3, r3, #31
}
 800412e:	40d8      	lsrs	r0, r3
 8004130:	bd08      	pop	{r3, pc}
 8004132:	bf00      	nop
 8004134:	40021000 	.word	0x40021000
 8004138:	08012dc4 	.word	0x08012dc4

0800413c <HAL_RCC_GetClockConfig>:
{
 800413c:	b538      	push	{r3, r4, r5, lr}
 800413e:	460d      	mov	r5, r1
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
 8004140:	4604      	mov	r4, r0
 8004142:	b1d0      	cbz	r0, 800417a <HAL_RCC_GetClockConfig+0x3e>
  assert_param(pFLatency != (void *)NULL);
 8004144:	b1fd      	cbz	r5, 8004186 <HAL_RCC_GetClockConfig+0x4a>
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004146:	230f      	movs	r3, #15
 8004148:	6023      	str	r3, [r4, #0]
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800414a:	4b12      	ldr	r3, [pc, #72]	; (8004194 <HAL_RCC_GetClockConfig+0x58>)
 800414c:	689a      	ldr	r2, [r3, #8]
 800414e:	f002 0203 	and.w	r2, r2, #3
 8004152:	6062      	str	r2, [r4, #4]
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004154:	689a      	ldr	r2, [r3, #8]
 8004156:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800415a:	60a2      	str	r2, [r4, #8]
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800415c:	689a      	ldr	r2, [r3, #8]
 800415e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004162:	60e2      	str	r2, [r4, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	08db      	lsrs	r3, r3, #3
 8004168:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800416c:	6123      	str	r3, [r4, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800416e:	4b0a      	ldr	r3, [pc, #40]	; (8004198 <HAL_RCC_GetClockConfig+0x5c>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 030f 	and.w	r3, r3, #15
 8004176:	602b      	str	r3, [r5, #0]
}
 8004178:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
 800417a:	f240 41e4 	movw	r1, #1252	; 0x4e4
 800417e:	4807      	ldr	r0, [pc, #28]	; (800419c <HAL_RCC_GetClockConfig+0x60>)
 8004180:	f7fc fd91 	bl	8000ca6 <assert_failed>
 8004184:	e7de      	b.n	8004144 <HAL_RCC_GetClockConfig+0x8>
  assert_param(pFLatency != (void *)NULL);
 8004186:	f240 41e5 	movw	r1, #1253	; 0x4e5
 800418a:	4804      	ldr	r0, [pc, #16]	; (800419c <HAL_RCC_GetClockConfig+0x60>)
 800418c:	f7fc fd8b 	bl	8000ca6 <assert_failed>
 8004190:	e7d9      	b.n	8004146 <HAL_RCC_GetClockConfig+0xa>
 8004192:	bf00      	nop
 8004194:	40021000 	.word	0x40021000
 8004198:	40022000 	.word	0x40022000
 800419c:	08012f3c 	.word	0x08012f3c

080041a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041a2:	b083      	sub	sp, #12
 80041a4:	4604      	mov	r4, r0
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80041a6:	6803      	ldr	r3, [r0, #0]
 80041a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d033      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x78>

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80041b0:	6823      	ldr	r3, [r4, #0]
 80041b2:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80041b6:	f000 8085 	beq.w	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    FlagStatus       pwrclkchanged = RESET;
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80041ba:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80041bc:	b143      	cbz	r3, 80041d0 <HAL_RCCEx_PeriphCLKConfig+0x30>
 80041be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041c2:	d005      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x30>
 80041c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041c8:	d002      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x30>
 80041ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80041ce:	d128      	bne.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x82>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041d0:	4b39      	ldr	r3, [pc, #228]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80041d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041d4:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80041d8:	d128      	bne.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041da:	4b37      	ldr	r3, [pc, #220]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80041dc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80041de:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80041e2:	659a      	str	r2, [r3, #88]	; 0x58
 80041e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041ea:	9301      	str	r3, [sp, #4]
 80041ec:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80041ee:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041f0:	4a32      	ldr	r2, [pc, #200]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 80041f2:	6813      	ldr	r3, [r2, #0]
 80041f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041f8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80041fa:	f7fc ffeb 	bl	80011d4 <HAL_GetTick>
 80041fe:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004200:	4b2e      	ldr	r3, [pc, #184]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004208:	d112      	bne.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800420a:	f7fc ffe3 	bl	80011d4 <HAL_GetTick>
 800420e:	1b40      	subs	r0, r0, r5
 8004210:	2802      	cmp	r0, #2
 8004212:	d9f5      	bls.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x60>
      {
        ret = HAL_TIMEOUT;
 8004214:	2503      	movs	r5, #3
 8004216:	e00c      	b.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x92>
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004218:	2183      	movs	r1, #131	; 0x83
 800421a:	4829      	ldr	r0, [pc, #164]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x120>)
 800421c:	f7fc fd43 	bl	8000ca6 <assert_failed>
 8004220:	e7c6      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x10>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8004222:	218b      	movs	r1, #139	; 0x8b
 8004224:	4826      	ldr	r0, [pc, #152]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x120>)
 8004226:	f7fc fd3e 	bl	8000ca6 <assert_failed>
 800422a:	e7d1      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x30>
    FlagStatus       pwrclkchanged = RESET;
 800422c:	2600      	movs	r6, #0
 800422e:	e7df      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x50>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004230:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 8004232:	bb45      	cbnz	r5, 8004286 <HAL_RCCEx_PeriphCLKConfig+0xe6>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004234:	4b20      	ldr	r3, [pc, #128]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8004236:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800423a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800423e:	d015      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8004240:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004242:	429a      	cmp	r2, r3
 8004244:	d012      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004246:	4a1c      	ldr	r2, [pc, #112]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8004248:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800424c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004250:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8004254:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8004258:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800425c:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8004260:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8004264:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004268:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800426c:	f013 0f01 	tst.w	r3, #1
 8004270:	d110      	bne.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0xf4>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 8004272:	b945      	cbnz	r5, 8004286 <HAL_RCCEx_PeriphCLKConfig+0xe6>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004274:	4a10      	ldr	r2, [pc, #64]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8004276:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800427a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800427e:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004280:	430b      	orrs	r3, r1
 8004282:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004286:	b1f6      	cbz	r6, 80042c6 <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004288:	4a0b      	ldr	r2, [pc, #44]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 800428a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800428c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004290:	6593      	str	r3, [r2, #88]	; 0x58
 8004292:	e018      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x126>
        tickstart = HAL_GetTick();
 8004294:	f7fc ff9e 	bl	80011d4 <HAL_GetTick>
 8004298:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800429a:	4b07      	ldr	r3, [pc, #28]	; (80042b8 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 800429c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042a0:	f013 0f02 	tst.w	r3, #2
 80042a4:	d1e5      	bne.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042a6:	f7fc ff95 	bl	80011d4 <HAL_GetTick>
 80042aa:	1bc0      	subs	r0, r0, r7
 80042ac:	f241 3388 	movw	r3, #5000	; 0x1388
 80042b0:	4298      	cmp	r0, r3
 80042b2:	d9f2      	bls.n	800429a <HAL_RCCEx_PeriphCLKConfig+0xfa>
            ret = HAL_TIMEOUT;
 80042b4:	2503      	movs	r5, #3
 80042b6:	e7dc      	b.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0xd2>
 80042b8:	40021000 	.word	0x40021000
 80042bc:	40007000 	.word	0x40007000
 80042c0:	08012f74 	.word	0x08012f74
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042c4:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042c6:	6823      	ldr	r3, [r4, #0]
 80042c8:	f013 0f01 	tst.w	r3, #1
 80042cc:	d010      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 80042ce:	6863      	ldr	r3, [r4, #4]
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d904      	bls.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x13e>
 80042d4:	2b03      	cmp	r3, #3
 80042d6:	d002      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x13e>
 80042d8:	2b02      	cmp	r3, #2
 80042da:	f040 81d1 	bne.w	8004680 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042de:	4aa4      	ldr	r2, [pc, #656]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80042e0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80042e4:	f023 0303 	bic.w	r3, r3, #3
 80042e8:	6861      	ldr	r1, [r4, #4]
 80042ea:	430b      	orrs	r3, r1
 80042ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80042f0:	6823      	ldr	r3, [r4, #0]
 80042f2:	f013 0f02 	tst.w	r3, #2
 80042f6:	d018      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 80042f8:	68a3      	ldr	r3, [r4, #8]
 80042fa:	b16b      	cbz	r3, 8004318 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80042fc:	3b04      	subs	r3, #4
 80042fe:	2b08      	cmp	r3, #8
 8004300:	d806      	bhi.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x170>
 8004302:	f240 1211 	movw	r2, #273	; 0x111
 8004306:	fa22 f303 	lsr.w	r3, r2, r3
 800430a:	f013 0f01 	tst.w	r3, #1
 800430e:	d103      	bne.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8004310:	21ea      	movs	r1, #234	; 0xea
 8004312:	4898      	ldr	r0, [pc, #608]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 8004314:	f7fc fcc7 	bl	8000ca6 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004318:	4a95      	ldr	r2, [pc, #596]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 800431a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800431e:	f023 030c 	bic.w	r3, r3, #12
 8004322:	68a1      	ldr	r1, [r4, #8]
 8004324:	430b      	orrs	r3, r1
 8004326:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800432a:	6823      	ldr	r3, [r4, #0]
 800432c:	f013 0f04 	tst.w	r3, #4
 8004330:	d011      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 8004332:	68e3      	ldr	r3, [r4, #12]
 8004334:	b133      	cbz	r3, 8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8004336:	2b10      	cmp	r3, #16
 8004338:	d004      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800433a:	2b30      	cmp	r3, #48	; 0x30
 800433c:	d002      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800433e:	2b20      	cmp	r3, #32
 8004340:	f040 81a3 	bne.w	800468a <HAL_RCCEx_PeriphCLKConfig+0x4ea>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004344:	4a8a      	ldr	r2, [pc, #552]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004346:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800434a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800434e:	68e1      	ldr	r1, [r4, #12]
 8004350:	430b      	orrs	r3, r1
 8004352:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004356:	6823      	ldr	r3, [r4, #0]
 8004358:	f013 0f08 	tst.w	r3, #8
 800435c:	d011      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800435e:	6923      	ldr	r3, [r4, #16]
 8004360:	b133      	cbz	r3, 8004370 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8004362:	2b40      	cmp	r3, #64	; 0x40
 8004364:	d004      	beq.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8004366:	2bc0      	cmp	r3, #192	; 0xc0
 8004368:	d002      	beq.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 800436a:	2b80      	cmp	r3, #128	; 0x80
 800436c:	f040 8192 	bne.w	8004694 <HAL_RCCEx_PeriphCLKConfig+0x4f4>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004370:	4a7f      	ldr	r2, [pc, #508]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004372:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004376:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800437a:	6921      	ldr	r1, [r4, #16]
 800437c:	430b      	orrs	r3, r1
 800437e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004382:	6823      	ldr	r3, [r4, #0]
 8004384:	f013 0f10 	tst.w	r3, #16
 8004388:	d014      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800438a:	6963      	ldr	r3, [r4, #20]
 800438c:	b14b      	cbz	r3, 80043a2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800438e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004392:	d006      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8004394:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004398:	d003      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800439a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800439e:	f040 817e 	bne.w	800469e <HAL_RCCEx_PeriphCLKConfig+0x4fe>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80043a2:	4a73      	ldr	r2, [pc, #460]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80043a4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80043a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043ac:	6961      	ldr	r1, [r4, #20]
 80043ae:	430b      	orrs	r3, r1
 80043b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80043b4:	6823      	ldr	r3, [r4, #0]
 80043b6:	f013 0f20 	tst.w	r3, #32
 80043ba:	d014      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 80043bc:	69a3      	ldr	r3, [r4, #24]
 80043be:	b14b      	cbz	r3, 80043d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80043c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043c4:	d006      	beq.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80043c6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80043ca:	d003      	beq.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80043cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043d0:	f040 816b 	bne.w	80046aa <HAL_RCCEx_PeriphCLKConfig+0x50a>

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043d4:	4a66      	ldr	r2, [pc, #408]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80043d6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80043da:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80043de:	69a1      	ldr	r1, [r4, #24]
 80043e0:	430b      	orrs	r3, r1
 80043e2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043e6:	6823      	ldr	r3, [r4, #0]
 80043e8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80043ec:	d011      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 80043ee:	69e3      	ldr	r3, [r4, #28]
 80043f0:	b133      	cbz	r3, 8004400 <HAL_RCCEx_PeriphCLKConfig+0x260>
 80043f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043f6:	d003      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x260>
 80043f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043fc:	f040 815b 	bne.w	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x516>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004400:	4a5b      	ldr	r2, [pc, #364]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004402:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004406:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800440a:	69e1      	ldr	r1, [r4, #28]
 800440c:	430b      	orrs	r3, r1
 800440e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004412:	6823      	ldr	r3, [r4, #0]
 8004414:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004418:	d011      	beq.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800441a:	6a23      	ldr	r3, [r4, #32]
 800441c:	b133      	cbz	r3, 800442c <HAL_RCCEx_PeriphCLKConfig+0x28c>
 800441e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004422:	d003      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8004424:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004428:	f040 814b 	bne.w	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x522>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800442c:	4a50      	ldr	r2, [pc, #320]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 800442e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004432:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004436:	6a21      	ldr	r1, [r4, #32]
 8004438:	430b      	orrs	r3, r1
 800443a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800443e:	6823      	ldr	r3, [r4, #0]
 8004440:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004444:	d011      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8004446:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004448:	b133      	cbz	r3, 8004458 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800444a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800444e:	d003      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8004450:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004454:	f040 813b 	bne.w	80046ce <HAL_RCCEx_PeriphCLKConfig+0x52e>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004458:	4a45      	ldr	r2, [pc, #276]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 800445a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800445e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004462:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004464:	430b      	orrs	r3, r1
 8004466:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800446a:	6823      	ldr	r3, [r4, #0]
 800446c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004470:	d00c      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 8004472:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004474:	2b02      	cmp	r3, #2
 8004476:	f200 8130 	bhi.w	80046da <HAL_RCCEx_PeriphCLKConfig+0x53a>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800447a:	4a3d      	ldr	r2, [pc, #244]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 800447c:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004480:	f023 0303 	bic.w	r3, r3, #3
 8004484:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004486:	430b      	orrs	r3, r1
 8004488:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800448c:	6823      	ldr	r3, [r4, #0]
 800448e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004492:	d014      	beq.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
 8004494:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004496:	b14b      	cbz	r3, 80044ac <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8004498:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800449c:	d006      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x30c>
 800449e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80044a2:	d003      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80044a4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80044a8:	f040 811d 	bne.w	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x546>

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044ac:	4a30      	ldr	r2, [pc, #192]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80044ae:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80044b2:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80044b6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80044b8:	430b      	orrs	r3, r1
 80044ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80044be:	6823      	ldr	r3, [r4, #0]
 80044c0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80044c4:	d019      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 80044c6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80044c8:	b14b      	cbz	r3, 80044de <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80044ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044ce:	d006      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80044d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80044d4:	d003      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80044d6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80044da:	f040 810a 	bne.w	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x552>

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044de:	4a24      	ldr	r2, [pc, #144]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80044e0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80044e4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80044e8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80044ea:	430b      	orrs	r3, r1
 80044ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80044f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80044f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044f6:	f000 8102 	beq.w	80046fe <HAL_RCCEx_PeriphCLKConfig+0x55e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80044fa:	6823      	ldr	r3, [r4, #0]
 80044fc:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004500:	d019      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 8004502:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004504:	b14b      	cbz	r3, 800451a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8004506:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800450a:	d006      	beq.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800450c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004510:	d003      	beq.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8004512:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004516:	f040 80f7 	bne.w	8004708 <HAL_RCCEx_PeriphCLKConfig+0x568>

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800451a:	4a15      	ldr	r2, [pc, #84]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 800451c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004520:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004524:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004526:	430b      	orrs	r3, r1
 8004528:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800452c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800452e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004532:	f000 80ef 	beq.w	8004714 <HAL_RCCEx_PeriphCLKConfig+0x574>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004536:	6823      	ldr	r3, [r4, #0]
 8004538:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800453c:	d01c      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));
 800453e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004540:	b133      	cbz	r3, 8004550 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8004542:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004546:	d003      	beq.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8004548:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800454c:	f040 80e7 	bne.w	800471e <HAL_RCCEx_PeriphCLKConfig+0x57e>

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004550:	4a07      	ldr	r2, [pc, #28]	; (8004570 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8004552:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004556:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800455a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800455c:	430b      	orrs	r3, r1
 800455e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004562:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004564:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004568:	f000 80df 	beq.w	800472a <HAL_RCCEx_PeriphCLKConfig+0x58a>
 800456c:	e004      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
 800456e:	bf00      	nop
 8004570:	40021000 	.word	0x40021000
 8004574:	08012f74 	.word	0x08012f74
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004578:	6823      	ldr	r3, [r4, #0]
 800457a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800457e:	d013      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 8004580:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004582:	b11b      	cbz	r3, 800458c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8004584:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004588:	f040 80d4 	bne.w	8004734 <HAL_RCCEx_PeriphCLKConfig+0x594>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800458c:	4a85      	ldr	r2, [pc, #532]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x604>)
 800458e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004592:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004596:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004598:	430b      	orrs	r3, r1
 800459a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800459e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80045a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045a4:	f000 80cc 	beq.w	8004740 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80045a8:	6823      	ldr	r3, [r4, #0]
 80045aa:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80045ae:	d013      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 80045b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045b2:	b11b      	cbz	r3, 80045bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80045b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045b8:	f040 80c7 	bne.w	800474a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80045bc:	4a79      	ldr	r2, [pc, #484]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x604>)
 80045be:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80045c2:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80045c6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80045c8:	430b      	orrs	r3, r1
 80045ca:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80045ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045d4:	f000 80bf 	beq.w	8004756 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80045d8:	6823      	ldr	r3, [r4, #0]
 80045da:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80045de:	d016      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));
 80045e0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80045e2:	b133      	cbz	r3, 80045f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
 80045e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80045e8:	d003      	beq.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
 80045ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045ee:	f040 80b7 	bne.w	8004760 <HAL_RCCEx_PeriphCLKConfig+0x5c0>

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80045f2:	4a6c      	ldr	r2, [pc, #432]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x604>)
 80045f4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80045f8:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80045fc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80045fe:	430b      	orrs	r3, r1
 8004600:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004604:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004606:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800460a:	f000 80af 	beq.w	800476c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800460e:	6823      	ldr	r3, [r4, #0]
 8004610:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8004614:	d016      	beq.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));
 8004616:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004618:	b133      	cbz	r3, 8004628 <HAL_RCCEx_PeriphCLKConfig+0x488>
 800461a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800461e:	d003      	beq.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8004620:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004624:	f040 80a7 	bne.w	8004776 <HAL_RCCEx_PeriphCLKConfig+0x5d6>

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004628:	4a5e      	ldr	r2, [pc, #376]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x604>)
 800462a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800462e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004632:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004634:	430b      	orrs	r3, r1
 8004636:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800463a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800463c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004640:	f000 809f 	beq.w	8004782 <HAL_RCCEx_PeriphCLKConfig+0x5e2>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004644:	6823      	ldr	r3, [r4, #0]
 8004646:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800464a:	d016      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x4da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));
 800464c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800464e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004652:	d004      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8004654:	b11b      	cbz	r3, 800465e <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8004656:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800465a:	f040 8097 	bne.w	800478c <HAL_RCCEx_PeriphCLKConfig+0x5ec>

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800465e:	4a51      	ldr	r2, [pc, #324]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x604>)
 8004660:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004664:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004668:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800466a:	430b      	orrs	r3, r1
 800466c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004670:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004672:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004676:	f000 808f 	beq.w	8004798 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
  }

#endif /* QUADSPI */

  return status;
}
 800467a:	4628      	mov	r0, r5
 800467c:	b003      	add	sp, #12
 800467e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8004680:	21e0      	movs	r1, #224	; 0xe0
 8004682:	4849      	ldr	r0, [pc, #292]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 8004684:	f7fc fb0f 	bl	8000ca6 <assert_failed>
 8004688:	e629      	b.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x13e>
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800468a:	21f4      	movs	r1, #244	; 0xf4
 800468c:	4846      	ldr	r0, [pc, #280]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 800468e:	f7fc fb0a 	bl	8000ca6 <assert_failed>
 8004692:	e657      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8004694:	21ff      	movs	r1, #255	; 0xff
 8004696:	4844      	ldr	r0, [pc, #272]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 8004698:	f7fc fb05 	bl	8000ca6 <assert_failed>
 800469c:	e668      	b.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800469e:	f44f 7186 	mov.w	r1, #268	; 0x10c
 80046a2:	4841      	ldr	r0, [pc, #260]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 80046a4:	f7fc faff 	bl	8000ca6 <assert_failed>
 80046a8:	e67b      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x202>
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 80046aa:	f44f 718c 	mov.w	r1, #280	; 0x118
 80046ae:	483e      	ldr	r0, [pc, #248]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 80046b0:	f7fc faf9 	bl	8000ca6 <assert_failed>
 80046b4:	e68e      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 80046b6:	f44f 7191 	mov.w	r1, #290	; 0x122
 80046ba:	483b      	ldr	r0, [pc, #236]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 80046bc:	f7fc faf3 	bl	8000ca6 <assert_failed>
 80046c0:	e69e      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x260>
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 80046c2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80046c6:	4838      	ldr	r0, [pc, #224]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 80046c8:	f7fc faed 	bl	8000ca6 <assert_failed>
 80046cc:	e6ae      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 80046ce:	f44f 719b 	mov.w	r1, #310	; 0x136
 80046d2:	4835      	ldr	r0, [pc, #212]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 80046d4:	f7fc fae7 	bl	8000ca6 <assert_failed>
 80046d8:	e6be      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 80046da:	f44f 71a1 	mov.w	r1, #322	; 0x142
 80046de:	4832      	ldr	r0, [pc, #200]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 80046e0:	f7fc fae1 	bl	8000ca6 <assert_failed>
 80046e4:	e6c9      	b.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x2da>
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
 80046e6:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 80046ea:	482f      	ldr	r0, [pc, #188]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 80046ec:	f7fc fadb 	bl	8000ca6 <assert_failed>
 80046f0:	e6dc      	b.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x30c>
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 80046f2:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80046f6:	482c      	ldr	r0, [pc, #176]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 80046f8:	f7fc fad5 	bl	8000ca6 <assert_failed>
 80046fc:	e6ef      	b.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x33e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046fe:	68d3      	ldr	r3, [r2, #12]
 8004700:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004704:	60d3      	str	r3, [r2, #12]
 8004706:	e6f8      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x35a>
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 8004708:	f44f 71b4 	mov.w	r1, #360	; 0x168
 800470c:	4826      	ldr	r0, [pc, #152]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 800470e:	f7fc faca 	bl	8000ca6 <assert_failed>
 8004712:	e702      	b.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x37a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004714:	68d3      	ldr	r3, [r2, #12]
 8004716:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800471a:	60d3      	str	r3, [r2, #12]
 800471c:	e70b      	b.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x396>
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));
 800471e:	f240 1179 	movw	r1, #377	; 0x179
 8004722:	4821      	ldr	r0, [pc, #132]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 8004724:	f7fc fabf 	bl	8000ca6 <assert_failed>
 8004728:	e712      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800472a:	68d3      	ldr	r3, [r2, #12]
 800472c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004730:	60d3      	str	r3, [r2, #12]
 8004732:	e721      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 8004734:	f240 118b 	movw	r1, #395	; 0x18b
 8004738:	481b      	ldr	r0, [pc, #108]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 800473a:	f7fc fab4 	bl	8000ca6 <assert_failed>
 800473e:	e725      	b.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004740:	68d3      	ldr	r3, [r2, #12]
 8004742:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004746:	60d3      	str	r3, [r2, #12]
 8004748:	e72e      	b.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x408>
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 800474a:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 800474e:	4816      	ldr	r0, [pc, #88]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 8004750:	f7fc faa9 	bl	8000ca6 <assert_failed>
 8004754:	e732      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004756:	68d3      	ldr	r3, [r2, #12]
 8004758:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800475c:	60d3      	str	r3, [r2, #12]
 800475e:	e73b      	b.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x438>
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));
 8004760:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
 8004764:	4810      	ldr	r0, [pc, #64]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 8004766:	f7fc fa9e 	bl	8000ca6 <assert_failed>
 800476a:	e742      	b.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800476c:	68d3      	ldr	r3, [r2, #12]
 800476e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004772:	60d3      	str	r3, [r2, #12]
 8004774:	e74b      	b.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x46e>
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));
 8004776:	f240 11b9 	movw	r1, #441	; 0x1b9
 800477a:	480b      	ldr	r0, [pc, #44]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 800477c:	f7fc fa93 	bl	8000ca6 <assert_failed>
 8004780:	e752      	b.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x488>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004782:	68d3      	ldr	r3, [r2, #12]
 8004784:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004788:	60d3      	str	r3, [r2, #12]
 800478a:	e75b      	b.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));
 800478c:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 8004790:	4805      	ldr	r0, [pc, #20]	; (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x608>)
 8004792:	f7fc fa88 	bl	8000ca6 <assert_failed>
 8004796:	e762      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4be>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004798:	68d3      	ldr	r3, [r2, #12]
 800479a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800479e:	60d3      	str	r3, [r2, #12]
 80047a0:	e76b      	b.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80047a2:	bf00      	nop
 80047a4:	40021000 	.word	0x40021000
 80047a8:	08012f74 	.word	0x08012f74

080047ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80047ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047b0:	b082      	sub	sp, #8
 80047b2:	4605      	mov	r5, r0
 80047b4:	4688      	mov	r8, r1
 80047b6:	4617      	mov	r7, r2
 80047b8:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80047ba:	f7fc fd0b 	bl	80011d4 <HAL_GetTick>
 80047be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047c0:	1a1b      	subs	r3, r3, r0
 80047c2:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 80047c6:	f7fc fd05 	bl	80011d4 <HAL_GetTick>
 80047ca:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80047cc:	4b2a      	ldr	r3, [pc, #168]	; (8004878 <SPI_WaitFlagStateUntilTimeout+0xcc>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80047d4:	fb09 f303 	mul.w	r3, r9, r3
 80047d8:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047da:	682b      	ldr	r3, [r5, #0]
 80047dc:	689c      	ldr	r4, [r3, #8]
 80047de:	ea38 0404 	bics.w	r4, r8, r4
 80047e2:	bf0c      	ite	eq
 80047e4:	2301      	moveq	r3, #1
 80047e6:	2300      	movne	r3, #0
 80047e8:	42bb      	cmp	r3, r7
 80047ea:	d040      	beq.n	800486e <SPI_WaitFlagStateUntilTimeout+0xc2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047ec:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 80047f0:	d0f3      	beq.n	80047da <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047f2:	f7fc fcef 	bl	80011d4 <HAL_GetTick>
 80047f6:	eba0 000a 	sub.w	r0, r0, sl
 80047fa:	4548      	cmp	r0, r9
 80047fc:	d20a      	bcs.n	8004814 <SPI_WaitFlagStateUntilTimeout+0x68>
 80047fe:	f1b9 0f00 	cmp.w	r9, #0
 8004802:	d007      	beq.n	8004814 <SPI_WaitFlagStateUntilTimeout+0x68>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004804:	9a01      	ldr	r2, [sp, #4]
 8004806:	b102      	cbz	r2, 800480a <SPI_WaitFlagStateUntilTimeout+0x5e>
 8004808:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 800480a:	9b01      	ldr	r3, [sp, #4]
 800480c:	3b01      	subs	r3, #1
 800480e:	9301      	str	r3, [sp, #4]
 8004810:	4691      	mov	r9, r2
 8004812:	e7e2      	b.n	80047da <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004814:	682a      	ldr	r2, [r5, #0]
 8004816:	6853      	ldr	r3, [r2, #4]
 8004818:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 800481c:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800481e:	686b      	ldr	r3, [r5, #4]
 8004820:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004824:	d00b      	beq.n	800483e <SPI_WaitFlagStateUntilTimeout+0x92>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004826:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8004828:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800482c:	d014      	beq.n	8004858 <SPI_WaitFlagStateUntilTimeout+0xac>
        hspi->State = HAL_SPI_STATE_READY;
 800482e:	2301      	movs	r3, #1
 8004830:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8004834:	2300      	movs	r3, #0
 8004836:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
        return HAL_TIMEOUT;
 800483a:	2003      	movs	r0, #3
 800483c:	e018      	b.n	8004870 <SPI_WaitFlagStateUntilTimeout+0xc4>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800483e:	68ab      	ldr	r3, [r5, #8]
 8004840:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004844:	d002      	beq.n	800484c <SPI_WaitFlagStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004846:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800484a:	d1ec      	bne.n	8004826 <SPI_WaitFlagStateUntilTimeout+0x7a>
          __HAL_SPI_DISABLE(hspi);
 800484c:	682a      	ldr	r2, [r5, #0]
 800484e:	6813      	ldr	r3, [r2, #0]
 8004850:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004854:	6013      	str	r3, [r2, #0]
 8004856:	e7e6      	b.n	8004826 <SPI_WaitFlagStateUntilTimeout+0x7a>
          SPI_RESET_CRC(hspi);
 8004858:	682a      	ldr	r2, [r5, #0]
 800485a:	6813      	ldr	r3, [r2, #0]
 800485c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004860:	6013      	str	r3, [r2, #0]
 8004862:	682a      	ldr	r2, [r5, #0]
 8004864:	6813      	ldr	r3, [r2, #0]
 8004866:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800486a:	6013      	str	r3, [r2, #0]
 800486c:	e7df      	b.n	800482e <SPI_WaitFlagStateUntilTimeout+0x82>
    }
  }

  return HAL_OK;
 800486e:	2000      	movs	r0, #0
}
 8004870:	b002      	add	sp, #8
 8004872:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004876:	bf00      	nop
 8004878:	20000000 	.word	0x20000000

0800487c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800487c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004880:	b082      	sub	sp, #8
 8004882:	4606      	mov	r6, r0
 8004884:	460c      	mov	r4, r1
 8004886:	4615      	mov	r5, r2
 8004888:	461f      	mov	r7, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800488a:	2300      	movs	r3, #0
 800488c:	f88d 3003 	strb.w	r3, [sp, #3]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004890:	f7fc fca0 	bl	80011d4 <HAL_GetTick>
 8004894:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004896:	1a1b      	subs	r3, r3, r0
 8004898:	eb03 0807 	add.w	r8, r3, r7
  tmp_tickstart = HAL_GetTick();
 800489c:	f7fc fc9a 	bl	80011d4 <HAL_GetTick>
 80048a0:	4681      	mov	r9, r0

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80048a2:	f8d6 a000 	ldr.w	sl, [r6]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80048a6:	4b31      	ldr	r3, [pc, #196]	; (800496c <SPI_WaitFifoStateUntilTimeout+0xf0>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80048ae:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80048b2:	0d1b      	lsrs	r3, r3, #20
 80048b4:	fb08 f303 	mul.w	r3, r8, r3
 80048b8:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 80048ba:	e002      	b.n	80048c2 <SPI_WaitFifoStateUntilTimeout+0x46>
      tmpreg8 = *ptmpreg8;
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
    }

    if (Timeout != HAL_MAX_DELAY)
 80048bc:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 80048c0:	d112      	bne.n	80048e8 <SPI_WaitFifoStateUntilTimeout+0x6c>
  while ((hspi->Instance->SR & Fifo) != State)
 80048c2:	6833      	ldr	r3, [r6, #0]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	ea03 0c04 	and.w	ip, r3, r4
 80048ca:	45ac      	cmp	ip, r5
 80048cc:	d04a      	beq.n	8004964 <SPI_WaitFifoStateUntilTimeout+0xe8>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80048ce:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 80048d2:	d1f3      	bne.n	80048bc <SPI_WaitFifoStateUntilTimeout+0x40>
 80048d4:	2d00      	cmp	r5, #0
 80048d6:	d1f1      	bne.n	80048bc <SPI_WaitFifoStateUntilTimeout+0x40>
      tmpreg8 = *ptmpreg8;
 80048d8:	f89a 300c 	ldrb.w	r3, [sl, #12]
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 80048e2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80048e6:	e7e9      	b.n	80048bc <SPI_WaitFifoStateUntilTimeout+0x40>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80048e8:	f7fc fc74 	bl	80011d4 <HAL_GetTick>
 80048ec:	eba0 0009 	sub.w	r0, r0, r9
 80048f0:	4540      	cmp	r0, r8
 80048f2:	d20a      	bcs.n	800490a <SPI_WaitFifoStateUntilTimeout+0x8e>
 80048f4:	f1b8 0f00 	cmp.w	r8, #0
 80048f8:	d007      	beq.n	800490a <SPI_WaitFifoStateUntilTimeout+0x8e>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80048fa:	9a01      	ldr	r2, [sp, #4]
 80048fc:	b102      	cbz	r2, 8004900 <SPI_WaitFifoStateUntilTimeout+0x84>
 80048fe:	4642      	mov	r2, r8
      {
        tmp_timeout = 0U;
      }
      count--;
 8004900:	9b01      	ldr	r3, [sp, #4]
 8004902:	3b01      	subs	r3, #1
 8004904:	9301      	str	r3, [sp, #4]
 8004906:	4690      	mov	r8, r2
 8004908:	e7db      	b.n	80048c2 <SPI_WaitFifoStateUntilTimeout+0x46>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800490a:	6832      	ldr	r2, [r6, #0]
 800490c:	6853      	ldr	r3, [r2, #4]
 800490e:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8004912:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004914:	6873      	ldr	r3, [r6, #4]
 8004916:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800491a:	d00b      	beq.n	8004934 <SPI_WaitFifoStateUntilTimeout+0xb8>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800491c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 800491e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004922:	d014      	beq.n	800494e <SPI_WaitFifoStateUntilTimeout+0xd2>
        hspi->State = HAL_SPI_STATE_READY;
 8004924:	2301      	movs	r3, #1
 8004926:	f886 305d 	strb.w	r3, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800492a:	2300      	movs	r3, #0
 800492c:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 8004930:	2003      	movs	r0, #3
 8004932:	e018      	b.n	8004966 <SPI_WaitFifoStateUntilTimeout+0xea>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004934:	68b3      	ldr	r3, [r6, #8]
 8004936:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800493a:	d002      	beq.n	8004942 <SPI_WaitFifoStateUntilTimeout+0xc6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800493c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004940:	d1ec      	bne.n	800491c <SPI_WaitFifoStateUntilTimeout+0xa0>
          __HAL_SPI_DISABLE(hspi);
 8004942:	6832      	ldr	r2, [r6, #0]
 8004944:	6813      	ldr	r3, [r2, #0]
 8004946:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800494a:	6013      	str	r3, [r2, #0]
 800494c:	e7e6      	b.n	800491c <SPI_WaitFifoStateUntilTimeout+0xa0>
          SPI_RESET_CRC(hspi);
 800494e:	6832      	ldr	r2, [r6, #0]
 8004950:	6813      	ldr	r3, [r2, #0]
 8004952:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004956:	6013      	str	r3, [r2, #0]
 8004958:	6832      	ldr	r2, [r6, #0]
 800495a:	6813      	ldr	r3, [r2, #0]
 800495c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004960:	6013      	str	r3, [r2, #0]
 8004962:	e7df      	b.n	8004924 <SPI_WaitFifoStateUntilTimeout+0xa8>
    }
  }

  return HAL_OK;
 8004964:	2000      	movs	r0, #0
}
 8004966:	b002      	add	sp, #8
 8004968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800496c:	20000000 	.word	0x20000000

08004970 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004970:	b570      	push	{r4, r5, r6, lr}
 8004972:	b082      	sub	sp, #8
 8004974:	4604      	mov	r4, r0
 8004976:	460d      	mov	r5, r1
 8004978:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800497a:	9200      	str	r2, [sp, #0]
 800497c:	460b      	mov	r3, r1
 800497e:	2200      	movs	r2, #0
 8004980:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004984:	f7ff ff7a 	bl	800487c <SPI_WaitFifoStateUntilTimeout>
 8004988:	b9b0      	cbnz	r0, 80049b8 <SPI_EndRxTxTransaction+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800498a:	9600      	str	r6, [sp, #0]
 800498c:	462b      	mov	r3, r5
 800498e:	2200      	movs	r2, #0
 8004990:	2180      	movs	r1, #128	; 0x80
 8004992:	4620      	mov	r0, r4
 8004994:	f7ff ff0a 	bl	80047ac <SPI_WaitFlagStateUntilTimeout>
 8004998:	b9a8      	cbnz	r0, 80049c6 <SPI_EndRxTxTransaction+0x56>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800499a:	9600      	str	r6, [sp, #0]
 800499c:	462b      	mov	r3, r5
 800499e:	2200      	movs	r2, #0
 80049a0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80049a4:	4620      	mov	r0, r4
 80049a6:	f7ff ff69 	bl	800487c <SPI_WaitFifoStateUntilTimeout>
 80049aa:	b150      	cbz	r0, 80049c2 <SPI_EndRxTxTransaction+0x52>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049ac:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80049ae:	f043 0320 	orr.w	r3, r3, #32
 80049b2:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 80049b4:	2003      	movs	r0, #3
 80049b6:	e004      	b.n	80049c2 <SPI_EndRxTxTransaction+0x52>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049b8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80049ba:	f043 0320 	orr.w	r3, r3, #32
 80049be:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 80049c0:	2003      	movs	r0, #3
  }

  return HAL_OK;
}
 80049c2:	b002      	add	sp, #8
 80049c4:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049c6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80049c8:	f043 0320 	orr.w	r3, r3, #32
 80049cc:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 80049ce:	2003      	movs	r0, #3
 80049d0:	e7f7      	b.n	80049c2 <SPI_EndRxTxTransaction+0x52>

080049d2 <SPI_EndRxTransaction>:
{
 80049d2:	b570      	push	{r4, r5, r6, lr}
 80049d4:	b082      	sub	sp, #8
 80049d6:	4604      	mov	r4, r0
 80049d8:	460d      	mov	r5, r1
 80049da:	4616      	mov	r6, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049dc:	6843      	ldr	r3, [r0, #4]
 80049de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049e2:	d00d      	beq.n	8004a00 <SPI_EndRxTransaction+0x2e>
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049e4:	9600      	str	r6, [sp, #0]
 80049e6:	462b      	mov	r3, r5
 80049e8:	2200      	movs	r2, #0
 80049ea:	2180      	movs	r1, #128	; 0x80
 80049ec:	4620      	mov	r0, r4
 80049ee:	f7ff fedd 	bl	80047ac <SPI_WaitFlagStateUntilTimeout>
 80049f2:	b990      	cbnz	r0, 8004a1a <SPI_EndRxTransaction+0x48>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049f4:	6863      	ldr	r3, [r4, #4]
 80049f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049fa:	d014      	beq.n	8004a26 <SPI_EndRxTransaction+0x54>
}
 80049fc:	b002      	add	sp, #8
 80049fe:	bd70      	pop	{r4, r5, r6, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a00:	6883      	ldr	r3, [r0, #8]
 8004a02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a06:	d002      	beq.n	8004a0e <SPI_EndRxTransaction+0x3c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a0c:	d1ea      	bne.n	80049e4 <SPI_EndRxTransaction+0x12>
    __HAL_SPI_DISABLE(hspi);
 8004a0e:	6822      	ldr	r2, [r4, #0]
 8004a10:	6813      	ldr	r3, [r2, #0]
 8004a12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a16:	6013      	str	r3, [r2, #0]
 8004a18:	e7e4      	b.n	80049e4 <SPI_EndRxTransaction+0x12>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a1a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004a1c:	f043 0320 	orr.w	r3, r3, #32
 8004a20:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8004a22:	2003      	movs	r0, #3
 8004a24:	e7ea      	b.n	80049fc <SPI_EndRxTransaction+0x2a>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a26:	68a3      	ldr	r3, [r4, #8]
 8004a28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a2c:	d002      	beq.n	8004a34 <SPI_EndRxTransaction+0x62>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a32:	d1e3      	bne.n	80049fc <SPI_EndRxTransaction+0x2a>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a34:	9600      	str	r6, [sp, #0]
 8004a36:	462b      	mov	r3, r5
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004a3e:	4620      	mov	r0, r4
 8004a40:	f7ff ff1c 	bl	800487c <SPI_WaitFifoStateUntilTimeout>
 8004a44:	2800      	cmp	r0, #0
 8004a46:	d0d9      	beq.n	80049fc <SPI_EndRxTransaction+0x2a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a48:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004a4a:	f043 0320 	orr.w	r3, r3, #32
 8004a4e:	6623      	str	r3, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 8004a50:	2003      	movs	r0, #3
 8004a52:	e7d3      	b.n	80049fc <SPI_EndRxTransaction+0x2a>

08004a54 <HAL_SPI_Init>:
  if (hspi == NULL)
 8004a54:	2800      	cmp	r0, #0
 8004a56:	f000 8170 	beq.w	8004d3a <HAL_SPI_Init+0x2e6>
{
 8004a5a:	b510      	push	{r4, lr}
 8004a5c:	4604      	mov	r4, r0
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8004a5e:	6803      	ldr	r3, [r0, #0]
 8004a60:	4a71      	ldr	r2, [pc, #452]	; (8004c28 <HAL_SPI_Init+0x1d4>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d010      	beq.n	8004a88 <HAL_SPI_Init+0x34>
 8004a66:	f5a2 4278 	sub.w	r2, r2, #63488	; 0xf800
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d00c      	beq.n	8004a88 <HAL_SPI_Init+0x34>
 8004a6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d008      	beq.n	8004a88 <HAL_SPI_Init+0x34>
 8004a76:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d004      	beq.n	8004a88 <HAL_SPI_Init+0x34>
 8004a7e:	f240 1145 	movw	r1, #325	; 0x145
 8004a82:	486a      	ldr	r0, [pc, #424]	; (8004c2c <HAL_SPI_Init+0x1d8>)
 8004a84:	f7fc f90f 	bl	8000ca6 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8004a88:	6863      	ldr	r3, [r4, #4]
 8004a8a:	b113      	cbz	r3, 8004a92 <HAL_SPI_Init+0x3e>
 8004a8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a90:	d16a      	bne.n	8004b68 <HAL_SPI_Init+0x114>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8004a92:	68a3      	ldr	r3, [r4, #8]
 8004a94:	b12b      	cbz	r3, 8004aa2 <HAL_SPI_Init+0x4e>
 8004a96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a9a:	d002      	beq.n	8004aa2 <HAL_SPI_Init+0x4e>
 8004a9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004aa0:	d168      	bne.n	8004b74 <HAL_SPI_Init+0x120>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8004aa2:	68e3      	ldr	r3, [r4, #12]
 8004aa4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004aa8:	d023      	beq.n	8004af2 <HAL_SPI_Init+0x9e>
 8004aaa:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8004aae:	d020      	beq.n	8004af2 <HAL_SPI_Init+0x9e>
 8004ab0:	f5b3 6f50 	cmp.w	r3, #3328	; 0xd00
 8004ab4:	d01d      	beq.n	8004af2 <HAL_SPI_Init+0x9e>
 8004ab6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004aba:	d01a      	beq.n	8004af2 <HAL_SPI_Init+0x9e>
 8004abc:	f5b3 6f30 	cmp.w	r3, #2816	; 0xb00
 8004ac0:	d017      	beq.n	8004af2 <HAL_SPI_Init+0x9e>
 8004ac2:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8004ac6:	d014      	beq.n	8004af2 <HAL_SPI_Init+0x9e>
 8004ac8:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8004acc:	d011      	beq.n	8004af2 <HAL_SPI_Init+0x9e>
 8004ace:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ad2:	d00e      	beq.n	8004af2 <HAL_SPI_Init+0x9e>
 8004ad4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ad8:	d00b      	beq.n	8004af2 <HAL_SPI_Init+0x9e>
 8004ada:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004ade:	d008      	beq.n	8004af2 <HAL_SPI_Init+0x9e>
 8004ae0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004ae4:	d005      	beq.n	8004af2 <HAL_SPI_Init+0x9e>
 8004ae6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004aea:	d002      	beq.n	8004af2 <HAL_SPI_Init+0x9e>
 8004aec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004af0:	d146      	bne.n	8004b80 <HAL_SPI_Init+0x12c>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8004af2:	69a3      	ldr	r3, [r4, #24]
 8004af4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004af8:	d003      	beq.n	8004b02 <HAL_SPI_Init+0xae>
 8004afa:	b113      	cbz	r3, 8004b02 <HAL_SPI_Init+0xae>
 8004afc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004b00:	d144      	bne.n	8004b8c <HAL_SPI_Init+0x138>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 8004b02:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004b04:	2b08      	cmp	r3, #8
 8004b06:	d001      	beq.n	8004b0c <HAL_SPI_Init+0xb8>
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d145      	bne.n	8004b98 <HAL_SPI_Init+0x144>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004b0c:	69e3      	ldr	r3, [r4, #28]
 8004b0e:	b193      	cbz	r3, 8004b36 <HAL_SPI_Init+0xe2>
 8004b10:	2b18      	cmp	r3, #24
 8004b12:	d947      	bls.n	8004ba4 <HAL_SPI_Init+0x150>
 8004b14:	2b38      	cmp	r3, #56	; 0x38
 8004b16:	d809      	bhi.n	8004b2c <HAL_SPI_Init+0xd8>
 8004b18:	2b20      	cmp	r3, #32
 8004b1a:	d307      	bcc.n	8004b2c <HAL_SPI_Init+0xd8>
 8004b1c:	3b20      	subs	r3, #32
 8004b1e:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
 8004b22:	fa22 f303 	lsr.w	r3, r2, r3
 8004b26:	f013 0f01 	tst.w	r3, #1
 8004b2a:	d104      	bne.n	8004b36 <HAL_SPI_Init+0xe2>
 8004b2c:	f240 114b 	movw	r1, #331	; 0x14b
 8004b30:	483e      	ldr	r0, [pc, #248]	; (8004c2c <HAL_SPI_Init+0x1d8>)
 8004b32:	f7fc f8b8 	bl	8000ca6 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8004b36:	6a23      	ldr	r3, [r4, #32]
 8004b38:	b10b      	cbz	r3, 8004b3e <HAL_SPI_Init+0xea>
 8004b3a:	2b80      	cmp	r3, #128	; 0x80
 8004b3c:	d13b      	bne.n	8004bb6 <HAL_SPI_Init+0x162>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8004b3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b40:	b10b      	cbz	r3, 8004b46 <HAL_SPI_Init+0xf2>
 8004b42:	2b10      	cmp	r3, #16
 8004b44:	d13d      	bne.n	8004bc2 <HAL_SPI_Init+0x16e>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d173      	bne.n	8004c34 <HAL_SPI_Init+0x1e0>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8004b4c:	6923      	ldr	r3, [r4, #16]
 8004b4e:	b10b      	cbz	r3, 8004b54 <HAL_SPI_Init+0x100>
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	d13c      	bne.n	8004bce <HAL_SPI_Init+0x17a>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8004b54:	6963      	ldr	r3, [r4, #20]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d83f      	bhi.n	8004bda <HAL_SPI_Init+0x186>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b5a:	6863      	ldr	r3, [r4, #4]
 8004b5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b60:	d041      	beq.n	8004be6 <HAL_SPI_Init+0x192>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b62:	2300      	movs	r3, #0
 8004b64:	61e3      	str	r3, [r4, #28]
 8004b66:	e07d      	b.n	8004c64 <HAL_SPI_Init+0x210>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8004b68:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8004b6c:	482f      	ldr	r0, [pc, #188]	; (8004c2c <HAL_SPI_Init+0x1d8>)
 8004b6e:	f7fc f89a 	bl	8000ca6 <assert_failed>
 8004b72:	e78e      	b.n	8004a92 <HAL_SPI_Init+0x3e>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8004b74:	f240 1147 	movw	r1, #327	; 0x147
 8004b78:	482c      	ldr	r0, [pc, #176]	; (8004c2c <HAL_SPI_Init+0x1d8>)
 8004b7a:	f7fc f894 	bl	8000ca6 <assert_failed>
 8004b7e:	e790      	b.n	8004aa2 <HAL_SPI_Init+0x4e>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8004b80:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8004b84:	4829      	ldr	r0, [pc, #164]	; (8004c2c <HAL_SPI_Init+0x1d8>)
 8004b86:	f7fc f88e 	bl	8000ca6 <assert_failed>
 8004b8a:	e7b2      	b.n	8004af2 <HAL_SPI_Init+0x9e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8004b8c:	f240 1149 	movw	r1, #329	; 0x149
 8004b90:	4826      	ldr	r0, [pc, #152]	; (8004c2c <HAL_SPI_Init+0x1d8>)
 8004b92:	f7fc f888 	bl	8000ca6 <assert_failed>
 8004b96:	e7b4      	b.n	8004b02 <HAL_SPI_Init+0xae>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 8004b98:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8004b9c:	4823      	ldr	r0, [pc, #140]	; (8004c2c <HAL_SPI_Init+0x1d8>)
 8004b9e:	f7fc f882 	bl	8000ca6 <assert_failed>
 8004ba2:	e7b3      	b.n	8004b0c <HAL_SPI_Init+0xb8>
 8004ba4:	2b08      	cmp	r3, #8
 8004ba6:	d3c1      	bcc.n	8004b2c <HAL_SPI_Init+0xd8>
 8004ba8:	4a21      	ldr	r2, [pc, #132]	; (8004c30 <HAL_SPI_Init+0x1dc>)
 8004baa:	fa22 f303 	lsr.w	r3, r2, r3
 8004bae:	f013 0f01 	tst.w	r3, #1
 8004bb2:	d0bb      	beq.n	8004b2c <HAL_SPI_Init+0xd8>
 8004bb4:	e7bf      	b.n	8004b36 <HAL_SPI_Init+0xe2>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8004bb6:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8004bba:	481c      	ldr	r0, [pc, #112]	; (8004c2c <HAL_SPI_Init+0x1d8>)
 8004bbc:	f7fc f873 	bl	8000ca6 <assert_failed>
 8004bc0:	e7bd      	b.n	8004b3e <HAL_SPI_Init+0xea>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8004bc2:	f240 114d 	movw	r1, #333	; 0x14d
 8004bc6:	4819      	ldr	r0, [pc, #100]	; (8004c2c <HAL_SPI_Init+0x1d8>)
 8004bc8:	f7fc f86d 	bl	8000ca6 <assert_failed>
 8004bcc:	e7bb      	b.n	8004b46 <HAL_SPI_Init+0xf2>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8004bce:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8004bd2:	4816      	ldr	r0, [pc, #88]	; (8004c2c <HAL_SPI_Init+0x1d8>)
 8004bd4:	f7fc f867 	bl	8000ca6 <assert_failed>
 8004bd8:	e7bc      	b.n	8004b54 <HAL_SPI_Init+0x100>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8004bda:	f240 1151 	movw	r1, #337	; 0x151
 8004bde:	4813      	ldr	r0, [pc, #76]	; (8004c2c <HAL_SPI_Init+0x1d8>)
 8004be0:	f7fc f861 	bl	8000ca6 <assert_failed>
 8004be4:	e7b9      	b.n	8004b5a <HAL_SPI_Init+0x106>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004be6:	69e3      	ldr	r3, [r4, #28]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d03b      	beq.n	8004c64 <HAL_SPI_Init+0x210>
 8004bec:	2b18      	cmp	r3, #24
 8004bee:	d911      	bls.n	8004c14 <HAL_SPI_Init+0x1c0>
 8004bf0:	2b38      	cmp	r3, #56	; 0x38
 8004bf2:	d809      	bhi.n	8004c08 <HAL_SPI_Init+0x1b4>
 8004bf4:	2b20      	cmp	r3, #32
 8004bf6:	d307      	bcc.n	8004c08 <HAL_SPI_Init+0x1b4>
 8004bf8:	3b20      	subs	r3, #32
 8004bfa:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
 8004bfe:	fa22 f303 	lsr.w	r3, r2, r3
 8004c02:	f013 0f01 	tst.w	r3, #1
 8004c06:	d12d      	bne.n	8004c64 <HAL_SPI_Init+0x210>
 8004c08:	f240 1155 	movw	r1, #341	; 0x155
 8004c0c:	4807      	ldr	r0, [pc, #28]	; (8004c2c <HAL_SPI_Init+0x1d8>)
 8004c0e:	f7fc f84a 	bl	8000ca6 <assert_failed>
 8004c12:	e027      	b.n	8004c64 <HAL_SPI_Init+0x210>
 8004c14:	2b08      	cmp	r3, #8
 8004c16:	d3f7      	bcc.n	8004c08 <HAL_SPI_Init+0x1b4>
 8004c18:	4a05      	ldr	r2, [pc, #20]	; (8004c30 <HAL_SPI_Init+0x1dc>)
 8004c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c1e:	f013 0f01 	tst.w	r3, #1
 8004c22:	d0f1      	beq.n	8004c08 <HAL_SPI_Init+0x1b4>
 8004c24:	e01e      	b.n	8004c64 <HAL_SPI_Init+0x210>
 8004c26:	bf00      	nop
 8004c28:	40013000 	.word	0x40013000
 8004c2c:	08012fb0 	.word	0x08012fb0
 8004c30:	01010100 	.word	0x01010100
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004c34:	69e3      	ldr	r3, [r4, #28]
 8004c36:	b193      	cbz	r3, 8004c5e <HAL_SPI_Init+0x20a>
 8004c38:	2b18      	cmp	r3, #24
 8004c3a:	d96c      	bls.n	8004d16 <HAL_SPI_Init+0x2c2>
 8004c3c:	2b38      	cmp	r3, #56	; 0x38
 8004c3e:	d809      	bhi.n	8004c54 <HAL_SPI_Init+0x200>
 8004c40:	2b20      	cmp	r3, #32
 8004c42:	d307      	bcc.n	8004c54 <HAL_SPI_Init+0x200>
 8004c44:	3b20      	subs	r3, #32
 8004c46:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
 8004c4a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c4e:	f013 0f01 	tst.w	r3, #1
 8004c52:	d104      	bne.n	8004c5e <HAL_SPI_Init+0x20a>
 8004c54:	f240 115f 	movw	r1, #351	; 0x15f
 8004c58:	4839      	ldr	r0, [pc, #228]	; (8004d40 <HAL_SPI_Init+0x2ec>)
 8004c5a:	f7fc f824 	bl	8000ca6 <assert_failed>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c62:	6163      	str	r3, [r4, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c64:	2300      	movs	r3, #0
 8004c66:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c68:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d05b      	beq.n	8004d28 <HAL_SPI_Init+0x2d4>
  hspi->State = HAL_SPI_STATE_BUSY;
 8004c70:	2302      	movs	r3, #2
 8004c72:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8004c76:	6822      	ldr	r2, [r4, #0]
 8004c78:	6813      	ldr	r3, [r2, #0]
 8004c7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c7e:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c80:	68e3      	ldr	r3, [r4, #12]
 8004c82:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c86:	d955      	bls.n	8004d34 <HAL_SPI_Init+0x2e0>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004c88:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004c8a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004c8e:	d004      	beq.n	8004c9a <HAL_SPI_Init+0x246>
 8004c90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c94:	d001      	beq.n	8004c9a <HAL_SPI_Init+0x246>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c96:	2300      	movs	r3, #0
 8004c98:	62a3      	str	r3, [r4, #40]	; 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c9a:	6863      	ldr	r3, [r4, #4]
 8004c9c:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8004ca0:	68a1      	ldr	r1, [r4, #8]
 8004ca2:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 8004ca6:	430b      	orrs	r3, r1
 8004ca8:	6921      	ldr	r1, [r4, #16]
 8004caa:	f001 0102 	and.w	r1, r1, #2
 8004cae:	430b      	orrs	r3, r1
 8004cb0:	6961      	ldr	r1, [r4, #20]
 8004cb2:	f001 0101 	and.w	r1, r1, #1
 8004cb6:	430b      	orrs	r3, r1
 8004cb8:	69a1      	ldr	r1, [r4, #24]
 8004cba:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8004cbe:	430b      	orrs	r3, r1
 8004cc0:	69e1      	ldr	r1, [r4, #28]
 8004cc2:	f001 0138 	and.w	r1, r1, #56	; 0x38
 8004cc6:	430b      	orrs	r3, r1
 8004cc8:	6a21      	ldr	r1, [r4, #32]
 8004cca:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8004cce:	430b      	orrs	r3, r1
 8004cd0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004cd2:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8004cd6:	6820      	ldr	r0, [r4, #0]
 8004cd8:	430b      	orrs	r3, r1
 8004cda:	6003      	str	r3, [r0, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004cdc:	8b63      	ldrh	r3, [r4, #26]
 8004cde:	f003 0304 	and.w	r3, r3, #4
 8004ce2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004ce4:	f001 0110 	and.w	r1, r1, #16
 8004ce8:	430b      	orrs	r3, r1
 8004cea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004cec:	f001 0108 	and.w	r1, r1, #8
 8004cf0:	430b      	orrs	r3, r1
 8004cf2:	68e1      	ldr	r1, [r4, #12]
 8004cf4:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 8004cf8:	430b      	orrs	r3, r1
 8004cfa:	6821      	ldr	r1, [r4, #0]
 8004cfc:	431a      	orrs	r2, r3
 8004cfe:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d00:	6822      	ldr	r2, [r4, #0]
 8004d02:	69d3      	ldr	r3, [r2, #28]
 8004d04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d08:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d0a:	2000      	movs	r0, #0
 8004d0c:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 8004d14:	bd10      	pop	{r4, pc}
 8004d16:	2b08      	cmp	r3, #8
 8004d18:	d39c      	bcc.n	8004c54 <HAL_SPI_Init+0x200>
 8004d1a:	4a0a      	ldr	r2, [pc, #40]	; (8004d44 <HAL_SPI_Init+0x2f0>)
 8004d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8004d20:	f013 0f01 	tst.w	r3, #1
 8004d24:	d096      	beq.n	8004c54 <HAL_SPI_Init+0x200>
 8004d26:	e79a      	b.n	8004c5e <HAL_SPI_Init+0x20a>
    hspi->Lock = HAL_UNLOCKED;
 8004d28:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8004d2c:	4620      	mov	r0, r4
 8004d2e:	f7fb ffe1 	bl	8000cf4 <HAL_SPI_MspInit>
 8004d32:	e79d      	b.n	8004c70 <HAL_SPI_Init+0x21c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004d34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004d38:	e7a7      	b.n	8004c8a <HAL_SPI_Init+0x236>
    return HAL_ERROR;
 8004d3a:	2001      	movs	r0, #1
}
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	08012fb0 	.word	0x08012fb0
 8004d44:	01010100 	.word	0x01010100

08004d48 <HAL_SPI_Transmit_DMA>:
{
 8004d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d4a:	4604      	mov	r4, r0
 8004d4c:	460e      	mov	r6, r1
 8004d4e:	4617      	mov	r7, r2
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 8004d50:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d065      	beq.n	8004e22 <HAL_SPI_Transmit_DMA+0xda>
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8004d56:	68a3      	ldr	r3, [r4, #8]
 8004d58:	b113      	cbz	r3, 8004d60 <HAL_SPI_Transmit_DMA+0x18>
 8004d5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d5e:	d166      	bne.n	8004e2e <HAL_SPI_Transmit_DMA+0xe6>
  __HAL_LOCK(hspi);
 8004d60:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	f000 809a 	beq.w	8004e9e <HAL_SPI_Transmit_DMA+0x156>
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  if (hspi->State != HAL_SPI_STATE_READY)
 8004d70:	f894 505d 	ldrb.w	r5, [r4, #93]	; 0x5d
 8004d74:	b2ed      	uxtb	r5, r5
 8004d76:	429d      	cmp	r5, r3
 8004d78:	f040 808b 	bne.w	8004e92 <HAL_SPI_Transmit_DMA+0x14a>
  if ((pData == NULL) || (Size == 0U))
 8004d7c:	2e00      	cmp	r6, #0
 8004d7e:	f000 8089 	beq.w	8004e94 <HAL_SPI_Transmit_DMA+0x14c>
 8004d82:	2f00      	cmp	r7, #0
 8004d84:	f000 8086 	beq.w	8004e94 <HAL_SPI_Transmit_DMA+0x14c>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d88:	2303      	movs	r3, #3
 8004d8a:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004d92:	63a6      	str	r6, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004d94:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004d96:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d98:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004d9a:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004d9c:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 8004d9e:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004da2:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004da6:	68a3      	ldr	r3, [r4, #8]
 8004da8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004dac:	d045      	beq.n	8004e3a <HAL_SPI_Transmit_DMA+0xf2>
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004dae:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004db0:	4a3c      	ldr	r2, [pc, #240]	; (8004ea4 <HAL_SPI_Transmit_DMA+0x15c>)
 8004db2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004db4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004db6:	4a3c      	ldr	r2, [pc, #240]	; (8004ea8 <HAL_SPI_Transmit_DMA+0x160>)
 8004db8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004dba:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004dbc:	4a3b      	ldr	r2, [pc, #236]	; (8004eac <HAL_SPI_Transmit_DMA+0x164>)
 8004dbe:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback = NULL;
 8004dc0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	639a      	str	r2, [r3, #56]	; 0x38
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004dc6:	6822      	ldr	r2, [r4, #0]
 8004dc8:	6853      	ldr	r3, [r2, #4]
 8004dca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004dce:	6053      	str	r3, [r2, #4]
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8004dd0:	68e3      	ldr	r3, [r4, #12]
 8004dd2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004dd6:	d804      	bhi.n	8004de2 <HAL_SPI_Transmit_DMA+0x9a>
 8004dd8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004de0:	d036      	beq.n	8004e50 <HAL_SPI_Transmit_DMA+0x108>
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004de2:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 8004de4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	320c      	adds	r2, #12
 8004dea:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004dec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004dee:	f7fc fbcf 	bl	8001590 <HAL_DMA_Start_IT>
 8004df2:	4601      	mov	r1, r0
 8004df4:	2800      	cmp	r0, #0
 8004df6:	d144      	bne.n	8004e82 <HAL_SPI_Transmit_DMA+0x13a>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004df8:	6823      	ldr	r3, [r4, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004e00:	d103      	bne.n	8004e0a <HAL_SPI_Transmit_DMA+0xc2>
    __HAL_SPI_ENABLE(hspi);
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e08:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004e0a:	6822      	ldr	r2, [r4, #0]
 8004e0c:	6853      	ldr	r3, [r2, #4]
 8004e0e:	f043 0320 	orr.w	r3, r3, #32
 8004e12:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004e14:	6822      	ldr	r2, [r4, #0]
 8004e16:	6853      	ldr	r3, [r2, #4]
 8004e18:	f043 0302 	orr.w	r3, r3, #2
 8004e1c:	6053      	str	r3, [r2, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004e1e:	460d      	mov	r5, r1
 8004e20:	e038      	b.n	8004e94 <HAL_SPI_Transmit_DMA+0x14c>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 8004e22:	f240 7145 	movw	r1, #1861	; 0x745
 8004e26:	4822      	ldr	r0, [pc, #136]	; (8004eb0 <HAL_SPI_Transmit_DMA+0x168>)
 8004e28:	f7fb ff3d 	bl	8000ca6 <assert_failed>
 8004e2c:	e793      	b.n	8004d56 <HAL_SPI_Transmit_DMA+0xe>
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8004e2e:	f44f 61e9 	mov.w	r1, #1864	; 0x748
 8004e32:	481f      	ldr	r0, [pc, #124]	; (8004eb0 <HAL_SPI_Transmit_DMA+0x168>)
 8004e34:	f7fb ff37 	bl	8000ca6 <assert_failed>
 8004e38:	e792      	b.n	8004d60 <HAL_SPI_Transmit_DMA+0x18>
    __HAL_SPI_DISABLE(hspi);
 8004e3a:	6822      	ldr	r2, [r4, #0]
 8004e3c:	6813      	ldr	r3, [r2, #0]
 8004e3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e42:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8004e44:	6822      	ldr	r2, [r4, #0]
 8004e46:	6813      	ldr	r3, [r2, #0]
 8004e48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e4c:	6013      	str	r3, [r2, #0]
 8004e4e:	e7ae      	b.n	8004dae <HAL_SPI_Transmit_DMA+0x66>
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8004e50:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004e52:	f013 0f01 	tst.w	r3, #1
 8004e56:	d109      	bne.n	8004e6c <HAL_SPI_Transmit_DMA+0x124>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004e58:	6822      	ldr	r2, [r4, #0]
 8004e5a:	6853      	ldr	r3, [r2, #4]
 8004e5c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e60:	6053      	str	r3, [r2, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8004e62:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004e64:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004e68:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8004e6a:	e7ba      	b.n	8004de2 <HAL_SPI_Transmit_DMA+0x9a>
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004e6c:	6822      	ldr	r2, [r4, #0]
 8004e6e:	6853      	ldr	r3, [r2, #4]
 8004e70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e74:	6053      	str	r3, [r2, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004e76:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004e78:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8004e7c:	3301      	adds	r3, #1
 8004e7e:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8004e80:	e7af      	b.n	8004de2 <HAL_SPI_Transmit_DMA+0x9a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004e82:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004e84:	f043 0310 	orr.w	r3, r3, #16
 8004e88:	6623      	str	r3, [r4, #96]	; 0x60
    hspi->State = HAL_SPI_STATE_READY;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    goto error;
 8004e90:	e000      	b.n	8004e94 <HAL_SPI_Transmit_DMA+0x14c>
    errorcode = HAL_BUSY;
 8004e92:	2502      	movs	r5, #2
  __HAL_UNLOCK(hspi);
 8004e94:	2300      	movs	r3, #0
 8004e96:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8004e9a:	4628      	mov	r0, r5
 8004e9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hspi);
 8004e9e:	2502      	movs	r5, #2
 8004ea0:	e7fb      	b.n	8004e9a <HAL_SPI_Transmit_DMA+0x152>
 8004ea2:	bf00      	nop
 8004ea4:	0800510d 	.word	0x0800510d
 8004ea8:	08005153 	.word	0x08005153
 8004eac:	08005131 	.word	0x08005131
 8004eb0:	08012fb0 	.word	0x08012fb0

08004eb4 <HAL_SPI_TransmitReceive_DMA>:
{
 8004eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eb6:	4604      	mov	r4, r0
 8004eb8:	460e      	mov	r6, r1
 8004eba:	4617      	mov	r7, r2
 8004ebc:	461d      	mov	r5, r3
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 8004ebe:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d06d      	beq.n	8004fa0 <HAL_SPI_TransmitReceive_DMA+0xec>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 8004ec4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d070      	beq.n	8004fac <HAL_SPI_TransmitReceive_DMA+0xf8>
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8004eca:	68a3      	ldr	r3, [r4, #8]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d173      	bne.n	8004fb8 <HAL_SPI_TransmitReceive_DMA+0x104>
  __HAL_LOCK(hspi);
 8004ed0:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	f000 8109 	beq.w	80050ec <HAL_SPI_TransmitReceive_DMA+0x238>
 8004eda:	2301      	movs	r3, #1
 8004edc:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tmp_state           = hspi->State;
 8004ee0:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8004ee4:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 8004ee6:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d00a      	beq.n	8004f02 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8004eec:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8004ef0:	f040 80ed 	bne.w	80050ce <HAL_SPI_TransmitReceive_DMA+0x21a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004ef4:	68a2      	ldr	r2, [r4, #8]
 8004ef6:	2a00      	cmp	r2, #0
 8004ef8:	f040 80ee 	bne.w	80050d8 <HAL_SPI_TransmitReceive_DMA+0x224>
 8004efc:	2b04      	cmp	r3, #4
 8004efe:	f040 80ed 	bne.w	80050dc <HAL_SPI_TransmitReceive_DMA+0x228>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004f02:	2e00      	cmp	r6, #0
 8004f04:	f000 80ec 	beq.w	80050e0 <HAL_SPI_TransmitReceive_DMA+0x22c>
 8004f08:	2f00      	cmp	r7, #0
 8004f0a:	f000 80eb 	beq.w	80050e4 <HAL_SPI_TransmitReceive_DMA+0x230>
 8004f0e:	2d00      	cmp	r5, #0
 8004f10:	f000 80ea 	beq.w	80050e8 <HAL_SPI_TransmitReceive_DMA+0x234>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004f14:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	2b04      	cmp	r3, #4
 8004f1c:	d002      	beq.n	8004f24 <HAL_SPI_TransmitReceive_DMA+0x70>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004f1e:	2305      	movs	r3, #5
 8004f20:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f24:	2300      	movs	r3, #0
 8004f26:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004f28:	63a6      	str	r6, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004f2a:	87a5      	strh	r5, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004f2c:	87e5      	strh	r5, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f2e:	6427      	str	r7, [r4, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004f30:	f8a4 5044 	strh.w	r5, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004f34:	f8a4 5046 	strh.w	r5, [r4, #70]	; 0x46
  hspi->RxISR       = NULL;
 8004f38:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004f3a:	6523      	str	r3, [r4, #80]	; 0x50
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8004f3c:	6822      	ldr	r2, [r4, #0]
 8004f3e:	6853      	ldr	r3, [r2, #4]
 8004f40:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8004f44:	6053      	str	r3, [r2, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f46:	68e3      	ldr	r3, [r4, #12]
 8004f48:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f4c:	d93a      	bls.n	8004fc4 <HAL_SPI_TransmitReceive_DMA+0x110>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f4e:	6822      	ldr	r2, [r4, #0]
 8004f50:	6853      	ldr	r3, [r2, #4]
 8004f52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f56:	6053      	str	r3, [r2, #4]
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004f58:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	2b04      	cmp	r3, #4
 8004f60:	d07b      	beq.n	800505a <HAL_SPI_TransmitReceive_DMA+0x1a6>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8004f62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f64:	4a62      	ldr	r2, [pc, #392]	; (80050f0 <HAL_SPI_TransmitReceive_DMA+0x23c>)
 8004f66:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8004f68:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f6a:	4a62      	ldr	r2, [pc, #392]	; (80050f4 <HAL_SPI_TransmitReceive_DMA+0x240>)
 8004f6c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004f6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f70:	4a61      	ldr	r2, [pc, #388]	; (80050f8 <HAL_SPI_TransmitReceive_DMA+0x244>)
 8004f72:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmarx->XferAbortCallback = NULL;
 8004f74:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f76:	2200      	movs	r2, #0
 8004f78:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004f7a:	6821      	ldr	r1, [r4, #0]
                                 hspi->RxXferCount))
 8004f7c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004f84:	310c      	adds	r1, #12
 8004f86:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f88:	f7fc fb02 	bl	8001590 <HAL_DMA_Start_IT>
 8004f8c:	2800      	cmp	r0, #0
 8004f8e:	d06b      	beq.n	8005068 <HAL_SPI_TransmitReceive_DMA+0x1b4>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004f90:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004f92:	f043 0310 	orr.w	r3, r3, #16
 8004f96:	6623      	str	r3, [r4, #96]	; 0x60
    hspi->State = HAL_SPI_STATE_READY;
 8004f98:	2001      	movs	r0, #1
 8004f9a:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
    goto error;
 8004f9e:	e097      	b.n	80050d0 <HAL_SPI_TransmitReceive_DMA+0x21c>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 8004fa0:	f640 0156 	movw	r1, #2134	; 0x856
 8004fa4:	4855      	ldr	r0, [pc, #340]	; (80050fc <HAL_SPI_TransmitReceive_DMA+0x248>)
 8004fa6:	f7fb fe7e 	bl	8000ca6 <assert_failed>
 8004faa:	e78b      	b.n	8004ec4 <HAL_SPI_TransmitReceive_DMA+0x10>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 8004fac:	f640 0157 	movw	r1, #2135	; 0x857
 8004fb0:	4852      	ldr	r0, [pc, #328]	; (80050fc <HAL_SPI_TransmitReceive_DMA+0x248>)
 8004fb2:	f7fb fe78 	bl	8000ca6 <assert_failed>
 8004fb6:	e788      	b.n	8004eca <HAL_SPI_TransmitReceive_DMA+0x16>
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8004fb8:	f640 015a 	movw	r1, #2138	; 0x85a
 8004fbc:	484f      	ldr	r0, [pc, #316]	; (80050fc <HAL_SPI_TransmitReceive_DMA+0x248>)
 8004fbe:	f7fb fe72 	bl	8000ca6 <assert_failed>
 8004fc2:	e785      	b.n	8004ed0 <HAL_SPI_TransmitReceive_DMA+0x1c>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004fc4:	6822      	ldr	r2, [r4, #0]
 8004fc6:	6853      	ldr	r3, [r2, #4]
 8004fc8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004fcc:	6053      	str	r3, [r2, #4]
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004fce:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004fd0:	699b      	ldr	r3, [r3, #24]
 8004fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fd6:	d01a      	beq.n	800500e <HAL_SPI_TransmitReceive_DMA+0x15a>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004fd8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004fda:	699b      	ldr	r3, [r3, #24]
 8004fdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fe0:	d1ba      	bne.n	8004f58 <HAL_SPI_TransmitReceive_DMA+0xa4>
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004fe2:	6822      	ldr	r2, [r4, #0]
 8004fe4:	6853      	ldr	r3, [r2, #4]
 8004fe6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004fea:	6053      	str	r3, [r2, #4]
      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8004fec:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8004ff0:	f013 0f01 	tst.w	r3, #1
 8004ff4:	d124      	bne.n	8005040 <HAL_SPI_TransmitReceive_DMA+0x18c>
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004ff6:	6822      	ldr	r2, [r4, #0]
 8004ff8:	6853      	ldr	r3, [r2, #4]
 8004ffa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ffe:	6053      	str	r3, [r2, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8005000:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8005004:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8005008:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 800500c:	e7a4      	b.n	8004f58 <HAL_SPI_TransmitReceive_DMA+0xa4>
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800500e:	8fa3      	ldrh	r3, [r4, #60]	; 0x3c
 8005010:	f013 0f01 	tst.w	r3, #1
 8005014:	d109      	bne.n	800502a <HAL_SPI_TransmitReceive_DMA+0x176>
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005016:	6822      	ldr	r2, [r4, #0]
 8005018:	6853      	ldr	r3, [r2, #4]
 800501a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800501e:	6053      	str	r3, [r2, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8005020:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005022:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8005026:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005028:	e7d6      	b.n	8004fd8 <HAL_SPI_TransmitReceive_DMA+0x124>
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800502a:	6822      	ldr	r2, [r4, #0]
 800502c:	6853      	ldr	r3, [r2, #4]
 800502e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005032:	6053      	str	r3, [r2, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005034:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005036:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800503a:	3301      	adds	r3, #1
 800503c:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800503e:	e7cb      	b.n	8004fd8 <HAL_SPI_TransmitReceive_DMA+0x124>
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005040:	6822      	ldr	r2, [r4, #0]
 8005042:	6853      	ldr	r3, [r2, #4]
 8005044:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005048:	6053      	str	r3, [r2, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800504a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800504e:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8005052:	3301      	adds	r3, #1
 8005054:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8005058:	e77e      	b.n	8004f58 <HAL_SPI_TransmitReceive_DMA+0xa4>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800505a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800505c:	4a28      	ldr	r2, [pc, #160]	; (8005100 <HAL_SPI_TransmitReceive_DMA+0x24c>)
 800505e:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005060:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005062:	4a28      	ldr	r2, [pc, #160]	; (8005104 <HAL_SPI_TransmitReceive_DMA+0x250>)
 8005064:	62da      	str	r2, [r3, #44]	; 0x2c
 8005066:	e782      	b.n	8004f6e <HAL_SPI_TransmitReceive_DMA+0xba>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005068:	6822      	ldr	r2, [r4, #0]
 800506a:	6853      	ldr	r3, [r2, #4]
 800506c:	f043 0301 	orr.w	r3, r3, #1
 8005070:	6053      	str	r3, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005072:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005074:	2300      	movs	r3, #0
 8005076:	6313      	str	r3, [r2, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005078:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800507a:	62d3      	str	r3, [r2, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800507c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800507e:	6353      	str	r3, [r2, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005080:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005082:	6393      	str	r3, [r2, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005084:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 8005086:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005088:	b29b      	uxth	r3, r3
 800508a:	320c      	adds	r2, #12
 800508c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800508e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005090:	f7fc fa7e 	bl	8001590 <HAL_DMA_Start_IT>
 8005094:	b998      	cbnz	r0, 80050be <HAL_SPI_TransmitReceive_DMA+0x20a>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005096:	6823      	ldr	r3, [r4, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800509e:	d103      	bne.n	80050a8 <HAL_SPI_TransmitReceive_DMA+0x1f4>
    __HAL_SPI_ENABLE(hspi);
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050a6:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80050a8:	6822      	ldr	r2, [r4, #0]
 80050aa:	6853      	ldr	r3, [r2, #4]
 80050ac:	f043 0320 	orr.w	r3, r3, #32
 80050b0:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80050b2:	6822      	ldr	r2, [r4, #0]
 80050b4:	6853      	ldr	r3, [r2, #4]
 80050b6:	f043 0302 	orr.w	r3, r3, #2
 80050ba:	6053      	str	r3, [r2, #4]
 80050bc:	e008      	b.n	80050d0 <HAL_SPI_TransmitReceive_DMA+0x21c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80050be:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80050c0:	f043 0310 	orr.w	r3, r3, #16
 80050c4:	6623      	str	r3, [r4, #96]	; 0x60
    hspi->State = HAL_SPI_STATE_READY;
 80050c6:	2001      	movs	r0, #1
 80050c8:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
    goto error;
 80050cc:	e000      	b.n	80050d0 <HAL_SPI_TransmitReceive_DMA+0x21c>
    errorcode = HAL_BUSY;
 80050ce:	2002      	movs	r0, #2
  __HAL_UNLOCK(hspi);
 80050d0:	2300      	movs	r3, #0
 80050d2:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 80050d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    errorcode = HAL_BUSY;
 80050d8:	2002      	movs	r0, #2
 80050da:	e7f9      	b.n	80050d0 <HAL_SPI_TransmitReceive_DMA+0x21c>
 80050dc:	2002      	movs	r0, #2
 80050de:	e7f7      	b.n	80050d0 <HAL_SPI_TransmitReceive_DMA+0x21c>
    errorcode = HAL_ERROR;
 80050e0:	2001      	movs	r0, #1
 80050e2:	e7f5      	b.n	80050d0 <HAL_SPI_TransmitReceive_DMA+0x21c>
 80050e4:	2001      	movs	r0, #1
 80050e6:	e7f3      	b.n	80050d0 <HAL_SPI_TransmitReceive_DMA+0x21c>
 80050e8:	2001      	movs	r0, #1
 80050ea:	e7f1      	b.n	80050d0 <HAL_SPI_TransmitReceive_DMA+0x21c>
  __HAL_LOCK(hspi);
 80050ec:	2002      	movs	r0, #2
 80050ee:	e7f2      	b.n	80050d6 <HAL_SPI_TransmitReceive_DMA+0x222>
 80050f0:	08005125 	.word	0x08005125
 80050f4:	08005233 	.word	0x08005233
 80050f8:	08005131 	.word	0x08005131
 80050fc:	08012fb0 	.word	0x08012fb0
 8005100:	08005119 	.word	0x08005119
 8005104:	080051c3 	.word	0x080051c3

08005108 <HAL_SPI_RxCpltCallback>:
}
 8005108:	4770      	bx	lr

0800510a <HAL_SPI_TxHalfCpltCallback>:
}
 800510a:	4770      	bx	lr

0800510c <SPI_DMAHalfTransmitCplt>:
{
 800510c:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 800510e:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8005110:	f7ff fffb 	bl	800510a <HAL_SPI_TxHalfCpltCallback>
}
 8005114:	bd08      	pop	{r3, pc}

08005116 <HAL_SPI_RxHalfCpltCallback>:
}
 8005116:	4770      	bx	lr

08005118 <SPI_DMAHalfReceiveCplt>:
{
 8005118:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 800511a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800511c:	f7ff fffb 	bl	8005116 <HAL_SPI_RxHalfCpltCallback>
}
 8005120:	bd08      	pop	{r3, pc}

08005122 <HAL_SPI_TxRxHalfCpltCallback>:
}
 8005122:	4770      	bx	lr

08005124 <SPI_DMAHalfTransmitReceiveCplt>:
{
 8005124:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005126:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8005128:	f7ff fffb 	bl	8005122 <HAL_SPI_TxRxHalfCpltCallback>
}
 800512c:	bd08      	pop	{r3, pc}

0800512e <HAL_SPI_ErrorCallback>:
}
 800512e:	4770      	bx	lr

08005130 <SPI_DMAError>:
{
 8005130:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005132:	6a80      	ldr	r0, [r0, #40]	; 0x28
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005134:	6802      	ldr	r2, [r0, #0]
 8005136:	6853      	ldr	r3, [r2, #4]
 8005138:	f023 0303 	bic.w	r3, r3, #3
 800513c:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800513e:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8005140:	f043 0310 	orr.w	r3, r3, #16
 8005144:	6603      	str	r3, [r0, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005146:	2301      	movs	r3, #1
 8005148:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  HAL_SPI_ErrorCallback(hspi);
 800514c:	f7ff ffef 	bl	800512e <HAL_SPI_ErrorCallback>
}
 8005150:	bd08      	pop	{r3, pc}

08005152 <SPI_DMATransmitCplt>:
{
 8005152:	b530      	push	{r4, r5, lr}
 8005154:	b083      	sub	sp, #12
 8005156:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005158:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 800515a:	f7fc f83b 	bl	80011d4 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800515e:	682b      	ldr	r3, [r5, #0]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f013 0f20 	tst.w	r3, #32
 8005166:	d123      	bne.n	80051b0 <SPI_DMATransmitCplt+0x5e>
 8005168:	4602      	mov	r2, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800516a:	6821      	ldr	r1, [r4, #0]
 800516c:	684b      	ldr	r3, [r1, #4]
 800516e:	f023 0320 	bic.w	r3, r3, #32
 8005172:	604b      	str	r3, [r1, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005174:	6821      	ldr	r1, [r4, #0]
 8005176:	684b      	ldr	r3, [r1, #4]
 8005178:	f023 0302 	bic.w	r3, r3, #2
 800517c:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800517e:	2164      	movs	r1, #100	; 0x64
 8005180:	4620      	mov	r0, r4
 8005182:	f7ff fbf5 	bl	8004970 <SPI_EndRxTxTransaction>
 8005186:	b118      	cbz	r0, 8005190 <SPI_DMATransmitCplt+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005188:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800518a:	f043 0320 	orr.w	r3, r3, #32
 800518e:	6623      	str	r3, [r4, #96]	; 0x60
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005190:	68a3      	ldr	r3, [r4, #8]
 8005192:	b933      	cbnz	r3, 80051a2 <SPI_DMATransmitCplt+0x50>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005194:	9301      	str	r3, [sp, #4]
 8005196:	6823      	ldr	r3, [r4, #0]
 8005198:	68da      	ldr	r2, [r3, #12]
 800519a:	9201      	str	r2, [sp, #4]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	9301      	str	r3, [sp, #4]
 80051a0:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 80051a2:	2300      	movs	r3, #0
 80051a4:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80051a6:	2301      	movs	r3, #1
 80051a8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80051ac:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80051ae:	b923      	cbnz	r3, 80051ba <SPI_DMATransmitCplt+0x68>
  HAL_SPI_TxCpltCallback(hspi);
 80051b0:	4620      	mov	r0, r4
 80051b2:	f009 fdb7 	bl	800ed24 <HAL_SPI_TxCpltCallback>
}
 80051b6:	b003      	add	sp, #12
 80051b8:	bd30      	pop	{r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 80051ba:	4620      	mov	r0, r4
 80051bc:	f7ff ffb7 	bl	800512e <HAL_SPI_ErrorCallback>
      return;
 80051c0:	e7f9      	b.n	80051b6 <SPI_DMATransmitCplt+0x64>

080051c2 <SPI_DMAReceiveCplt>:
{
 80051c2:	b538      	push	{r3, r4, r5, lr}
 80051c4:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80051c6:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 80051c8:	f7fc f804 	bl	80011d4 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80051cc:	682b      	ldr	r3, [r5, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f013 0f20 	tst.w	r3, #32
 80051d4:	d11f      	bne.n	8005216 <SPI_DMAReceiveCplt+0x54>
 80051d6:	4602      	mov	r2, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80051d8:	6821      	ldr	r1, [r4, #0]
 80051da:	684b      	ldr	r3, [r1, #4]
 80051dc:	f023 0320 	bic.w	r3, r3, #32
 80051e0:	604b      	str	r3, [r1, #4]
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80051e2:	68a3      	ldr	r3, [r4, #8]
 80051e4:	b91b      	cbnz	r3, 80051ee <SPI_DMAReceiveCplt+0x2c>
 80051e6:	6863      	ldr	r3, [r4, #4]
 80051e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051ec:	d017      	beq.n	800521e <SPI_DMAReceiveCplt+0x5c>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80051ee:	6821      	ldr	r1, [r4, #0]
 80051f0:	684b      	ldr	r3, [r1, #4]
 80051f2:	f023 0301 	bic.w	r3, r3, #1
 80051f6:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80051f8:	2164      	movs	r1, #100	; 0x64
 80051fa:	4620      	mov	r0, r4
 80051fc:	f7ff fbe9 	bl	80049d2 <SPI_EndRxTransaction>
 8005200:	b108      	cbz	r0, 8005206 <SPI_DMAReceiveCplt+0x44>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005202:	2320      	movs	r3, #32
 8005204:	6623      	str	r3, [r4, #96]	; 0x60
    hspi->RxXferCount = 0U;
 8005206:	2300      	movs	r3, #0
 8005208:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800520c:	2301      	movs	r3, #1
 800520e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005212:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005214:	b94b      	cbnz	r3, 800522a <SPI_DMAReceiveCplt+0x68>
  HAL_SPI_RxCpltCallback(hspi);
 8005216:	4620      	mov	r0, r4
 8005218:	f7ff ff76 	bl	8005108 <HAL_SPI_RxCpltCallback>
}
 800521c:	bd38      	pop	{r3, r4, r5, pc}
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800521e:	6821      	ldr	r1, [r4, #0]
 8005220:	684b      	ldr	r3, [r1, #4]
 8005222:	f023 0303 	bic.w	r3, r3, #3
 8005226:	604b      	str	r3, [r1, #4]
 8005228:	e7e6      	b.n	80051f8 <SPI_DMAReceiveCplt+0x36>
      HAL_SPI_ErrorCallback(hspi);
 800522a:	4620      	mov	r0, r4
 800522c:	f7ff ff7f 	bl	800512e <HAL_SPI_ErrorCallback>
      return;
 8005230:	e7f4      	b.n	800521c <SPI_DMAReceiveCplt+0x5a>

08005232 <SPI_DMATransmitReceiveCplt>:
{
 8005232:	b538      	push	{r3, r4, r5, lr}
 8005234:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005236:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8005238:	f7fb ffcc 	bl	80011d4 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800523c:	682b      	ldr	r3, [r5, #0]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f013 0f20 	tst.w	r3, #32
 8005244:	d11c      	bne.n	8005280 <SPI_DMATransmitReceiveCplt+0x4e>
 8005246:	4602      	mov	r2, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005248:	6821      	ldr	r1, [r4, #0]
 800524a:	684b      	ldr	r3, [r1, #4]
 800524c:	f023 0320 	bic.w	r3, r3, #32
 8005250:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005252:	2164      	movs	r1, #100	; 0x64
 8005254:	4620      	mov	r0, r4
 8005256:	f7ff fb8b 	bl	8004970 <SPI_EndRxTxTransaction>
 800525a:	b118      	cbz	r0, 8005264 <SPI_DMATransmitReceiveCplt+0x32>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800525c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800525e:	f043 0320 	orr.w	r3, r3, #32
 8005262:	6623      	str	r3, [r4, #96]	; 0x60
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005264:	6822      	ldr	r2, [r4, #0]
 8005266:	6853      	ldr	r3, [r2, #4]
 8005268:	f023 0303 	bic.w	r3, r3, #3
 800526c:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 800526e:	2300      	movs	r3, #0
 8005270:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8005272:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8005276:	2301      	movs	r3, #1
 8005278:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800527c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800527e:	b91b      	cbnz	r3, 8005288 <SPI_DMATransmitReceiveCplt+0x56>
  HAL_SPI_TxRxCpltCallback(hspi);
 8005280:	4620      	mov	r0, r4
 8005282:	f009 fd57 	bl	800ed34 <HAL_SPI_TxRxCpltCallback>
}
 8005286:	bd38      	pop	{r3, r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 8005288:	4620      	mov	r0, r4
 800528a:	f7ff ff50 	bl	800512e <HAL_SPI_ErrorCallback>
      return;
 800528e:	e7fa      	b.n	8005286 <SPI_DMATransmitReceiveCplt+0x54>

08005290 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005290:	4770      	bx	lr
	...

08005294 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005294:	b510      	push	{r4, lr}
 8005296:	4604      	mov	r4, r0
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005298:	6803      	ldr	r3, [r0, #0]
 800529a:	4a3c      	ldr	r2, [pc, #240]	; (800538c <HAL_TIM_Base_Start_IT+0xf8>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d02f      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x6c>
 80052a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052a4:	d02c      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x6c>
 80052a6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d028      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x6c>
 80052ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d024      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x6c>
 80052b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d020      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x6c>
 80052be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d01c      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x6c>
 80052c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d018      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x6c>
 80052ce:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d014      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x6c>
 80052d6:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80052da:	4293      	cmp	r3, r2
 80052dc:	d010      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x6c>
 80052de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d00c      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x6c>
 80052e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d008      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x6c>
 80052ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d004      	beq.n	8005300 <HAL_TIM_Base_Start_IT+0x6c>
 80052f6:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80052fa:	4825      	ldr	r0, [pc, #148]	; (8005390 <HAL_TIM_Base_Start_IT+0xfc>)
 80052fc:	f7fb fcd3 	bl	8000ca6 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005300:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005304:	b2db      	uxtb	r3, r3
 8005306:	2b01      	cmp	r3, #1
 8005308:	d13a      	bne.n	8005380 <HAL_TIM_Base_Start_IT+0xec>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800530a:	2302      	movs	r3, #2
 800530c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005310:	6822      	ldr	r2, [r4, #0]
 8005312:	68d3      	ldr	r3, [r2, #12]
 8005314:	f043 0301 	orr.w	r3, r3, #1
 8005318:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800531a:	6823      	ldr	r3, [r4, #0]
 800531c:	4a1b      	ldr	r2, [pc, #108]	; (800538c <HAL_TIM_Base_Start_IT+0xf8>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d020      	beq.n	8005364 <HAL_TIM_Base_Start_IT+0xd0>
 8005322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005326:	d01d      	beq.n	8005364 <HAL_TIM_Base_Start_IT+0xd0>
 8005328:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800532c:	4293      	cmp	r3, r2
 800532e:	d019      	beq.n	8005364 <HAL_TIM_Base_Start_IT+0xd0>
 8005330:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005334:	4293      	cmp	r3, r2
 8005336:	d015      	beq.n	8005364 <HAL_TIM_Base_Start_IT+0xd0>
 8005338:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800533c:	4293      	cmp	r3, r2
 800533e:	d011      	beq.n	8005364 <HAL_TIM_Base_Start_IT+0xd0>
 8005340:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8005344:	4293      	cmp	r3, r2
 8005346:	d00d      	beq.n	8005364 <HAL_TIM_Base_Start_IT+0xd0>
 8005348:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800534c:	4293      	cmp	r3, r2
 800534e:	d009      	beq.n	8005364 <HAL_TIM_Base_Start_IT+0xd0>
 8005350:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005354:	4293      	cmp	r3, r2
 8005356:	d005      	beq.n	8005364 <HAL_TIM_Base_Start_IT+0xd0>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	f042 0201 	orr.w	r2, r2, #1
 800535e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005360:	2000      	movs	r0, #0
 8005362:	e00e      	b.n	8005382 <HAL_TIM_Base_Start_IT+0xee>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005364:	6899      	ldr	r1, [r3, #8]
 8005366:	4a0b      	ldr	r2, [pc, #44]	; (8005394 <HAL_TIM_Base_Start_IT+0x100>)
 8005368:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800536a:	2a06      	cmp	r2, #6
 800536c:	d00a      	beq.n	8005384 <HAL_TIM_Base_Start_IT+0xf0>
 800536e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005372:	d009      	beq.n	8005388 <HAL_TIM_Base_Start_IT+0xf4>
      __HAL_TIM_ENABLE(htim);
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	f042 0201 	orr.w	r2, r2, #1
 800537a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800537c:	2000      	movs	r0, #0
 800537e:	e000      	b.n	8005382 <HAL_TIM_Base_Start_IT+0xee>
    return HAL_ERROR;
 8005380:	2001      	movs	r0, #1
}
 8005382:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8005384:	2000      	movs	r0, #0
 8005386:	e7fc      	b.n	8005382 <HAL_TIM_Base_Start_IT+0xee>
 8005388:	2000      	movs	r0, #0
 800538a:	e7fa      	b.n	8005382 <HAL_TIM_Base_Start_IT+0xee>
 800538c:	40012c00 	.word	0x40012c00
 8005390:	08012fe8 	.word	0x08012fe8
 8005394:	00010007 	.word	0x00010007

08005398 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005398:	4770      	bx	lr

0800539a <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800539a:	4770      	bx	lr

0800539c <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800539c:	4770      	bx	lr

0800539e <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800539e:	4770      	bx	lr

080053a0 <HAL_TIM_IRQHandler>:
{
 80053a0:	b510      	push	{r4, lr}
 80053a2:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80053a4:	6803      	ldr	r3, [r0, #0]
 80053a6:	691a      	ldr	r2, [r3, #16]
 80053a8:	f012 0f02 	tst.w	r2, #2
 80053ac:	d012      	beq.n	80053d4 <HAL_TIM_IRQHandler+0x34>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80053ae:	68da      	ldr	r2, [r3, #12]
 80053b0:	f012 0f02 	tst.w	r2, #2
 80053b4:	d00e      	beq.n	80053d4 <HAL_TIM_IRQHandler+0x34>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80053b6:	f06f 0202 	mvn.w	r2, #2
 80053ba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053bc:	2301      	movs	r3, #1
 80053be:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053c0:	6803      	ldr	r3, [r0, #0]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	f013 0f03 	tst.w	r3, #3
 80053c8:	f000 809f 	beq.w	800550a <HAL_TIM_IRQHandler+0x16a>
          HAL_TIM_IC_CaptureCallback(htim);
 80053cc:	f7ff ffe5 	bl	800539a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053d0:	2300      	movs	r3, #0
 80053d2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80053d4:	6823      	ldr	r3, [r4, #0]
 80053d6:	691a      	ldr	r2, [r3, #16]
 80053d8:	f012 0f04 	tst.w	r2, #4
 80053dc:	d013      	beq.n	8005406 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80053de:	68da      	ldr	r2, [r3, #12]
 80053e0:	f012 0f04 	tst.w	r2, #4
 80053e4:	d00f      	beq.n	8005406 <HAL_TIM_IRQHandler+0x66>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053e6:	f06f 0204 	mvn.w	r2, #4
 80053ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053ec:	2302      	movs	r3, #2
 80053ee:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053f0:	6823      	ldr	r3, [r4, #0]
 80053f2:	699b      	ldr	r3, [r3, #24]
 80053f4:	f413 7f40 	tst.w	r3, #768	; 0x300
 80053f8:	f000 808d 	beq.w	8005516 <HAL_TIM_IRQHandler+0x176>
        HAL_TIM_IC_CaptureCallback(htim);
 80053fc:	4620      	mov	r0, r4
 80053fe:	f7ff ffcc 	bl	800539a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005402:	2300      	movs	r3, #0
 8005404:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005406:	6823      	ldr	r3, [r4, #0]
 8005408:	691a      	ldr	r2, [r3, #16]
 800540a:	f012 0f08 	tst.w	r2, #8
 800540e:	d012      	beq.n	8005436 <HAL_TIM_IRQHandler+0x96>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005410:	68da      	ldr	r2, [r3, #12]
 8005412:	f012 0f08 	tst.w	r2, #8
 8005416:	d00e      	beq.n	8005436 <HAL_TIM_IRQHandler+0x96>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005418:	f06f 0208 	mvn.w	r2, #8
 800541c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800541e:	2304      	movs	r3, #4
 8005420:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005422:	6823      	ldr	r3, [r4, #0]
 8005424:	69db      	ldr	r3, [r3, #28]
 8005426:	f013 0f03 	tst.w	r3, #3
 800542a:	d07b      	beq.n	8005524 <HAL_TIM_IRQHandler+0x184>
        HAL_TIM_IC_CaptureCallback(htim);
 800542c:	4620      	mov	r0, r4
 800542e:	f7ff ffb4 	bl	800539a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005432:	2300      	movs	r3, #0
 8005434:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	691a      	ldr	r2, [r3, #16]
 800543a:	f012 0f10 	tst.w	r2, #16
 800543e:	d012      	beq.n	8005466 <HAL_TIM_IRQHandler+0xc6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005440:	68da      	ldr	r2, [r3, #12]
 8005442:	f012 0f10 	tst.w	r2, #16
 8005446:	d00e      	beq.n	8005466 <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005448:	f06f 0210 	mvn.w	r2, #16
 800544c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800544e:	2308      	movs	r3, #8
 8005450:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005452:	6823      	ldr	r3, [r4, #0]
 8005454:	69db      	ldr	r3, [r3, #28]
 8005456:	f413 7f40 	tst.w	r3, #768	; 0x300
 800545a:	d06a      	beq.n	8005532 <HAL_TIM_IRQHandler+0x192>
        HAL_TIM_IC_CaptureCallback(htim);
 800545c:	4620      	mov	r0, r4
 800545e:	f7ff ff9c 	bl	800539a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005462:	2300      	movs	r3, #0
 8005464:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005466:	6823      	ldr	r3, [r4, #0]
 8005468:	691a      	ldr	r2, [r3, #16]
 800546a:	f012 0f01 	tst.w	r2, #1
 800546e:	d003      	beq.n	8005478 <HAL_TIM_IRQHandler+0xd8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005470:	68da      	ldr	r2, [r3, #12]
 8005472:	f012 0f01 	tst.w	r2, #1
 8005476:	d163      	bne.n	8005540 <HAL_TIM_IRQHandler+0x1a0>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005478:	6823      	ldr	r3, [r4, #0]
 800547a:	691a      	ldr	r2, [r3, #16]
 800547c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005480:	d003      	beq.n	800548a <HAL_TIM_IRQHandler+0xea>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005482:	68da      	ldr	r2, [r3, #12]
 8005484:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005488:	d161      	bne.n	800554e <HAL_TIM_IRQHandler+0x1ae>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800548a:	6823      	ldr	r3, [r4, #0]
 800548c:	691a      	ldr	r2, [r3, #16]
 800548e:	f412 7f80 	tst.w	r2, #256	; 0x100
 8005492:	d003      	beq.n	800549c <HAL_TIM_IRQHandler+0xfc>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005494:	68da      	ldr	r2, [r3, #12]
 8005496:	f012 0f80 	tst.w	r2, #128	; 0x80
 800549a:	d15f      	bne.n	800555c <HAL_TIM_IRQHandler+0x1bc>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800549c:	6823      	ldr	r3, [r4, #0]
 800549e:	691a      	ldr	r2, [r3, #16]
 80054a0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80054a4:	d003      	beq.n	80054ae <HAL_TIM_IRQHandler+0x10e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80054a6:	68da      	ldr	r2, [r3, #12]
 80054a8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80054ac:	d15d      	bne.n	800556a <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80054ae:	6823      	ldr	r3, [r4, #0]
 80054b0:	691a      	ldr	r2, [r3, #16]
 80054b2:	f012 0f20 	tst.w	r2, #32
 80054b6:	d003      	beq.n	80054c0 <HAL_TIM_IRQHandler+0x120>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80054b8:	68da      	ldr	r2, [r3, #12]
 80054ba:	f012 0f20 	tst.w	r2, #32
 80054be:	d15b      	bne.n	8005578 <HAL_TIM_IRQHandler+0x1d8>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80054c0:	6823      	ldr	r3, [r4, #0]
 80054c2:	691a      	ldr	r2, [r3, #16]
 80054c4:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
 80054c8:	d003      	beq.n	80054d2 <HAL_TIM_IRQHandler+0x132>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80054ca:	68da      	ldr	r2, [r3, #12]
 80054cc:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
 80054d0:	d159      	bne.n	8005586 <HAL_TIM_IRQHandler+0x1e6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	691a      	ldr	r2, [r3, #16]
 80054d6:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 80054da:	d003      	beq.n	80054e4 <HAL_TIM_IRQHandler+0x144>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80054dc:	68da      	ldr	r2, [r3, #12]
 80054de:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 80054e2:	d157      	bne.n	8005594 <HAL_TIM_IRQHandler+0x1f4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80054e4:	6823      	ldr	r3, [r4, #0]
 80054e6:	691a      	ldr	r2, [r3, #16]
 80054e8:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 80054ec:	d003      	beq.n	80054f6 <HAL_TIM_IRQHandler+0x156>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80054ee:	68da      	ldr	r2, [r3, #12]
 80054f0:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 80054f4:	d155      	bne.n	80055a2 <HAL_TIM_IRQHandler+0x202>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80054f6:	6823      	ldr	r3, [r4, #0]
 80054f8:	691a      	ldr	r2, [r3, #16]
 80054fa:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
 80054fe:	d003      	beq.n	8005508 <HAL_TIM_IRQHandler+0x168>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8005500:	68da      	ldr	r2, [r3, #12]
 8005502:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
 8005506:	d153      	bne.n	80055b0 <HAL_TIM_IRQHandler+0x210>
}
 8005508:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800550a:	f7ff ff45 	bl	8005398 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800550e:	4620      	mov	r0, r4
 8005510:	f7ff ff44 	bl	800539c <HAL_TIM_PWM_PulseFinishedCallback>
 8005514:	e75c      	b.n	80053d0 <HAL_TIM_IRQHandler+0x30>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005516:	4620      	mov	r0, r4
 8005518:	f7ff ff3e 	bl	8005398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800551c:	4620      	mov	r0, r4
 800551e:	f7ff ff3d 	bl	800539c <HAL_TIM_PWM_PulseFinishedCallback>
 8005522:	e76e      	b.n	8005402 <HAL_TIM_IRQHandler+0x62>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005524:	4620      	mov	r0, r4
 8005526:	f7ff ff37 	bl	8005398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800552a:	4620      	mov	r0, r4
 800552c:	f7ff ff36 	bl	800539c <HAL_TIM_PWM_PulseFinishedCallback>
 8005530:	e77f      	b.n	8005432 <HAL_TIM_IRQHandler+0x92>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005532:	4620      	mov	r0, r4
 8005534:	f7ff ff30 	bl	8005398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005538:	4620      	mov	r0, r4
 800553a:	f7ff ff2f 	bl	800539c <HAL_TIM_PWM_PulseFinishedCallback>
 800553e:	e790      	b.n	8005462 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005540:	f06f 0201 	mvn.w	r2, #1
 8005544:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005546:	4620      	mov	r0, r4
 8005548:	f7fb fb4e 	bl	8000be8 <HAL_TIM_PeriodElapsedCallback>
 800554c:	e794      	b.n	8005478 <HAL_TIM_IRQHandler+0xd8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800554e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005552:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005554:	4620      	mov	r0, r4
 8005556:	f000 f938 	bl	80057ca <HAL_TIMEx_BreakCallback>
 800555a:	e796      	b.n	800548a <HAL_TIM_IRQHandler+0xea>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800555c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005560:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8005562:	4620      	mov	r0, r4
 8005564:	f000 f932 	bl	80057cc <HAL_TIMEx_Break2Callback>
 8005568:	e798      	b.n	800549c <HAL_TIM_IRQHandler+0xfc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800556a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800556e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005570:	4620      	mov	r0, r4
 8005572:	f7ff ff14 	bl	800539e <HAL_TIM_TriggerCallback>
 8005576:	e79a      	b.n	80054ae <HAL_TIM_IRQHandler+0x10e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005578:	f06f 0220 	mvn.w	r2, #32
 800557c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800557e:	4620      	mov	r0, r4
 8005580:	f000 f922 	bl	80057c8 <HAL_TIMEx_CommutCallback>
 8005584:	e79c      	b.n	80054c0 <HAL_TIM_IRQHandler+0x120>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8005586:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800558a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 800558c:	4620      	mov	r0, r4
 800558e:	f000 f91e 	bl	80057ce <HAL_TIMEx_EncoderIndexCallback>
 8005592:	e79e      	b.n	80054d2 <HAL_TIM_IRQHandler+0x132>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8005594:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8005598:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 800559a:	4620      	mov	r0, r4
 800559c:	f000 f918 	bl	80057d0 <HAL_TIMEx_DirectionChangeCallback>
 80055a0:	e7a0      	b.n	80054e4 <HAL_TIM_IRQHandler+0x144>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80055a2:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80055a6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 80055a8:	4620      	mov	r0, r4
 80055aa:	f000 f912 	bl	80057d2 <HAL_TIMEx_IndexErrorCallback>
 80055ae:	e7a2      	b.n	80054f6 <HAL_TIM_IRQHandler+0x156>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80055b0:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80055b4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_TransitionErrorCallback(htim);
 80055b6:	4620      	mov	r0, r4
 80055b8:	f000 f90c 	bl	80057d4 <HAL_TIMEx_TransitionErrorCallback>
}
 80055bc:	e7a4      	b.n	8005508 <HAL_TIM_IRQHandler+0x168>
	...

080055c0 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055c0:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055c2:	4a36      	ldr	r2, [pc, #216]	; (800569c <TIM_Base_SetConfig+0xdc>)
 80055c4:	4290      	cmp	r0, r2
 80055c6:	d016      	beq.n	80055f6 <TIM_Base_SetConfig+0x36>
 80055c8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80055cc:	d013      	beq.n	80055f6 <TIM_Base_SetConfig+0x36>
 80055ce:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80055d2:	4290      	cmp	r0, r2
 80055d4:	d00f      	beq.n	80055f6 <TIM_Base_SetConfig+0x36>
 80055d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80055da:	4290      	cmp	r0, r2
 80055dc:	d00b      	beq.n	80055f6 <TIM_Base_SetConfig+0x36>
 80055de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80055e2:	4290      	cmp	r0, r2
 80055e4:	d007      	beq.n	80055f6 <TIM_Base_SetConfig+0x36>
 80055e6:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80055ea:	4290      	cmp	r0, r2
 80055ec:	d003      	beq.n	80055f6 <TIM_Base_SetConfig+0x36>
 80055ee:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 80055f2:	4290      	cmp	r0, r2
 80055f4:	d103      	bne.n	80055fe <TIM_Base_SetConfig+0x3e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80055fa:	684a      	ldr	r2, [r1, #4]
 80055fc:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055fe:	4a27      	ldr	r2, [pc, #156]	; (800569c <TIM_Base_SetConfig+0xdc>)
 8005600:	4290      	cmp	r0, r2
 8005602:	d022      	beq.n	800564a <TIM_Base_SetConfig+0x8a>
 8005604:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005608:	d01f      	beq.n	800564a <TIM_Base_SetConfig+0x8a>
 800560a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800560e:	4290      	cmp	r0, r2
 8005610:	d01b      	beq.n	800564a <TIM_Base_SetConfig+0x8a>
 8005612:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005616:	4290      	cmp	r0, r2
 8005618:	d017      	beq.n	800564a <TIM_Base_SetConfig+0x8a>
 800561a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800561e:	4290      	cmp	r0, r2
 8005620:	d013      	beq.n	800564a <TIM_Base_SetConfig+0x8a>
 8005622:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8005626:	4290      	cmp	r0, r2
 8005628:	d00f      	beq.n	800564a <TIM_Base_SetConfig+0x8a>
 800562a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800562e:	4290      	cmp	r0, r2
 8005630:	d00b      	beq.n	800564a <TIM_Base_SetConfig+0x8a>
 8005632:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005636:	4290      	cmp	r0, r2
 8005638:	d007      	beq.n	800564a <TIM_Base_SetConfig+0x8a>
 800563a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800563e:	4290      	cmp	r0, r2
 8005640:	d003      	beq.n	800564a <TIM_Base_SetConfig+0x8a>
 8005642:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005646:	4290      	cmp	r0, r2
 8005648:	d103      	bne.n	8005652 <TIM_Base_SetConfig+0x92>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800564a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800564e:	68ca      	ldr	r2, [r1, #12]
 8005650:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005652:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005656:	694a      	ldr	r2, [r1, #20]
 8005658:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800565a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800565c:	688b      	ldr	r3, [r1, #8]
 800565e:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005660:	680b      	ldr	r3, [r1, #0]
 8005662:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005664:	4b0d      	ldr	r3, [pc, #52]	; (800569c <TIM_Base_SetConfig+0xdc>)
 8005666:	4298      	cmp	r0, r3
 8005668:	d013      	beq.n	8005692 <TIM_Base_SetConfig+0xd2>
 800566a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800566e:	4298      	cmp	r0, r3
 8005670:	d00f      	beq.n	8005692 <TIM_Base_SetConfig+0xd2>
 8005672:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8005676:	4298      	cmp	r0, r3
 8005678:	d00b      	beq.n	8005692 <TIM_Base_SetConfig+0xd2>
 800567a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800567e:	4298      	cmp	r0, r3
 8005680:	d007      	beq.n	8005692 <TIM_Base_SetConfig+0xd2>
 8005682:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005686:	4298      	cmp	r0, r3
 8005688:	d003      	beq.n	8005692 <TIM_Base_SetConfig+0xd2>
 800568a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800568e:	4298      	cmp	r0, r3
 8005690:	d101      	bne.n	8005696 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005692:	690b      	ldr	r3, [r1, #16]
 8005694:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005696:	2301      	movs	r3, #1
 8005698:	6143      	str	r3, [r0, #20]
}
 800569a:	4770      	bx	lr
 800569c:	40012c00 	.word	0x40012c00

080056a0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80056a0:	2800      	cmp	r0, #0
 80056a2:	f000 808a 	beq.w	80057ba <HAL_TIM_Base_Init+0x11a>
{
 80056a6:	b510      	push	{r4, lr}
 80056a8:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80056aa:	6803      	ldr	r3, [r0, #0]
 80056ac:	4a44      	ldr	r2, [pc, #272]	; (80057c0 <HAL_TIM_Base_Init+0x120>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d02f      	beq.n	8005712 <HAL_TIM_Base_Init+0x72>
 80056b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056b6:	d02c      	beq.n	8005712 <HAL_TIM_Base_Init+0x72>
 80056b8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80056bc:	4293      	cmp	r3, r2
 80056be:	d028      	beq.n	8005712 <HAL_TIM_Base_Init+0x72>
 80056c0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d024      	beq.n	8005712 <HAL_TIM_Base_Init+0x72>
 80056c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d020      	beq.n	8005712 <HAL_TIM_Base_Init+0x72>
 80056d0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d01c      	beq.n	8005712 <HAL_TIM_Base_Init+0x72>
 80056d8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80056dc:	4293      	cmp	r3, r2
 80056de:	d018      	beq.n	8005712 <HAL_TIM_Base_Init+0x72>
 80056e0:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d014      	beq.n	8005712 <HAL_TIM_Base_Init+0x72>
 80056e8:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d010      	beq.n	8005712 <HAL_TIM_Base_Init+0x72>
 80056f0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d00c      	beq.n	8005712 <HAL_TIM_Base_Init+0x72>
 80056f8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d008      	beq.n	8005712 <HAL_TIM_Base_Init+0x72>
 8005700:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005704:	4293      	cmp	r3, r2
 8005706:	d004      	beq.n	8005712 <HAL_TIM_Base_Init+0x72>
 8005708:	f44f 7191 	mov.w	r1, #290	; 0x122
 800570c:	482d      	ldr	r0, [pc, #180]	; (80057c4 <HAL_TIM_Base_Init+0x124>)
 800570e:	f7fb faca 	bl	8000ca6 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005712:	68a3      	ldr	r3, [r4, #8]
 8005714:	b13b      	cbz	r3, 8005726 <HAL_TIM_Base_Init+0x86>
 8005716:	2b10      	cmp	r3, #16
 8005718:	d005      	beq.n	8005726 <HAL_TIM_Base_Init+0x86>
 800571a:	2b20      	cmp	r3, #32
 800571c:	d003      	beq.n	8005726 <HAL_TIM_Base_Init+0x86>
 800571e:	2b40      	cmp	r3, #64	; 0x40
 8005720:	d001      	beq.n	8005726 <HAL_TIM_Base_Init+0x86>
 8005722:	2b60      	cmp	r3, #96	; 0x60
 8005724:	d131      	bne.n	800578a <HAL_TIM_Base_Init+0xea>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005726:	6923      	ldr	r3, [r4, #16]
 8005728:	b12b      	cbz	r3, 8005736 <HAL_TIM_Base_Init+0x96>
 800572a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800572e:	d002      	beq.n	8005736 <HAL_TIM_Base_Init+0x96>
 8005730:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005734:	d12f      	bne.n	8005796 <HAL_TIM_Base_Init+0xf6>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005736:	69a3      	ldr	r3, [r4, #24]
 8005738:	b10b      	cbz	r3, 800573e <HAL_TIM_Base_Init+0x9e>
 800573a:	2b80      	cmp	r3, #128	; 0x80
 800573c:	d131      	bne.n	80057a2 <HAL_TIM_Base_Init+0x102>
  if (htim->State == HAL_TIM_STATE_RESET)
 800573e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005742:	b3a3      	cbz	r3, 80057ae <HAL_TIM_Base_Init+0x10e>
  htim->State = HAL_TIM_STATE_BUSY;
 8005744:	2302      	movs	r3, #2
 8005746:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800574a:	4621      	mov	r1, r4
 800574c:	f851 0b04 	ldr.w	r0, [r1], #4
 8005750:	f7ff ff36 	bl	80055c0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005754:	2301      	movs	r3, #1
 8005756:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800575a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800575e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005762:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005766:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800576a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800576e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005772:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005776:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800577a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800577e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005782:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005786:	2000      	movs	r0, #0
}
 8005788:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800578a:	f240 1123 	movw	r1, #291	; 0x123
 800578e:	480d      	ldr	r0, [pc, #52]	; (80057c4 <HAL_TIM_Base_Init+0x124>)
 8005790:	f7fb fa89 	bl	8000ca6 <assert_failed>
 8005794:	e7c7      	b.n	8005726 <HAL_TIM_Base_Init+0x86>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005796:	f44f 7192 	mov.w	r1, #292	; 0x124
 800579a:	480a      	ldr	r0, [pc, #40]	; (80057c4 <HAL_TIM_Base_Init+0x124>)
 800579c:	f7fb fa83 	bl	8000ca6 <assert_failed>
 80057a0:	e7c9      	b.n	8005736 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80057a2:	f240 1125 	movw	r1, #293	; 0x125
 80057a6:	4807      	ldr	r0, [pc, #28]	; (80057c4 <HAL_TIM_Base_Init+0x124>)
 80057a8:	f7fb fa7d 	bl	8000ca6 <assert_failed>
 80057ac:	e7c7      	b.n	800573e <HAL_TIM_Base_Init+0x9e>
    htim->Lock = HAL_UNLOCKED;
 80057ae:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80057b2:	4620      	mov	r0, r4
 80057b4:	f7ff fd6c 	bl	8005290 <HAL_TIM_Base_MspInit>
 80057b8:	e7c4      	b.n	8005744 <HAL_TIM_Base_Init+0xa4>
    return HAL_ERROR;
 80057ba:	2001      	movs	r0, #1
}
 80057bc:	4770      	bx	lr
 80057be:	bf00      	nop
 80057c0:	40012c00 	.word	0x40012c00
 80057c4:	08012fe8 	.word	0x08012fe8

080057c8 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057c8:	4770      	bx	lr

080057ca <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057ca:	4770      	bx	lr

080057cc <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80057cc:	4770      	bx	lr

080057ce <HAL_TIMEx_EncoderIndexCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80057ce:	4770      	bx	lr

080057d0 <HAL_TIMEx_DirectionChangeCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80057d0:	4770      	bx	lr

080057d2 <HAL_TIMEx_IndexErrorCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80057d2:	4770      	bx	lr

080057d4 <HAL_TIMEx_TransitionErrorCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80057d4:	4770      	bx	lr

080057d6 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80057d6:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d8:	e852 3f00 	ldrex	r3, [r2]
 80057dc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e0:	e842 3100 	strex	r1, r3, [r2]
 80057e4:	2900      	cmp	r1, #0
 80057e6:	d1f6      	bne.n	80057d6 <UART_EndTxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80057e8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ea:	f102 0308 	add.w	r3, r2, #8
 80057ee:	e853 3f00 	ldrex	r3, [r3]
 80057f2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f6:	3208      	adds	r2, #8
 80057f8:	e842 3100 	strex	r1, r3, [r2]
 80057fc:	2900      	cmp	r1, #0
 80057fe:	d1f3      	bne.n	80057e8 <UART_EndTxTransfer+0x12>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005800:	2320      	movs	r3, #32
 8005802:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
}
 8005806:	4770      	bx	lr

08005808 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005808:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800580a:	e852 3f00 	ldrex	r3, [r2]
 800580e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005812:	e842 3100 	strex	r1, r3, [r2]
 8005816:	2900      	cmp	r1, #0
 8005818:	d1f6      	bne.n	8005808 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800581a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581c:	f102 0308 	add.w	r3, r2, #8
 8005820:	e853 3f00 	ldrex	r3, [r3]
 8005824:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005828:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582c:	3208      	adds	r2, #8
 800582e:	e842 3100 	strex	r1, r3, [r2]
 8005832:	2900      	cmp	r1, #0
 8005834:	d1f1      	bne.n	800581a <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005836:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8005838:	2b01      	cmp	r3, #1
 800583a:	d006      	beq.n	800584a <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800583c:	2320      	movs	r3, #32
 800583e:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005842:	2300      	movs	r3, #0
 8005844:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005846:	6703      	str	r3, [r0, #112]	; 0x70
}
 8005848:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800584a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800584c:	e852 3f00 	ldrex	r3, [r2]
 8005850:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005854:	e842 3100 	strex	r1, r3, [r2]
 8005858:	2900      	cmp	r1, #0
 800585a:	d1f6      	bne.n	800584a <UART_EndRxTransfer+0x42>
 800585c:	e7ee      	b.n	800583c <UART_EndRxTransfer+0x34>
	...

08005860 <HAL_UART_Transmit_DMA>:
{
 8005860:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8005862:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8005866:	2a20      	cmp	r2, #32
 8005868:	d14a      	bne.n	8005900 <HAL_UART_Transmit_DMA+0xa0>
{
 800586a:	b510      	push	{r4, lr}
 800586c:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 800586e:	2900      	cmp	r1, #0
 8005870:	d048      	beq.n	8005904 <HAL_UART_Transmit_DMA+0xa4>
 8005872:	2b00      	cmp	r3, #0
 8005874:	d048      	beq.n	8005908 <HAL_UART_Transmit_DMA+0xa8>
    __HAL_LOCK(huart);
 8005876:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800587a:	2a01      	cmp	r2, #1
 800587c:	d046      	beq.n	800590c <HAL_UART_Transmit_DMA+0xac>
 800587e:	2201      	movs	r2, #1
 8005880:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
    huart->pTxBuffPtr  = pData;
 8005884:	6501      	str	r1, [r0, #80]	; 0x50
    huart->TxXferSize  = Size;
 8005886:	f8a0 3054 	strh.w	r3, [r0, #84]	; 0x54
    huart->TxXferCount = Size;
 800588a:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800588e:	2200      	movs	r2, #0
 8005890:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005894:	2221      	movs	r2, #33	; 0x21
 8005896:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    if (huart->hdmatx != NULL)
 800589a:	6f82      	ldr	r2, [r0, #120]	; 0x78
 800589c:	b1e2      	cbz	r2, 80058d8 <HAL_UART_Transmit_DMA+0x78>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800589e:	491c      	ldr	r1, [pc, #112]	; (8005910 <HAL_UART_Transmit_DMA+0xb0>)
 80058a0:	62d1      	str	r1, [r2, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80058a2:	6f82      	ldr	r2, [r0, #120]	; 0x78
 80058a4:	491b      	ldr	r1, [pc, #108]	; (8005914 <HAL_UART_Transmit_DMA+0xb4>)
 80058a6:	6311      	str	r1, [r2, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80058a8:	6f82      	ldr	r2, [r0, #120]	; 0x78
 80058aa:	491b      	ldr	r1, [pc, #108]	; (8005918 <HAL_UART_Transmit_DMA+0xb8>)
 80058ac:	6351      	str	r1, [r2, #52]	; 0x34
      huart->hdmatx->XferAbortCallback = NULL;
 80058ae:	6f82      	ldr	r2, [r0, #120]	; 0x78
 80058b0:	2100      	movs	r1, #0
 80058b2:	6391      	str	r1, [r2, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80058b4:	6802      	ldr	r2, [r0, #0]
 80058b6:	3228      	adds	r2, #40	; 0x28
 80058b8:	6d01      	ldr	r1, [r0, #80]	; 0x50
 80058ba:	6f80      	ldr	r0, [r0, #120]	; 0x78
 80058bc:	f7fb fe68 	bl	8001590 <HAL_DMA_Start_IT>
 80058c0:	b150      	cbz	r0, 80058d8 <HAL_UART_Transmit_DMA+0x78>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80058c2:	2310      	movs	r3, #16
 80058c4:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        __HAL_UNLOCK(huart);
 80058c8:	2300      	movs	r3, #0
 80058ca:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 80058ce:	2320      	movs	r3, #32
 80058d0:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        return HAL_ERROR;
 80058d4:	2001      	movs	r0, #1
 80058d6:	e012      	b.n	80058fe <HAL_UART_Transmit_DMA+0x9e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80058d8:	6823      	ldr	r3, [r4, #0]
 80058da:	2240      	movs	r2, #64	; 0x40
 80058dc:	621a      	str	r2, [r3, #32]
    __HAL_UNLOCK(huart);
 80058de:	2300      	movs	r3, #0
 80058e0:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80058e4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e6:	f102 0308 	add.w	r3, r2, #8
 80058ea:	e853 3f00 	ldrex	r3, [r3]
 80058ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f2:	3208      	adds	r2, #8
 80058f4:	e842 3100 	strex	r1, r3, [r2]
 80058f8:	2900      	cmp	r1, #0
 80058fa:	d1f3      	bne.n	80058e4 <HAL_UART_Transmit_DMA+0x84>
    return HAL_OK;
 80058fc:	2000      	movs	r0, #0
}
 80058fe:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 8005900:	2002      	movs	r0, #2
}
 8005902:	4770      	bx	lr
      return HAL_ERROR;
 8005904:	2001      	movs	r0, #1
 8005906:	e7fa      	b.n	80058fe <HAL_UART_Transmit_DMA+0x9e>
 8005908:	2001      	movs	r0, #1
 800590a:	e7f8      	b.n	80058fe <HAL_UART_Transmit_DMA+0x9e>
    __HAL_LOCK(huart);
 800590c:	2002      	movs	r0, #2
 800590e:	e7f6      	b.n	80058fe <HAL_UART_Transmit_DMA+0x9e>
 8005910:	0800591d 	.word	0x0800591d
 8005914:	0800598b 	.word	0x0800598b
 8005918:	08005997 	.word	0x08005997

0800591c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800591c:	b508      	push	{r3, lr}
 800591e:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005920:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f013 0f20 	tst.w	r3, #32
 800592a:	d118      	bne.n	800595e <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 800592c:	2300      	movs	r3, #0
 800592e:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005932:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005934:	f102 0308 	add.w	r3, r2, #8
 8005938:	e853 3f00 	ldrex	r3, [r3]
 800593c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005940:	3208      	adds	r2, #8
 8005942:	e842 3100 	strex	r1, r3, [r2]
 8005946:	2900      	cmp	r1, #0
 8005948:	d1f3      	bne.n	8005932 <UART_DMATransmitCplt+0x16>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800594a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594c:	e852 3f00 	ldrex	r3, [r2]
 8005950:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005954:	e842 3100 	strex	r1, r3, [r2]
 8005958:	2900      	cmp	r1, #0
 800595a:	d1f6      	bne.n	800594a <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800595c:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800595e:	f009 fa23 	bl	800eda8 <HAL_UART_TxCpltCallback>
}
 8005962:	e7fb      	b.n	800595c <UART_DMATransmitCplt+0x40>

08005964 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005964:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005966:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005968:	e852 3f00 	ldrex	r3, [r2]
 800596c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005970:	e842 3100 	strex	r1, r3, [r2]
 8005974:	2900      	cmp	r1, #0
 8005976:	d1f6      	bne.n	8005966 <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005978:	2320      	movs	r3, #32
 800597a:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800597e:	2300      	movs	r3, #0
 8005980:	6743      	str	r3, [r0, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005982:	f009 fa11 	bl	800eda8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005986:	bd08      	pop	{r3, pc}

08005988 <HAL_UART_TxHalfCpltCallback>:
}
 8005988:	4770      	bx	lr

0800598a <UART_DMATxHalfCplt>:
{
 800598a:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 800598c:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800598e:	f7ff fffb 	bl	8005988 <HAL_UART_TxHalfCpltCallback>
}
 8005992:	bd08      	pop	{r3, pc}

08005994 <HAL_UART_ErrorCallback>:
}
 8005994:	4770      	bx	lr

08005996 <UART_DMAError>:
{
 8005996:	b538      	push	{r3, r4, r5, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005998:	6a84      	ldr	r4, [r0, #40]	; 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800599a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800599e:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80059a2:	6823      	ldr	r3, [r4, #0]
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	f013 0f80 	tst.w	r3, #128	; 0x80
 80059aa:	d001      	beq.n	80059b0 <UART_DMAError+0x1a>
 80059ac:	2a21      	cmp	r2, #33	; 0x21
 80059ae:	d010      	beq.n	80059d2 <UART_DMAError+0x3c>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80059b0:	6823      	ldr	r3, [r4, #0]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80059b8:	d001      	beq.n	80059be <UART_DMAError+0x28>
 80059ba:	2d22      	cmp	r5, #34	; 0x22
 80059bc:	d010      	beq.n	80059e0 <UART_DMAError+0x4a>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80059be:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80059c2:	f043 0310 	orr.w	r3, r3, #16
 80059c6:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  HAL_UART_ErrorCallback(huart);
 80059ca:	4620      	mov	r0, r4
 80059cc:	f7ff ffe2 	bl	8005994 <HAL_UART_ErrorCallback>
}
 80059d0:	bd38      	pop	{r3, r4, r5, pc}
    huart->TxXferCount = 0U;
 80059d2:	2300      	movs	r3, #0
 80059d4:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80059d8:	4620      	mov	r0, r4
 80059da:	f7ff fefc 	bl	80057d6 <UART_EndTxTransfer>
 80059de:	e7e7      	b.n	80059b0 <UART_DMAError+0x1a>
    huart->RxXferCount = 0U;
 80059e0:	2300      	movs	r3, #0
 80059e2:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80059e6:	4620      	mov	r0, r4
 80059e8:	f7ff ff0e 	bl	8005808 <UART_EndRxTransfer>
 80059ec:	e7e7      	b.n	80059be <UART_DMAError+0x28>

080059ee <UART_DMAAbortOnError>:
{
 80059ee:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80059f0:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 80059f2:	2300      	movs	r3, #0
 80059f4:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80059f8:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
  HAL_UART_ErrorCallback(huart);
 80059fc:	f7ff ffca 	bl	8005994 <HAL_UART_ErrorCallback>
}
 8005a00:	bd08      	pop	{r3, pc}

08005a02 <HAL_UARTEx_RxEventCallback>:
}
 8005a02:	4770      	bx	lr

08005a04 <HAL_UART_IRQHandler>:
{
 8005a04:	b570      	push	{r4, r5, r6, lr}
 8005a06:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005a08:	6801      	ldr	r1, [r0, #0]
 8005a0a:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a0c:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a0e:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005a10:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 8005a14:	401a      	ands	r2, r3
 8005a16:	d108      	bne.n	8005a2a <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005a18:	f013 0f20 	tst.w	r3, #32
 8005a1c:	d005      	beq.n	8005a2a <HAL_UART_IRQHandler+0x26>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005a1e:	f010 0f20 	tst.w	r0, #32
 8005a22:	d134      	bne.n	8005a8e <HAL_UART_IRQHandler+0x8a>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005a24:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 8005a28:	d131      	bne.n	8005a8e <HAL_UART_IRQHandler+0x8a>
  if ((errorflags != 0U)
 8005a2a:	b12a      	cbz	r2, 8005a38 <HAL_UART_IRQHandler+0x34>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005a2c:	4a95      	ldr	r2, [pc, #596]	; (8005c84 <HAL_UART_IRQHandler+0x280>)
 8005a2e:	402a      	ands	r2, r5
 8005a30:	d133      	bne.n	8005a9a <HAL_UART_IRQHandler+0x96>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005a32:	4e95      	ldr	r6, [pc, #596]	; (8005c88 <HAL_UART_IRQHandler+0x284>)
 8005a34:	4230      	tst	r0, r6
 8005a36:	d130      	bne.n	8005a9a <HAL_UART_IRQHandler+0x96>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a38:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8005a3a:	2a01      	cmp	r2, #1
 8005a3c:	f000 80c3 	beq.w	8005bc6 <HAL_UART_IRQHandler+0x1c2>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005a40:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8005a44:	d003      	beq.n	8005a4e <HAL_UART_IRQHandler+0x4a>
 8005a46:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 8005a4a:	f040 815b 	bne.w	8005d04 <HAL_UART_IRQHandler+0x300>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005a4e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005a52:	d007      	beq.n	8005a64 <HAL_UART_IRQHandler+0x60>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005a54:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005a58:	f040 815b 	bne.w	8005d12 <HAL_UART_IRQHandler+0x30e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005a5c:	f415 0f00 	tst.w	r5, #8388608	; 0x800000
 8005a60:	f040 8157 	bne.w	8005d12 <HAL_UART_IRQHandler+0x30e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005a64:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005a68:	d003      	beq.n	8005a72 <HAL_UART_IRQHandler+0x6e>
 8005a6a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005a6e:	f040 8157 	bne.w	8005d20 <HAL_UART_IRQHandler+0x31c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005a72:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8005a76:	d003      	beq.n	8005a80 <HAL_UART_IRQHandler+0x7c>
 8005a78:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005a7c:	f040 8154 	bne.w	8005d28 <HAL_UART_IRQHandler+0x324>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005a80:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8005a84:	d002      	beq.n	8005a8c <HAL_UART_IRQHandler+0x88>
 8005a86:	2800      	cmp	r0, #0
 8005a88:	f2c0 8152 	blt.w	8005d30 <HAL_UART_IRQHandler+0x32c>
}
 8005a8c:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 8005a8e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d0fb      	beq.n	8005a8c <HAL_UART_IRQHandler+0x88>
        huart->RxISR(huart);
 8005a94:	4620      	mov	r0, r4
 8005a96:	4798      	blx	r3
      return;
 8005a98:	e7f8      	b.n	8005a8c <HAL_UART_IRQHandler+0x88>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005a9a:	f013 0f01 	tst.w	r3, #1
 8005a9e:	d009      	beq.n	8005ab4 <HAL_UART_IRQHandler+0xb0>
 8005aa0:	f410 7f80 	tst.w	r0, #256	; 0x100
 8005aa4:	d006      	beq.n	8005ab4 <HAL_UART_IRQHandler+0xb0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005aa6:	2601      	movs	r6, #1
 8005aa8:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005aaa:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8005aae:	4331      	orrs	r1, r6
 8005ab0:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005ab4:	f013 0f02 	tst.w	r3, #2
 8005ab8:	d00b      	beq.n	8005ad2 <HAL_UART_IRQHandler+0xce>
 8005aba:	f015 0f01 	tst.w	r5, #1
 8005abe:	d008      	beq.n	8005ad2 <HAL_UART_IRQHandler+0xce>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005ac0:	6821      	ldr	r1, [r4, #0]
 8005ac2:	2602      	movs	r6, #2
 8005ac4:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005ac6:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8005aca:	f041 0104 	orr.w	r1, r1, #4
 8005ace:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005ad2:	f013 0f04 	tst.w	r3, #4
 8005ad6:	d00b      	beq.n	8005af0 <HAL_UART_IRQHandler+0xec>
 8005ad8:	f015 0f01 	tst.w	r5, #1
 8005adc:	d008      	beq.n	8005af0 <HAL_UART_IRQHandler+0xec>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005ade:	6821      	ldr	r1, [r4, #0]
 8005ae0:	2604      	movs	r6, #4
 8005ae2:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ae4:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8005ae8:	f041 0102 	orr.w	r1, r1, #2
 8005aec:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005af0:	f013 0f08 	tst.w	r3, #8
 8005af4:	d00b      	beq.n	8005b0e <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005af6:	f010 0f20 	tst.w	r0, #32
 8005afa:	d100      	bne.n	8005afe <HAL_UART_IRQHandler+0xfa>
 8005afc:	b13a      	cbz	r2, 8005b0e <HAL_UART_IRQHandler+0x10a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005afe:	6822      	ldr	r2, [r4, #0]
 8005b00:	2108      	movs	r1, #8
 8005b02:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b04:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8005b08:	430a      	orrs	r2, r1
 8005b0a:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005b0e:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8005b12:	d00c      	beq.n	8005b2e <HAL_UART_IRQHandler+0x12a>
 8005b14:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8005b18:	d009      	beq.n	8005b2e <HAL_UART_IRQHandler+0x12a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b1a:	6822      	ldr	r2, [r4, #0]
 8005b1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005b20:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005b22:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8005b26:	f042 0220 	orr.w	r2, r2, #32
 8005b2a:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b2e:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8005b32:	2a00      	cmp	r2, #0
 8005b34:	d0aa      	beq.n	8005a8c <HAL_UART_IRQHandler+0x88>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005b36:	f013 0f20 	tst.w	r3, #32
 8005b3a:	d009      	beq.n	8005b50 <HAL_UART_IRQHandler+0x14c>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005b3c:	f010 0f20 	tst.w	r0, #32
 8005b40:	d102      	bne.n	8005b48 <HAL_UART_IRQHandler+0x144>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005b42:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 8005b46:	d003      	beq.n	8005b50 <HAL_UART_IRQHandler+0x14c>
        if (huart->RxISR != NULL)
 8005b48:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8005b4a:	b10b      	cbz	r3, 8005b50 <HAL_UART_IRQHandler+0x14c>
          huart->RxISR(huart);
 8005b4c:	4620      	mov	r0, r4
 8005b4e:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8005b50:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b54:	6823      	ldr	r3, [r4, #0]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005b5c:	d102      	bne.n	8005b64 <HAL_UART_IRQHandler+0x160>
 8005b5e:	f012 0f28 	tst.w	r2, #40	; 0x28
 8005b62:	d029      	beq.n	8005bb8 <HAL_UART_IRQHandler+0x1b4>
        UART_EndRxTransfer(huart);
 8005b64:	4620      	mov	r0, r4
 8005b66:	f7ff fe4f 	bl	8005808 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b6a:	6823      	ldr	r3, [r4, #0]
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005b72:	d01d      	beq.n	8005bb0 <HAL_UART_IRQHandler+0x1ac>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b74:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b76:	f102 0308 	add.w	r3, r2, #8
 8005b7a:	e853 3f00 	ldrex	r3, [r3]
 8005b7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b82:	3208      	adds	r2, #8
 8005b84:	e842 3100 	strex	r1, r3, [r2]
 8005b88:	2900      	cmp	r1, #0
 8005b8a:	d1f3      	bne.n	8005b74 <HAL_UART_IRQHandler+0x170>
          if (huart->hdmarx != NULL)
 8005b8c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005b8e:	b15b      	cbz	r3, 8005ba8 <HAL_UART_IRQHandler+0x1a4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b90:	4a3e      	ldr	r2, [pc, #248]	; (8005c8c <HAL_UART_IRQHandler+0x288>)
 8005b92:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b94:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8005b96:	f7fb fd8f 	bl	80016b8 <HAL_DMA_Abort_IT>
 8005b9a:	2800      	cmp	r0, #0
 8005b9c:	f43f af76 	beq.w	8005a8c <HAL_UART_IRQHandler+0x88>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ba0:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8005ba2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005ba4:	4798      	blx	r3
 8005ba6:	e771      	b.n	8005a8c <HAL_UART_IRQHandler+0x88>
            HAL_UART_ErrorCallback(huart);
 8005ba8:	4620      	mov	r0, r4
 8005baa:	f7ff fef3 	bl	8005994 <HAL_UART_ErrorCallback>
 8005bae:	e76d      	b.n	8005a8c <HAL_UART_IRQHandler+0x88>
          HAL_UART_ErrorCallback(huart);
 8005bb0:	4620      	mov	r0, r4
 8005bb2:	f7ff feef 	bl	8005994 <HAL_UART_ErrorCallback>
 8005bb6:	e769      	b.n	8005a8c <HAL_UART_IRQHandler+0x88>
        HAL_UART_ErrorCallback(huart);
 8005bb8:	4620      	mov	r0, r4
 8005bba:	f7ff feeb 	bl	8005994 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
    return;
 8005bc4:	e762      	b.n	8005a8c <HAL_UART_IRQHandler+0x88>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005bc6:	f013 0f10 	tst.w	r3, #16
 8005bca:	f43f af39 	beq.w	8005a40 <HAL_UART_IRQHandler+0x3c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005bce:	f010 0f10 	tst.w	r0, #16
 8005bd2:	f43f af35 	beq.w	8005a40 <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005bd6:	2310      	movs	r3, #16
 8005bd8:	620b      	str	r3, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bda:	6823      	ldr	r3, [r4, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005be2:	d055      	beq.n	8005c90 <HAL_UART_IRQHandler+0x28c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005be4:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8005be6:	6813      	ldr	r3, [r2, #0]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f43f af4d 	beq.w	8005a8c <HAL_UART_IRQHandler+0x88>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bf2:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8005bf6:	4299      	cmp	r1, r3
 8005bf8:	f67f af48 	bls.w	8005a8c <HAL_UART_IRQHandler+0x88>
        huart->RxXferCount = nb_remaining_rx_data;
 8005bfc:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005c00:	6813      	ldr	r3, [r2, #0]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f013 0f20 	tst.w	r3, #32
 8005c08:	d131      	bne.n	8005c6e <HAL_UART_IRQHandler+0x26a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c0a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c0c:	e852 3f00 	ldrex	r3, [r2]
 8005c10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c14:	e842 3100 	strex	r1, r3, [r2]
 8005c18:	2900      	cmp	r1, #0
 8005c1a:	d1f6      	bne.n	8005c0a <HAL_UART_IRQHandler+0x206>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c1c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1e:	f102 0308 	add.w	r3, r2, #8
 8005c22:	e853 3f00 	ldrex	r3, [r3]
 8005c26:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c2a:	3208      	adds	r2, #8
 8005c2c:	e842 3100 	strex	r1, r3, [r2]
 8005c30:	2900      	cmp	r1, #0
 8005c32:	d1f3      	bne.n	8005c1c <HAL_UART_IRQHandler+0x218>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c34:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c36:	f102 0308 	add.w	r3, r2, #8
 8005c3a:	e853 3f00 	ldrex	r3, [r3]
 8005c3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c42:	3208      	adds	r2, #8
 8005c44:	e842 3100 	strex	r1, r3, [r2]
 8005c48:	2900      	cmp	r1, #0
 8005c4a:	d1f3      	bne.n	8005c34 <HAL_UART_IRQHandler+0x230>
          huart->RxState = HAL_UART_STATE_READY;
 8005c4c:	2320      	movs	r3, #32
 8005c4e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c52:	2300      	movs	r3, #0
 8005c54:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c56:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c58:	e852 3f00 	ldrex	r3, [r2]
 8005c5c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c60:	e842 3100 	strex	r1, r3, [r2]
 8005c64:	2900      	cmp	r1, #0
 8005c66:	d1f6      	bne.n	8005c56 <HAL_UART_IRQHandler+0x252>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c68:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8005c6a:	f7fb fcef 	bl	800164c <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c6e:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8005c72:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	1ac9      	subs	r1, r1, r3
 8005c7a:	b289      	uxth	r1, r1
 8005c7c:	4620      	mov	r0, r4
 8005c7e:	f7ff fec0 	bl	8005a02 <HAL_UARTEx_RxEventCallback>
      return;
 8005c82:	e703      	b.n	8005a8c <HAL_UART_IRQHandler+0x88>
 8005c84:	10000001 	.word	0x10000001
 8005c88:	04000120 	.word	0x04000120
 8005c8c:	080059ef 	.word	0x080059ef
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c90:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8005c94:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	1ac9      	subs	r1, r1, r3
 8005c9c:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8005c9e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8005ca2:	b29b      	uxth	r3, r3
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	f43f aef1 	beq.w	8005a8c <HAL_UART_IRQHandler+0x88>
          && (nb_rx_data > 0U))
 8005caa:	2900      	cmp	r1, #0
 8005cac:	f43f aeee 	beq.w	8005a8c <HAL_UART_IRQHandler+0x88>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005cb0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb2:	e852 3f00 	ldrex	r3, [r2]
 8005cb6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cba:	e842 3000 	strex	r0, r3, [r2]
 8005cbe:	2800      	cmp	r0, #0
 8005cc0:	d1f6      	bne.n	8005cb0 <HAL_UART_IRQHandler+0x2ac>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005cc2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc4:	f102 0308 	add.w	r3, r2, #8
 8005cc8:	e853 3f00 	ldrex	r3, [r3]
 8005ccc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005cd0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd4:	3208      	adds	r2, #8
 8005cd6:	e842 3000 	strex	r0, r3, [r2]
 8005cda:	2800      	cmp	r0, #0
 8005cdc:	d1f1      	bne.n	8005cc2 <HAL_UART_IRQHandler+0x2be>
        huart->RxState = HAL_UART_STATE_READY;
 8005cde:	2320      	movs	r3, #32
 8005ce0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	66e3      	str	r3, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8005ce8:	6723      	str	r3, [r4, #112]	; 0x70
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cea:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cec:	e852 3f00 	ldrex	r3, [r2]
 8005cf0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf4:	e842 3000 	strex	r0, r3, [r2]
 8005cf8:	2800      	cmp	r0, #0
 8005cfa:	d1f6      	bne.n	8005cea <HAL_UART_IRQHandler+0x2e6>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	f7ff fe80 	bl	8005a02 <HAL_UARTEx_RxEventCallback>
      return;
 8005d02:	e6c3      	b.n	8005a8c <HAL_UART_IRQHandler+0x88>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005d04:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005d08:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8005d0a:	4620      	mov	r0, r4
 8005d0c:	f000 fca4 	bl	8006658 <HAL_UARTEx_WakeupCallback>
    return;
 8005d10:	e6bc      	b.n	8005a8c <HAL_UART_IRQHandler+0x88>
    if (huart->TxISR != NULL)
 8005d12:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f43f aeb9 	beq.w	8005a8c <HAL_UART_IRQHandler+0x88>
      huart->TxISR(huart);
 8005d1a:	4620      	mov	r0, r4
 8005d1c:	4798      	blx	r3
    return;
 8005d1e:	e6b5      	b.n	8005a8c <HAL_UART_IRQHandler+0x88>
    UART_EndTransmit_IT(huart);
 8005d20:	4620      	mov	r0, r4
 8005d22:	f7ff fe1f 	bl	8005964 <UART_EndTransmit_IT>
    return;
 8005d26:	e6b1      	b.n	8005a8c <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005d28:	4620      	mov	r0, r4
 8005d2a:	f000 fc97 	bl	800665c <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8005d2e:	e6ad      	b.n	8005a8c <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005d30:	4620      	mov	r0, r4
 8005d32:	f000 fc92 	bl	800665a <HAL_UARTEx_RxFifoFullCallback>
    return;
 8005d36:	e6a9      	b.n	8005a8c <HAL_UART_IRQHandler+0x88>

08005d38 <UART_SetConfig>:
{
 8005d38:	b570      	push	{r4, r5, r6, lr}
 8005d3a:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005d3c:	6842      	ldr	r2, [r0, #4]
 8005d3e:	4b96      	ldr	r3, [pc, #600]	; (8005f98 <UART_SetConfig+0x260>)
 8005d40:	429a      	cmp	r2, r3
 8005d42:	f200 8087 	bhi.w	8005e54 <UART_SetConfig+0x11c>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8005d46:	68a3      	ldr	r3, [r4, #8]
 8005d48:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005d4c:	d004      	beq.n	8005d58 <UART_SetConfig+0x20>
 8005d4e:	b11b      	cbz	r3, 8005d58 <UART_SetConfig+0x20>
 8005d50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d54:	f040 8084 	bne.w	8005e60 <UART_SetConfig+0x128>
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d58:	6822      	ldr	r2, [r4, #0]
 8005d5a:	4b90      	ldr	r3, [pc, #576]	; (8005f9c <UART_SetConfig+0x264>)
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	f000 8085 	beq.w	8005e6c <UART_SetConfig+0x134>
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8005d62:	68e3      	ldr	r3, [r4, #12]
 8005d64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d68:	d007      	beq.n	8005d7a <UART_SetConfig+0x42>
 8005d6a:	b133      	cbz	r3, 8005d7a <UART_SetConfig+0x42>
 8005d6c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005d70:	d003      	beq.n	8005d7a <UART_SetConfig+0x42>
 8005d72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d76:	f040 8085 	bne.w	8005e84 <UART_SetConfig+0x14c>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8005d7a:	6a23      	ldr	r3, [r4, #32]
 8005d7c:	b11b      	cbz	r3, 8005d86 <UART_SetConfig+0x4e>
 8005d7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d82:	f040 8085 	bne.w	8005e90 <UART_SetConfig+0x158>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8005d86:	6923      	ldr	r3, [r4, #16]
 8005d88:	b133      	cbz	r3, 8005d98 <UART_SetConfig+0x60>
 8005d8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d8e:	d003      	beq.n	8005d98 <UART_SetConfig+0x60>
 8005d90:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005d94:	f040 8082 	bne.w	8005e9c <UART_SetConfig+0x164>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8005d98:	6963      	ldr	r3, [r4, #20]
 8005d9a:	f033 020c 	bics.w	r2, r3, #12
 8005d9e:	d100      	bne.n	8005da2 <UART_SetConfig+0x6a>
 8005da0:	b923      	cbnz	r3, 8005dac <UART_SetConfig+0x74>
 8005da2:	f640 31e7 	movw	r1, #3047	; 0xbe7
 8005da6:	487e      	ldr	r0, [pc, #504]	; (8005fa0 <UART_SetConfig+0x268>)
 8005da8:	f7fa ff7d 	bl	8000ca6 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8005dac:	69a3      	ldr	r3, [r4, #24]
 8005dae:	b143      	cbz	r3, 8005dc2 <UART_SetConfig+0x8a>
 8005db0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005db4:	d005      	beq.n	8005dc2 <UART_SetConfig+0x8a>
 8005db6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005dba:	d002      	beq.n	8005dc2 <UART_SetConfig+0x8a>
 8005dbc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005dc0:	d172      	bne.n	8005ea8 <UART_SetConfig+0x170>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8005dc2:	69e3      	ldr	r3, [r4, #28]
 8005dc4:	b113      	cbz	r3, 8005dcc <UART_SetConfig+0x94>
 8005dc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dca:	d173      	bne.n	8005eb4 <UART_SetConfig+0x17c>
  assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler));
 8005dcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dce:	2b0b      	cmp	r3, #11
 8005dd0:	d876      	bhi.n	8005ec0 <UART_SetConfig+0x188>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005dd2:	68a3      	ldr	r3, [r4, #8]
 8005dd4:	6922      	ldr	r2, [r4, #16]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	6962      	ldr	r2, [r4, #20]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	69e2      	ldr	r2, [r4, #28]
 8005dde:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005de0:	6821      	ldr	r1, [r4, #0]
 8005de2:	6808      	ldr	r0, [r1, #0]
 8005de4:	4a6f      	ldr	r2, [pc, #444]	; (8005fa4 <UART_SetConfig+0x26c>)
 8005de6:	4002      	ands	r2, r0
 8005de8:	431a      	orrs	r2, r3
 8005dea:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dec:	6822      	ldr	r2, [r4, #0]
 8005dee:	6853      	ldr	r3, [r2, #4]
 8005df0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005df4:	68e1      	ldr	r1, [r4, #12]
 8005df6:	430b      	orrs	r3, r1
 8005df8:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005dfa:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005dfc:	6822      	ldr	r2, [r4, #0]
 8005dfe:	4b67      	ldr	r3, [pc, #412]	; (8005f9c <UART_SetConfig+0x264>)
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d001      	beq.n	8005e08 <UART_SetConfig+0xd0>
    tmpreg |= huart->Init.OneBitSampling;
 8005e04:	6a23      	ldr	r3, [r4, #32]
 8005e06:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e08:	6893      	ldr	r3, [r2, #8]
 8005e0a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005e0e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005e12:	430b      	orrs	r3, r1
 8005e14:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005e16:	6822      	ldr	r2, [r4, #0]
 8005e18:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005e1a:	f023 030f 	bic.w	r3, r3, #15
 8005e1e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005e20:	430b      	orrs	r3, r1
 8005e22:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e24:	6823      	ldr	r3, [r4, #0]
 8005e26:	4a60      	ldr	r2, [pc, #384]	; (8005fa8 <UART_SetConfig+0x270>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d04f      	beq.n	8005ecc <UART_SetConfig+0x194>
 8005e2c:	4a5f      	ldr	r2, [pc, #380]	; (8005fac <UART_SetConfig+0x274>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d060      	beq.n	8005ef4 <UART_SetConfig+0x1bc>
 8005e32:	4a5f      	ldr	r2, [pc, #380]	; (8005fb0 <UART_SetConfig+0x278>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d076      	beq.n	8005f26 <UART_SetConfig+0x1ee>
 8005e38:	4a5e      	ldr	r2, [pc, #376]	; (8005fb4 <UART_SetConfig+0x27c>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	f000 809c 	beq.w	8005f78 <UART_SetConfig+0x240>
 8005e40:	4a5d      	ldr	r2, [pc, #372]	; (8005fb8 <UART_SetConfig+0x280>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	f000 80be 	beq.w	8005fc4 <UART_SetConfig+0x28c>
 8005e48:	4a54      	ldr	r2, [pc, #336]	; (8005f9c <UART_SetConfig+0x264>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	f000 80cf 	beq.w	8005fee <UART_SetConfig+0x2b6>
 8005e50:	2210      	movs	r2, #16
 8005e52:	e076      	b.n	8005f42 <UART_SetConfig+0x20a>
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005e54:	f640 31da 	movw	r1, #3034	; 0xbda
 8005e58:	4851      	ldr	r0, [pc, #324]	; (8005fa0 <UART_SetConfig+0x268>)
 8005e5a:	f7fa ff24 	bl	8000ca6 <assert_failed>
 8005e5e:	e772      	b.n	8005d46 <UART_SetConfig+0xe>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8005e60:	f640 31db 	movw	r1, #3035	; 0xbdb
 8005e64:	484e      	ldr	r0, [pc, #312]	; (8005fa0 <UART_SetConfig+0x268>)
 8005e66:	f7fa ff1e 	bl	8000ca6 <assert_failed>
 8005e6a:	e775      	b.n	8005d58 <UART_SetConfig+0x20>
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 8005e6c:	68e3      	ldr	r3, [r4, #12]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d089      	beq.n	8005d86 <UART_SetConfig+0x4e>
 8005e72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e76:	d086      	beq.n	8005d86 <UART_SetConfig+0x4e>
 8005e78:	f640 31de 	movw	r1, #3038	; 0xbde
 8005e7c:	4848      	ldr	r0, [pc, #288]	; (8005fa0 <UART_SetConfig+0x268>)
 8005e7e:	f7fa ff12 	bl	8000ca6 <assert_failed>
 8005e82:	e780      	b.n	8005d86 <UART_SetConfig+0x4e>
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8005e84:	f640 31e2 	movw	r1, #3042	; 0xbe2
 8005e88:	4845      	ldr	r0, [pc, #276]	; (8005fa0 <UART_SetConfig+0x268>)
 8005e8a:	f7fa ff0c 	bl	8000ca6 <assert_failed>
 8005e8e:	e774      	b.n	8005d7a <UART_SetConfig+0x42>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8005e90:	f640 31e3 	movw	r1, #3043	; 0xbe3
 8005e94:	4842      	ldr	r0, [pc, #264]	; (8005fa0 <UART_SetConfig+0x268>)
 8005e96:	f7fa ff06 	bl	8000ca6 <assert_failed>
 8005e9a:	e774      	b.n	8005d86 <UART_SetConfig+0x4e>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8005e9c:	f640 31e6 	movw	r1, #3046	; 0xbe6
 8005ea0:	483f      	ldr	r0, [pc, #252]	; (8005fa0 <UART_SetConfig+0x268>)
 8005ea2:	f7fa ff00 	bl	8000ca6 <assert_failed>
 8005ea6:	e777      	b.n	8005d98 <UART_SetConfig+0x60>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8005ea8:	f640 31e8 	movw	r1, #3048	; 0xbe8
 8005eac:	483c      	ldr	r0, [pc, #240]	; (8005fa0 <UART_SetConfig+0x268>)
 8005eae:	f7fa fefa 	bl	8000ca6 <assert_failed>
 8005eb2:	e786      	b.n	8005dc2 <UART_SetConfig+0x8a>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8005eb4:	f640 31e9 	movw	r1, #3049	; 0xbe9
 8005eb8:	4839      	ldr	r0, [pc, #228]	; (8005fa0 <UART_SetConfig+0x268>)
 8005eba:	f7fa fef4 	bl	8000ca6 <assert_failed>
 8005ebe:	e785      	b.n	8005dcc <UART_SetConfig+0x94>
  assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler));
 8005ec0:	f640 31ea 	movw	r1, #3050	; 0xbea
 8005ec4:	4836      	ldr	r0, [pc, #216]	; (8005fa0 <UART_SetConfig+0x268>)
 8005ec6:	f7fa feee 	bl	8000ca6 <assert_failed>
 8005eca:	e782      	b.n	8005dd2 <UART_SetConfig+0x9a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ecc:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 8005ed0:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005ed4:	f002 0203 	and.w	r2, r2, #3
 8005ed8:	2a03      	cmp	r2, #3
 8005eda:	d809      	bhi.n	8005ef0 <UART_SetConfig+0x1b8>
 8005edc:	e8df f002 	tbb	[pc, r2]
 8005ee0:	069c0402 	.word	0x069c0402
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	e02c      	b.n	8005f42 <UART_SetConfig+0x20a>
 8005ee8:	2204      	movs	r2, #4
 8005eea:	e02a      	b.n	8005f42 <UART_SetConfig+0x20a>
 8005eec:	2208      	movs	r2, #8
 8005eee:	e028      	b.n	8005f42 <UART_SetConfig+0x20a>
 8005ef0:	2210      	movs	r2, #16
 8005ef2:	e026      	b.n	8005f42 <UART_SetConfig+0x20a>
 8005ef4:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8005ef8:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005efc:	f002 020c 	and.w	r2, r2, #12
 8005f00:	2a0c      	cmp	r2, #12
 8005f02:	d80e      	bhi.n	8005f22 <UART_SetConfig+0x1ea>
 8005f04:	e8df f002 	tbb	[pc, r2]
 8005f08:	0d0d0d07 	.word	0x0d0d0d07
 8005f0c:	0d0d0d09 	.word	0x0d0d0d09
 8005f10:	0d0d0d8a 	.word	0x0d0d0d8a
 8005f14:	0b          	.byte	0x0b
 8005f15:	00          	.byte	0x00
 8005f16:	2200      	movs	r2, #0
 8005f18:	e013      	b.n	8005f42 <UART_SetConfig+0x20a>
 8005f1a:	2204      	movs	r2, #4
 8005f1c:	e011      	b.n	8005f42 <UART_SetConfig+0x20a>
 8005f1e:	2208      	movs	r2, #8
 8005f20:	e00f      	b.n	8005f42 <UART_SetConfig+0x20a>
 8005f22:	2210      	movs	r2, #16
 8005f24:	e00d      	b.n	8005f42 <UART_SetConfig+0x20a>
 8005f26:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8005f2a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005f2e:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8005f32:	2a20      	cmp	r2, #32
 8005f34:	d074      	beq.n	8006020 <UART_SetConfig+0x2e8>
 8005f36:	d81b      	bhi.n	8005f70 <UART_SetConfig+0x238>
 8005f38:	2a00      	cmp	r2, #0
 8005f3a:	d073      	beq.n	8006024 <UART_SetConfig+0x2ec>
 8005f3c:	2a10      	cmp	r2, #16
 8005f3e:	d173      	bne.n	8006028 <UART_SetConfig+0x2f0>
 8005f40:	2204      	movs	r2, #4
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f42:	4916      	ldr	r1, [pc, #88]	; (8005f9c <UART_SetConfig+0x264>)
 8005f44:	428b      	cmp	r3, r1
 8005f46:	f000 808b 	beq.w	8006060 <UART_SetConfig+0x328>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f4a:	69e0      	ldr	r0, [r4, #28]
 8005f4c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005f50:	f000 80c7 	beq.w	80060e2 <UART_SetConfig+0x3aa>
    switch (clocksource)
 8005f54:	2a08      	cmp	r2, #8
 8005f56:	f200 8132 	bhi.w	80061be <UART_SetConfig+0x486>
 8005f5a:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005f5e:	00f5      	.short	0x00f5
 8005f60:	00f30117 	.word	0x00f30117
 8005f64:	011a0130 	.word	0x011a0130
 8005f68:	01300130 	.word	0x01300130
 8005f6c:	011d0130 	.word	0x011d0130
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005f70:	2a30      	cmp	r2, #48	; 0x30
 8005f72:	d15b      	bne.n	800602c <UART_SetConfig+0x2f4>
 8005f74:	2208      	movs	r2, #8
 8005f76:	e7e4      	b.n	8005f42 <UART_SetConfig+0x20a>
 8005f78:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 8005f7c:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005f80:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8005f84:	2a80      	cmp	r2, #128	; 0x80
 8005f86:	d053      	beq.n	8006030 <UART_SetConfig+0x2f8>
 8005f88:	d818      	bhi.n	8005fbc <UART_SetConfig+0x284>
 8005f8a:	2a00      	cmp	r2, #0
 8005f8c:	d052      	beq.n	8006034 <UART_SetConfig+0x2fc>
 8005f8e:	2a40      	cmp	r2, #64	; 0x40
 8005f90:	d152      	bne.n	8006038 <UART_SetConfig+0x300>
 8005f92:	2204      	movs	r2, #4
 8005f94:	e7d5      	b.n	8005f42 <UART_SetConfig+0x20a>
 8005f96:	bf00      	nop
 8005f98:	011e1a30 	.word	0x011e1a30
 8005f9c:	40008000 	.word	0x40008000
 8005fa0:	08013020 	.word	0x08013020
 8005fa4:	cfff69f3 	.word	0xcfff69f3
 8005fa8:	40013800 	.word	0x40013800
 8005fac:	40004400 	.word	0x40004400
 8005fb0:	40004800 	.word	0x40004800
 8005fb4:	40004c00 	.word	0x40004c00
 8005fb8:	40005000 	.word	0x40005000
 8005fbc:	2ac0      	cmp	r2, #192	; 0xc0
 8005fbe:	d13d      	bne.n	800603c <UART_SetConfig+0x304>
 8005fc0:	2208      	movs	r2, #8
 8005fc2:	e7be      	b.n	8005f42 <UART_SetConfig+0x20a>
 8005fc4:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8005fc8:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005fcc:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8005fd0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8005fd4:	d034      	beq.n	8006040 <UART_SetConfig+0x308>
 8005fd6:	d805      	bhi.n	8005fe4 <UART_SetConfig+0x2ac>
 8005fd8:	b3a2      	cbz	r2, 8006044 <UART_SetConfig+0x30c>
 8005fda:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8005fde:	d133      	bne.n	8006048 <UART_SetConfig+0x310>
 8005fe0:	2204      	movs	r2, #4
 8005fe2:	e7ae      	b.n	8005f42 <UART_SetConfig+0x20a>
 8005fe4:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8005fe8:	d130      	bne.n	800604c <UART_SetConfig+0x314>
 8005fea:	2208      	movs	r2, #8
 8005fec:	e7a9      	b.n	8005f42 <UART_SetConfig+0x20a>
 8005fee:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 8005ff2:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005ff6:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8005ffa:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8005ffe:	d027      	beq.n	8006050 <UART_SetConfig+0x318>
 8006000:	d805      	bhi.n	800600e <UART_SetConfig+0x2d6>
 8006002:	b33a      	cbz	r2, 8006054 <UART_SetConfig+0x31c>
 8006004:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8006008:	d126      	bne.n	8006058 <UART_SetConfig+0x320>
 800600a:	2204      	movs	r2, #4
 800600c:	e799      	b.n	8005f42 <UART_SetConfig+0x20a>
 800600e:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8006012:	d123      	bne.n	800605c <UART_SetConfig+0x324>
 8006014:	2208      	movs	r2, #8
 8006016:	e794      	b.n	8005f42 <UART_SetConfig+0x20a>
 8006018:	2202      	movs	r2, #2
 800601a:	e792      	b.n	8005f42 <UART_SetConfig+0x20a>
 800601c:	2202      	movs	r2, #2
 800601e:	e790      	b.n	8005f42 <UART_SetConfig+0x20a>
 8006020:	2202      	movs	r2, #2
 8006022:	e78e      	b.n	8005f42 <UART_SetConfig+0x20a>
 8006024:	2200      	movs	r2, #0
 8006026:	e78c      	b.n	8005f42 <UART_SetConfig+0x20a>
 8006028:	2210      	movs	r2, #16
 800602a:	e78a      	b.n	8005f42 <UART_SetConfig+0x20a>
 800602c:	2210      	movs	r2, #16
 800602e:	e788      	b.n	8005f42 <UART_SetConfig+0x20a>
 8006030:	2202      	movs	r2, #2
 8006032:	e786      	b.n	8005f42 <UART_SetConfig+0x20a>
 8006034:	2200      	movs	r2, #0
 8006036:	e784      	b.n	8005f42 <UART_SetConfig+0x20a>
 8006038:	2210      	movs	r2, #16
 800603a:	e782      	b.n	8005f42 <UART_SetConfig+0x20a>
 800603c:	2210      	movs	r2, #16
 800603e:	e780      	b.n	8005f42 <UART_SetConfig+0x20a>
 8006040:	2202      	movs	r2, #2
 8006042:	e77e      	b.n	8005f42 <UART_SetConfig+0x20a>
 8006044:	2200      	movs	r2, #0
 8006046:	e77c      	b.n	8005f42 <UART_SetConfig+0x20a>
 8006048:	2210      	movs	r2, #16
 800604a:	e77a      	b.n	8005f42 <UART_SetConfig+0x20a>
 800604c:	2210      	movs	r2, #16
 800604e:	e778      	b.n	8005f42 <UART_SetConfig+0x20a>
 8006050:	2202      	movs	r2, #2
 8006052:	e776      	b.n	8005f42 <UART_SetConfig+0x20a>
 8006054:	2200      	movs	r2, #0
 8006056:	e774      	b.n	8005f42 <UART_SetConfig+0x20a>
 8006058:	2210      	movs	r2, #16
 800605a:	e772      	b.n	8005f42 <UART_SetConfig+0x20a>
 800605c:	2210      	movs	r2, #16
 800605e:	e770      	b.n	8005f42 <UART_SetConfig+0x20a>
    switch (clocksource)
 8006060:	2a08      	cmp	r2, #8
 8006062:	f200 809c 	bhi.w	800619e <UART_SetConfig+0x466>
 8006066:	e8df f002 	tbb	[pc, r2]
 800606a:	9a08      	.short	0x9a08
 800606c:	9a379a3a 	.word	0x9a379a3a
 8006070:	9a9a      	.short	0x9a9a
 8006072:	05          	.byte	0x05
 8006073:	00          	.byte	0x00
 8006074:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006078:	e004      	b.n	8006084 <UART_SetConfig+0x34c>
        pclk = HAL_RCC_GetPCLK1Freq();
 800607a:	f7fe f83b 	bl	80040f4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800607e:	2800      	cmp	r0, #0
 8006080:	f000 808f 	beq.w	80061a2 <UART_SetConfig+0x46a>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006084:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006086:	4b51      	ldr	r3, [pc, #324]	; (80061cc <UART_SetConfig+0x494>)
 8006088:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800608c:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006090:	6865      	ldr	r5, [r4, #4]
 8006092:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8006096:	4299      	cmp	r1, r3
 8006098:	f200 8085 	bhi.w	80061a6 <UART_SetConfig+0x46e>
 800609c:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80060a0:	f200 8083 	bhi.w	80061aa <UART_SetConfig+0x472>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80060a4:	2600      	movs	r6, #0
 80060a6:	4633      	mov	r3, r6
 80060a8:	4631      	mov	r1, r6
 80060aa:	f7fa f959 	bl	8000360 <__aeabi_uldivmod>
 80060ae:	0209      	lsls	r1, r1, #8
 80060b0:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80060b4:	0200      	lsls	r0, r0, #8
 80060b6:	086b      	lsrs	r3, r5, #1
 80060b8:	18c0      	adds	r0, r0, r3
 80060ba:	462a      	mov	r2, r5
 80060bc:	4633      	mov	r3, r6
 80060be:	f141 0100 	adc.w	r1, r1, #0
 80060c2:	f7fa f94d 	bl	8000360 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80060c6:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 80060ca:	4b41      	ldr	r3, [pc, #260]	; (80061d0 <UART_SetConfig+0x498>)
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d86e      	bhi.n	80061ae <UART_SetConfig+0x476>
          huart->Instance->BRR = usartdiv;
 80060d0:	6823      	ldr	r3, [r4, #0]
 80060d2:	60d8      	str	r0, [r3, #12]
 80060d4:	4630      	mov	r0, r6
 80060d6:	e050      	b.n	800617a <UART_SetConfig+0x442>
        pclk = HAL_RCC_GetSysClockFreq();
 80060d8:	f7fd fe64 	bl	8003da4 <HAL_RCC_GetSysClockFreq>
        break;
 80060dc:	e7cf      	b.n	800607e <UART_SetConfig+0x346>
        pclk = (uint32_t) HSI_VALUE;
 80060de:	483d      	ldr	r0, [pc, #244]	; (80061d4 <UART_SetConfig+0x49c>)
 80060e0:	e7d0      	b.n	8006084 <UART_SetConfig+0x34c>
    switch (clocksource)
 80060e2:	2a08      	cmp	r2, #8
 80060e4:	d865      	bhi.n	80061b2 <UART_SetConfig+0x47a>
 80060e6:	e8df f002 	tbb	[pc, r2]
 80060ea:	2707      	.short	0x2707
 80060ec:	642a6405 	.word	0x642a6405
 80060f0:	6464      	.short	0x6464
 80060f2:	0b          	.byte	0x0b
 80060f3:	00          	.byte	0x00
 80060f4:	4837      	ldr	r0, [pc, #220]	; (80061d4 <UART_SetConfig+0x49c>)
 80060f6:	e003      	b.n	8006100 <UART_SetConfig+0x3c8>
        pclk = HAL_RCC_GetPCLK1Freq();
 80060f8:	f7fd fffc 	bl	80040f4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80060fc:	2800      	cmp	r0, #0
 80060fe:	d05a      	beq.n	80061b6 <UART_SetConfig+0x47e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006100:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006102:	4b32      	ldr	r3, [pc, #200]	; (80061cc <UART_SetConfig+0x494>)
 8006104:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006108:	fbb0 f0f3 	udiv	r0, r0, r3
 800610c:	6862      	ldr	r2, [r4, #4]
 800610e:	0853      	lsrs	r3, r2, #1
 8006110:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8006114:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006118:	f1a3 0110 	sub.w	r1, r3, #16
 800611c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8006120:	4291      	cmp	r1, r2
 8006122:	d84a      	bhi.n	80061ba <UART_SetConfig+0x482>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006124:	b29a      	uxth	r2, r3
 8006126:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800612a:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800612e:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8006130:	6822      	ldr	r2, [r4, #0]
 8006132:	60d3      	str	r3, [r2, #12]
 8006134:	2000      	movs	r0, #0
 8006136:	e020      	b.n	800617a <UART_SetConfig+0x442>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006138:	f7fd ffee 	bl	8004118 <HAL_RCC_GetPCLK2Freq>
        break;
 800613c:	e7de      	b.n	80060fc <UART_SetConfig+0x3c4>
        pclk = HAL_RCC_GetSysClockFreq();
 800613e:	f7fd fe31 	bl	8003da4 <HAL_RCC_GetSysClockFreq>
        break;
 8006142:	e7db      	b.n	80060fc <UART_SetConfig+0x3c4>
    switch (clocksource)
 8006144:	4823      	ldr	r0, [pc, #140]	; (80061d4 <UART_SetConfig+0x49c>)
 8006146:	e003      	b.n	8006150 <UART_SetConfig+0x418>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006148:	f7fd ffd4 	bl	80040f4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800614c:	2800      	cmp	r0, #0
 800614e:	d038      	beq.n	80061c2 <UART_SetConfig+0x48a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006150:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006152:	4b1e      	ldr	r3, [pc, #120]	; (80061cc <UART_SetConfig+0x494>)
 8006154:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006158:	fbb0 f0f3 	udiv	r0, r0, r3
 800615c:	6863      	ldr	r3, [r4, #4]
 800615e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8006162:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006166:	f1a0 0210 	sub.w	r2, r0, #16
 800616a:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800616e:	429a      	cmp	r2, r3
 8006170:	d829      	bhi.n	80061c6 <UART_SetConfig+0x48e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006172:	6823      	ldr	r3, [r4, #0]
 8006174:	b280      	uxth	r0, r0
 8006176:	60d8      	str	r0, [r3, #12]
 8006178:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 800617a:	2301      	movs	r3, #1
 800617c:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006180:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 8006184:	2300      	movs	r3, #0
 8006186:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;
 8006188:	6763      	str	r3, [r4, #116]	; 0x74
}
 800618a:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 800618c:	f7fd ffc4 	bl	8004118 <HAL_RCC_GetPCLK2Freq>
        break;
 8006190:	e7dc      	b.n	800614c <UART_SetConfig+0x414>
        pclk = HAL_RCC_GetSysClockFreq();
 8006192:	f7fd fe07 	bl	8003da4 <HAL_RCC_GetSysClockFreq>
        break;
 8006196:	e7d9      	b.n	800614c <UART_SetConfig+0x414>
        pclk = (uint32_t) LSE_VALUE;
 8006198:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800619c:	e7d8      	b.n	8006150 <UART_SetConfig+0x418>
    switch (clocksource)
 800619e:	2001      	movs	r0, #1
 80061a0:	e7eb      	b.n	800617a <UART_SetConfig+0x442>
 80061a2:	2000      	movs	r0, #0
 80061a4:	e7e9      	b.n	800617a <UART_SetConfig+0x442>
        ret = HAL_ERROR;
 80061a6:	2001      	movs	r0, #1
 80061a8:	e7e7      	b.n	800617a <UART_SetConfig+0x442>
 80061aa:	2001      	movs	r0, #1
 80061ac:	e7e5      	b.n	800617a <UART_SetConfig+0x442>
          ret = HAL_ERROR;
 80061ae:	2001      	movs	r0, #1
 80061b0:	e7e3      	b.n	800617a <UART_SetConfig+0x442>
    switch (clocksource)
 80061b2:	2001      	movs	r0, #1
 80061b4:	e7e1      	b.n	800617a <UART_SetConfig+0x442>
 80061b6:	2000      	movs	r0, #0
 80061b8:	e7df      	b.n	800617a <UART_SetConfig+0x442>
        ret = HAL_ERROR;
 80061ba:	2001      	movs	r0, #1
 80061bc:	e7dd      	b.n	800617a <UART_SetConfig+0x442>
    switch (clocksource)
 80061be:	2001      	movs	r0, #1
 80061c0:	e7db      	b.n	800617a <UART_SetConfig+0x442>
 80061c2:	2000      	movs	r0, #0
 80061c4:	e7d9      	b.n	800617a <UART_SetConfig+0x442>
        ret = HAL_ERROR;
 80061c6:	2001      	movs	r0, #1
 80061c8:	e7d7      	b.n	800617a <UART_SetConfig+0x442>
 80061ca:	bf00      	nop
 80061cc:	0801305c 	.word	0x0801305c
 80061d0:	000ffcff 	.word	0x000ffcff
 80061d4:	00f42400 	.word	0x00f42400

080061d8 <UART_AdvFeatureConfig>:
{
 80061d8:	b510      	push	{r4, lr}
 80061da:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80061dc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80061de:	2bff      	cmp	r3, #255	; 0xff
 80061e0:	f200 80a1 	bhi.w	8006326 <UART_AdvFeatureConfig+0x14e>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061e4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80061e6:	f013 0f01 	tst.w	r3, #1
 80061ea:	d00c      	beq.n	8006206 <UART_AdvFeatureConfig+0x2e>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 80061ec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80061ee:	b11b      	cbz	r3, 80061f8 <UART_AdvFeatureConfig+0x20>
 80061f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80061f4:	f040 809d 	bne.w	8006332 <UART_AdvFeatureConfig+0x15a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80061f8:	6822      	ldr	r2, [r4, #0]
 80061fa:	6853      	ldr	r3, [r2, #4]
 80061fc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006200:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006202:	430b      	orrs	r3, r1
 8006204:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006206:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006208:	f013 0f02 	tst.w	r3, #2
 800620c:	d00c      	beq.n	8006228 <UART_AdvFeatureConfig+0x50>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800620e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006210:	b11b      	cbz	r3, 800621a <UART_AdvFeatureConfig+0x42>
 8006212:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006216:	f040 8092 	bne.w	800633e <UART_AdvFeatureConfig+0x166>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800621a:	6822      	ldr	r2, [r4, #0]
 800621c:	6853      	ldr	r3, [r2, #4]
 800621e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006222:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006224:	430b      	orrs	r3, r1
 8006226:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006228:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800622a:	f013 0f04 	tst.w	r3, #4
 800622e:	d00c      	beq.n	800624a <UART_AdvFeatureConfig+0x72>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8006230:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006232:	b11b      	cbz	r3, 800623c <UART_AdvFeatureConfig+0x64>
 8006234:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006238:	f040 8087 	bne.w	800634a <UART_AdvFeatureConfig+0x172>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800623c:	6822      	ldr	r2, [r4, #0]
 800623e:	6853      	ldr	r3, [r2, #4]
 8006240:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006244:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006246:	430b      	orrs	r3, r1
 8006248:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800624a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800624c:	f013 0f08 	tst.w	r3, #8
 8006250:	d00b      	beq.n	800626a <UART_AdvFeatureConfig+0x92>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8006252:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006254:	b113      	cbz	r3, 800625c <UART_AdvFeatureConfig+0x84>
 8006256:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800625a:	d17c      	bne.n	8006356 <UART_AdvFeatureConfig+0x17e>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800625c:	6822      	ldr	r2, [r4, #0]
 800625e:	6853      	ldr	r3, [r2, #4]
 8006260:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006264:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006266:	430b      	orrs	r3, r1
 8006268:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800626a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800626c:	f013 0f10 	tst.w	r3, #16
 8006270:	d00b      	beq.n	800628a <UART_AdvFeatureConfig+0xb2>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8006272:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006274:	b113      	cbz	r3, 800627c <UART_AdvFeatureConfig+0xa4>
 8006276:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800627a:	d172      	bne.n	8006362 <UART_AdvFeatureConfig+0x18a>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800627c:	6822      	ldr	r2, [r4, #0]
 800627e:	6893      	ldr	r3, [r2, #8]
 8006280:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006284:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006286:	430b      	orrs	r3, r1
 8006288:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800628a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800628c:	f013 0f20 	tst.w	r3, #32
 8006290:	d00b      	beq.n	80062aa <UART_AdvFeatureConfig+0xd2>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8006292:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006294:	b113      	cbz	r3, 800629c <UART_AdvFeatureConfig+0xc4>
 8006296:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800629a:	d168      	bne.n	800636e <UART_AdvFeatureConfig+0x196>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800629c:	6822      	ldr	r2, [r4, #0]
 800629e:	6893      	ldr	r3, [r2, #8]
 80062a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80062a4:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80062a6:	430b      	orrs	r3, r1
 80062a8:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80062aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80062ac:	f013 0f40 	tst.w	r3, #64	; 0x40
 80062b0:	d028      	beq.n	8006304 <UART_AdvFeatureConfig+0x12c>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 80062b2:	6823      	ldr	r3, [r4, #0]
 80062b4:	4a43      	ldr	r2, [pc, #268]	; (80063c4 <UART_AdvFeatureConfig+0x1ec>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d014      	beq.n	80062e4 <UART_AdvFeatureConfig+0x10c>
 80062ba:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 80062be:	4293      	cmp	r3, r2
 80062c0:	d010      	beq.n	80062e4 <UART_AdvFeatureConfig+0x10c>
 80062c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d00c      	beq.n	80062e4 <UART_AdvFeatureConfig+0x10c>
 80062ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d008      	beq.n	80062e4 <UART_AdvFeatureConfig+0x10c>
 80062d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d004      	beq.n	80062e4 <UART_AdvFeatureConfig+0x10c>
 80062da:	f640 41da 	movw	r1, #3290	; 0xcda
 80062de:	483a      	ldr	r0, [pc, #232]	; (80063c8 <UART_AdvFeatureConfig+0x1f0>)
 80062e0:	f7fa fce1 	bl	8000ca6 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 80062e4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80062e6:	b113      	cbz	r3, 80062ee <UART_AdvFeatureConfig+0x116>
 80062e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80062ec:	d145      	bne.n	800637a <UART_AdvFeatureConfig+0x1a2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80062ee:	6822      	ldr	r2, [r4, #0]
 80062f0:	6853      	ldr	r3, [r2, #4]
 80062f2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80062f6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80062f8:	430b      	orrs	r3, r1
 80062fa:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80062fc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80062fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006302:	d040      	beq.n	8006386 <UART_AdvFeatureConfig+0x1ae>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006304:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006306:	f013 0f80 	tst.w	r3, #128	; 0x80
 800630a:	d00b      	beq.n	8006324 <UART_AdvFeatureConfig+0x14c>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800630c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800630e:	b113      	cbz	r3, 8006316 <UART_AdvFeatureConfig+0x13e>
 8006310:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006314:	d150      	bne.n	80063b8 <UART_AdvFeatureConfig+0x1e0>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006316:	6822      	ldr	r2, [r4, #0]
 8006318:	6853      	ldr	r3, [r2, #4]
 800631a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800631e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006320:	430b      	orrs	r3, r1
 8006322:	6053      	str	r3, [r2, #4]
}
 8006324:	bd10      	pop	{r4, pc}
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8006326:	f640 41ab 	movw	r1, #3243	; 0xcab
 800632a:	4827      	ldr	r0, [pc, #156]	; (80063c8 <UART_AdvFeatureConfig+0x1f0>)
 800632c:	f7fa fcbb 	bl	8000ca6 <assert_failed>
 8006330:	e758      	b.n	80061e4 <UART_AdvFeatureConfig+0xc>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8006332:	f44f 614b 	mov.w	r1, #3248	; 0xcb0
 8006336:	4824      	ldr	r0, [pc, #144]	; (80063c8 <UART_AdvFeatureConfig+0x1f0>)
 8006338:	f7fa fcb5 	bl	8000ca6 <assert_failed>
 800633c:	e75c      	b.n	80061f8 <UART_AdvFeatureConfig+0x20>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800633e:	f640 41b7 	movw	r1, #3255	; 0xcb7
 8006342:	4821      	ldr	r0, [pc, #132]	; (80063c8 <UART_AdvFeatureConfig+0x1f0>)
 8006344:	f7fa fcaf 	bl	8000ca6 <assert_failed>
 8006348:	e767      	b.n	800621a <UART_AdvFeatureConfig+0x42>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800634a:	f640 41be 	movw	r1, #3262	; 0xcbe
 800634e:	481e      	ldr	r0, [pc, #120]	; (80063c8 <UART_AdvFeatureConfig+0x1f0>)
 8006350:	f7fa fca9 	bl	8000ca6 <assert_failed>
 8006354:	e772      	b.n	800623c <UART_AdvFeatureConfig+0x64>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8006356:	f640 41c5 	movw	r1, #3269	; 0xcc5
 800635a:	481b      	ldr	r0, [pc, #108]	; (80063c8 <UART_AdvFeatureConfig+0x1f0>)
 800635c:	f7fa fca3 	bl	8000ca6 <assert_failed>
 8006360:	e77c      	b.n	800625c <UART_AdvFeatureConfig+0x84>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8006362:	f640 41cc 	movw	r1, #3276	; 0xccc
 8006366:	4818      	ldr	r0, [pc, #96]	; (80063c8 <UART_AdvFeatureConfig+0x1f0>)
 8006368:	f7fa fc9d 	bl	8000ca6 <assert_failed>
 800636c:	e786      	b.n	800627c <UART_AdvFeatureConfig+0xa4>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800636e:	f640 41d3 	movw	r1, #3283	; 0xcd3
 8006372:	4815      	ldr	r0, [pc, #84]	; (80063c8 <UART_AdvFeatureConfig+0x1f0>)
 8006374:	f7fa fc97 	bl	8000ca6 <assert_failed>
 8006378:	e790      	b.n	800629c <UART_AdvFeatureConfig+0xc4>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800637a:	f640 41db 	movw	r1, #3291	; 0xcdb
 800637e:	4812      	ldr	r0, [pc, #72]	; (80063c8 <UART_AdvFeatureConfig+0x1f0>)
 8006380:	f7fa fc91 	bl	8000ca6 <assert_failed>
 8006384:	e7b3      	b.n	80062ee <UART_AdvFeatureConfig+0x116>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8006386:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006388:	b143      	cbz	r3, 800639c <UART_AdvFeatureConfig+0x1c4>
 800638a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800638e:	d005      	beq.n	800639c <UART_AdvFeatureConfig+0x1c4>
 8006390:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006394:	d002      	beq.n	800639c <UART_AdvFeatureConfig+0x1c4>
 8006396:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800639a:	d107      	bne.n	80063ac <UART_AdvFeatureConfig+0x1d4>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800639c:	6822      	ldr	r2, [r4, #0]
 800639e:	6853      	ldr	r3, [r2, #4]
 80063a0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80063a4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80063a6:	430b      	orrs	r3, r1
 80063a8:	6053      	str	r3, [r2, #4]
 80063aa:	e7ab      	b.n	8006304 <UART_AdvFeatureConfig+0x12c>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 80063ac:	f44f 614e 	mov.w	r1, #3296	; 0xce0
 80063b0:	4805      	ldr	r0, [pc, #20]	; (80063c8 <UART_AdvFeatureConfig+0x1f0>)
 80063b2:	f7fa fc78 	bl	8000ca6 <assert_failed>
 80063b6:	e7f1      	b.n	800639c <UART_AdvFeatureConfig+0x1c4>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 80063b8:	f640 41e8 	movw	r1, #3304	; 0xce8
 80063bc:	4802      	ldr	r0, [pc, #8]	; (80063c8 <UART_AdvFeatureConfig+0x1f0>)
 80063be:	f7fa fc72 	bl	8000ca6 <assert_failed>
 80063c2:	e7a8      	b.n	8006316 <UART_AdvFeatureConfig+0x13e>
 80063c4:	40013800 	.word	0x40013800
 80063c8:	08013020 	.word	0x08013020

080063cc <UART_WaitOnFlagUntilTimeout>:
{
 80063cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063d0:	4605      	mov	r5, r0
 80063d2:	460f      	mov	r7, r1
 80063d4:	4616      	mov	r6, r2
 80063d6:	4699      	mov	r9, r3
 80063d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063dc:	682b      	ldr	r3, [r5, #0]
 80063de:	69dc      	ldr	r4, [r3, #28]
 80063e0:	ea37 0404 	bics.w	r4, r7, r4
 80063e4:	bf0c      	ite	eq
 80063e6:	2401      	moveq	r4, #1
 80063e8:	2400      	movne	r4, #0
 80063ea:	42b4      	cmp	r4, r6
 80063ec:	d157      	bne.n	800649e <UART_WaitOnFlagUntilTimeout+0xd2>
    if (Timeout != HAL_MAX_DELAY)
 80063ee:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 80063f2:	d0f3      	beq.n	80063dc <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063f4:	f7fa feee 	bl	80011d4 <HAL_GetTick>
 80063f8:	eba0 0009 	sub.w	r0, r0, r9
 80063fc:	4540      	cmp	r0, r8
 80063fe:	d82f      	bhi.n	8006460 <UART_WaitOnFlagUntilTimeout+0x94>
 8006400:	f1b8 0f00 	cmp.w	r8, #0
 8006404:	d02c      	beq.n	8006460 <UART_WaitOnFlagUntilTimeout+0x94>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006406:	682b      	ldr	r3, [r5, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	f012 0f04 	tst.w	r2, #4
 800640e:	d0e5      	beq.n	80063dc <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006410:	69da      	ldr	r2, [r3, #28]
 8006412:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8006416:	d0e1      	beq.n	80063dc <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006418:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800641c:	621a      	str	r2, [r3, #32]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800641e:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006420:	e852 3f00 	ldrex	r3, [r2]
 8006424:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006428:	e842 3100 	strex	r1, r3, [r2]
 800642c:	2900      	cmp	r1, #0
 800642e:	d1f6      	bne.n	800641e <UART_WaitOnFlagUntilTimeout+0x52>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006430:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006432:	f102 0308 	add.w	r3, r2, #8
 8006436:	e853 3f00 	ldrex	r3, [r3]
 800643a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800643e:	3208      	adds	r2, #8
 8006440:	e842 3100 	strex	r1, r3, [r2]
 8006444:	2900      	cmp	r1, #0
 8006446:	d1f3      	bne.n	8006430 <UART_WaitOnFlagUntilTimeout+0x64>
          huart->gState = HAL_UART_STATE_READY;
 8006448:	2320      	movs	r3, #32
 800644a:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800644e:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006452:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 8006456:	2300      	movs	r3, #0
 8006458:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
          return HAL_TIMEOUT;
 800645c:	2003      	movs	r0, #3
 800645e:	e01f      	b.n	80064a0 <UART_WaitOnFlagUntilTimeout+0xd4>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006460:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006462:	e852 3f00 	ldrex	r3, [r2]
 8006466:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800646a:	e842 3100 	strex	r1, r3, [r2]
 800646e:	2900      	cmp	r1, #0
 8006470:	d1f6      	bne.n	8006460 <UART_WaitOnFlagUntilTimeout+0x94>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006472:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006474:	f102 0308 	add.w	r3, r2, #8
 8006478:	e853 3f00 	ldrex	r3, [r3]
 800647c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006480:	3208      	adds	r2, #8
 8006482:	e842 3100 	strex	r1, r3, [r2]
 8006486:	2900      	cmp	r1, #0
 8006488:	d1f3      	bne.n	8006472 <UART_WaitOnFlagUntilTimeout+0xa6>
        huart->gState = HAL_UART_STATE_READY;
 800648a:	2320      	movs	r3, #32
 800648c:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006490:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        __HAL_UNLOCK(huart);
 8006494:	2300      	movs	r3, #0
 8006496:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
        return HAL_TIMEOUT;
 800649a:	2003      	movs	r0, #3
 800649c:	e000      	b.n	80064a0 <UART_WaitOnFlagUntilTimeout+0xd4>
  return HAL_OK;
 800649e:	2000      	movs	r0, #0
}
 80064a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080064a4 <UART_CheckIdleState>:
{
 80064a4:	b530      	push	{r4, r5, lr}
 80064a6:	b083      	sub	sp, #12
 80064a8:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064aa:	2300      	movs	r3, #0
 80064ac:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 80064b0:	f7fa fe90 	bl	80011d4 <HAL_GetTick>
 80064b4:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80064b6:	6822      	ldr	r2, [r4, #0]
 80064b8:	6812      	ldr	r2, [r2, #0]
 80064ba:	f012 0f08 	tst.w	r2, #8
 80064be:	d10f      	bne.n	80064e0 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80064c0:	6823      	ldr	r3, [r4, #0]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f013 0f04 	tst.w	r3, #4
 80064c8:	d118      	bne.n	80064fc <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 80064ca:	2320      	movs	r3, #32
 80064cc:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80064d0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064d4:	2000      	movs	r0, #0
 80064d6:	66e0      	str	r0, [r4, #108]	; 0x6c
  __HAL_UNLOCK(huart);
 80064d8:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 80064dc:	b003      	add	sp, #12
 80064de:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80064e4:	9300      	str	r3, [sp, #0]
 80064e6:	4603      	mov	r3, r0
 80064e8:	2200      	movs	r2, #0
 80064ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80064ee:	4620      	mov	r0, r4
 80064f0:	f7ff ff6c 	bl	80063cc <UART_WaitOnFlagUntilTimeout>
 80064f4:	2800      	cmp	r0, #0
 80064f6:	d0e3      	beq.n	80064c0 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 80064f8:	2003      	movs	r0, #3
 80064fa:	e7ef      	b.n	80064dc <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006500:	9300      	str	r3, [sp, #0]
 8006502:	462b      	mov	r3, r5
 8006504:	2200      	movs	r2, #0
 8006506:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800650a:	4620      	mov	r0, r4
 800650c:	f7ff ff5e 	bl	80063cc <UART_WaitOnFlagUntilTimeout>
 8006510:	2800      	cmp	r0, #0
 8006512:	d0da      	beq.n	80064ca <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8006514:	2003      	movs	r0, #3
 8006516:	e7e1      	b.n	80064dc <UART_CheckIdleState+0x38>

08006518 <HAL_UART_Init>:
  if (huart == NULL)
 8006518:	2800      	cmp	r0, #0
 800651a:	d070      	beq.n	80065fe <HAL_UART_Init+0xe6>
{
 800651c:	b510      	push	{r4, lr}
 800651e:	4604      	mov	r4, r0
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8006520:	6983      	ldr	r3, [r0, #24]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d043      	beq.n	80065ae <HAL_UART_Init+0x96>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8006526:	6803      	ldr	r3, [r0, #0]
 8006528:	4a36      	ldr	r2, [pc, #216]	; (8006604 <HAL_UART_Init+0xec>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d018      	beq.n	8006560 <HAL_UART_Init+0x48>
 800652e:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 8006532:	4293      	cmp	r3, r2
 8006534:	d014      	beq.n	8006560 <HAL_UART_Init+0x48>
 8006536:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800653a:	4293      	cmp	r3, r2
 800653c:	d010      	beq.n	8006560 <HAL_UART_Init+0x48>
 800653e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006542:	4293      	cmp	r3, r2
 8006544:	d00c      	beq.n	8006560 <HAL_UART_Init+0x48>
 8006546:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800654a:	4293      	cmp	r3, r2
 800654c:	d008      	beq.n	8006560 <HAL_UART_Init+0x48>
 800654e:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8006552:	4293      	cmp	r3, r2
 8006554:	d004      	beq.n	8006560 <HAL_UART_Init+0x48>
 8006556:	f44f 719f 	mov.w	r1, #318	; 0x13e
 800655a:	482b      	ldr	r0, [pc, #172]	; (8006608 <HAL_UART_Init+0xf0>)
 800655c:	f7fa fba3 	bl	8000ca6 <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
 8006560:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006564:	2b00      	cmp	r3, #0
 8006566:	d040      	beq.n	80065ea <HAL_UART_Init+0xd2>
  huart->gState = HAL_UART_STATE_BUSY;
 8006568:	2324      	movs	r3, #36	; 0x24
 800656a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800656e:	6822      	ldr	r2, [r4, #0]
 8006570:	6813      	ldr	r3, [r2, #0]
 8006572:	f023 0301 	bic.w	r3, r3, #1
 8006576:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006578:	4620      	mov	r0, r4
 800657a:	f7ff fbdd 	bl	8005d38 <UART_SetConfig>
 800657e:	2801      	cmp	r0, #1
 8006580:	d014      	beq.n	80065ac <HAL_UART_Init+0x94>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006582:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006584:	2b00      	cmp	r3, #0
 8006586:	d136      	bne.n	80065f6 <HAL_UART_Init+0xde>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006588:	6822      	ldr	r2, [r4, #0]
 800658a:	6853      	ldr	r3, [r2, #4]
 800658c:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8006590:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006592:	6822      	ldr	r2, [r4, #0]
 8006594:	6893      	ldr	r3, [r2, #8]
 8006596:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800659a:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800659c:	6822      	ldr	r2, [r4, #0]
 800659e:	6813      	ldr	r3, [r2, #0]
 80065a0:	f043 0301 	orr.w	r3, r3, #1
 80065a4:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80065a6:	4620      	mov	r0, r4
 80065a8:	f7ff ff7c 	bl	80064a4 <UART_CheckIdleState>
}
 80065ac:	bd10      	pop	{r4, pc}
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 80065ae:	6803      	ldr	r3, [r0, #0]
 80065b0:	4a14      	ldr	r2, [pc, #80]	; (8006604 <HAL_UART_Init+0xec>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d0d4      	beq.n	8006560 <HAL_UART_Init+0x48>
 80065b6:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d0d0      	beq.n	8006560 <HAL_UART_Init+0x48>
 80065be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d0cc      	beq.n	8006560 <HAL_UART_Init+0x48>
 80065c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d0c8      	beq.n	8006560 <HAL_UART_Init+0x48>
 80065ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d0c4      	beq.n	8006560 <HAL_UART_Init+0x48>
 80065d6:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 80065da:	4293      	cmp	r3, r2
 80065dc:	d0c0      	beq.n	8006560 <HAL_UART_Init+0x48>
 80065de:	f240 1143 	movw	r1, #323	; 0x143
 80065e2:	4809      	ldr	r0, [pc, #36]	; (8006608 <HAL_UART_Init+0xf0>)
 80065e4:	f7fa fb5f 	bl	8000ca6 <assert_failed>
 80065e8:	e7ba      	b.n	8006560 <HAL_UART_Init+0x48>
    huart->Lock = HAL_UNLOCKED;
 80065ea:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    HAL_UART_MspInit(huart);
 80065ee:	4620      	mov	r0, r4
 80065f0:	f7fa fd2a 	bl	8001048 <HAL_UART_MspInit>
 80065f4:	e7b8      	b.n	8006568 <HAL_UART_Init+0x50>
    UART_AdvFeatureConfig(huart);
 80065f6:	4620      	mov	r0, r4
 80065f8:	f7ff fdee 	bl	80061d8 <UART_AdvFeatureConfig>
 80065fc:	e7c4      	b.n	8006588 <HAL_UART_Init+0x70>
    return HAL_ERROR;
 80065fe:	2001      	movs	r0, #1
}
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop
 8006604:	40013800 	.word	0x40013800
 8006608:	08013020 	.word	0x08013020

0800660c <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800660c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800660e:	b92b      	cbnz	r3, 800661c <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8006610:	2301      	movs	r3, #1
 8006612:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006616:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 800661a:	4770      	bx	lr
{
 800661c:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800661e:	6803      	ldr	r3, [r0, #0]
 8006620:	689a      	ldr	r2, [r3, #8]
 8006622:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006626:	6899      	ldr	r1, [r3, #8]
 8006628:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800662a:	4d09      	ldr	r5, [pc, #36]	; (8006650 <UARTEx_SetNbDataToProcess+0x44>)
 800662c:	5c6b      	ldrb	r3, [r5, r1]
 800662e:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006630:	4c08      	ldr	r4, [pc, #32]	; (8006654 <UARTEx_SetNbDataToProcess+0x48>)
 8006632:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006634:	fb93 f3f1 	sdiv	r3, r3, r1
 8006638:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800663c:	5cab      	ldrb	r3, [r5, r2]
 800663e:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006640:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006642:	fb93 f3f2 	sdiv	r3, r3, r2
 8006646:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 800664a:	bc30      	pop	{r4, r5}
 800664c:	4770      	bx	lr
 800664e:	bf00      	nop
 8006650:	080130b8 	.word	0x080130b8
 8006654:	080130b0 	.word	0x080130b0

08006658 <HAL_UARTEx_WakeupCallback>:
}
 8006658:	4770      	bx	lr

0800665a <HAL_UARTEx_RxFifoFullCallback>:
}
 800665a:	4770      	bx	lr

0800665c <HAL_UARTEx_TxFifoEmptyCallback>:
}
 800665c:	4770      	bx	lr
	...

08006660 <HAL_UARTEx_DisableFifoMode>:
{
 8006660:	b510      	push	{r4, lr}
 8006662:	4604      	mov	r4, r0
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 8006664:	6803      	ldr	r3, [r0, #0]
 8006666:	4a1d      	ldr	r2, [pc, #116]	; (80066dc <HAL_UARTEx_DisableFifoMode+0x7c>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d018      	beq.n	800669e <HAL_UARTEx_DisableFifoMode+0x3e>
 800666c:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 8006670:	4293      	cmp	r3, r2
 8006672:	d014      	beq.n	800669e <HAL_UARTEx_DisableFifoMode+0x3e>
 8006674:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006678:	4293      	cmp	r3, r2
 800667a:	d010      	beq.n	800669e <HAL_UARTEx_DisableFifoMode+0x3e>
 800667c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006680:	4293      	cmp	r3, r2
 8006682:	d00c      	beq.n	800669e <HAL_UARTEx_DisableFifoMode+0x3e>
 8006684:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006688:	4293      	cmp	r3, r2
 800668a:	d008      	beq.n	800669e <HAL_UARTEx_DisableFifoMode+0x3e>
 800668c:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8006690:	4293      	cmp	r3, r2
 8006692:	d004      	beq.n	800669e <HAL_UARTEx_DisableFifoMode+0x3e>
 8006694:	f44f 710d 	mov.w	r1, #564	; 0x234
 8006698:	4811      	ldr	r0, [pc, #68]	; (80066e0 <HAL_UARTEx_DisableFifoMode+0x80>)
 800669a:	f7fa fb04 	bl	8000ca6 <assert_failed>
  __HAL_LOCK(huart);
 800669e:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d017      	beq.n	80066d6 <HAL_UARTEx_DisableFifoMode+0x76>
 80066a6:	2301      	movs	r3, #1
 80066a8:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 80066ac:	2324      	movs	r3, #36	; 0x24
 80066ae:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066b2:	6822      	ldr	r2, [r4, #0]
 80066b4:	6813      	ldr	r3, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80066b6:	6811      	ldr	r1, [r2, #0]
 80066b8:	f021 0101 	bic.w	r1, r1, #1
 80066bc:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80066be:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80066c2:	2000      	movs	r0, #0
 80066c4:	6660      	str	r0, [r4, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80066c6:	6822      	ldr	r2, [r4, #0]
 80066c8:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 80066ca:	2320      	movs	r3, #32
 80066cc:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 80066d0:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 80066d4:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 80066d6:	2002      	movs	r0, #2
 80066d8:	e7fc      	b.n	80066d4 <HAL_UARTEx_DisableFifoMode+0x74>
 80066da:	bf00      	nop
 80066dc:	40013800 	.word	0x40013800
 80066e0:	08013074 	.word	0x08013074

080066e4 <HAL_UARTEx_SetTxFifoThreshold>:
{
 80066e4:	b570      	push	{r4, r5, r6, lr}
 80066e6:	4604      	mov	r4, r0
 80066e8:	460d      	mov	r5, r1
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 80066ea:	6803      	ldr	r3, [r0, #0]
 80066ec:	4a2a      	ldr	r2, [pc, #168]	; (8006798 <HAL_UARTEx_SetTxFifoThreshold+0xb4>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d018      	beq.n	8006724 <HAL_UARTEx_SetTxFifoThreshold+0x40>
 80066f2:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d014      	beq.n	8006724 <HAL_UARTEx_SetTxFifoThreshold+0x40>
 80066fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80066fe:	4293      	cmp	r3, r2
 8006700:	d010      	beq.n	8006724 <HAL_UARTEx_SetTxFifoThreshold+0x40>
 8006702:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006706:	4293      	cmp	r3, r2
 8006708:	d00c      	beq.n	8006724 <HAL_UARTEx_SetTxFifoThreshold+0x40>
 800670a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800670e:	4293      	cmp	r3, r2
 8006710:	d008      	beq.n	8006724 <HAL_UARTEx_SetTxFifoThreshold+0x40>
 8006712:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8006716:	4293      	cmp	r3, r2
 8006718:	d004      	beq.n	8006724 <HAL_UARTEx_SetTxFifoThreshold+0x40>
 800671a:	f240 2162 	movw	r1, #610	; 0x262
 800671e:	481f      	ldr	r0, [pc, #124]	; (800679c <HAL_UARTEx_SetTxFifoThreshold+0xb8>)
 8006720:	f7fa fac1 	bl	8000ca6 <assert_failed>
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
 8006724:	b175      	cbz	r5, 8006744 <HAL_UARTEx_SetTxFifoThreshold+0x60>
 8006726:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
 800672a:	d00b      	beq.n	8006744 <HAL_UARTEx_SetTxFifoThreshold+0x60>
 800672c:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8006730:	d008      	beq.n	8006744 <HAL_UARTEx_SetTxFifoThreshold+0x60>
 8006732:	f1b5 4fc0 	cmp.w	r5, #1610612736	; 0x60000000
 8006736:	d005      	beq.n	8006744 <HAL_UARTEx_SetTxFifoThreshold+0x60>
 8006738:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 800673c:	d002      	beq.n	8006744 <HAL_UARTEx_SetTxFifoThreshold+0x60>
 800673e:	f1b5 4f20 	cmp.w	r5, #2684354560	; 0xa0000000
 8006742:	d121      	bne.n	8006788 <HAL_UARTEx_SetTxFifoThreshold+0xa4>
  __HAL_LOCK(huart);
 8006744:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 8006748:	2b01      	cmp	r3, #1
 800674a:	d023      	beq.n	8006794 <HAL_UARTEx_SetTxFifoThreshold+0xb0>
 800674c:	2301      	movs	r3, #1
 800674e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8006752:	2324      	movs	r3, #36	; 0x24
 8006754:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006758:	6823      	ldr	r3, [r4, #0]
 800675a:	681e      	ldr	r6, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	f022 0201 	bic.w	r2, r2, #1
 8006762:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006764:	6822      	ldr	r2, [r4, #0]
 8006766:	6893      	ldr	r3, [r2, #8]
 8006768:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800676c:	432b      	orrs	r3, r5
 800676e:	6093      	str	r3, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8006770:	4620      	mov	r0, r4
 8006772:	f7ff ff4b 	bl	800660c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006776:	6823      	ldr	r3, [r4, #0]
 8006778:	601e      	str	r6, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800677a:	2320      	movs	r3, #32
 800677c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8006780:	2000      	movs	r0, #0
 8006782:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8006786:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
 8006788:	f240 2163 	movw	r1, #611	; 0x263
 800678c:	4803      	ldr	r0, [pc, #12]	; (800679c <HAL_UARTEx_SetTxFifoThreshold+0xb8>)
 800678e:	f7fa fa8a 	bl	8000ca6 <assert_failed>
 8006792:	e7d7      	b.n	8006744 <HAL_UARTEx_SetTxFifoThreshold+0x60>
  __HAL_LOCK(huart);
 8006794:	2002      	movs	r0, #2
 8006796:	e7f6      	b.n	8006786 <HAL_UARTEx_SetTxFifoThreshold+0xa2>
 8006798:	40013800 	.word	0x40013800
 800679c:	08013074 	.word	0x08013074

080067a0 <HAL_UARTEx_SetRxFifoThreshold>:
{
 80067a0:	b570      	push	{r4, r5, r6, lr}
 80067a2:	4604      	mov	r4, r0
 80067a4:	460d      	mov	r5, r1
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 80067a6:	6803      	ldr	r3, [r0, #0]
 80067a8:	4a2a      	ldr	r2, [pc, #168]	; (8006854 <HAL_UARTEx_SetRxFifoThreshold+0xb4>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d018      	beq.n	80067e0 <HAL_UARTEx_SetRxFifoThreshold+0x40>
 80067ae:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d014      	beq.n	80067e0 <HAL_UARTEx_SetRxFifoThreshold+0x40>
 80067b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d010      	beq.n	80067e0 <HAL_UARTEx_SetRxFifoThreshold+0x40>
 80067be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d00c      	beq.n	80067e0 <HAL_UARTEx_SetRxFifoThreshold+0x40>
 80067c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d008      	beq.n	80067e0 <HAL_UARTEx_SetRxFifoThreshold+0x40>
 80067ce:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d004      	beq.n	80067e0 <HAL_UARTEx_SetRxFifoThreshold+0x40>
 80067d6:	f240 2193 	movw	r1, #659	; 0x293
 80067da:	481f      	ldr	r0, [pc, #124]	; (8006858 <HAL_UARTEx_SetRxFifoThreshold+0xb8>)
 80067dc:	f7fa fa63 	bl	8000ca6 <assert_failed>
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
 80067e0:	b175      	cbz	r5, 8006800 <HAL_UARTEx_SetRxFifoThreshold+0x60>
 80067e2:	f1b5 7f00 	cmp.w	r5, #33554432	; 0x2000000
 80067e6:	d00b      	beq.n	8006800 <HAL_UARTEx_SetRxFifoThreshold+0x60>
 80067e8:	f1b5 6f80 	cmp.w	r5, #67108864	; 0x4000000
 80067ec:	d008      	beq.n	8006800 <HAL_UARTEx_SetRxFifoThreshold+0x60>
 80067ee:	f1b5 6fc0 	cmp.w	r5, #100663296	; 0x6000000
 80067f2:	d005      	beq.n	8006800 <HAL_UARTEx_SetRxFifoThreshold+0x60>
 80067f4:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
 80067f8:	d002      	beq.n	8006800 <HAL_UARTEx_SetRxFifoThreshold+0x60>
 80067fa:	f1b5 6f20 	cmp.w	r5, #167772160	; 0xa000000
 80067fe:	d121      	bne.n	8006844 <HAL_UARTEx_SetRxFifoThreshold+0xa4>
  __HAL_LOCK(huart);
 8006800:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 8006804:	2b01      	cmp	r3, #1
 8006806:	d023      	beq.n	8006850 <HAL_UARTEx_SetRxFifoThreshold+0xb0>
 8006808:	2301      	movs	r3, #1
 800680a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 800680e:	2324      	movs	r3, #36	; 0x24
 8006810:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006814:	6823      	ldr	r3, [r4, #0]
 8006816:	681e      	ldr	r6, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	f022 0201 	bic.w	r2, r2, #1
 800681e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006820:	6822      	ldr	r2, [r4, #0]
 8006822:	6893      	ldr	r3, [r2, #8]
 8006824:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8006828:	432b      	orrs	r3, r5
 800682a:	6093      	str	r3, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800682c:	4620      	mov	r0, r4
 800682e:	f7ff feed 	bl	800660c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006832:	6823      	ldr	r3, [r4, #0]
 8006834:	601e      	str	r6, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006836:	2320      	movs	r3, #32
 8006838:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800683c:	2000      	movs	r0, #0
 800683e:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8006842:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
 8006844:	f44f 7125 	mov.w	r1, #660	; 0x294
 8006848:	4803      	ldr	r0, [pc, #12]	; (8006858 <HAL_UARTEx_SetRxFifoThreshold+0xb8>)
 800684a:	f7fa fa2c 	bl	8000ca6 <assert_failed>
 800684e:	e7d7      	b.n	8006800 <HAL_UARTEx_SetRxFifoThreshold+0x60>
  __HAL_LOCK(huart);
 8006850:	2002      	movs	r0, #2
 8006852:	e7f6      	b.n	8006842 <HAL_UARTEx_SetRxFifoThreshold+0xa2>
 8006854:	40013800 	.word	0x40013800
 8006858:	08013074 	.word	0x08013074

0800685c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800685c:	4603      	mov	r3, r0
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800685e:	2000      	movs	r0, #0
 8006860:	f8a3 0044 	strh.w	r0, [r3, #68]	; 0x44
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006864:	f64b 7280 	movw	r2, #49024	; 0xbf80
 8006868:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
}
 800686c:	4770      	bx	lr

0800686e <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800686e:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8006872:	f423 537e 	bic.w	r3, r3, #16256	; 0x3f80
 8006876:	045b      	lsls	r3, r3, #17
 8006878:	0c5b      	lsrs	r3, r3, #17
 800687a:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 800687e:	2000      	movs	r0, #0
 8006880:	4770      	bx	lr

08006882 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006882:	b084      	sub	sp, #16
 8006884:	4684      	mov	ip, r0
 8006886:	a801      	add	r0, sp, #4
 8006888:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800688c:	2301      	movs	r3, #1
 800688e:	f8ac 3040 	strh.w	r3, [ip, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006892:	2000      	movs	r0, #0
 8006894:	f8ac 0040 	strh.w	r0, [ip, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006898:	f8ac 0044 	strh.w	r0, [ip, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800689c:	f8ac 0050 	strh.w	r0, [ip, #80]	; 0x50

  return HAL_OK;
}
 80068a0:	b004      	add	sp, #16
 80068a2:	4770      	bx	lr

080068a4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80068a4:	b510      	push	{r4, lr}
 80068a6:	4603      	mov	r3, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80068a8:	f891 c000 	ldrb.w	ip, [r1]
 80068ac:	f830 202c 	ldrh.w	r2, [r0, ip, lsl #2]
 80068b0:	b292      	uxth	r2, r2
 80068b2:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 80068b6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80068ba:	b292      	uxth	r2, r2

  /* initialize Endpoint */
  switch (ep->type)
 80068bc:	78c8      	ldrb	r0, [r1, #3]
 80068be:	2803      	cmp	r0, #3
 80068c0:	d862      	bhi.n	8006988 <USB_ActivateEndpoint+0xe4>
 80068c2:	e8df f000 	tbb	[pc, r0]
 80068c6:	5d56      	.short	0x5d56
 80068c8:	5902      	.short	0x5902
 80068ca:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80068cc:	f248 0e80 	movw	lr, #32896	; 0x8080
 80068d0:	ea42 020e 	orr.w	r2, r2, lr
 80068d4:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80068d8:	f891 c000 	ldrb.w	ip, [r1]
 80068dc:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 80068e0:	b212      	sxth	r2, r2
 80068e2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80068e6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80068ea:	ea4c 0202 	orr.w	r2, ip, r2
 80068ee:	b292      	uxth	r2, r2
 80068f0:	ea42 020e 	orr.w	r2, r2, lr
 80068f4:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  if (ep->doublebuffer == 0U)
 80068f8:	7b0a      	ldrb	r2, [r1, #12]
 80068fa:	2a00      	cmp	r2, #0
 80068fc:	f040 80c2 	bne.w	8006a84 <USB_ActivateEndpoint+0x1e0>
  {
    if (ep->is_in != 0U)
 8006900:	784a      	ldrb	r2, [r1, #1]
 8006902:	2a00      	cmp	r2, #0
 8006904:	d051      	beq.n	80069aa <USB_ActivateEndpoint+0x106>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006906:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 800690a:	fa13 f282 	uxtah	r2, r3, r2
 800690e:	780c      	ldrb	r4, [r1, #0]
 8006910:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8006914:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8006918:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800691c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8006920:	f8a2 c400 	strh.w	ip, [r2, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006924:	780c      	ldrb	r4, [r1, #0]
 8006926:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800692a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800692e:	d00c      	beq.n	800694a <USB_ActivateEndpoint+0xa6>
 8006930:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006934:	b292      	uxth	r2, r2
 8006936:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800693a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800693e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006942:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8006946:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 800694a:	78ca      	ldrb	r2, [r1, #3]
 800694c:	2a01      	cmp	r2, #1
 800694e:	d01d      	beq.n	800698c <USB_ActivateEndpoint+0xe8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006950:	7809      	ldrb	r1, [r1, #0]
 8006952:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8006956:	b292      	uxth	r2, r2
 8006958:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800695c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006960:	f082 0220 	eor.w	r2, r2, #32
 8006964:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006968:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800696c:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8006970:	e066      	b.n	8006a40 <USB_ActivateEndpoint+0x19c>
      wEpRegVal |= USB_EP_CONTROL;
 8006972:	f442 7200 	orr.w	r2, r2, #512	; 0x200
      break;
 8006976:	e7a9      	b.n	80068cc <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_INTERRUPT;
 8006978:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  HAL_StatusTypeDef ret = HAL_OK;
 800697c:	2000      	movs	r0, #0
      break;
 800697e:	e7a5      	b.n	80068cc <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006980:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
  HAL_StatusTypeDef ret = HAL_OK;
 8006984:	2000      	movs	r0, #0
      break;
 8006986:	e7a1      	b.n	80068cc <USB_ActivateEndpoint+0x28>
      ret = HAL_ERROR;
 8006988:	2001      	movs	r0, #1
 800698a:	e79f      	b.n	80068cc <USB_ActivateEndpoint+0x28>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800698c:	7809      	ldrb	r1, [r1, #0]
 800698e:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8006992:	b292      	uxth	r2, r2
 8006994:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006998:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800699c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80069a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80069a4:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 80069a8:	e04a      	b.n	8006a40 <USB_ActivateEndpoint+0x19c>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80069aa:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80069ae:	fa13 f282 	uxtah	r2, r3, r2
 80069b2:	780c      	ldrb	r4, [r1, #0]
 80069b4:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80069b8:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 80069bc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80069c0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80069c4:	f8a2 c404 	strh.w	ip, [r2, #1028]	; 0x404

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80069c8:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80069cc:	fa13 f282 	uxtah	r2, r3, r2
 80069d0:	780c      	ldrb	r4, [r1, #0]
 80069d2:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80069d6:	690c      	ldr	r4, [r1, #16]
 80069d8:	2c3e      	cmp	r4, #62	; 0x3e
 80069da:	d932      	bls.n	8006a42 <USB_ActivateEndpoint+0x19e>
 80069dc:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 80069e0:	f014 0f1f 	tst.w	r4, #31
 80069e4:	d101      	bne.n	80069ea <USB_ActivateEndpoint+0x146>
 80069e6:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80069ea:	ea6f 6ccc 	mvn.w	ip, ip, lsl #27
 80069ee:	ea6f 4c5c 	mvn.w	ip, ip, lsr #17
 80069f2:	fa1f fc8c 	uxth.w	ip, ip
 80069f6:	f8a2 c406 	strh.w	ip, [r2, #1030]	; 0x406
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80069fa:	780c      	ldrb	r4, [r1, #0]
 80069fc:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006a00:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8006a04:	d00c      	beq.n	8006a20 <USB_ActivateEndpoint+0x17c>
 8006a06:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006a0a:	b292      	uxth	r2, r2
 8006a0c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006a10:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006a14:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8006a18:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006a1c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006a20:	7809      	ldrb	r1, [r1, #0]
 8006a22:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8006a26:	b292      	uxth	r2, r2
 8006a28:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006a2c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006a30:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8006a34:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a38:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006a3c:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 8006a40:	bd10      	pop	{r4, pc}
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006a42:	b98c      	cbnz	r4, 8006a68 <USB_ActivateEndpoint+0x1c4>
 8006a44:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	; 0x406
 8006a48:	b2a4      	uxth	r4, r4
 8006a4a:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
 8006a4e:	b2a4      	uxth	r4, r4
 8006a50:	f8a2 4406 	strh.w	r4, [r2, #1030]	; 0x406
 8006a54:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	; 0x406
 8006a58:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 8006a5c:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8006a60:	b2a4      	uxth	r4, r4
 8006a62:	f8a2 4406 	strh.w	r4, [r2, #1030]	; 0x406
 8006a66:	e7c8      	b.n	80069fa <USB_ActivateEndpoint+0x156>
 8006a68:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 8006a6c:	f014 0f01 	tst.w	r4, #1
 8006a70:	d001      	beq.n	8006a76 <USB_ActivateEndpoint+0x1d2>
 8006a72:	f10c 0c01 	add.w	ip, ip, #1
 8006a76:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8006a7a:	fa1f fc8c 	uxth.w	ip, ip
 8006a7e:	f8a2 c406 	strh.w	ip, [r2, #1030]	; 0x406
 8006a82:	e7ba      	b.n	80069fa <USB_ActivateEndpoint+0x156>
    if (ep->type == EP_TYPE_BULK)
 8006a84:	78ca      	ldrb	r2, [r1, #3]
 8006a86:	2a02      	cmp	r2, #2
 8006a88:	d072      	beq.n	8006b70 <USB_ActivateEndpoint+0x2cc>
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006a8a:	780c      	ldrb	r4, [r1, #0]
 8006a8c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006a90:	b292      	uxth	r2, r2
 8006a92:	f422 42e2 	bic.w	r2, r2, #28928	; 0x7100
 8006a96:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006a9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006aa2:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006aa6:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8006aaa:	fa13 f282 	uxtah	r2, r3, r2
 8006aae:	f891 c000 	ldrb.w	ip, [r1]
 8006ab2:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8006ab6:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8006aba:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8006abe:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8006ac2:	f8a2 c400 	strh.w	ip, [r2, #1024]	; 0x400
 8006ac6:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8006aca:	fa13 f282 	uxtah	r2, r3, r2
 8006ace:	f891 c000 	ldrb.w	ip, [r1]
 8006ad2:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8006ad6:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 8006ada:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8006ade:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8006ae2:	f8a2 c404 	strh.w	ip, [r2, #1028]	; 0x404
    if (ep->is_in == 0U)
 8006ae6:	784a      	ldrb	r2, [r1, #1]
 8006ae8:	2a00      	cmp	r2, #0
 8006aea:	d150      	bne.n	8006b8e <USB_ActivateEndpoint+0x2ea>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006aec:	780c      	ldrb	r4, [r1, #0]
 8006aee:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006af2:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8006af6:	d00c      	beq.n	8006b12 <USB_ActivateEndpoint+0x26e>
 8006af8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006afc:	b292      	uxth	r2, r2
 8006afe:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006b02:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006b06:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8006b0a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006b0e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006b12:	780c      	ldrb	r4, [r1, #0]
 8006b14:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006b18:	f012 0f40 	tst.w	r2, #64	; 0x40
 8006b1c:	d00c      	beq.n	8006b38 <USB_ActivateEndpoint+0x294>
 8006b1e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006b22:	b292      	uxth	r2, r2
 8006b24:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006b28:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006b2c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b30:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8006b34:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006b38:	f891 c000 	ldrb.w	ip, [r1]
 8006b3c:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 8006b40:	b292      	uxth	r2, r2
 8006b42:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006b46:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006b4a:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8006b4e:	f248 0480 	movw	r4, #32896	; 0x8080
 8006b52:	4322      	orrs	r2, r4
 8006b54:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006b58:	7809      	ldrb	r1, [r1, #0]
 8006b5a:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8006b5e:	b292      	uxth	r2, r2
 8006b60:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006b64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b68:	4322      	orrs	r2, r4
 8006b6a:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8006b6e:	e767      	b.n	8006a40 <USB_ActivateEndpoint+0x19c>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006b70:	780c      	ldrb	r4, [r1, #0]
 8006b72:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006b76:	b292      	uxth	r2, r2
 8006b78:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006b7c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006b80:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 8006b84:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006b88:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 8006b8c:	e78b      	b.n	8006aa6 <USB_ActivateEndpoint+0x202>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006b8e:	780c      	ldrb	r4, [r1, #0]
 8006b90:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006b94:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8006b98:	d00c      	beq.n	8006bb4 <USB_ActivateEndpoint+0x310>
 8006b9a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006b9e:	b292      	uxth	r2, r2
 8006ba0:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006ba4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006ba8:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8006bac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006bb0:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006bb4:	780c      	ldrb	r4, [r1, #0]
 8006bb6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006bba:	f012 0f40 	tst.w	r2, #64	; 0x40
 8006bbe:	d00c      	beq.n	8006bda <USB_ActivateEndpoint+0x336>
 8006bc0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006bc4:	b292      	uxth	r2, r2
 8006bc6:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006bca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006bce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006bd2:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8006bd6:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 8006bda:	78ca      	ldrb	r2, [r1, #3]
 8006bdc:	2a01      	cmp	r2, #1
 8006bde:	d01e      	beq.n	8006c1e <USB_ActivateEndpoint+0x37a>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006be0:	780c      	ldrb	r4, [r1, #0]
 8006be2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006be6:	b292      	uxth	r2, r2
 8006be8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006bec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bf0:	f082 0220 	eor.w	r2, r2, #32
 8006bf4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006bf8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006bfc:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006c00:	7809      	ldrb	r1, [r1, #0]
 8006c02:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8006c06:	b292      	uxth	r2, r2
 8006c08:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006c0c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006c10:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006c14:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006c18:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8006c1c:	e710      	b.n	8006a40 <USB_ActivateEndpoint+0x19c>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006c1e:	780c      	ldrb	r4, [r1, #0]
 8006c20:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8006c24:	b292      	uxth	r2, r2
 8006c26:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006c2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006c32:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006c36:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 8006c3a:	e7e1      	b.n	8006c00 <USB_ActivateEndpoint+0x35c>

08006c3c <USB_DeactivateEndpoint>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8006c3c:	7b0b      	ldrb	r3, [r1, #12]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d146      	bne.n	8006cd0 <USB_DeactivateEndpoint+0x94>
  {
    if (ep->is_in != 0U)
 8006c42:	784b      	ldrb	r3, [r1, #1]
 8006c44:	b313      	cbz	r3, 8006c8c <USB_DeactivateEndpoint+0x50>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006c46:	780a      	ldrb	r2, [r1, #0]
 8006c48:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006c4c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006c50:	d00c      	beq.n	8006c6c <USB_DeactivateEndpoint+0x30>
 8006c52:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c64:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006c68:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006c6c:	780a      	ldrb	r2, [r1, #0]
 8006c6e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c84:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8006c88:	2000      	movs	r0, #0
 8006c8a:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006c8c:	780a      	ldrb	r2, [r1, #0]
 8006c8e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006c92:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8006c96:	d00c      	beq.n	8006cb2 <USB_DeactivateEndpoint+0x76>
 8006c98:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ca2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ca6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006caa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cae:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006cb2:	780a      	ldrb	r2, [r1, #0]
 8006cb4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cca:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8006cce:	e7db      	b.n	8006c88 <USB_DeactivateEndpoint+0x4c>
    if (ep->is_in == 0U)
 8006cd0:	784b      	ldrb	r3, [r1, #1]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d14e      	bne.n	8006d74 <USB_DeactivateEndpoint+0x138>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006cd6:	780a      	ldrb	r2, [r1, #0]
 8006cd8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006cdc:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8006ce0:	d00c      	beq.n	8006cfc <USB_DeactivateEndpoint+0xc0>
 8006ce2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cf0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cf8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006cfc:	780a      	ldrb	r2, [r1, #0]
 8006cfe:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006d02:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006d06:	d00c      	beq.n	8006d22 <USB_DeactivateEndpoint+0xe6>
 8006d08:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d1a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006d1e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8006d22:	780a      	ldrb	r2, [r1, #0]
 8006d24:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d36:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006d3a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006d3e:	780a      	ldrb	r2, [r1, #0]
 8006d40:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d4e:	f248 0c80 	movw	ip, #32896	; 0x8080
 8006d52:	ea43 030c 	orr.w	r3, r3, ip
 8006d56:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006d5a:	780a      	ldrb	r2, [r1, #0]
 8006d5c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d6a:	ea43 030c 	orr.w	r3, r3, ip
 8006d6e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8006d72:	e789      	b.n	8006c88 <USB_DeactivateEndpoint+0x4c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d74:	780a      	ldrb	r2, [r1, #0]
 8006d76:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006d7a:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8006d7e:	d00c      	beq.n	8006d9a <USB_DeactivateEndpoint+0x15e>
 8006d80:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d8e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006d92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d96:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006d9a:	780a      	ldrb	r2, [r1, #0]
 8006d9c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006da0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006da4:	d00c      	beq.n	8006dc0 <USB_DeactivateEndpoint+0x184>
 8006da6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006db0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006db4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006db8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006dbc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8006dc0:	780a      	ldrb	r2, [r1, #0]
 8006dc2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dd0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006dd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dd8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006ddc:	780a      	ldrb	r2, [r1, #0]
 8006dde:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006de8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006dec:	f248 0c80 	movw	ip, #32896	; 0x8080
 8006df0:	ea43 030c 	orr.w	r3, r3, ip
 8006df4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006df8:	780a      	ldrb	r2, [r1, #0]
 8006dfa:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e08:	ea43 030c 	orr.w	r3, r3, ip
 8006e0c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8006e10:	e73a      	b.n	8006c88 <USB_DeactivateEndpoint+0x4c>

08006e12 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 8006e12:	784b      	ldrb	r3, [r1, #1]
 8006e14:	b18b      	cbz	r3, 8006e3a <USB_EPSetStall+0x28>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006e16:	780a      	ldrb	r2, [r1, #0]
 8006e18:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e26:	f083 0310 	eor.w	r3, r3, #16
 8006e2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e32:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 8006e36:	2000      	movs	r0, #0
 8006e38:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006e3a:	780a      	ldrb	r2, [r1, #0]
 8006e3c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e4a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006e4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e56:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8006e5a:	e7ec      	b.n	8006e36 <USB_EPSetStall+0x24>

08006e5c <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8006e5c:	7b0b      	ldrb	r3, [r1, #12]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d14b      	bne.n	8006efa <USB_EPClearStall+0x9e>
  {
    if (ep->is_in != 0U)
 8006e62:	784b      	ldrb	r3, [r1, #1]
 8006e64:	b333      	cbz	r3, 8006eb4 <USB_EPClearStall+0x58>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006e66:	780a      	ldrb	r2, [r1, #0]
 8006e68:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006e6c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006e70:	d00c      	beq.n	8006e8c <USB_EPClearStall+0x30>
 8006e72:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e84:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006e88:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8006e8c:	78cb      	ldrb	r3, [r1, #3]
 8006e8e:	2b01      	cmp	r3, #1
 8006e90:	d033      	beq.n	8006efa <USB_EPClearStall+0x9e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006e92:	780a      	ldrb	r2, [r1, #0]
 8006e94:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ea2:	f083 0320 	eor.w	r3, r3, #32
 8006ea6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006eaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006eae:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8006eb2:	e022      	b.n	8006efa <USB_EPClearStall+0x9e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006eb4:	780a      	ldrb	r2, [r1, #0]
 8006eb6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006eba:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8006ebe:	d00c      	beq.n	8006eda <USB_EPClearStall+0x7e>
 8006ec0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006eca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ece:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006ed2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ed6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006eda:	780a      	ldrb	r2, [r1, #0]
 8006edc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ee6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eea:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8006eee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ef2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ef6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 8006efa:	2000      	movs	r0, #0
 8006efc:	4770      	bx	lr

08006efe <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8006efe:	b911      	cbnz	r1, 8006f06 <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006f00:	2380      	movs	r3, #128	; 0x80
 8006f02:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 8006f06:	2000      	movs	r0, #0
 8006f08:	4770      	bx	lr

08006f0a <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8006f0a:	f8b0 3058 	ldrh.w	r3, [r0, #88]	; 0x58
 8006f0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58

  return HAL_OK;
}
 8006f1c:	2000      	movs	r0, #0
 8006f1e:	4770      	bx	lr

08006f20 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006f20:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8006f24:	b280      	uxth	r0, r0
 8006f26:	4770      	bx	lr

08006f28 <USB_WritePMA>:
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006f28:	3301      	adds	r3, #1
 8006f2a:	085b      	lsrs	r3, r3, #1
  uint32_t temp1;
  uint32_t temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006f2c:	4402      	add	r2, r0
 8006f2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400

  for (i = n; i != 0U; i--)
 8006f32:	e008      	b.n	8006f46 <USB_WritePMA+0x1e>
  {
    temp1 = *pBuf;
 8006f34:	7808      	ldrb	r0, [r1, #0]
    pBuf++;
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8006f36:	f891 c001 	ldrb.w	ip, [r1, #1]
    *pdwVal = (uint16_t)temp2;
 8006f3a:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
 8006f3e:	f822 0b02 	strh.w	r0, [r2], #2

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8006f42:	3102      	adds	r1, #2
  for (i = n; i != 0U; i--)
 8006f44:	3b01      	subs	r3, #1
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d1f4      	bne.n	8006f34 <USB_WritePMA+0xc>
  }
}
 8006f4a:	4770      	bx	lr

08006f4c <USB_EPStartXfer>:
{
 8006f4c:	b570      	push	{r4, r5, r6, lr}
 8006f4e:	4605      	mov	r5, r0
 8006f50:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 8006f52:	784a      	ldrb	r2, [r1, #1]
 8006f54:	2a01      	cmp	r2, #1
 8006f56:	d032      	beq.n	8006fbe <USB_EPStartXfer+0x72>
    if (ep->doublebuffer == 0U)
 8006f58:	7b0b      	ldrb	r3, [r1, #12]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	f040 8283 	bne.w	8007466 <USB_EPStartXfer+0x51a>
      if (ep->xfer_len > ep->maxpacket)
 8006f60:	698b      	ldr	r3, [r1, #24]
 8006f62:	690a      	ldr	r2, [r1, #16]
 8006f64:	4293      	cmp	r3, r2
 8006f66:	f240 825d 	bls.w	8007424 <USB_EPStartXfer+0x4d8>
        ep->xfer_len -= len;
 8006f6a:	1a9b      	subs	r3, r3, r2
 8006f6c:	618b      	str	r3, [r1, #24]
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006f6e:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8006f72:	fa15 f383 	uxtah	r3, r5, r3
 8006f76:	7821      	ldrb	r1, [r4, #0]
 8006f78:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8006f7c:	2a3e      	cmp	r2, #62	; 0x3e
 8006f7e:	f240 8255 	bls.w	800742c <USB_EPStartXfer+0x4e0>
 8006f82:	0951      	lsrs	r1, r2, #5
 8006f84:	f012 0f1f 	tst.w	r2, #31
 8006f88:	d100      	bne.n	8006f8c <USB_EPStartXfer+0x40>
 8006f8a:	3901      	subs	r1, #1
 8006f8c:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 8006f90:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8006f94:	b289      	uxth	r1, r1
 8006f96:	f8a3 1406 	strh.w	r1, [r3, #1030]	; 0x406
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006f9a:	7822      	ldrb	r2, [r4, #0]
 8006f9c:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8006fa0:	b29b      	uxth	r3, r3
 8006fa2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006fa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006faa:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8006fae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fb6:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8006fba:	2000      	movs	r0, #0
}
 8006fbc:	bd70      	pop	{r4, r5, r6, pc}
    if (ep->xfer_len > ep->maxpacket)
 8006fbe:	698e      	ldr	r6, [r1, #24]
 8006fc0:	6909      	ldr	r1, [r1, #16]
 8006fc2:	428e      	cmp	r6, r1
 8006fc4:	d900      	bls.n	8006fc8 <USB_EPStartXfer+0x7c>
      len = ep->maxpacket;
 8006fc6:	460e      	mov	r6, r1
    if (ep->doublebuffer == 0U)
 8006fc8:	7b23      	ldrb	r3, [r4, #12]
 8006fca:	b32b      	cbz	r3, 8007018 <USB_EPStartXfer+0xcc>
      if (ep->type == EP_TYPE_BULK)
 8006fcc:	78e3      	ldrb	r3, [r4, #3]
 8006fce:	2b02      	cmp	r3, #2
 8006fd0:	d044      	beq.n	800705c <USB_EPStartXfer+0x110>
        ep->xfer_len_db -= len;
 8006fd2:	6a23      	ldr	r3, [r4, #32]
 8006fd4:	1b9b      	subs	r3, r3, r6
 8006fd6:	6223      	str	r3, [r4, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006fd8:	7823      	ldrb	r3, [r4, #0]
 8006fda:	f835 1023 	ldrh.w	r1, [r5, r3, lsl #2]
 8006fde:	f011 0f40 	tst.w	r1, #64	; 0x40
 8006fe2:	f000 81dc 	beq.w	800739e <USB_EPStartXfer+0x452>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006fe6:	2a00      	cmp	r2, #0
 8006fe8:	f040 81c9 	bne.w	800737e <USB_EPStartXfer+0x432>
 8006fec:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8006ff0:	fa15 f282 	uxtah	r2, r5, r2
 8006ff4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006ff8:	2e3e      	cmp	r6, #62	; 0x3e
 8006ffa:	f240 81a3 	bls.w	8007344 <USB_EPStartXfer+0x3f8>
 8006ffe:	0972      	lsrs	r2, r6, #5
 8007000:	f016 0f1f 	tst.w	r6, #31
 8007004:	d100      	bne.n	8007008 <USB_EPStartXfer+0xbc>
 8007006:	3a01      	subs	r2, #1
 8007008:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800700c:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007010:	b292      	uxth	r2, r2
 8007012:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007016:	e1bb      	b.n	8007390 <USB_EPStartXfer+0x444>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007018:	b2b6      	uxth	r6, r6
 800701a:	4633      	mov	r3, r6
 800701c:	88e2      	ldrh	r2, [r4, #6]
 800701e:	6961      	ldr	r1, [r4, #20]
 8007020:	4628      	mov	r0, r5
 8007022:	f7ff ff81 	bl	8006f28 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007026:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 800702a:	fa15 f383 	uxtah	r3, r5, r3
 800702e:	7822      	ldrb	r2, [r4, #0]
 8007030:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007034:	f8a3 6402 	strh.w	r6, [r3, #1026]	; 0x402
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007038:	7822      	ldrb	r2, [r4, #0]
 800703a:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800703e:	b29b      	uxth	r3, r3
 8007040:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007044:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007048:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800704c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007054:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8007058:	2000      	movs	r0, #0
 800705a:	e7af      	b.n	8006fbc <USB_EPStartXfer+0x70>
        if (ep->xfer_len_db > ep->maxpacket)
 800705c:	6a23      	ldr	r3, [r4, #32]
 800705e:	4299      	cmp	r1, r3
 8007060:	f080 8152 	bcs.w	8007308 <USB_EPStartXfer+0x3bc>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007064:	7822      	ldrb	r2, [r4, #0]
 8007066:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800706a:	b29b      	uxth	r3, r3
 800706c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007070:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007074:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007078:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800707c:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
          ep->xfer_len_db -= len;
 8007080:	6a23      	ldr	r3, [r4, #32]
 8007082:	1b9b      	subs	r3, r3, r6
 8007084:	6223      	str	r3, [r4, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007086:	7823      	ldrb	r3, [r4, #0]
 8007088:	f835 2023 	ldrh.w	r2, [r5, r3, lsl #2]
 800708c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8007090:	f000 809d 	beq.w	80071ce <USB_EPStartXfer+0x282>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007094:	7862      	ldrb	r2, [r4, #1]
 8007096:	bb8a      	cbnz	r2, 80070fc <USB_EPStartXfer+0x1b0>
 8007098:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800709c:	fa15 f282 	uxtah	r2, r5, r2
 80070a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80070a4:	2e3e      	cmp	r6, #62	; 0x3e
 80070a6:	d90c      	bls.n	80070c2 <USB_EPStartXfer+0x176>
 80070a8:	0972      	lsrs	r2, r6, #5
 80070aa:	f016 0f1f 	tst.w	r6, #31
 80070ae:	d100      	bne.n	80070b2 <USB_EPStartXfer+0x166>
 80070b0:	3a01      	subs	r2, #1
 80070b2:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 80070b6:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80070ba:	b292      	uxth	r2, r2
 80070bc:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80070c0:	e01e      	b.n	8007100 <USB_EPStartXfer+0x1b4>
 80070c2:	b98e      	cbnz	r6, 80070e8 <USB_EPStartXfer+0x19c>
 80070c4:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80070c8:	b292      	uxth	r2, r2
 80070ca:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 80070ce:	b292      	uxth	r2, r2
 80070d0:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80070d4:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80070d8:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80070dc:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80070e0:	b292      	uxth	r2, r2
 80070e2:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80070e6:	e00b      	b.n	8007100 <USB_EPStartXfer+0x1b4>
 80070e8:	0872      	lsrs	r2, r6, #1
 80070ea:	f016 0f01 	tst.w	r6, #1
 80070ee:	d000      	beq.n	80070f2 <USB_EPStartXfer+0x1a6>
 80070f0:	3201      	adds	r2, #1
 80070f2:	0292      	lsls	r2, r2, #10
 80070f4:	b292      	uxth	r2, r2
 80070f6:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80070fa:	e001      	b.n	8007100 <USB_EPStartXfer+0x1b4>
 80070fc:	2a01      	cmp	r2, #1
 80070fe:	d027      	beq.n	8007150 <USB_EPStartXfer+0x204>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007100:	b2b3      	uxth	r3, r6
 8007102:	8962      	ldrh	r2, [r4, #10]
 8007104:	6961      	ldr	r1, [r4, #20]
 8007106:	4628      	mov	r0, r5
 8007108:	f7ff ff0e 	bl	8006f28 <USB_WritePMA>
            ep->xfer_buff += len;
 800710c:	6963      	ldr	r3, [r4, #20]
 800710e:	4433      	add	r3, r6
 8007110:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8007112:	6a23      	ldr	r3, [r4, #32]
 8007114:	6922      	ldr	r2, [r4, #16]
 8007116:	4293      	cmp	r3, r2
 8007118:	d924      	bls.n	8007164 <USB_EPStartXfer+0x218>
              ep->xfer_len_db -= len;
 800711a:	1b9b      	subs	r3, r3, r6
 800711c:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800711e:	7863      	ldrb	r3, [r4, #1]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d140      	bne.n	80071a6 <USB_EPStartXfer+0x25a>
 8007124:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8007128:	fa15 f383 	uxtah	r3, r5, r3
 800712c:	7822      	ldrb	r2, [r4, #0]
 800712e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007132:	2e3e      	cmp	r6, #62	; 0x3e
 8007134:	d91a      	bls.n	800716c <USB_EPStartXfer+0x220>
 8007136:	0972      	lsrs	r2, r6, #5
 8007138:	f016 0f1f 	tst.w	r6, #31
 800713c:	d100      	bne.n	8007140 <USB_EPStartXfer+0x1f4>
 800713e:	3a01      	subs	r2, #1
 8007140:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8007144:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007148:	b292      	uxth	r2, r2
 800714a:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800714e:	e02c      	b.n	80071aa <USB_EPStartXfer+0x25e>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007150:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8007154:	fa15 f282 	uxtah	r2, r5, r2
 8007158:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800715c:	b2b2      	uxth	r2, r6
 800715e:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007162:	e7cd      	b.n	8007100 <USB_EPStartXfer+0x1b4>
              ep->xfer_len_db = 0U;
 8007164:	2200      	movs	r2, #0
 8007166:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 8007168:	461e      	mov	r6, r3
 800716a:	e7d8      	b.n	800711e <USB_EPStartXfer+0x1d2>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800716c:	b98e      	cbnz	r6, 8007192 <USB_EPStartXfer+0x246>
 800716e:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8007172:	b292      	uxth	r2, r2
 8007174:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8007178:	b292      	uxth	r2, r2
 800717a:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800717e:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8007182:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8007186:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800718a:	b292      	uxth	r2, r2
 800718c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8007190:	e00b      	b.n	80071aa <USB_EPStartXfer+0x25e>
 8007192:	0872      	lsrs	r2, r6, #1
 8007194:	f016 0f01 	tst.w	r6, #1
 8007198:	d000      	beq.n	800719c <USB_EPStartXfer+0x250>
 800719a:	3201      	adds	r2, #1
 800719c:	0292      	lsls	r2, r2, #10
 800719e:	b292      	uxth	r2, r2
 80071a0:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 80071a4:	e001      	b.n	80071aa <USB_EPStartXfer+0x25e>
 80071a6:	2b01      	cmp	r3, #1
 80071a8:	d006      	beq.n	80071b8 <USB_EPStartXfer+0x26c>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80071aa:	b2b3      	uxth	r3, r6
 80071ac:	8922      	ldrh	r2, [r4, #8]
 80071ae:	6961      	ldr	r1, [r4, #20]
 80071b0:	4628      	mov	r0, r5
 80071b2:	f7ff feb9 	bl	8006f28 <USB_WritePMA>
 80071b6:	e73f      	b.n	8007038 <USB_EPStartXfer+0xec>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80071b8:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 80071bc:	fa15 f383 	uxtah	r3, r5, r3
 80071c0:	7822      	ldrb	r2, [r4, #0]
 80071c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071c6:	b2b2      	uxth	r2, r6
 80071c8:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 80071cc:	e7ed      	b.n	80071aa <USB_EPStartXfer+0x25e>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80071ce:	7862      	ldrb	r2, [r4, #1]
 80071d0:	bb8a      	cbnz	r2, 8007236 <USB_EPStartXfer+0x2ea>
 80071d2:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80071d6:	fa15 f282 	uxtah	r2, r5, r2
 80071da:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80071de:	2e3e      	cmp	r6, #62	; 0x3e
 80071e0:	d90c      	bls.n	80071fc <USB_EPStartXfer+0x2b0>
 80071e2:	0972      	lsrs	r2, r6, #5
 80071e4:	f016 0f1f 	tst.w	r6, #31
 80071e8:	d100      	bne.n	80071ec <USB_EPStartXfer+0x2a0>
 80071ea:	3a01      	subs	r2, #1
 80071ec:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 80071f0:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80071f4:	b292      	uxth	r2, r2
 80071f6:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 80071fa:	e01e      	b.n	800723a <USB_EPStartXfer+0x2ee>
 80071fc:	b98e      	cbnz	r6, 8007222 <USB_EPStartXfer+0x2d6>
 80071fe:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8007202:	b292      	uxth	r2, r2
 8007204:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8007208:	b292      	uxth	r2, r2
 800720a:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800720e:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8007212:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8007216:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800721a:	b292      	uxth	r2, r2
 800721c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8007220:	e00b      	b.n	800723a <USB_EPStartXfer+0x2ee>
 8007222:	0872      	lsrs	r2, r6, #1
 8007224:	f016 0f01 	tst.w	r6, #1
 8007228:	d000      	beq.n	800722c <USB_EPStartXfer+0x2e0>
 800722a:	3201      	adds	r2, #1
 800722c:	0292      	lsls	r2, r2, #10
 800722e:	b292      	uxth	r2, r2
 8007230:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8007234:	e001      	b.n	800723a <USB_EPStartXfer+0x2ee>
 8007236:	2a01      	cmp	r2, #1
 8007238:	d027      	beq.n	800728a <USB_EPStartXfer+0x33e>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800723a:	b2b3      	uxth	r3, r6
 800723c:	8922      	ldrh	r2, [r4, #8]
 800723e:	6961      	ldr	r1, [r4, #20]
 8007240:	4628      	mov	r0, r5
 8007242:	f7ff fe71 	bl	8006f28 <USB_WritePMA>
            ep->xfer_buff += len;
 8007246:	6963      	ldr	r3, [r4, #20]
 8007248:	4433      	add	r3, r6
 800724a:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 800724c:	6a23      	ldr	r3, [r4, #32]
 800724e:	6922      	ldr	r2, [r4, #16]
 8007250:	4293      	cmp	r3, r2
 8007252:	d924      	bls.n	800729e <USB_EPStartXfer+0x352>
              ep->xfer_len_db -= len;
 8007254:	1b9b      	subs	r3, r3, r6
 8007256:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007258:	7863      	ldrb	r3, [r4, #1]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d140      	bne.n	80072e0 <USB_EPStartXfer+0x394>
 800725e:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8007262:	fa15 f383 	uxtah	r3, r5, r3
 8007266:	7822      	ldrb	r2, [r4, #0]
 8007268:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800726c:	2e3e      	cmp	r6, #62	; 0x3e
 800726e:	d91a      	bls.n	80072a6 <USB_EPStartXfer+0x35a>
 8007270:	0972      	lsrs	r2, r6, #5
 8007272:	f016 0f1f 	tst.w	r6, #31
 8007276:	d100      	bne.n	800727a <USB_EPStartXfer+0x32e>
 8007278:	3a01      	subs	r2, #1
 800727a:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800727e:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007282:	b292      	uxth	r2, r2
 8007284:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007288:	e02c      	b.n	80072e4 <USB_EPStartXfer+0x398>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800728a:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800728e:	fa15 f282 	uxtah	r2, r5, r2
 8007292:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007296:	b2b2      	uxth	r2, r6
 8007298:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800729c:	e7cd      	b.n	800723a <USB_EPStartXfer+0x2ee>
              ep->xfer_len_db = 0U;
 800729e:	2200      	movs	r2, #0
 80072a0:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 80072a2:	461e      	mov	r6, r3
 80072a4:	e7d8      	b.n	8007258 <USB_EPStartXfer+0x30c>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80072a6:	b98e      	cbnz	r6, 80072cc <USB_EPStartXfer+0x380>
 80072a8:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80072ac:	b292      	uxth	r2, r2
 80072ae:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 80072b2:	b292      	uxth	r2, r2
 80072b4:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80072b8:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80072bc:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80072c0:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80072c4:	b292      	uxth	r2, r2
 80072c6:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80072ca:	e00b      	b.n	80072e4 <USB_EPStartXfer+0x398>
 80072cc:	0872      	lsrs	r2, r6, #1
 80072ce:	f016 0f01 	tst.w	r6, #1
 80072d2:	d000      	beq.n	80072d6 <USB_EPStartXfer+0x38a>
 80072d4:	3201      	adds	r2, #1
 80072d6:	0292      	lsls	r2, r2, #10
 80072d8:	b292      	uxth	r2, r2
 80072da:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80072de:	e001      	b.n	80072e4 <USB_EPStartXfer+0x398>
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d006      	beq.n	80072f2 <USB_EPStartXfer+0x3a6>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80072e4:	b2b3      	uxth	r3, r6
 80072e6:	8962      	ldrh	r2, [r4, #10]
 80072e8:	6961      	ldr	r1, [r4, #20]
 80072ea:	4628      	mov	r0, r5
 80072ec:	f7ff fe1c 	bl	8006f28 <USB_WritePMA>
 80072f0:	e6a2      	b.n	8007038 <USB_EPStartXfer+0xec>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80072f2:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 80072f6:	fa15 f383 	uxtah	r3, r5, r3
 80072fa:	7822      	ldrb	r2, [r4, #0]
 80072fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007300:	b2b2      	uxth	r2, r6
 8007302:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007306:	e7ed      	b.n	80072e4 <USB_EPStartXfer+0x398>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007308:	7821      	ldrb	r1, [r4, #0]
 800730a:	f835 2021 	ldrh.w	r2, [r5, r1, lsl #2]
 800730e:	b292      	uxth	r2, r2
 8007310:	f422 42e2 	bic.w	r2, r2, #28928	; 0x7100
 8007314:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007318:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800731c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007320:	f825 2021 	strh.w	r2, [r5, r1, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007324:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8007328:	fa15 f282 	uxtah	r2, r5, r2
 800732c:	7821      	ldrb	r1, [r4, #0]
 800732e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007332:	b29b      	uxth	r3, r3
 8007334:	f8a2 3402 	strh.w	r3, [r2, #1026]	; 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007338:	8922      	ldrh	r2, [r4, #8]
 800733a:	6961      	ldr	r1, [r4, #20]
 800733c:	4628      	mov	r0, r5
 800733e:	f7ff fdf3 	bl	8006f28 <USB_WritePMA>
 8007342:	e679      	b.n	8007038 <USB_EPStartXfer+0xec>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007344:	b98e      	cbnz	r6, 800736a <USB_EPStartXfer+0x41e>
 8007346:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800734a:	b292      	uxth	r2, r2
 800734c:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8007350:	b292      	uxth	r2, r2
 8007352:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007356:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800735a:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800735e:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007362:	b292      	uxth	r2, r2
 8007364:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007368:	e012      	b.n	8007390 <USB_EPStartXfer+0x444>
 800736a:	0872      	lsrs	r2, r6, #1
 800736c:	f016 0f01 	tst.w	r6, #1
 8007370:	d000      	beq.n	8007374 <USB_EPStartXfer+0x428>
 8007372:	3201      	adds	r2, #1
 8007374:	0292      	lsls	r2, r2, #10
 8007376:	b292      	uxth	r2, r2
 8007378:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800737c:	e008      	b.n	8007390 <USB_EPStartXfer+0x444>
 800737e:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8007382:	fa15 f282 	uxtah	r2, r5, r2
 8007386:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800738a:	b2b2      	uxth	r2, r6
 800738c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007390:	b2b3      	uxth	r3, r6
 8007392:	8962      	ldrh	r2, [r4, #10]
 8007394:	6961      	ldr	r1, [r4, #20]
 8007396:	4628      	mov	r0, r5
 8007398:	f7ff fdc6 	bl	8006f28 <USB_WritePMA>
 800739c:	e64c      	b.n	8007038 <USB_EPStartXfer+0xec>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800739e:	bb8a      	cbnz	r2, 8007404 <USB_EPStartXfer+0x4b8>
 80073a0:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80073a4:	fa15 f282 	uxtah	r2, r5, r2
 80073a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80073ac:	2e3e      	cmp	r6, #62	; 0x3e
 80073ae:	d90c      	bls.n	80073ca <USB_EPStartXfer+0x47e>
 80073b0:	0972      	lsrs	r2, r6, #5
 80073b2:	f016 0f1f 	tst.w	r6, #31
 80073b6:	d100      	bne.n	80073ba <USB_EPStartXfer+0x46e>
 80073b8:	3a01      	subs	r2, #1
 80073ba:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 80073be:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80073c2:	b292      	uxth	r2, r2
 80073c4:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 80073c8:	e025      	b.n	8007416 <USB_EPStartXfer+0x4ca>
 80073ca:	b98e      	cbnz	r6, 80073f0 <USB_EPStartXfer+0x4a4>
 80073cc:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 80073d0:	b292      	uxth	r2, r2
 80073d2:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 80073d6:	b292      	uxth	r2, r2
 80073d8:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 80073dc:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 80073e0:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80073e4:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80073e8:	b292      	uxth	r2, r2
 80073ea:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 80073ee:	e012      	b.n	8007416 <USB_EPStartXfer+0x4ca>
 80073f0:	0872      	lsrs	r2, r6, #1
 80073f2:	f016 0f01 	tst.w	r6, #1
 80073f6:	d000      	beq.n	80073fa <USB_EPStartXfer+0x4ae>
 80073f8:	3201      	adds	r2, #1
 80073fa:	0292      	lsls	r2, r2, #10
 80073fc:	b292      	uxth	r2, r2
 80073fe:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8007402:	e008      	b.n	8007416 <USB_EPStartXfer+0x4ca>
 8007404:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8007408:	fa15 f282 	uxtah	r2, r5, r2
 800740c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007410:	b2b2      	uxth	r2, r6
 8007412:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007416:	b2b3      	uxth	r3, r6
 8007418:	8922      	ldrh	r2, [r4, #8]
 800741a:	6961      	ldr	r1, [r4, #20]
 800741c:	4628      	mov	r0, r5
 800741e:	f7ff fd83 	bl	8006f28 <USB_WritePMA>
 8007422:	e609      	b.n	8007038 <USB_EPStartXfer+0xec>
        ep->xfer_len = 0U;
 8007424:	2200      	movs	r2, #0
 8007426:	618a      	str	r2, [r1, #24]
        len = ep->xfer_len;
 8007428:	461a      	mov	r2, r3
 800742a:	e5a0      	b.n	8006f6e <USB_EPStartXfer+0x22>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800742c:	b98a      	cbnz	r2, 8007452 <USB_EPStartXfer+0x506>
 800742e:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8007432:	b292      	uxth	r2, r2
 8007434:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8007438:	b292      	uxth	r2, r2
 800743a:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800743e:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8007442:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8007446:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800744a:	b292      	uxth	r2, r2
 800744c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007450:	e5a3      	b.n	8006f9a <USB_EPStartXfer+0x4e>
 8007452:	0851      	lsrs	r1, r2, #1
 8007454:	f012 0f01 	tst.w	r2, #1
 8007458:	d000      	beq.n	800745c <USB_EPStartXfer+0x510>
 800745a:	3101      	adds	r1, #1
 800745c:	0289      	lsls	r1, r1, #10
 800745e:	b289      	uxth	r1, r1
 8007460:	f8a3 1406 	strh.w	r1, [r3, #1030]	; 0x406
 8007464:	e599      	b.n	8006f9a <USB_EPStartXfer+0x4e>
      if (ep->type == EP_TYPE_BULK)
 8007466:	78cb      	ldrb	r3, [r1, #3]
 8007468:	2b02      	cmp	r3, #2
 800746a:	d03b      	beq.n	80074e4 <USB_EPStartXfer+0x598>
      else if (ep->type == EP_TYPE_ISOC)
 800746c:	2b01      	cmp	r3, #1
 800746e:	f040 811b 	bne.w	80076a8 <USB_EPStartXfer+0x75c>
        if (ep->xfer_len > ep->maxpacket)
 8007472:	6989      	ldr	r1, [r1, #24]
 8007474:	6923      	ldr	r3, [r4, #16]
 8007476:	4299      	cmp	r1, r3
 8007478:	f240 80ca 	bls.w	8007610 <USB_EPStartXfer+0x6c4>
          ep->xfer_len -= len;
 800747c:	1ac9      	subs	r1, r1, r3
 800747e:	61a1      	str	r1, [r4, #24]
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007480:	b9aa      	cbnz	r2, 80074ae <USB_EPStartXfer+0x562>
 8007482:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8007486:	fa15 f282 	uxtah	r2, r5, r2
 800748a:	7821      	ldrb	r1, [r4, #0]
 800748c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007490:	2b3e      	cmp	r3, #62	; 0x3e
 8007492:	f240 80c1 	bls.w	8007618 <USB_EPStartXfer+0x6cc>
 8007496:	0959      	lsrs	r1, r3, #5
 8007498:	f013 0f1f 	tst.w	r3, #31
 800749c:	d100      	bne.n	80074a0 <USB_EPStartXfer+0x554>
 800749e:	3901      	subs	r1, #1
 80074a0:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 80074a4:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80074a8:	b289      	uxth	r1, r1
 80074aa:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 80074ae:	7862      	ldrb	r2, [r4, #1]
 80074b0:	2a00      	cmp	r2, #0
 80074b2:	f040 80eb 	bne.w	800768c <USB_EPStartXfer+0x740>
 80074b6:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80074ba:	fa15 f282 	uxtah	r2, r5, r2
 80074be:	7821      	ldrb	r1, [r4, #0]
 80074c0:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80074c4:	2b3e      	cmp	r3, #62	; 0x3e
 80074c6:	f240 80c4 	bls.w	8007652 <USB_EPStartXfer+0x706>
 80074ca:	0959      	lsrs	r1, r3, #5
 80074cc:	f013 0f1f 	tst.w	r3, #31
 80074d0:	d100      	bne.n	80074d4 <USB_EPStartXfer+0x588>
 80074d2:	3901      	subs	r1, #1
 80074d4:	ea6f 63c1 	mvn.w	r3, r1, lsl #27
 80074d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074dc:	b29b      	uxth	r3, r3
 80074de:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 80074e2:	e55a      	b.n	8006f9a <USB_EPStartXfer+0x4e>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80074e4:	b9aa      	cbnz	r2, 8007512 <USB_EPStartXfer+0x5c6>
 80074e6:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80074ea:	fa10 f383 	uxtah	r3, r0, r3
 80074ee:	780a      	ldrb	r2, [r1, #0]
 80074f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074f4:	6909      	ldr	r1, [r1, #16]
 80074f6:	293e      	cmp	r1, #62	; 0x3e
 80074f8:	d925      	bls.n	8007546 <USB_EPStartXfer+0x5fa>
 80074fa:	094a      	lsrs	r2, r1, #5
 80074fc:	f011 0f1f 	tst.w	r1, #31
 8007500:	d100      	bne.n	8007504 <USB_EPStartXfer+0x5b8>
 8007502:	3a01      	subs	r2, #1
 8007504:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8007508:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800750c:	b292      	uxth	r2, r2
 800750e:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8007512:	7863      	ldrb	r3, [r4, #1]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d150      	bne.n	80075ba <USB_EPStartXfer+0x66e>
 8007518:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 800751c:	fa15 f383 	uxtah	r3, r5, r3
 8007520:	7822      	ldrb	r2, [r4, #0]
 8007522:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007526:	6921      	ldr	r1, [r4, #16]
 8007528:	293e      	cmp	r1, #62	; 0x3e
 800752a:	d929      	bls.n	8007580 <USB_EPStartXfer+0x634>
 800752c:	094a      	lsrs	r2, r1, #5
 800752e:	f011 0f1f 	tst.w	r1, #31
 8007532:	d100      	bne.n	8007536 <USB_EPStartXfer+0x5ea>
 8007534:	3a01      	subs	r2, #1
 8007536:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800753a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800753e:	b292      	uxth	r2, r2
 8007540:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007544:	e03b      	b.n	80075be <USB_EPStartXfer+0x672>
 8007546:	b989      	cbnz	r1, 800756c <USB_EPStartXfer+0x620>
 8007548:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800754c:	b292      	uxth	r2, r2
 800754e:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8007552:	b292      	uxth	r2, r2
 8007554:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8007558:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800755c:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8007560:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007564:	b292      	uxth	r2, r2
 8007566:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800756a:	e7d2      	b.n	8007512 <USB_EPStartXfer+0x5c6>
 800756c:	084a      	lsrs	r2, r1, #1
 800756e:	f011 0f01 	tst.w	r1, #1
 8007572:	d000      	beq.n	8007576 <USB_EPStartXfer+0x62a>
 8007574:	3201      	adds	r2, #1
 8007576:	0292      	lsls	r2, r2, #10
 8007578:	b292      	uxth	r2, r2
 800757a:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800757e:	e7c8      	b.n	8007512 <USB_EPStartXfer+0x5c6>
 8007580:	b989      	cbnz	r1, 80075a6 <USB_EPStartXfer+0x65a>
 8007582:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8007586:	b292      	uxth	r2, r2
 8007588:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800758c:	b292      	uxth	r2, r2
 800758e:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007592:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8007596:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800759a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800759e:	b292      	uxth	r2, r2
 80075a0:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80075a4:	e00b      	b.n	80075be <USB_EPStartXfer+0x672>
 80075a6:	084a      	lsrs	r2, r1, #1
 80075a8:	f011 0f01 	tst.w	r1, #1
 80075ac:	d000      	beq.n	80075b0 <USB_EPStartXfer+0x664>
 80075ae:	3201      	adds	r2, #1
 80075b0:	0292      	lsls	r2, r2, #10
 80075b2:	b292      	uxth	r2, r2
 80075b4:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80075b8:	e001      	b.n	80075be <USB_EPStartXfer+0x672>
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d01d      	beq.n	80075fa <USB_EPStartXfer+0x6ae>
        if (ep->xfer_count != 0U)
 80075be:	69e3      	ldr	r3, [r4, #28]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	f43f acea 	beq.w	8006f9a <USB_EPStartXfer+0x4e>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80075c6:	7822      	ldrb	r2, [r4, #0]
 80075c8:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80075cc:	f244 0340 	movw	r3, #16448	; 0x4040
 80075d0:	ea03 0001 	and.w	r0, r3, r1
 80075d4:	438b      	bics	r3, r1
 80075d6:	d002      	beq.n	80075de <USB_EPStartXfer+0x692>
 80075d8:	2800      	cmp	r0, #0
 80075da:	f47f acde 	bne.w	8006f9a <USB_EPStartXfer+0x4e>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80075de:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075f0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80075f4:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 80075f8:	e4cf      	b.n	8006f9a <USB_EPStartXfer+0x4e>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80075fa:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 80075fe:	fa15 f383 	uxtah	r3, r5, r3
 8007602:	7822      	ldrb	r2, [r4, #0]
 8007604:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007608:	8a22      	ldrh	r2, [r4, #16]
 800760a:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800760e:	e7d6      	b.n	80075be <USB_EPStartXfer+0x672>
          ep->xfer_len = 0U;
 8007610:	2300      	movs	r3, #0
 8007612:	61a3      	str	r3, [r4, #24]
          len = ep->xfer_len;
 8007614:	460b      	mov	r3, r1
 8007616:	e733      	b.n	8007480 <USB_EPStartXfer+0x534>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007618:	b98b      	cbnz	r3, 800763e <USB_EPStartXfer+0x6f2>
 800761a:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 800761e:	b289      	uxth	r1, r1
 8007620:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 8007624:	b289      	uxth	r1, r1
 8007626:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 800762a:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 800762e:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8007632:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8007636:	b289      	uxth	r1, r1
 8007638:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 800763c:	e737      	b.n	80074ae <USB_EPStartXfer+0x562>
 800763e:	0859      	lsrs	r1, r3, #1
 8007640:	f013 0f01 	tst.w	r3, #1
 8007644:	d000      	beq.n	8007648 <USB_EPStartXfer+0x6fc>
 8007646:	3101      	adds	r1, #1
 8007648:	0289      	lsls	r1, r1, #10
 800764a:	b289      	uxth	r1, r1
 800764c:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8007650:	e72d      	b.n	80074ae <USB_EPStartXfer+0x562>
 8007652:	b98b      	cbnz	r3, 8007678 <USB_EPStartXfer+0x72c>
 8007654:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	; 0x406
 8007658:	b29b      	uxth	r3, r3
 800765a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800765e:	b29b      	uxth	r3, r3
 8007660:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 8007664:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	; 0x406
 8007668:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800766c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007670:	b29b      	uxth	r3, r3
 8007672:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 8007676:	e490      	b.n	8006f9a <USB_EPStartXfer+0x4e>
 8007678:	0859      	lsrs	r1, r3, #1
 800767a:	f013 0f01 	tst.w	r3, #1
 800767e:	d000      	beq.n	8007682 <USB_EPStartXfer+0x736>
 8007680:	3101      	adds	r1, #1
 8007682:	028b      	lsls	r3, r1, #10
 8007684:	b29b      	uxth	r3, r3
 8007686:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 800768a:	e486      	b.n	8006f9a <USB_EPStartXfer+0x4e>
 800768c:	2a01      	cmp	r2, #1
 800768e:	f47f ac84 	bne.w	8006f9a <USB_EPStartXfer+0x4e>
 8007692:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8007696:	fa15 f282 	uxtah	r2, r5, r2
 800769a:	7821      	ldrb	r1, [r4, #0]
 800769c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 80076a6:	e478      	b.n	8006f9a <USB_EPStartXfer+0x4e>
        return HAL_ERROR;
 80076a8:	2001      	movs	r0, #1
 80076aa:	e487      	b.n	8006fbc <USB_EPStartXfer+0x70>

080076ac <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80076ac:	b410      	push	{r4}
  uint32_t n = (uint32_t)wNBytes >> 1;
 80076ae:	085c      	lsrs	r4, r3, #1
  uint32_t i;
  uint32_t temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80076b0:	4402      	add	r2, r0
 80076b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400

  for (i = n; i != 0U; i--)
 80076b6:	e007      	b.n	80076c8 <USB_ReadPMA+0x1c>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80076b8:	f832 0b02 	ldrh.w	r0, [r2], #2
    pdwVal++;
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80076bc:	7008      	strb	r0, [r1, #0]
    pBuf++;
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80076be:	f3c0 2007 	ubfx	r0, r0, #8, #8
 80076c2:	7048      	strb	r0, [r1, #1]
    pBuf++;
 80076c4:	3102      	adds	r1, #2
  for (i = n; i != 0U; i--)
 80076c6:	3c01      	subs	r4, #1
 80076c8:	2c00      	cmp	r4, #0
 80076ca:	d1f5      	bne.n	80076b8 <USB_ReadPMA+0xc>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80076cc:	f013 0f01 	tst.w	r3, #1
 80076d0:	d001      	beq.n	80076d6 <USB_ReadPMA+0x2a>
  {
    temp = *pdwVal;
 80076d2:	8813      	ldrh	r3, [r2, #0]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80076d4:	700b      	strb	r3, [r1, #0]
  }
}
 80076d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076da:	4770      	bx	lr

080076dc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80076dc:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80076de:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 80076e2:	b184      	cbz	r4, 8007706 <USBD_CDC_EP0_RxReady+0x2a>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80076e4:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 80076e8:	b17b      	cbz	r3, 800770a <USBD_CDC_EP0_RxReady+0x2e>
 80076ea:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 80076ee:	28ff      	cmp	r0, #255	; 0xff
 80076f0:	d00d      	beq.n	800770e <USBD_CDC_EP0_RxReady+0x32>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 80076f8:	4621      	mov	r1, r4
 80076fa:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 80076fc:	23ff      	movs	r3, #255	; 0xff
 80076fe:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8007702:	2000      	movs	r0, #0
}
 8007704:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8007706:	2003      	movs	r0, #3
 8007708:	e7fc      	b.n	8007704 <USBD_CDC_EP0_RxReady+0x28>
  return (uint8_t)USBD_OK;
 800770a:	2000      	movs	r0, #0
 800770c:	e7fa      	b.n	8007704 <USBD_CDC_EP0_RxReady+0x28>
 800770e:	2000      	movs	r0, #0
 8007710:	e7f8      	b.n	8007704 <USBD_CDC_EP0_RxReady+0x28>
	...

08007714 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8007714:	2343      	movs	r3, #67	; 0x43
 8007716:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 8007718:	4800      	ldr	r0, [pc, #0]	; (800771c <USBD_CDC_GetFSCfgDesc+0x8>)
 800771a:	4770      	bx	lr
 800771c:	20000044 	.word	0x20000044

08007720 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8007720:	2343      	movs	r3, #67	; 0x43
 8007722:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 8007724:	4800      	ldr	r0, [pc, #0]	; (8007728 <USBD_CDC_GetHSCfgDesc+0x8>)
 8007726:	4770      	bx	lr
 8007728:	20000088 	.word	0x20000088

0800772c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800772c:	2343      	movs	r3, #67	; 0x43
 800772e:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 8007730:	4800      	ldr	r0, [pc, #0]	; (8007734 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8007732:	4770      	bx	lr
 8007734:	200000d8 	.word	0x200000d8

08007738 <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007738:	230a      	movs	r3, #10
 800773a:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 800773c:	4800      	ldr	r0, [pc, #0]	; (8007740 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800773e:	4770      	bx	lr
 8007740:	200000cc 	.word	0x200000cc

08007744 <USBD_CDC_DataOut>:
{
 8007744:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007746:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 800774a:	b175      	cbz	r5, 800776a <USBD_CDC_DataOut+0x26>
 800774c:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800774e:	f00a f819 	bl	8011784 <USBD_LL_GetRxDataSize>
 8007752:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007756:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 8007760:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 8007764:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8007766:	2000      	movs	r0, #0
}
 8007768:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800776a:	2003      	movs	r0, #3
 800776c:	e7fc      	b.n	8007768 <USBD_CDC_DataOut+0x24>

0800776e <USBD_CDC_DataIn>:
{
 800776e:	b510      	push	{r4, lr}
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007770:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
  if (pdev->pClassData == NULL)
 8007774:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 8007778:	b353      	cbz	r3, 80077d0 <USBD_CDC_DataIn+0x62>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800777a:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 800777e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007782:	6992      	ldr	r2, [r2, #24]
 8007784:	b14a      	cbz	r2, 800779a <USBD_CDC_DataIn+0x2c>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007786:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 800778a:	eb04 04cc 	add.w	r4, r4, ip, lsl #3
 800778e:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8007790:	fbb2 fcf4 	udiv	ip, r2, r4
 8007794:	fb04 221c 	mls	r2, r4, ip, r2
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8007798:	b172      	cbz	r2, 80077b8 <USBD_CDC_DataIn+0x4a>
    hcdc->TxState = 0U;
 800779a:	2200      	movs	r2, #0
 800779c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80077a0:	f8d0 22c0 	ldr.w	r2, [r0, #704]	; 0x2c0
 80077a4:	6914      	ldr	r4, [r2, #16]
 80077a6:	b1ac      	cbz	r4, 80077d4 <USBD_CDC_DataIn+0x66>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80077a8:	460a      	mov	r2, r1
 80077aa:	f503 7104 	add.w	r1, r3, #528	; 0x210
 80077ae:	f8d3 0208 	ldr.w	r0, [r3, #520]	; 0x208
 80077b2:	47a0      	blx	r4
  return (uint8_t)USBD_OK;
 80077b4:	2000      	movs	r0, #0
}
 80077b6:	bd10      	pop	{r4, pc}
    pdev->ep_in[epnum].total_length = 0U;
 80077b8:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 80077bc:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80077c0:	2400      	movs	r4, #0
 80077c2:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80077c4:	4623      	mov	r3, r4
 80077c6:	4622      	mov	r2, r4
 80077c8:	f009 ffcc 	bl	8011764 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 80077cc:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80077ce:	e7f2      	b.n	80077b6 <USBD_CDC_DataIn+0x48>
    return (uint8_t)USBD_FAIL;
 80077d0:	2003      	movs	r0, #3
 80077d2:	e7f0      	b.n	80077b6 <USBD_CDC_DataIn+0x48>
  return (uint8_t)USBD_OK;
 80077d4:	2000      	movs	r0, #0
 80077d6:	e7ee      	b.n	80077b6 <USBD_CDC_DataIn+0x48>

080077d8 <USBD_CDC_Setup>:
{
 80077d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077da:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80077dc:	f8d0 62bc 	ldr.w	r6, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 80077e0:	2300      	movs	r3, #0
 80077e2:	f88d 3007 	strb.w	r3, [sp, #7]
  uint16_t status_info = 0U;
 80077e6:	f8ad 3004 	strh.w	r3, [sp, #4]
  if (hcdc == NULL)
 80077ea:	2e00      	cmp	r6, #0
 80077ec:	d06c      	beq.n	80078c8 <USBD_CDC_Setup+0xf0>
 80077ee:	4607      	mov	r7, r0
 80077f0:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80077f2:	780b      	ldrb	r3, [r1, #0]
 80077f4:	f013 0560 	ands.w	r5, r3, #96	; 0x60
 80077f8:	d02a      	beq.n	8007850 <USBD_CDC_Setup+0x78>
 80077fa:	2d20      	cmp	r5, #32
 80077fc:	d15e      	bne.n	80078bc <USBD_CDC_Setup+0xe4>
      if (req->wLength != 0U)
 80077fe:	88ca      	ldrh	r2, [r1, #6]
 8007800:	b1f2      	cbz	r2, 8007840 <USBD_CDC_Setup+0x68>
        if ((req->bmRequest & 0x80U) != 0U)
 8007802:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007806:	d00f      	beq.n	8007828 <USBD_CDC_Setup+0x50>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007808:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	4631      	mov	r1, r6
 8007810:	7860      	ldrb	r0, [r4, #1]
 8007812:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007814:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007816:	2a07      	cmp	r2, #7
 8007818:	bf28      	it	cs
 800781a:	2207      	movcs	r2, #7
 800781c:	4631      	mov	r1, r6
 800781e:	4638      	mov	r0, r7
 8007820:	f000 fdee 	bl	8008400 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8007824:	2500      	movs	r5, #0
 8007826:	e04c      	b.n	80078c2 <USBD_CDC_Setup+0xea>
          hcdc->CmdOpCode = req->bRequest;
 8007828:	784b      	ldrb	r3, [r1, #1]
 800782a:	f886 3200 	strb.w	r3, [r6, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800782e:	798b      	ldrb	r3, [r1, #6]
 8007830:	f886 3201 	strb.w	r3, [r6, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007834:	88ca      	ldrh	r2, [r1, #6]
 8007836:	4631      	mov	r1, r6
 8007838:	f000 fdf7 	bl	800842a <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 800783c:	2500      	movs	r5, #0
 800783e:	e040      	b.n	80078c2 <USBD_CDC_Setup+0xea>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007840:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	2200      	movs	r2, #0
 8007848:	7848      	ldrb	r0, [r1, #1]
 800784a:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 800784c:	2500      	movs	r5, #0
 800784e:	e038      	b.n	80078c2 <USBD_CDC_Setup+0xea>
      switch (req->bRequest)
 8007850:	784e      	ldrb	r6, [r1, #1]
 8007852:	2e0b      	cmp	r6, #11
 8007854:	d82e      	bhi.n	80078b4 <USBD_CDC_Setup+0xdc>
 8007856:	e8df f006 	tbb	[pc, r6]
 800785a:	3406      	.short	0x3406
 800785c:	2d2d2d2d 	.word	0x2d2d2d2d
 8007860:	2d2d2d2d 	.word	0x2d2d2d2d
 8007864:	2415      	.short	0x2415
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007866:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800786a:	b2db      	uxtb	r3, r3
 800786c:	2b03      	cmp	r3, #3
 800786e:	d003      	beq.n	8007878 <USBD_CDC_Setup+0xa0>
            USBD_CtlError(pdev, req);
 8007870:	f000 fa8c 	bl	8007d8c <USBD_CtlError>
            ret = USBD_FAIL;
 8007874:	2503      	movs	r5, #3
 8007876:	e024      	b.n	80078c2 <USBD_CDC_Setup+0xea>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007878:	2202      	movs	r2, #2
 800787a:	a901      	add	r1, sp, #4
 800787c:	f000 fdc0 	bl	8008400 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8007880:	4635      	mov	r5, r6
 8007882:	e01e      	b.n	80078c2 <USBD_CDC_Setup+0xea>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007884:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007888:	b2db      	uxtb	r3, r3
 800788a:	2b03      	cmp	r3, #3
 800788c:	d003      	beq.n	8007896 <USBD_CDC_Setup+0xbe>
            USBD_CtlError(pdev, req);
 800788e:	f000 fa7d 	bl	8007d8c <USBD_CtlError>
            ret = USBD_FAIL;
 8007892:	2503      	movs	r5, #3
 8007894:	e015      	b.n	80078c2 <USBD_CDC_Setup+0xea>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007896:	2201      	movs	r2, #1
 8007898:	f10d 0107 	add.w	r1, sp, #7
 800789c:	f000 fdb0 	bl	8008400 <USBD_CtlSendData>
 80078a0:	e00f      	b.n	80078c2 <USBD_CDC_Setup+0xea>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80078a2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80078a6:	b2db      	uxtb	r3, r3
 80078a8:	2b03      	cmp	r3, #3
 80078aa:	d00a      	beq.n	80078c2 <USBD_CDC_Setup+0xea>
            USBD_CtlError(pdev, req);
 80078ac:	f000 fa6e 	bl	8007d8c <USBD_CtlError>
            ret = USBD_FAIL;
 80078b0:	2503      	movs	r5, #3
 80078b2:	e006      	b.n	80078c2 <USBD_CDC_Setup+0xea>
          USBD_CtlError(pdev, req);
 80078b4:	f000 fa6a 	bl	8007d8c <USBD_CtlError>
          ret = USBD_FAIL;
 80078b8:	2503      	movs	r5, #3
          break;
 80078ba:	e002      	b.n	80078c2 <USBD_CDC_Setup+0xea>
      USBD_CtlError(pdev, req);
 80078bc:	f000 fa66 	bl	8007d8c <USBD_CtlError>
      ret = USBD_FAIL;
 80078c0:	2503      	movs	r5, #3
}
 80078c2:	4628      	mov	r0, r5
 80078c4:	b003      	add	sp, #12
 80078c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 80078c8:	2503      	movs	r5, #3
 80078ca:	e7fa      	b.n	80078c2 <USBD_CDC_Setup+0xea>

080078cc <USBD_CDC_DeInit>:
{
 80078cc:	b538      	push	{r3, r4, r5, lr}
 80078ce:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80078d0:	2181      	movs	r1, #129	; 0x81
 80078d2:	f009 ff10 	bl	80116f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80078d6:	2500      	movs	r5, #0
 80078d8:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80078da:	2101      	movs	r1, #1
 80078dc:	4620      	mov	r0, r4
 80078de:	f009 ff0a 	bl	80116f6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80078e2:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80078e6:	2182      	movs	r1, #130	; 0x82
 80078e8:	4620      	mov	r0, r4
 80078ea:	f009 ff04 	bl	80116f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80078ee:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80078f2:	f8a4 504e 	strh.w	r5, [r4, #78]	; 0x4e
  if (pdev->pClassData != NULL)
 80078f6:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 80078fa:	b14b      	cbz	r3, 8007910 <USBD_CDC_DeInit+0x44>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80078fc:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8007904:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 8007908:	f009 ff6a 	bl	80117e0 <USBD_static_free>
    pdev->pClassData = NULL;
 800790c:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 8007910:	2000      	movs	r0, #0
 8007912:	bd38      	pop	{r3, r4, r5, pc}

08007914 <USBD_CDC_Init>:
{
 8007914:	b570      	push	{r4, r5, r6, lr}
 8007916:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007918:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800791c:	f009 ff5c 	bl	80117d8 <USBD_static_malloc>
  if (hcdc == NULL)
 8007920:	b3b8      	cbz	r0, 8007992 <USBD_CDC_Init+0x7e>
 8007922:	4606      	mov	r6, r0
  pdev->pClassData = (void *)hcdc;
 8007924:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007928:	7c23      	ldrb	r3, [r4, #16]
 800792a:	bbbb      	cbnz	r3, 800799c <USBD_CDC_Init+0x88>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800792c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007930:	2202      	movs	r2, #2
 8007932:	2181      	movs	r1, #129	; 0x81
 8007934:	4620      	mov	r0, r4
 8007936:	f009 fed3 	bl	80116e0 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800793a:	2501      	movs	r5, #1
 800793c:	8725      	strh	r5, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800793e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007942:	2202      	movs	r2, #2
 8007944:	4629      	mov	r1, r5
 8007946:	4620      	mov	r0, r4
 8007948:	f009 feca 	bl	80116e0 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800794c:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007950:	2310      	movs	r3, #16
 8007952:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007956:	2308      	movs	r3, #8
 8007958:	2203      	movs	r2, #3
 800795a:	2182      	movs	r1, #130	; 0x82
 800795c:	4620      	mov	r0, r4
 800795e:	f009 febf 	bl	80116e0 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007962:	2301      	movs	r3, #1
 8007964:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007968:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	4798      	blx	r3
  hcdc->TxState = 0U;
 8007970:	2300      	movs	r3, #0
 8007972:	f8c6 3214 	str.w	r3, [r6, #532]	; 0x214
  hcdc->RxState = 0U;
 8007976:	f8c6 3218 	str.w	r3, [r6, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800797a:	7c25      	ldrb	r5, [r4, #16]
 800797c:	bb15      	cbnz	r5, 80079c4 <USBD_CDC_Init+0xb0>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800797e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007982:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8007986:	2101      	movs	r1, #1
 8007988:	4620      	mov	r0, r4
 800798a:	f009 fef3 	bl	8011774 <USBD_LL_PrepareReceive>
}
 800798e:	4628      	mov	r0, r5
 8007990:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassData = NULL;
 8007992:	2300      	movs	r3, #0
 8007994:	f8c4 32bc 	str.w	r3, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8007998:	2502      	movs	r5, #2
 800799a:	e7f8      	b.n	800798e <USBD_CDC_Init+0x7a>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800799c:	2340      	movs	r3, #64	; 0x40
 800799e:	2202      	movs	r2, #2
 80079a0:	2181      	movs	r1, #129	; 0x81
 80079a2:	4620      	mov	r0, r4
 80079a4:	f009 fe9c 	bl	80116e0 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80079a8:	2501      	movs	r5, #1
 80079aa:	8725      	strh	r5, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80079ac:	2340      	movs	r3, #64	; 0x40
 80079ae:	2202      	movs	r2, #2
 80079b0:	4629      	mov	r1, r5
 80079b2:	4620      	mov	r0, r4
 80079b4:	f009 fe94 	bl	80116e0 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80079b8:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80079bc:	2310      	movs	r3, #16
 80079be:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
 80079c2:	e7c8      	b.n	8007956 <USBD_CDC_Init+0x42>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80079c4:	2340      	movs	r3, #64	; 0x40
 80079c6:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80079ca:	2101      	movs	r1, #1
 80079cc:	4620      	mov	r0, r4
 80079ce:	f009 fed1 	bl	8011774 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 80079d2:	2500      	movs	r5, #0
 80079d4:	e7db      	b.n	800798e <USBD_CDC_Init+0x7a>

080079d6 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 80079d6:	b119      	cbz	r1, 80079e0 <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 80079d8:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80079dc:	2000      	movs	r0, #0
 80079de:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 80079e0:	2003      	movs	r0, #3
}
 80079e2:	4770      	bx	lr

080079e4 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80079e4:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 80079e8:	b12b      	cbz	r3, 80079f6 <USBD_CDC_SetTxBuffer+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 80079ea:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80079ee:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80079f2:	2000      	movs	r0, #0
 80079f4:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 80079f6:	2003      	movs	r0, #3
}
 80079f8:	4770      	bx	lr

080079fa <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80079fa:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 80079fe:	b11b      	cbz	r3, 8007a08 <USBD_CDC_SetRxBuffer+0xe>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 8007a00:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8007a04:	2000      	movs	r0, #0
 8007a06:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8007a08:	2003      	movs	r0, #3
}
 8007a0a:	4770      	bx	lr

08007a0c <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007a0c:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
  USBD_StatusTypeDef ret = USBD_BUSY;

  if (pdev->pClassData == NULL)
 8007a10:	b1a2      	cbz	r2, 8007a3c <USBD_CDC_TransmitPacket+0x30>
{
 8007a12:	b508      	push	{r3, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 8007a14:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 8007a18:	b10b      	cbz	r3, 8007a1e <USBD_CDC_TransmitPacket+0x12>
  USBD_StatusTypeDef ret = USBD_BUSY;
 8007a1a:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 8007a1c:	bd08      	pop	{r3, pc}
    hcdc->TxState = 1U;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007a24:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 8007a28:	62c3      	str	r3, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8007a2a:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 8007a2e:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 8007a32:	2181      	movs	r1, #129	; 0x81
 8007a34:	f009 fe96 	bl	8011764 <USBD_LL_Transmit>
    ret = USBD_OK;
 8007a38:	2000      	movs	r0, #0
 8007a3a:	e7ef      	b.n	8007a1c <USBD_CDC_TransmitPacket+0x10>
    return (uint8_t)USBD_FAIL;
 8007a3c:	2003      	movs	r0, #3
}
 8007a3e:	4770      	bx	lr

08007a40 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007a40:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007a42:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc

  if (pdev->pClassData == NULL)
 8007a46:	b192      	cbz	r2, 8007a6e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a48:	7c04      	ldrb	r4, [r0, #16]
 8007a4a:	b944      	cbnz	r4, 8007a5e <USBD_CDC_ReceivePacket+0x1e>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007a4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a50:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8007a54:	2101      	movs	r1, #1
 8007a56:	f009 fe8d 	bl	8011774 <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007a5e:	2340      	movs	r3, #64	; 0x40
 8007a60:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8007a64:	2101      	movs	r1, #1
 8007a66:	f009 fe85 	bl	8011774 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8007a6a:	2400      	movs	r4, #0
 8007a6c:	e7f5      	b.n	8007a5a <USBD_CDC_ReceivePacket+0x1a>
    return (uint8_t)USBD_FAIL;
 8007a6e:	2403      	movs	r4, #3
 8007a70:	e7f3      	b.n	8007a5a <USBD_CDC_ReceivePacket+0x1a>

08007a72 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007a72:	b198      	cbz	r0, 8007a9c <USBD_Init+0x2a>
{
 8007a74:	b508      	push	{r3, lr}
 8007a76:	4603      	mov	r3, r0
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8007a78:	2000      	movs	r0, #0
 8007a7a:	f8c3 02b8 	str.w	r0, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8007a7e:	f8c3 02c0 	str.w	r0, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8007a82:	f8c3 02cc 	str.w	r0, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007a86:	b109      	cbz	r1, 8007a8c <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 8007a88:	f8c3 12b4 	str.w	r1, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007a8c:	2101      	movs	r1, #1
 8007a8e:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->id = id;
 8007a92:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007a94:	4618      	mov	r0, r3
 8007a96:	f009 fdd7 	bl	8011648 <USBD_LL_Init>

  return ret;
}
 8007a9a:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8007a9c:	2003      	movs	r0, #3
}
 8007a9e:	4770      	bx	lr

08007aa0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007aa0:	b510      	push	{r4, lr}
 8007aa2:	b082      	sub	sp, #8
  uint16_t len = 0U;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8007aaa:	b161      	cbz	r1, 8007ac6 <USBD_RegisterClass+0x26>
 8007aac:	4604      	mov	r4, r0
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8007aae:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8007ab2:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8007ab4:	b14b      	cbz	r3, 8007aca <USBD_RegisterClass+0x2a>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8007ab6:	f10d 0006 	add.w	r0, sp, #6
 8007aba:	4798      	blx	r3
 8007abc:	f8c4 02cc 	str.w	r0, [r4, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8007ac0:	2000      	movs	r0, #0
}
 8007ac2:	b002      	add	sp, #8
 8007ac4:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 8007ac6:	2003      	movs	r0, #3
 8007ac8:	e7fb      	b.n	8007ac2 <USBD_RegisterClass+0x22>
  return USBD_OK;
 8007aca:	2000      	movs	r0, #0
 8007acc:	e7f9      	b.n	8007ac2 <USBD_RegisterClass+0x22>

08007ace <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007ace:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007ad0:	f009 fdfe 	bl	80116d0 <USBD_LL_Start>
}
 8007ad4:	bd08      	pop	{r3, pc}

08007ad6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ad6:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8007ad8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007adc:	b113      	cbz	r3, 8007ae4 <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4798      	blx	r3
  }

  return ret;
}
 8007ae2:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007ae4:	2003      	movs	r0, #3
 8007ae6:	e7fc      	b.n	8007ae2 <USBD_SetClassConfig+0xc>

08007ae8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ae8:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8007aea:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007aee:	b10b      	cbz	r3, 8007af4 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	4798      	blx	r3
  }

  return USBD_OK;
}
 8007af4:	2000      	movs	r0, #0
 8007af6:	bd08      	pop	{r3, pc}

08007af8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007af8:	b538      	push	{r3, r4, r5, lr}
 8007afa:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007afc:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
 8007b00:	4628      	mov	r0, r5
 8007b02:	f000 f92f 	bl	8007d64 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007b06:	2301      	movs	r3, #1
 8007b08:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007b0c:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0
 8007b10:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007b14:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
 8007b18:	f001 031f 	and.w	r3, r1, #31
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d00d      	beq.n	8007b3c <USBD_LL_SetupStage+0x44>
 8007b20:	2b02      	cmp	r3, #2
 8007b22:	d010      	beq.n	8007b46 <USBD_LL_SetupStage+0x4e>
 8007b24:	b12b      	cbz	r3, 8007b32 <USBD_LL_SetupStage+0x3a>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007b26:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8007b2a:	4620      	mov	r0, r4
 8007b2c:	f009 fdeb 	bl	8011706 <USBD_LL_StallEP>
      break;
 8007b30:	e003      	b.n	8007b3a <USBD_LL_SetupStage+0x42>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007b32:	4629      	mov	r1, r5
 8007b34:	4620      	mov	r0, r4
 8007b36:	f000 fae4 	bl	8008102 <USBD_StdDevReq>
  }

  return ret;
}
 8007b3a:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007b3c:	4629      	mov	r1, r5
 8007b3e:	4620      	mov	r0, r4
 8007b40:	f000 fb17 	bl	8008172 <USBD_StdItfReq>
      break;
 8007b44:	e7f9      	b.n	8007b3a <USBD_LL_SetupStage+0x42>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007b46:	4629      	mov	r1, r5
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f000 fb46 	bl	80081da <USBD_StdEPReq>
      break;
 8007b4e:	e7f4      	b.n	8007b3a <USBD_LL_SetupStage+0x42>

08007b50 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007b50:	b538      	push	{r3, r4, r5, lr}
 8007b52:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007b54:	460d      	mov	r5, r1
 8007b56:	bb41      	cbnz	r1, 8007baa <USBD_LL_DataOutStage+0x5a>
 8007b58:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007b5a:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8007b5e:	2a03      	cmp	r2, #3
 8007b60:	d001      	beq.n	8007b66 <USBD_LL_DataOutStage+0x16>
        }
      }
    }
  }

  return USBD_OK;
 8007b62:	4608      	mov	r0, r1
}
 8007b64:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8007b66:	f8d0 115c 	ldr.w	r1, [r0, #348]	; 0x15c
 8007b6a:	f8d0 2160 	ldr.w	r2, [r0, #352]	; 0x160
 8007b6e:	4291      	cmp	r1, r2
 8007b70:	d809      	bhi.n	8007b86 <USBD_LL_DataOutStage+0x36>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b72:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007b76:	b2db      	uxtb	r3, r3
 8007b78:	2b03      	cmp	r3, #3
 8007b7a:	d00f      	beq.n	8007b9c <USBD_LL_DataOutStage+0x4c>
        (void)USBD_CtlSendStatus(pdev);
 8007b7c:	4620      	mov	r0, r4
 8007b7e:	f000 fc6b 	bl	8008458 <USBD_CtlSendStatus>
  return USBD_OK;
 8007b82:	4628      	mov	r0, r5
 8007b84:	e7ee      	b.n	8007b64 <USBD_LL_DataOutStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8007b86:	1a89      	subs	r1, r1, r2
 8007b88:	f8c0 115c 	str.w	r1, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007b8c:	428a      	cmp	r2, r1
 8007b8e:	bf28      	it	cs
 8007b90:	460a      	movcs	r2, r1
 8007b92:	4619      	mov	r1, r3
 8007b94:	f000 fc58 	bl	8008448 <USBD_CtlContinueRx>
  return USBD_OK;
 8007b98:	4628      	mov	r0, r5
 8007b9a:	e7e3      	b.n	8007b64 <USBD_LL_DataOutStage+0x14>
          if (pdev->pClass->EP0_RxReady != NULL)
 8007b9c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007ba0:	691b      	ldr	r3, [r3, #16]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d0ea      	beq.n	8007b7c <USBD_LL_DataOutStage+0x2c>
            pdev->pClass->EP0_RxReady(pdev);
 8007ba6:	4798      	blx	r3
 8007ba8:	e7e8      	b.n	8007b7c <USBD_LL_DataOutStage+0x2c>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007baa:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	2b03      	cmp	r3, #3
 8007bb2:	d001      	beq.n	8007bb8 <USBD_LL_DataOutStage+0x68>
  return USBD_OK;
 8007bb4:	2000      	movs	r0, #0
 8007bb6:	e7d5      	b.n	8007b64 <USBD_LL_DataOutStage+0x14>
      if (pdev->pClass->DataOut != NULL)
 8007bb8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007bbc:	699b      	ldr	r3, [r3, #24]
 8007bbe:	b10b      	cbz	r3, 8007bc4 <USBD_LL_DataOutStage+0x74>
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8007bc0:	4798      	blx	r3
        if (ret != USBD_OK)
 8007bc2:	e7cf      	b.n	8007b64 <USBD_LL_DataOutStage+0x14>
  return USBD_OK;
 8007bc4:	2000      	movs	r0, #0
 8007bc6:	e7cd      	b.n	8007b64 <USBD_LL_DataOutStage+0x14>

08007bc8 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007bc8:	b538      	push	{r3, r4, r5, lr}
 8007bca:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007bcc:	460d      	mov	r5, r1
 8007bce:	2900      	cmp	r1, #0
 8007bd0:	d14a      	bne.n	8007c68 <USBD_LL_DataInStage+0xa0>
 8007bd2:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007bd4:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8007bd8:	2a02      	cmp	r2, #2
 8007bda:	d005      	beq.n	8007be8 <USBD_LL_DataInStage+0x20>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8007bdc:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d03c      	beq.n	8007c5e <USBD_LL_DataInStage+0x96>
        }
      }
    }
  }

  return USBD_OK;
 8007be4:	4628      	mov	r0, r5
}
 8007be6:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8007be8:	69c2      	ldr	r2, [r0, #28]
 8007bea:	6a01      	ldr	r1, [r0, #32]
 8007bec:	428a      	cmp	r2, r1
 8007bee:	d80e      	bhi.n	8007c0e <USBD_LL_DataInStage+0x46>
        if ((pep->maxpacket == pep->rem_length) &&
 8007bf0:	428a      	cmp	r2, r1
 8007bf2:	d018      	beq.n	8007c26 <USBD_LL_DataInStage+0x5e>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bf4:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8007bf8:	b2db      	uxtb	r3, r3
 8007bfa:	2b03      	cmp	r3, #3
 8007bfc:	d027      	beq.n	8007c4e <USBD_LL_DataInStage+0x86>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007bfe:	2180      	movs	r1, #128	; 0x80
 8007c00:	4620      	mov	r0, r4
 8007c02:	f009 fd80 	bl	8011706 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007c06:	4620      	mov	r0, r4
 8007c08:	f000 fc31 	bl	800846e <USBD_CtlReceiveStatus>
 8007c0c:	e7e6      	b.n	8007bdc <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8007c0e:	1a52      	subs	r2, r2, r1
 8007c10:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007c12:	4619      	mov	r1, r3
 8007c14:	f000 fc01 	bl	800841a <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c18:	2300      	movs	r3, #0
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	4619      	mov	r1, r3
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f009 fda8 	bl	8011774 <USBD_LL_PrepareReceive>
 8007c24:	e7da      	b.n	8007bdc <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 8007c26:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8007c28:	4299      	cmp	r1, r3
 8007c2a:	d8e3      	bhi.n	8007bf4 <USBD_LL_DataInStage+0x2c>
            (pep->total_length < pdev->ep0_data_len))
 8007c2c:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d2df      	bcs.n	8007bf4 <USBD_LL_DataInStage+0x2c>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007c34:	2200      	movs	r2, #0
 8007c36:	4611      	mov	r1, r2
 8007c38:	f000 fbef 	bl	800841a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007c3c:	2100      	movs	r1, #0
 8007c3e:	f8c4 1298 	str.w	r1, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c42:	460b      	mov	r3, r1
 8007c44:	460a      	mov	r2, r1
 8007c46:	4620      	mov	r0, r4
 8007c48:	f009 fd94 	bl	8011774 <USBD_LL_PrepareReceive>
 8007c4c:	e7c6      	b.n	8007bdc <USBD_LL_DataInStage+0x14>
            if (pdev->pClass->EP0_TxSent != NULL)
 8007c4e:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8007c52:	68db      	ldr	r3, [r3, #12]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d0d2      	beq.n	8007bfe <USBD_LL_DataInStage+0x36>
              pdev->pClass->EP0_TxSent(pdev);
 8007c58:	4620      	mov	r0, r4
 8007c5a:	4798      	blx	r3
 8007c5c:	e7cf      	b.n	8007bfe <USBD_LL_DataInStage+0x36>
      pdev->dev_test_mode = 0U;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
  return USBD_OK;
 8007c64:	4628      	mov	r0, r5
 8007c66:	e7be      	b.n	8007be6 <USBD_LL_DataInStage+0x1e>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c68:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	2b03      	cmp	r3, #3
 8007c70:	d001      	beq.n	8007c76 <USBD_LL_DataInStage+0xae>
  return USBD_OK;
 8007c72:	2000      	movs	r0, #0
 8007c74:	e7b7      	b.n	8007be6 <USBD_LL_DataInStage+0x1e>
      if (pdev->pClass->DataIn != NULL)
 8007c76:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007c7a:	695b      	ldr	r3, [r3, #20]
 8007c7c:	b10b      	cbz	r3, 8007c82 <USBD_LL_DataInStage+0xba>
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8007c7e:	4798      	blx	r3
        if (ret != USBD_OK)
 8007c80:	e7b1      	b.n	8007be6 <USBD_LL_DataInStage+0x1e>
  return USBD_OK;
 8007c82:	2000      	movs	r0, #0
 8007c84:	e7af      	b.n	8007be6 <USBD_LL_DataInStage+0x1e>

08007c86 <USBD_LL_Reset>:
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007c86:	2301      	movs	r3, #1
 8007c88:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 8007c92:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8007c94:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8007c98:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007c9c:	b1f3      	cbz	r3, 8007cdc <USBD_LL_Reset+0x56>
{
 8007c9e:	b570      	push	{r4, r5, r6, lr}
 8007ca0:	4604      	mov	r4, r0
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 8007ca2:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
 8007ca6:	b11a      	cbz	r2, 8007cb0 <USBD_LL_Reset+0x2a>
  {
    if (pdev->pClass->DeInit != NULL)
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	b10b      	cbz	r3, 8007cb0 <USBD_LL_Reset+0x2a>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007cac:	2100      	movs	r1, #0
 8007cae:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007cb0:	2340      	movs	r3, #64	; 0x40
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	4611      	mov	r1, r2
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	f009 fd12 	bl	80116e0 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007cbc:	2601      	movs	r6, #1
 8007cbe:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007cc2:	2540      	movs	r5, #64	; 0x40
 8007cc4:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007cc8:	462b      	mov	r3, r5
 8007cca:	2200      	movs	r2, #0
 8007ccc:	2180      	movs	r1, #128	; 0x80
 8007cce:	4620      	mov	r0, r4
 8007cd0:	f009 fd06 	bl	80116e0 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007cd4:	84a6      	strh	r6, [r4, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007cd6:	6225      	str	r5, [r4, #32]

  return USBD_OK;
 8007cd8:	2000      	movs	r0, #0
}
 8007cda:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 8007cdc:	2003      	movs	r0, #3
}
 8007cde:	4770      	bx	lr

08007ce0 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8007ce0:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8007ce2:	2000      	movs	r0, #0
 8007ce4:	4770      	bx	lr

08007ce6 <USBD_LL_Suspend>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state = pdev->dev_state;
 8007ce6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007cf0:	2304      	movs	r3, #4
 8007cf2:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 8007cf6:	2000      	movs	r0, #0
 8007cf8:	4770      	bx	lr

08007cfa <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007cfa:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007cfe:	b2db      	uxtb	r3, r3
 8007d00:	2b04      	cmp	r3, #4
 8007d02:	d001      	beq.n	8007d08 <USBD_LL_Resume+0xe>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8007d04:	2000      	movs	r0, #0
 8007d06:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 8007d08:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
 8007d12:	e7f7      	b.n	8007d04 <USBD_LL_Resume+0xa>

08007d14 <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 8007d14:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 8007d18:	b162      	cbz	r2, 8007d34 <USBD_LL_SOF+0x20>
{
 8007d1a:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d1c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	2b03      	cmp	r3, #3
 8007d24:	d001      	beq.n	8007d2a <USBD_LL_SOF+0x16>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 8007d26:	2000      	movs	r0, #0
}
 8007d28:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 8007d2a:	69d3      	ldr	r3, [r2, #28]
 8007d2c:	b123      	cbz	r3, 8007d38 <USBD_LL_SOF+0x24>
      (void)pdev->pClass->SOF(pdev);
 8007d2e:	4798      	blx	r3
  return USBD_OK;
 8007d30:	2000      	movs	r0, #0
 8007d32:	e7f9      	b.n	8007d28 <USBD_LL_SOF+0x14>
    return USBD_FAIL;
 8007d34:	2003      	movs	r0, #3
}
 8007d36:	4770      	bx	lr
  return USBD_OK;
 8007d38:	2000      	movs	r0, #0
 8007d3a:	e7f5      	b.n	8007d28 <USBD_LL_SOF+0x14>

08007d3c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007d3c:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 8007d3e:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8007d40:	e002      	b.n	8007d48 <USBD_GetLen+0xc>
  {
    len++;
 8007d42:	3001      	adds	r0, #1
 8007d44:	b2c0      	uxtb	r0, r0
    pbuff++;
 8007d46:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8007d48:	781a      	ldrb	r2, [r3, #0]
 8007d4a:	2a00      	cmp	r2, #0
 8007d4c:	d1f9      	bne.n	8007d42 <USBD_GetLen+0x6>
  }

  return len;
}
 8007d4e:	4770      	bx	lr

08007d50 <USBD_SetFeature>:
{
 8007d50:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007d52:	884b      	ldrh	r3, [r1, #2]
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d000      	beq.n	8007d5a <USBD_SetFeature+0xa>
}
 8007d58:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 8007d5a:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007d5e:	f000 fb7b 	bl	8008458 <USBD_CtlSendStatus>
}
 8007d62:	e7f9      	b.n	8007d58 <USBD_SetFeature+0x8>

08007d64 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8007d64:	780b      	ldrb	r3, [r1, #0]
 8007d66:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8007d68:	784b      	ldrb	r3, [r1, #1]
 8007d6a:	7043      	strb	r3, [r0, #1]
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 8007d6c:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8007d6e:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007d70:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8007d74:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8007d76:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8007d78:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007d7a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8007d7e:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 8007d80:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 8007d82:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007d84:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8007d88:	80c3      	strh	r3, [r0, #6]
}
 8007d8a:	4770      	bx	lr

08007d8c <USBD_CtlError>:
{
 8007d8c:	b510      	push	{r4, lr}
 8007d8e:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007d90:	2180      	movs	r1, #128	; 0x80
 8007d92:	f009 fcb8 	bl	8011706 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007d96:	2100      	movs	r1, #0
 8007d98:	4620      	mov	r0, r4
 8007d9a:	f009 fcb4 	bl	8011706 <USBD_LL_StallEP>
}
 8007d9e:	bd10      	pop	{r4, pc}

08007da0 <USBD_GetDescriptor>:
{
 8007da0:	b530      	push	{r4, r5, lr}
 8007da2:	b083      	sub	sp, #12
 8007da4:	4604      	mov	r4, r0
 8007da6:	460d      	mov	r5, r1
  uint16_t len = 0U;
 8007da8:	2300      	movs	r3, #0
 8007daa:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8007dae:	884a      	ldrh	r2, [r1, #2]
 8007db0:	0a13      	lsrs	r3, r2, #8
 8007db2:	3b01      	subs	r3, #1
 8007db4:	2b0e      	cmp	r3, #14
 8007db6:	f200 80bc 	bhi.w	8007f32 <USBD_GetDescriptor+0x192>
 8007dba:	e8df f003 	tbb	[pc, r3]
 8007dbe:	3015      	.short	0x3015
 8007dc0:	9ebaba44 	.word	0x9ebaba44
 8007dc4:	bababaab 	.word	0xbababaab
 8007dc8:	babababa 	.word	0xbabababa
 8007dcc:	08          	.byte	0x08
 8007dcd:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007dce:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8007dd2:	69db      	ldr	r3, [r3, #28]
 8007dd4:	b123      	cbz	r3, 8007de0 <USBD_GetDescriptor+0x40>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007dd6:	f10d 0106 	add.w	r1, sp, #6
 8007dda:	7c00      	ldrb	r0, [r0, #16]
 8007ddc:	4798      	blx	r3
  if (err != 0U)
 8007dde:	e00a      	b.n	8007df6 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8007de0:	4629      	mov	r1, r5
 8007de2:	f7ff ffd3 	bl	8007d8c <USBD_CtlError>
  if (err != 0U)
 8007de6:	e018      	b.n	8007e1a <USBD_GetDescriptor+0x7a>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007de8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f10d 0106 	add.w	r1, sp, #6
 8007df2:	7c00      	ldrb	r0, [r0, #16]
 8007df4:	4798      	blx	r3
  if (req->wLength != 0U)
 8007df6:	88ea      	ldrh	r2, [r5, #6]
 8007df8:	2a00      	cmp	r2, #0
 8007dfa:	f000 80a3 	beq.w	8007f44 <USBD_GetDescriptor+0x1a4>
    if (len != 0U)
 8007dfe:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	f000 8099 	beq.w	8007f3a <USBD_GetDescriptor+0x19a>
      len = MIN(len, req->wLength);
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	bf28      	it	cs
 8007e0c:	461a      	movcs	r2, r3
 8007e0e:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007e12:	4601      	mov	r1, r0
 8007e14:	4620      	mov	r0, r4
 8007e16:	f000 faf3 	bl	8008400 <USBD_CtlSendData>
}
 8007e1a:	b003      	add	sp, #12
 8007e1c:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e1e:	7c03      	ldrb	r3, [r0, #16]
 8007e20:	b943      	cbnz	r3, 8007e34 <USBD_GetDescriptor+0x94>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007e22:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e28:	f10d 0006 	add.w	r0, sp, #6
 8007e2c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007e2e:	2302      	movs	r3, #2
 8007e30:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8007e32:	e7e0      	b.n	8007df6 <USBD_GetDescriptor+0x56>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007e34:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e3a:	f10d 0006 	add.w	r0, sp, #6
 8007e3e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007e40:	2302      	movs	r3, #2
 8007e42:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8007e44:	e7d7      	b.n	8007df6 <USBD_GetDescriptor+0x56>
      switch ((uint8_t)(req->wValue))
 8007e46:	b2d2      	uxtb	r2, r2
 8007e48:	2a05      	cmp	r2, #5
 8007e4a:	d852      	bhi.n	8007ef2 <USBD_GetDescriptor+0x152>
 8007e4c:	e8df f002 	tbb	[pc, r2]
 8007e50:	2a1d1003 	.word	0x2a1d1003
 8007e54:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007e56:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	b123      	cbz	r3, 8007e68 <USBD_GetDescriptor+0xc8>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007e5e:	f10d 0106 	add.w	r1, sp, #6
 8007e62:	7c00      	ldrb	r0, [r0, #16]
 8007e64:	4798      	blx	r3
  if (err != 0U)
 8007e66:	e7c6      	b.n	8007df6 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8007e68:	4629      	mov	r1, r5
 8007e6a:	f7ff ff8f 	bl	8007d8c <USBD_CtlError>
  if (err != 0U)
 8007e6e:	e7d4      	b.n	8007e1a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007e70:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	b123      	cbz	r3, 8007e82 <USBD_GetDescriptor+0xe2>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007e78:	f10d 0106 	add.w	r1, sp, #6
 8007e7c:	7c00      	ldrb	r0, [r0, #16]
 8007e7e:	4798      	blx	r3
  if (err != 0U)
 8007e80:	e7b9      	b.n	8007df6 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8007e82:	4629      	mov	r1, r5
 8007e84:	f7ff ff82 	bl	8007d8c <USBD_CtlError>
  if (err != 0U)
 8007e88:	e7c7      	b.n	8007e1a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007e8a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8007e8e:	68db      	ldr	r3, [r3, #12]
 8007e90:	b123      	cbz	r3, 8007e9c <USBD_GetDescriptor+0xfc>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007e92:	f10d 0106 	add.w	r1, sp, #6
 8007e96:	7c00      	ldrb	r0, [r0, #16]
 8007e98:	4798      	blx	r3
  if (err != 0U)
 8007e9a:	e7ac      	b.n	8007df6 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8007e9c:	4629      	mov	r1, r5
 8007e9e:	f7ff ff75 	bl	8007d8c <USBD_CtlError>
  if (err != 0U)
 8007ea2:	e7ba      	b.n	8007e1a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007ea4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8007ea8:	691b      	ldr	r3, [r3, #16]
 8007eaa:	b123      	cbz	r3, 8007eb6 <USBD_GetDescriptor+0x116>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007eac:	f10d 0106 	add.w	r1, sp, #6
 8007eb0:	7c00      	ldrb	r0, [r0, #16]
 8007eb2:	4798      	blx	r3
  if (err != 0U)
 8007eb4:	e79f      	b.n	8007df6 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8007eb6:	4629      	mov	r1, r5
 8007eb8:	f7ff ff68 	bl	8007d8c <USBD_CtlError>
  if (err != 0U)
 8007ebc:	e7ad      	b.n	8007e1a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007ebe:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8007ec2:	695b      	ldr	r3, [r3, #20]
 8007ec4:	b123      	cbz	r3, 8007ed0 <USBD_GetDescriptor+0x130>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007ec6:	f10d 0106 	add.w	r1, sp, #6
 8007eca:	7c00      	ldrb	r0, [r0, #16]
 8007ecc:	4798      	blx	r3
  if (err != 0U)
 8007ece:	e792      	b.n	8007df6 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8007ed0:	4629      	mov	r1, r5
 8007ed2:	f7ff ff5b 	bl	8007d8c <USBD_CtlError>
  if (err != 0U)
 8007ed6:	e7a0      	b.n	8007e1a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007ed8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8007edc:	699b      	ldr	r3, [r3, #24]
 8007ede:	b123      	cbz	r3, 8007eea <USBD_GetDescriptor+0x14a>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007ee0:	f10d 0106 	add.w	r1, sp, #6
 8007ee4:	7c00      	ldrb	r0, [r0, #16]
 8007ee6:	4798      	blx	r3
  if (err != 0U)
 8007ee8:	e785      	b.n	8007df6 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8007eea:	4629      	mov	r1, r5
 8007eec:	f7ff ff4e 	bl	8007d8c <USBD_CtlError>
  if (err != 0U)
 8007ef0:	e793      	b.n	8007e1a <USBD_GetDescriptor+0x7a>
          USBD_CtlError(pdev, req);
 8007ef2:	4629      	mov	r1, r5
 8007ef4:	f7ff ff4a 	bl	8007d8c <USBD_CtlError>
  if (err != 0U)
 8007ef8:	e78f      	b.n	8007e1a <USBD_GetDescriptor+0x7a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007efa:	7c03      	ldrb	r3, [r0, #16]
 8007efc:	b933      	cbnz	r3, 8007f0c <USBD_GetDescriptor+0x16c>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007efe:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007f02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f04:	f10d 0006 	add.w	r0, sp, #6
 8007f08:	4798      	blx	r3
  if (err != 0U)
 8007f0a:	e774      	b.n	8007df6 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8007f0c:	4629      	mov	r1, r5
 8007f0e:	f7ff ff3d 	bl	8007d8c <USBD_CtlError>
  if (err != 0U)
 8007f12:	e782      	b.n	8007e1a <USBD_GetDescriptor+0x7a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f14:	7c03      	ldrb	r3, [r0, #16]
 8007f16:	b943      	cbnz	r3, 8007f2a <USBD_GetDescriptor+0x18a>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007f18:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f1e:	f10d 0006 	add.w	r0, sp, #6
 8007f22:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007f24:	2307      	movs	r3, #7
 8007f26:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8007f28:	e765      	b.n	8007df6 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8007f2a:	4629      	mov	r1, r5
 8007f2c:	f7ff ff2e 	bl	8007d8c <USBD_CtlError>
  if (err != 0U)
 8007f30:	e773      	b.n	8007e1a <USBD_GetDescriptor+0x7a>
      USBD_CtlError(pdev, req);
 8007f32:	4629      	mov	r1, r5
 8007f34:	f7ff ff2a 	bl	8007d8c <USBD_CtlError>
    return;
 8007f38:	e76f      	b.n	8007e1a <USBD_GetDescriptor+0x7a>
      USBD_CtlError(pdev, req);
 8007f3a:	4629      	mov	r1, r5
 8007f3c:	4620      	mov	r0, r4
 8007f3e:	f7ff ff25 	bl	8007d8c <USBD_CtlError>
 8007f42:	e76a      	b.n	8007e1a <USBD_GetDescriptor+0x7a>
    (void)USBD_CtlSendStatus(pdev);
 8007f44:	4620      	mov	r0, r4
 8007f46:	f000 fa87 	bl	8008458 <USBD_CtlSendStatus>
 8007f4a:	e766      	b.n	8007e1a <USBD_GetDescriptor+0x7a>

08007f4c <USBD_SetAddress>:
{
 8007f4c:	b538      	push	{r3, r4, r5, lr}
 8007f4e:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007f50:	888b      	ldrh	r3, [r1, #4]
 8007f52:	b9fb      	cbnz	r3, 8007f94 <USBD_SetAddress+0x48>
 8007f54:	88cb      	ldrh	r3, [r1, #6]
 8007f56:	b9eb      	cbnz	r3, 8007f94 <USBD_SetAddress+0x48>
 8007f58:	884b      	ldrh	r3, [r1, #2]
 8007f5a:	2b7f      	cmp	r3, #127	; 0x7f
 8007f5c:	d81a      	bhi.n	8007f94 <USBD_SetAddress+0x48>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007f5e:	f003 057f 	and.w	r5, r3, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f62:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007f66:	b2db      	uxtb	r3, r3
 8007f68:	2b03      	cmp	r3, #3
 8007f6a:	d00c      	beq.n	8007f86 <USBD_SetAddress+0x3a>
      pdev->dev_address = dev_addr;
 8007f6c:	f880 529e 	strb.w	r5, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007f70:	4629      	mov	r1, r5
 8007f72:	f009 fbef 	bl	8011754 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007f76:	4620      	mov	r0, r4
 8007f78:	f000 fa6e 	bl	8008458 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8007f7c:	b135      	cbz	r5, 8007f8c <USBD_SetAddress+0x40>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007f7e:	2302      	movs	r3, #2
 8007f80:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8007f84:	e009      	b.n	8007f9a <USBD_SetAddress+0x4e>
      USBD_CtlError(pdev, req);
 8007f86:	f7ff ff01 	bl	8007d8c <USBD_CtlError>
 8007f8a:	e006      	b.n	8007f9a <USBD_SetAddress+0x4e>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8007f92:	e002      	b.n	8007f9a <USBD_SetAddress+0x4e>
    USBD_CtlError(pdev, req);
 8007f94:	4620      	mov	r0, r4
 8007f96:	f7ff fef9 	bl	8007d8c <USBD_CtlError>
}
 8007f9a:	bd38      	pop	{r3, r4, r5, pc}

08007f9c <USBD_SetConfig>:
{
 8007f9c:	b570      	push	{r4, r5, r6, lr}
 8007f9e:	4604      	mov	r4, r0
 8007fa0:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 8007fa2:	788d      	ldrb	r5, [r1, #2]
 8007fa4:	4b2e      	ldr	r3, [pc, #184]	; (8008060 <USBD_SetConfig+0xc4>)
 8007fa6:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007fa8:	2d01      	cmp	r5, #1
 8007faa:	d810      	bhi.n	8007fce <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 8007fac:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	2b02      	cmp	r3, #2
 8007fb4:	d00f      	beq.n	8007fd6 <USBD_SetConfig+0x3a>
 8007fb6:	2b03      	cmp	r3, #3
 8007fb8:	d023      	beq.n	8008002 <USBD_SetConfig+0x66>
      USBD_CtlError(pdev, req);
 8007fba:	f7ff fee7 	bl	8007d8c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007fbe:	4b28      	ldr	r3, [pc, #160]	; (8008060 <USBD_SetConfig+0xc4>)
 8007fc0:	7819      	ldrb	r1, [r3, #0]
 8007fc2:	4620      	mov	r0, r4
 8007fc4:	f7ff fd90 	bl	8007ae8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007fc8:	2503      	movs	r5, #3
}
 8007fca:	4628      	mov	r0, r5
 8007fcc:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 8007fce:	f7ff fedd 	bl	8007d8c <USBD_CtlError>
    return USBD_FAIL;
 8007fd2:	2503      	movs	r5, #3
 8007fd4:	e7f9      	b.n	8007fca <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 8007fd6:	b18d      	cbz	r5, 8007ffc <USBD_SetConfig+0x60>
        pdev->dev_config = cfgidx;
 8007fd8:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007fda:	4629      	mov	r1, r5
 8007fdc:	f7ff fd7b 	bl	8007ad6 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8007fe0:	4605      	mov	r5, r0
 8007fe2:	b120      	cbz	r0, 8007fee <USBD_SetConfig+0x52>
          USBD_CtlError(pdev, req);
 8007fe4:	4631      	mov	r1, r6
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	f7ff fed0 	bl	8007d8c <USBD_CtlError>
 8007fec:	e7ed      	b.n	8007fca <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8007fee:	4620      	mov	r0, r4
 8007ff0:	f000 fa32 	bl	8008458 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007ff4:	2303      	movs	r3, #3
 8007ff6:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8007ffa:	e7e6      	b.n	8007fca <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8007ffc:	f000 fa2c 	bl	8008458 <USBD_CtlSendStatus>
 8008000:	e7e3      	b.n	8007fca <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 8008002:	b1cd      	cbz	r5, 8008038 <USBD_SetConfig+0x9c>
      else if (cfgidx != pdev->dev_config)
 8008004:	6841      	ldr	r1, [r0, #4]
 8008006:	428d      	cmp	r5, r1
 8008008:	d025      	beq.n	8008056 <USBD_SetConfig+0xba>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800800a:	b2c9      	uxtb	r1, r1
 800800c:	f7ff fd6c 	bl	8007ae8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008010:	4b13      	ldr	r3, [pc, #76]	; (8008060 <USBD_SetConfig+0xc4>)
 8008012:	7819      	ldrb	r1, [r3, #0]
 8008014:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008016:	4620      	mov	r0, r4
 8008018:	f7ff fd5d 	bl	8007ad6 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800801c:	4605      	mov	r5, r0
 800801e:	b1b0      	cbz	r0, 800804e <USBD_SetConfig+0xb2>
          USBD_CtlError(pdev, req);
 8008020:	4631      	mov	r1, r6
 8008022:	4620      	mov	r0, r4
 8008024:	f7ff feb2 	bl	8007d8c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008028:	7921      	ldrb	r1, [r4, #4]
 800802a:	4620      	mov	r0, r4
 800802c:	f7ff fd5c 	bl	8007ae8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008030:	2302      	movs	r3, #2
 8008032:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8008036:	e7c8      	b.n	8007fca <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008038:	2302      	movs	r3, #2
 800803a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800803e:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008040:	4629      	mov	r1, r5
 8008042:	f7ff fd51 	bl	8007ae8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008046:	4620      	mov	r0, r4
 8008048:	f000 fa06 	bl	8008458 <USBD_CtlSendStatus>
 800804c:	e7bd      	b.n	8007fca <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800804e:	4620      	mov	r0, r4
 8008050:	f000 fa02 	bl	8008458 <USBD_CtlSendStatus>
 8008054:	e7b9      	b.n	8007fca <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8008056:	f000 f9ff 	bl	8008458 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800805a:	2500      	movs	r5, #0
 800805c:	e7b5      	b.n	8007fca <USBD_SetConfig+0x2e>
 800805e:	bf00      	nop
 8008060:	20001ff0 	.word	0x20001ff0

08008064 <USBD_GetConfig>:
{
 8008064:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8008066:	88cb      	ldrh	r3, [r1, #6]
 8008068:	2b01      	cmp	r3, #1
 800806a:	d10b      	bne.n	8008084 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 800806c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008070:	b2db      	uxtb	r3, r3
 8008072:	2b02      	cmp	r3, #2
 8008074:	d909      	bls.n	800808a <USBD_GetConfig+0x26>
 8008076:	2b03      	cmp	r3, #3
 8008078:	d109      	bne.n	800808e <USBD_GetConfig+0x2a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800807a:	2201      	movs	r2, #1
 800807c:	1d01      	adds	r1, r0, #4
 800807e:	f000 f9bf 	bl	8008400 <USBD_CtlSendData>
        break;
 8008082:	e001      	b.n	8008088 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8008084:	f7ff fe82 	bl	8007d8c <USBD_CtlError>
}
 8008088:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 800808a:	b25b      	sxtb	r3, r3
 800808c:	b913      	cbnz	r3, 8008094 <USBD_GetConfig+0x30>
        USBD_CtlError(pdev, req);
 800808e:	f7ff fe7d 	bl	8007d8c <USBD_CtlError>
}
 8008092:	e7f9      	b.n	8008088 <USBD_GetConfig+0x24>
        pdev->dev_default_config = 0U;
 8008094:	4601      	mov	r1, r0
 8008096:	2300      	movs	r3, #0
 8008098:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800809c:	2201      	movs	r2, #1
 800809e:	f000 f9af 	bl	8008400 <USBD_CtlSendData>
        break;
 80080a2:	e7f1      	b.n	8008088 <USBD_GetConfig+0x24>

080080a4 <USBD_GetStatus>:
{
 80080a4:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 80080a6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80080aa:	3b01      	subs	r3, #1
 80080ac:	2b02      	cmp	r3, #2
 80080ae:	d812      	bhi.n	80080d6 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 80080b0:	88cb      	ldrh	r3, [r1, #6]
 80080b2:	2b02      	cmp	r3, #2
 80080b4:	d10c      	bne.n	80080d0 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80080b6:	2301      	movs	r3, #1
 80080b8:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 80080ba:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 80080be:	b10b      	cbz	r3, 80080c4 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80080c0:	2303      	movs	r3, #3
 80080c2:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80080c4:	2202      	movs	r2, #2
 80080c6:	f100 010c 	add.w	r1, r0, #12
 80080ca:	f000 f999 	bl	8008400 <USBD_CtlSendData>
}
 80080ce:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 80080d0:	f7ff fe5c 	bl	8007d8c <USBD_CtlError>
        break;
 80080d4:	e7fb      	b.n	80080ce <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 80080d6:	f7ff fe59 	bl	8007d8c <USBD_CtlError>
}
 80080da:	e7f8      	b.n	80080ce <USBD_GetStatus+0x2a>

080080dc <USBD_ClrFeature>:
{
 80080dc:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 80080de:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80080e2:	3b01      	subs	r3, #1
 80080e4:	2b02      	cmp	r3, #2
 80080e6:	d809      	bhi.n	80080fc <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80080e8:	884b      	ldrh	r3, [r1, #2]
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d000      	beq.n	80080f0 <USBD_ClrFeature+0x14>
}
 80080ee:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 80080f0:	2300      	movs	r3, #0
 80080f2:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80080f6:	f000 f9af 	bl	8008458 <USBD_CtlSendStatus>
 80080fa:	e7f8      	b.n	80080ee <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 80080fc:	f7ff fe46 	bl	8007d8c <USBD_CtlError>
}
 8008100:	e7f5      	b.n	80080ee <USBD_ClrFeature+0x12>

08008102 <USBD_StdDevReq>:
{
 8008102:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008104:	780c      	ldrb	r4, [r1, #0]
 8008106:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800810a:	2c20      	cmp	r4, #32
 800810c:	d006      	beq.n	800811c <USBD_StdDevReq+0x1a>
 800810e:	2c40      	cmp	r4, #64	; 0x40
 8008110:	d004      	beq.n	800811c <USBD_StdDevReq+0x1a>
 8008112:	b154      	cbz	r4, 800812a <USBD_StdDevReq+0x28>
      USBD_CtlError(pdev, req);
 8008114:	f7ff fe3a 	bl	8007d8c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008118:	2400      	movs	r4, #0
      break;
 800811a:	e004      	b.n	8008126 <USBD_StdDevReq+0x24>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800811c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	4798      	blx	r3
 8008124:	4604      	mov	r4, r0
}
 8008126:	4620      	mov	r0, r4
 8008128:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 800812a:	784d      	ldrb	r5, [r1, #1]
 800812c:	2d09      	cmp	r5, #9
 800812e:	d81d      	bhi.n	800816c <USBD_StdDevReq+0x6a>
 8008130:	e8df f005 	tbb	[pc, r5]
 8008134:	161c1912 	.word	0x161c1912
 8008138:	1c05081c 	.word	0x1c05081c
 800813c:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 800813e:	f7ff fe2f 	bl	8007da0 <USBD_GetDescriptor>
          break;
 8008142:	e7f0      	b.n	8008126 <USBD_StdDevReq+0x24>
          USBD_SetAddress(pdev, req);
 8008144:	f7ff ff02 	bl	8007f4c <USBD_SetAddress>
          break;
 8008148:	e7ed      	b.n	8008126 <USBD_StdDevReq+0x24>
          ret = USBD_SetConfig(pdev, req);
 800814a:	f7ff ff27 	bl	8007f9c <USBD_SetConfig>
 800814e:	4604      	mov	r4, r0
          break;
 8008150:	e7e9      	b.n	8008126 <USBD_StdDevReq+0x24>
          USBD_GetConfig(pdev, req);
 8008152:	f7ff ff87 	bl	8008064 <USBD_GetConfig>
          break;
 8008156:	e7e6      	b.n	8008126 <USBD_StdDevReq+0x24>
          USBD_GetStatus(pdev, req);
 8008158:	f7ff ffa4 	bl	80080a4 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800815c:	462c      	mov	r4, r5
          break;
 800815e:	e7e2      	b.n	8008126 <USBD_StdDevReq+0x24>
          USBD_SetFeature(pdev, req);
 8008160:	f7ff fdf6 	bl	8007d50 <USBD_SetFeature>
          break;
 8008164:	e7df      	b.n	8008126 <USBD_StdDevReq+0x24>
          USBD_ClrFeature(pdev, req);
 8008166:	f7ff ffb9 	bl	80080dc <USBD_ClrFeature>
          break;
 800816a:	e7dc      	b.n	8008126 <USBD_StdDevReq+0x24>
          USBD_CtlError(pdev, req);
 800816c:	f7ff fe0e 	bl	8007d8c <USBD_CtlError>
          break;
 8008170:	e7d9      	b.n	8008126 <USBD_StdDevReq+0x24>

08008172 <USBD_StdItfReq>:
{
 8008172:	b570      	push	{r4, r5, r6, lr}
 8008174:	4605      	mov	r5, r0
 8008176:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008178:	780b      	ldrb	r3, [r1, #0]
 800817a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800817e:	2b20      	cmp	r3, #32
 8008180:	d007      	beq.n	8008192 <USBD_StdItfReq+0x20>
 8008182:	2b40      	cmp	r3, #64	; 0x40
 8008184:	d005      	beq.n	8008192 <USBD_StdItfReq+0x20>
 8008186:	b123      	cbz	r3, 8008192 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 8008188:	f7ff fe00 	bl	8007d8c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800818c:	2600      	movs	r6, #0
}
 800818e:	4630      	mov	r0, r6
 8008190:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 8008192:	f895 329c 	ldrb.w	r3, [r5, #668]	; 0x29c
 8008196:	3b01      	subs	r3, #1
 8008198:	2b02      	cmp	r3, #2
 800819a:	d818      	bhi.n	80081ce <USBD_StdItfReq+0x5c>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800819c:	7923      	ldrb	r3, [r4, #4]
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d80f      	bhi.n	80081c2 <USBD_StdItfReq+0x50>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80081a2:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	4621      	mov	r1, r4
 80081aa:	4628      	mov	r0, r5
 80081ac:	4798      	blx	r3
 80081ae:	4606      	mov	r6, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 80081b0:	88e3      	ldrh	r3, [r4, #6]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d1eb      	bne.n	800818e <USBD_StdItfReq+0x1c>
 80081b6:	2800      	cmp	r0, #0
 80081b8:	d1e9      	bne.n	800818e <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 80081ba:	4628      	mov	r0, r5
 80081bc:	f000 f94c 	bl	8008458 <USBD_CtlSendStatus>
 80081c0:	e7e5      	b.n	800818e <USBD_StdItfReq+0x1c>
            USBD_CtlError(pdev, req);
 80081c2:	4621      	mov	r1, r4
 80081c4:	4628      	mov	r0, r5
 80081c6:	f7ff fde1 	bl	8007d8c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80081ca:	2600      	movs	r6, #0
 80081cc:	e7df      	b.n	800818e <USBD_StdItfReq+0x1c>
          USBD_CtlError(pdev, req);
 80081ce:	4621      	mov	r1, r4
 80081d0:	4628      	mov	r0, r5
 80081d2:	f7ff fddb 	bl	8007d8c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80081d6:	2600      	movs	r6, #0
          break;
 80081d8:	e7d9      	b.n	800818e <USBD_StdItfReq+0x1c>

080081da <USBD_StdEPReq>:
{
 80081da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081dc:	4606      	mov	r6, r0
 80081de:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 80081e0:	888b      	ldrh	r3, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80081e2:	780c      	ldrb	r4, [r1, #0]
 80081e4:	f004 0460 	and.w	r4, r4, #96	; 0x60
 80081e8:	2c20      	cmp	r4, #32
 80081ea:	d008      	beq.n	80081fe <USBD_StdEPReq+0x24>
 80081ec:	b2d9      	uxtb	r1, r3
 80081ee:	2c40      	cmp	r4, #64	; 0x40
 80081f0:	d005      	beq.n	80081fe <USBD_StdEPReq+0x24>
 80081f2:	b16c      	cbz	r4, 8008210 <USBD_StdEPReq+0x36>
      USBD_CtlError(pdev, req);
 80081f4:	4629      	mov	r1, r5
 80081f6:	f7ff fdc9 	bl	8007d8c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80081fa:	2400      	movs	r4, #0
      break;
 80081fc:	e006      	b.n	800820c <USBD_StdEPReq+0x32>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80081fe:	f8d6 32b8 	ldr.w	r3, [r6, #696]	; 0x2b8
 8008202:	689b      	ldr	r3, [r3, #8]
 8008204:	4629      	mov	r1, r5
 8008206:	4630      	mov	r0, r6
 8008208:	4798      	blx	r3
 800820a:	4604      	mov	r4, r0
}
 800820c:	4620      	mov	r0, r4
 800820e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      switch (req->bRequest)
 8008210:	786f      	ldrb	r7, [r5, #1]
 8008212:	2f01      	cmp	r7, #1
 8008214:	d02f      	beq.n	8008276 <USBD_StdEPReq+0x9c>
 8008216:	2f03      	cmp	r7, #3
 8008218:	d005      	beq.n	8008226 <USBD_StdEPReq+0x4c>
 800821a:	2f00      	cmp	r7, #0
 800821c:	d059      	beq.n	80082d2 <USBD_StdEPReq+0xf8>
          USBD_CtlError(pdev, req);
 800821e:	4629      	mov	r1, r5
 8008220:	f7ff fdb4 	bl	8007d8c <USBD_CtlError>
          break;
 8008224:	e7f2      	b.n	800820c <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 8008226:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800822a:	b2db      	uxtb	r3, r3
 800822c:	2b02      	cmp	r3, #2
 800822e:	d005      	beq.n	800823c <USBD_StdEPReq+0x62>
 8008230:	2b03      	cmp	r3, #3
 8008232:	d012      	beq.n	800825a <USBD_StdEPReq+0x80>
              USBD_CtlError(pdev, req);
 8008234:	4629      	mov	r1, r5
 8008236:	f7ff fda9 	bl	8007d8c <USBD_CtlError>
              break;
 800823a:	e7e7      	b.n	800820c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800823c:	b109      	cbz	r1, 8008242 <USBD_StdEPReq+0x68>
 800823e:	2980      	cmp	r1, #128	; 0x80
 8008240:	d104      	bne.n	800824c <USBD_StdEPReq+0x72>
                USBD_CtlError(pdev, req);
 8008242:	4629      	mov	r1, r5
 8008244:	4630      	mov	r0, r6
 8008246:	f7ff fda1 	bl	8007d8c <USBD_CtlError>
 800824a:	e7df      	b.n	800820c <USBD_StdEPReq+0x32>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800824c:	f009 fa5b 	bl	8011706 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008250:	2180      	movs	r1, #128	; 0x80
 8008252:	4630      	mov	r0, r6
 8008254:	f009 fa57 	bl	8011706 <USBD_LL_StallEP>
 8008258:	e7d8      	b.n	800820c <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800825a:	886b      	ldrh	r3, [r5, #2]
 800825c:	b923      	cbnz	r3, 8008268 <USBD_StdEPReq+0x8e>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800825e:	b119      	cbz	r1, 8008268 <USBD_StdEPReq+0x8e>
 8008260:	2980      	cmp	r1, #128	; 0x80
 8008262:	d001      	beq.n	8008268 <USBD_StdEPReq+0x8e>
 8008264:	88eb      	ldrh	r3, [r5, #6]
 8008266:	b11b      	cbz	r3, 8008270 <USBD_StdEPReq+0x96>
              (void)USBD_CtlSendStatus(pdev);
 8008268:	4630      	mov	r0, r6
 800826a:	f000 f8f5 	bl	8008458 <USBD_CtlSendStatus>
              break;
 800826e:	e7cd      	b.n	800820c <USBD_StdEPReq+0x32>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008270:	f009 fa49 	bl	8011706 <USBD_LL_StallEP>
 8008274:	e7f8      	b.n	8008268 <USBD_StdEPReq+0x8e>
          switch (pdev->dev_state)
 8008276:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800827a:	b2db      	uxtb	r3, r3
 800827c:	2b02      	cmp	r3, #2
 800827e:	d005      	beq.n	800828c <USBD_StdEPReq+0xb2>
 8008280:	2b03      	cmp	r3, #3
 8008282:	d012      	beq.n	80082aa <USBD_StdEPReq+0xd0>
              USBD_CtlError(pdev, req);
 8008284:	4629      	mov	r1, r5
 8008286:	f7ff fd81 	bl	8007d8c <USBD_CtlError>
              break;
 800828a:	e7bf      	b.n	800820c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800828c:	b109      	cbz	r1, 8008292 <USBD_StdEPReq+0xb8>
 800828e:	2980      	cmp	r1, #128	; 0x80
 8008290:	d104      	bne.n	800829c <USBD_StdEPReq+0xc2>
                USBD_CtlError(pdev, req);
 8008292:	4629      	mov	r1, r5
 8008294:	4630      	mov	r0, r6
 8008296:	f7ff fd79 	bl	8007d8c <USBD_CtlError>
 800829a:	e7b7      	b.n	800820c <USBD_StdEPReq+0x32>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800829c:	f009 fa33 	bl	8011706 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80082a0:	2180      	movs	r1, #128	; 0x80
 80082a2:	4630      	mov	r0, r6
 80082a4:	f009 fa2f 	bl	8011706 <USBD_LL_StallEP>
 80082a8:	e7b0      	b.n	800820c <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80082aa:	886b      	ldrh	r3, [r5, #2]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d1ad      	bne.n	800820c <USBD_StdEPReq+0x32>
                if ((ep_addr & 0x7FU) != 0x00U)
 80082b0:	f011 0f7f 	tst.w	r1, #127	; 0x7f
 80082b4:	d10a      	bne.n	80082cc <USBD_StdEPReq+0xf2>
                (void)USBD_CtlSendStatus(pdev);
 80082b6:	4630      	mov	r0, r6
 80082b8:	f000 f8ce 	bl	8008458 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80082bc:	f8d6 32b8 	ldr.w	r3, [r6, #696]	; 0x2b8
 80082c0:	689b      	ldr	r3, [r3, #8]
 80082c2:	4629      	mov	r1, r5
 80082c4:	4630      	mov	r0, r6
 80082c6:	4798      	blx	r3
 80082c8:	4604      	mov	r4, r0
 80082ca:	e79f      	b.n	800820c <USBD_StdEPReq+0x32>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80082cc:	f009 fa23 	bl	8011716 <USBD_LL_ClearStallEP>
 80082d0:	e7f1      	b.n	80082b6 <USBD_StdEPReq+0xdc>
          switch (pdev->dev_state)
 80082d2:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80082d6:	b2d2      	uxtb	r2, r2
 80082d8:	2a02      	cmp	r2, #2
 80082da:	d006      	beq.n	80082ea <USBD_StdEPReq+0x110>
 80082dc:	2a03      	cmp	r2, #3
 80082de:	d029      	beq.n	8008334 <USBD_StdEPReq+0x15a>
              USBD_CtlError(pdev, req);
 80082e0:	4629      	mov	r1, r5
 80082e2:	f7ff fd53 	bl	8007d8c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80082e6:	463c      	mov	r4, r7
              break;
 80082e8:	e790      	b.n	800820c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80082ea:	b109      	cbz	r1, 80082f0 <USBD_StdEPReq+0x116>
 80082ec:	2980      	cmp	r1, #128	; 0x80
 80082ee:	d113      	bne.n	8008318 <USBD_StdEPReq+0x13e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80082f0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80082f4:	d115      	bne.n	8008322 <USBD_StdEPReq+0x148>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80082f6:	f001 017f 	and.w	r1, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80082fa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80082fe:	0089      	lsls	r1, r1, #2
 8008300:	f501 71a8 	add.w	r1, r1, #336	; 0x150
 8008304:	4431      	add	r1, r6
 8008306:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8008308:	2300      	movs	r3, #0
 800830a:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800830c:	2202      	movs	r2, #2
 800830e:	4630      	mov	r0, r6
 8008310:	f000 f876 	bl	8008400 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008314:	463c      	mov	r4, r7
              break;
 8008316:	e779      	b.n	800820c <USBD_StdEPReq+0x32>
                USBD_CtlError(pdev, req);
 8008318:	4629      	mov	r1, r5
 800831a:	f7ff fd37 	bl	8007d8c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800831e:	463c      	mov	r4, r7
                break;
 8008320:	e774      	b.n	800820c <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008322:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8008326:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800832a:	0089      	lsls	r1, r1, #2
 800832c:	3110      	adds	r1, #16
 800832e:	4431      	add	r1, r6
 8008330:	3104      	adds	r1, #4
 8008332:	e7e9      	b.n	8008308 <USBD_StdEPReq+0x12e>
              if ((ep_addr & 0x80U) == 0x80U)
 8008334:	b25b      	sxtb	r3, r3
 8008336:	2b00      	cmp	r3, #0
 8008338:	db1f      	blt.n	800837a <USBD_StdEPReq+0x1a0>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800833a:	f001 020f 	and.w	r2, r1, #15
 800833e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008342:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008346:	f8b2 2164 	ldrh.w	r2, [r2, #356]	; 0x164
 800834a:	b322      	cbz	r2, 8008396 <USBD_StdEPReq+0x1bc>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800834c:	2b00      	cmp	r3, #0
 800834e:	db27      	blt.n	80083a0 <USBD_StdEPReq+0x1c6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008350:	f001 037f 	and.w	r3, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008354:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008358:	009c      	lsls	r4, r3, #2
 800835a:	f504 74a8 	add.w	r4, r4, #336	; 0x150
 800835e:	4434      	add	r4, r6
 8008360:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008362:	b109      	cbz	r1, 8008368 <USBD_StdEPReq+0x18e>
 8008364:	2980      	cmp	r1, #128	; 0x80
 8008366:	d124      	bne.n	80083b2 <USBD_StdEPReq+0x1d8>
                pep->status = 0x0000U;
 8008368:	2300      	movs	r3, #0
 800836a:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800836c:	2202      	movs	r2, #2
 800836e:	4621      	mov	r1, r4
 8008370:	4630      	mov	r0, r6
 8008372:	f000 f845 	bl	8008400 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008376:	463c      	mov	r4, r7
              break;
 8008378:	e748      	b.n	800820c <USBD_StdEPReq+0x32>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800837a:	f001 020f 	and.w	r2, r1, #15
 800837e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008382:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008386:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8008388:	2a00      	cmp	r2, #0
 800838a:	d1df      	bne.n	800834c <USBD_StdEPReq+0x172>
                  USBD_CtlError(pdev, req);
 800838c:	4629      	mov	r1, r5
 800838e:	f7ff fcfd 	bl	8007d8c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008392:	463c      	mov	r4, r7
                  break;
 8008394:	e73a      	b.n	800820c <USBD_StdEPReq+0x32>
                  USBD_CtlError(pdev, req);
 8008396:	4629      	mov	r1, r5
 8008398:	f7ff fcf8 	bl	8007d8c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800839c:	463c      	mov	r4, r7
                  break;
 800839e:	e735      	b.n	800820c <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80083a0:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 80083a4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80083a8:	009c      	lsls	r4, r3, #2
 80083aa:	3410      	adds	r4, #16
 80083ac:	4434      	add	r4, r6
 80083ae:	3404      	adds	r4, #4
 80083b0:	e7d7      	b.n	8008362 <USBD_StdEPReq+0x188>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80083b2:	4630      	mov	r0, r6
 80083b4:	f009 f9b7 	bl	8011726 <USBD_LL_IsStallEP>
 80083b8:	b110      	cbz	r0, 80083c0 <USBD_StdEPReq+0x1e6>
                pep->status = 0x0001U;
 80083ba:	2301      	movs	r3, #1
 80083bc:	6023      	str	r3, [r4, #0]
 80083be:	e7d5      	b.n	800836c <USBD_StdEPReq+0x192>
                pep->status = 0x0000U;
 80083c0:	2300      	movs	r3, #0
 80083c2:	6023      	str	r3, [r4, #0]
 80083c4:	e7d2      	b.n	800836c <USBD_StdEPReq+0x192>

080083c6 <USBD_GetString>:
  if (desc == NULL)
 80083c6:	b1d0      	cbz	r0, 80083fe <USBD_GetString+0x38>
{
 80083c8:	b570      	push	{r4, r5, r6, lr}
 80083ca:	460d      	mov	r5, r1
 80083cc:	4616      	mov	r6, r2
 80083ce:	4604      	mov	r4, r0
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80083d0:	f7ff fcb4 	bl	8007d3c <USBD_GetLen>
 80083d4:	1c43      	adds	r3, r0, #1
 80083d6:	005b      	lsls	r3, r3, #1
 80083d8:	b29b      	uxth	r3, r3
 80083da:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 80083dc:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80083de:	2303      	movs	r3, #3
 80083e0:	706b      	strb	r3, [r5, #1]
  idx++;
 80083e2:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 80083e4:	e007      	b.n	80083f6 <USBD_GetString+0x30>
    unicode[idx] = *pdesc;
 80083e6:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 80083e8:	3401      	adds	r4, #1
    idx++;
 80083ea:	1c5a      	adds	r2, r3, #1
 80083ec:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 80083ee:	2100      	movs	r1, #0
 80083f0:	54a9      	strb	r1, [r5, r2]
    idx++;
 80083f2:	3302      	adds	r3, #2
 80083f4:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 80083f6:	7822      	ldrb	r2, [r4, #0]
 80083f8:	2a00      	cmp	r2, #0
 80083fa:	d1f4      	bne.n	80083e6 <USBD_GetString+0x20>
}
 80083fc:	bd70      	pop	{r4, r5, r6, pc}
 80083fe:	4770      	bx	lr

08008400 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008400:	b508      	push	{r3, lr}
 8008402:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008404:	2202      	movs	r2, #2
 8008406:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800840a:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800840c:	61c3      	str	r3, [r0, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800840e:	460a      	mov	r2, r1
 8008410:	2100      	movs	r1, #0
 8008412:	f009 f9a7 	bl	8011764 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008416:	2000      	movs	r0, #0
 8008418:	bd08      	pop	{r3, pc}

0800841a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800841a:	b508      	push	{r3, lr}
 800841c:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800841e:	460a      	mov	r2, r1
 8008420:	2100      	movs	r1, #0
 8008422:	f009 f99f 	bl	8011764 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008426:	2000      	movs	r0, #0
 8008428:	bd08      	pop	{r3, pc}

0800842a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800842a:	b508      	push	{r3, lr}
 800842c:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800842e:	2203      	movs	r2, #3
 8008430:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008434:	f8c0 3158 	str.w	r3, [r0, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008438:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800843c:	460a      	mov	r2, r1
 800843e:	2100      	movs	r1, #0
 8008440:	f009 f998 	bl	8011774 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008444:	2000      	movs	r0, #0
 8008446:	bd08      	pop	{r3, pc}

08008448 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008448:	b508      	push	{r3, lr}
 800844a:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800844c:	460a      	mov	r2, r1
 800844e:	2100      	movs	r1, #0
 8008450:	f009 f990 	bl	8011774 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008454:	2000      	movs	r0, #0
 8008456:	bd08      	pop	{r3, pc}

08008458 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008458:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800845a:	2204      	movs	r2, #4
 800845c:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008460:	2300      	movs	r3, #0
 8008462:	461a      	mov	r2, r3
 8008464:	4619      	mov	r1, r3
 8008466:	f009 f97d 	bl	8011764 <USBD_LL_Transmit>

  return USBD_OK;
}
 800846a:	2000      	movs	r0, #0
 800846c:	bd08      	pop	{r3, pc}

0800846e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800846e:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008470:	2205      	movs	r2, #5
 8008472:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008476:	2300      	movs	r3, #0
 8008478:	461a      	mov	r2, r3
 800847a:	4619      	mov	r1, r3
 800847c:	f009 f97a 	bl	8011774 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008480:	2000      	movs	r0, #0
 8008482:	bd08      	pop	{r3, pc}

08008484 <makeFreeRtosPriority>:
/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
  
  if (priority != osPriorityError) {
 8008484:	2884      	cmp	r0, #132	; 0x84
 8008486:	d001      	beq.n	800848c <makeFreeRtosPriority+0x8>
    fpriority += (priority - osPriorityIdle);
 8008488:	3003      	adds	r0, #3
 800848a:	4770      	bx	lr
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800848c:	2000      	movs	r0, #0
  }
  
  return fpriority;
}
 800848e:	4770      	bx	lr

08008490 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008490:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8008492:	f000 fee3 	bl	800925c <vTaskStartScheduler>
  
  return osOK;
}
 8008496:	2000      	movs	r0, #0
 8008498:	bd08      	pop	{r3, pc}

0800849a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800849a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800849c:	b085      	sub	sp, #20
 800849e:	460c      	mov	r4, r1

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084a0:	6845      	ldr	r5, [r0, #4]
 80084a2:	6806      	ldr	r6, [r0, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80084a4:	6907      	ldr	r7, [r0, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084a6:	f9b0 0008 	ldrsh.w	r0, [r0, #8]
 80084aa:	f7ff ffeb 	bl	8008484 <makeFreeRtosPriority>
 80084ae:	ab03      	add	r3, sp, #12
 80084b0:	9301      	str	r3, [sp, #4]
 80084b2:	9000      	str	r0, [sp, #0]
 80084b4:	4623      	mov	r3, r4
 80084b6:	b2ba      	uxth	r2, r7
 80084b8:	4631      	mov	r1, r6
 80084ba:	4628      	mov	r0, r5
 80084bc:	f000 fe9c 	bl	80091f8 <xTaskCreate>
 80084c0:	2801      	cmp	r0, #1
 80084c2:	d102      	bne.n	80084ca <osThreadCreate+0x30>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80084c4:	9803      	ldr	r0, [sp, #12]
}
 80084c6:	b005      	add	sp, #20
 80084c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return NULL;
 80084ca:	2000      	movs	r0, #0
 80084cc:	e7fb      	b.n	80084c6 <osThreadCreate+0x2c>

080084ce <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80084ce:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80084d0:	b900      	cbnz	r0, 80084d4 <osDelay+0x6>
 80084d2:	2001      	movs	r0, #1
 80084d4:	f001 f83e 	bl	8009554 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80084d8:	2000      	movs	r0, #0
 80084da:	bd08      	pop	{r3, pc}

080084dc <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 80084dc:	b500      	push	{lr}
 80084de:	b083      	sub	sp, #12
 80084e0:	4613      	mov	r3, r2
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer,
                      (StaticTimer_t *)timer_def->controlblock);  
#else
  return xTimerCreate((const char *)"",
 80084e2:	2901      	cmp	r1, #1
 80084e4:	d009      	beq.n	80084fa <osTimerCreate+0x1e>
 80084e6:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer);
 80084e8:	6801      	ldr	r1, [r0, #0]
  return xTimerCreate((const char *)"",
 80084ea:	9100      	str	r1, [sp, #0]
 80084ec:	2101      	movs	r1, #1
 80084ee:	4804      	ldr	r0, [pc, #16]	; (8008500 <osTimerCreate+0x24>)
 80084f0:	f001 fb44 	bl	8009b7c <xTimerCreate>
#endif

#else 
	return NULL;
#endif
}
 80084f4:	b003      	add	sp, #12
 80084f6:	f85d fb04 	ldr.w	pc, [sp], #4
  return xTimerCreate((const char *)"",
 80084fa:	2201      	movs	r2, #1
 80084fc:	e7f4      	b.n	80084e8 <osTimerCreate+0xc>
 80084fe:	bf00      	nop
 8008500:	080134b8 	.word	0x080134b8

08008504 <prvTestWaitCondition>:

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
BaseType_t xWaitConditionMet = pdFALSE;

	if( xWaitForAllBits == pdFALSE )
 8008504:	b91a      	cbnz	r2, 800850e <prvTestWaitCondition+0xa>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8008506:	4208      	tst	r0, r1
 8008508:	d105      	bne.n	8008516 <prvTestWaitCondition+0x12>
BaseType_t xWaitConditionMet = pdFALSE;
 800850a:	4610      	mov	r0, r2
 800850c:	4770      	bx	lr
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800850e:	4381      	bics	r1, r0
 8008510:	d003      	beq.n	800851a <prvTestWaitCondition+0x16>
BaseType_t xWaitConditionMet = pdFALSE;
 8008512:	2000      	movs	r0, #0
 8008514:	4770      	bx	lr
			xWaitConditionMet = pdTRUE;
 8008516:	2001      	movs	r0, #1
 8008518:	4770      	bx	lr
		{
			xWaitConditionMet = pdTRUE;
 800851a:	2001      	movs	r0, #1
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
}
 800851c:	4770      	bx	lr

0800851e <xEventGroupCreate>:
	{
 800851e:	b510      	push	{r4, lr}
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8008520:	201c      	movs	r0, #28
 8008522:	f001 ff07 	bl	800a334 <pvPortMalloc>
		if( pxEventBits != NULL )
 8008526:	4604      	mov	r4, r0
 8008528:	b120      	cbz	r0, 8008534 <xEventGroupCreate+0x16>
			pxEventBits->uxEventBits = 0;
 800852a:	2300      	movs	r3, #0
 800852c:	f840 3b04 	str.w	r3, [r0], #4
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8008530:	f000 f8da 	bl	80086e8 <vListInitialise>
	}
 8008534:	4620      	mov	r0, r4
 8008536:	bd10      	pop	{r4, pc}

08008538 <xEventGroupWaitBits>:
{
 8008538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( xEventGroup );
 800853c:	b178      	cbz	r0, 800855e <xEventGroupWaitBits+0x26>
 800853e:	460c      	mov	r4, r1
 8008540:	4616      	mov	r6, r2
 8008542:	461d      	mov	r5, r3
 8008544:	4607      	mov	r7, r0
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008546:	f011 487f 	ands.w	r8, r1, #4278190080	; 0xff000000
 800854a:	d011      	beq.n	8008570 <xEventGroupWaitBits+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800854c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008550:	f383 8811 	msr	BASEPRI, r3
 8008554:	f3bf 8f6f 	isb	sy
 8008558:	f3bf 8f4f 	dsb	sy
 800855c:	e7fe      	b.n	800855c <xEventGroupWaitBits+0x24>
 800855e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008562:	f383 8811 	msr	BASEPRI, r3
 8008566:	f3bf 8f6f 	isb	sy
 800856a:	f3bf 8f4f 	dsb	sy
	configASSERT( xEventGroup );
 800856e:	e7fe      	b.n	800856e <xEventGroupWaitBits+0x36>
	configASSERT( uxBitsToWaitFor != 0 );
 8008570:	b941      	cbnz	r1, 8008584 <xEventGroupWaitBits+0x4c>
 8008572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008576:	f383 8811 	msr	BASEPRI, r3
 800857a:	f3bf 8f6f 	isb	sy
 800857e:	f3bf 8f4f 	dsb	sy
 8008582:	e7fe      	b.n	8008582 <xEventGroupWaitBits+0x4a>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008584:	f001 f9ce 	bl	8009924 <xTaskGetSchedulerState>
 8008588:	b950      	cbnz	r0, 80085a0 <xEventGroupWaitBits+0x68>
 800858a:	9b08      	ldr	r3, [sp, #32]
 800858c:	b143      	cbz	r3, 80085a0 <xEventGroupWaitBits+0x68>
 800858e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008592:	f383 8811 	msr	BASEPRI, r3
 8008596:	f3bf 8f6f 	isb	sy
 800859a:	f3bf 8f4f 	dsb	sy
 800859e:	e7fe      	b.n	800859e <xEventGroupWaitBits+0x66>
	vTaskSuspendAll();
 80085a0:	f000 feb4 	bl	800930c <vTaskSuspendAll>
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80085a4:	f8d7 9000 	ldr.w	r9, [r7]
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80085a8:	462a      	mov	r2, r5
 80085aa:	4621      	mov	r1, r4
 80085ac:	4648      	mov	r0, r9
 80085ae:	f7ff ffa9 	bl	8008504 <prvTestWaitCondition>
		if( xWaitConditionMet != pdFALSE )
 80085b2:	b1f0      	cbz	r0, 80085f2 <xEventGroupWaitBits+0xba>
			if( xClearOnExit != pdFALSE )
 80085b4:	b116      	cbz	r6, 80085bc <xEventGroupWaitBits+0x84>
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80085b6:	ea29 0304 	bic.w	r3, r9, r4
 80085ba:	603b      	str	r3, [r7, #0]
	xAlreadyYielded = xTaskResumeAll();
 80085bc:	f000 ff4c 	bl	8009458 <xTaskResumeAll>
	if( xTicksToWait != ( TickType_t ) 0 )
 80085c0:	f1b8 0f00 	cmp.w	r8, #0
 80085c4:	d012      	beq.n	80085ec <xEventGroupWaitBits+0xb4>
		if( xAlreadyYielded == pdFALSE )
 80085c6:	b948      	cbnz	r0, 80085dc <xEventGroupWaitBits+0xa4>
			portYIELD_WITHIN_API();
 80085c8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80085cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80085d0:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80085d4:	f3bf 8f4f 	dsb	sy
 80085d8:	f3bf 8f6f 	isb	sy
		uxReturn = uxTaskResetEventItemValue();
 80085dc:	f001 fa12 	bl	8009a04 <uxTaskResetEventItemValue>
 80085e0:	4681      	mov	r9, r0
		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80085e2:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 80085e6:	d01a      	beq.n	800861e <xEventGroupWaitBits+0xe6>
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80085e8:	f029 497f 	bic.w	r9, r9, #4278190080	; 0xff000000
}
 80085ec:	4648      	mov	r0, r9
 80085ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80085f2:	9b08      	ldr	r3, [sp, #32]
 80085f4:	b183      	cbz	r3, 8008618 <xEventGroupWaitBits+0xe0>
			if( xClearOnExit != pdFALSE )
 80085f6:	b966      	cbnz	r6, 8008612 <xEventGroupWaitBits+0xda>
EventBits_t uxReturn, uxControlBits = 0;
 80085f8:	4641      	mov	r1, r8
			if( xWaitForAllBits != pdFALSE )
 80085fa:	b10d      	cbz	r5, 8008600 <xEventGroupWaitBits+0xc8>
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80085fc:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8008600:	9a08      	ldr	r2, [sp, #32]
 8008602:	4321      	orrs	r1, r4
 8008604:	1d38      	adds	r0, r7, #4
 8008606:	f001 f85d 	bl	80096c4 <vTaskPlaceOnUnorderedEventList>
			uxReturn = 0;
 800860a:	46c1      	mov	r9, r8
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800860c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008610:	e7d4      	b.n	80085bc <xEventGroupWaitBits+0x84>
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8008612:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8008616:	e7f0      	b.n	80085fa <xEventGroupWaitBits+0xc2>
 8008618:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800861c:	e7ce      	b.n	80085bc <xEventGroupWaitBits+0x84>
			taskENTER_CRITICAL();
 800861e:	f001 fcd1 	bl	8009fc4 <vPortEnterCritical>
				uxReturn = pxEventBits->uxEventBits;
 8008622:	f8d7 9000 	ldr.w	r9, [r7]
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8008626:	462a      	mov	r2, r5
 8008628:	4621      	mov	r1, r4
 800862a:	4648      	mov	r0, r9
 800862c:	f7ff ff6a 	bl	8008504 <prvTestWaitCondition>
 8008630:	b118      	cbz	r0, 800863a <xEventGroupWaitBits+0x102>
					if( xClearOnExit != pdFALSE )
 8008632:	b116      	cbz	r6, 800863a <xEventGroupWaitBits+0x102>
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8008634:	ea29 0404 	bic.w	r4, r9, r4
 8008638:	603c      	str	r4, [r7, #0]
			taskEXIT_CRITICAL();
 800863a:	f001 fce5 	bl	800a008 <vPortExitCritical>
 800863e:	e7d3      	b.n	80085e8 <xEventGroupWaitBits+0xb0>

08008640 <xEventGroupSetBits>:
{
 8008640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( xEventGroup );
 8008642:	b168      	cbz	r0, 8008660 <xEventGroupSetBits+0x20>
 8008644:	460d      	mov	r5, r1
 8008646:	4604      	mov	r4, r0
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008648:	f011 477f 	ands.w	r7, r1, #4278190080	; 0xff000000
 800864c:	d011      	beq.n	8008672 <xEventGroupSetBits+0x32>
 800864e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008652:	f383 8811 	msr	BASEPRI, r3
 8008656:	f3bf 8f6f 	isb	sy
 800865a:	f3bf 8f4f 	dsb	sy
 800865e:	e7fe      	b.n	800865e <xEventGroupSetBits+0x1e>
 8008660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008664:	f383 8811 	msr	BASEPRI, r3
 8008668:	f3bf 8f6f 	isb	sy
 800866c:	f3bf 8f4f 	dsb	sy
	configASSERT( xEventGroup );
 8008670:	e7fe      	b.n	8008670 <xEventGroupSetBits+0x30>
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008672:	f100 060c 	add.w	r6, r0, #12
	vTaskSuspendAll();
 8008676:	f000 fe49 	bl	800930c <vTaskSuspendAll>
		pxListItem = listGET_HEAD_ENTRY( pxList );
 800867a:	6920      	ldr	r0, [r4, #16]
		pxEventBits->uxEventBits |= uxBitsToSet;
 800867c:	6823      	ldr	r3, [r4, #0]
 800867e:	432b      	orrs	r3, r5
 8008680:	6023      	str	r3, [r4, #0]
		while( pxListItem != pxListEnd )
 8008682:	e00a      	b.n	800869a <xEventGroupSetBits+0x5a>
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8008684:	6821      	ldr	r1, [r4, #0]
 8008686:	ea32 0101 	bics.w	r1, r2, r1
 800868a:	d105      	bne.n	8008698 <xEventGroupSetBits+0x58>
 800868c:	e011      	b.n	80086b2 <xEventGroupSetBits+0x72>
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800868e:	6821      	ldr	r1, [r4, #0]
 8008690:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8008694:	f001 f8aa 	bl	80097ec <vTaskRemoveFromUnorderedEventList>
{
 8008698:	4628      	mov	r0, r5
		while( pxListItem != pxListEnd )
 800869a:	42b0      	cmp	r0, r6
 800869c:	d00e      	beq.n	80086bc <xEventGroupSetBits+0x7c>
			pxNext = listGET_NEXT( pxListItem );
 800869e:	6845      	ldr	r5, [r0, #4]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80086a0:	6803      	ldr	r3, [r0, #0]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80086a2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80086a6:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 80086aa:	d1eb      	bne.n	8008684 <xEventGroupSetBits+0x44>
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80086ac:	6821      	ldr	r1, [r4, #0]
 80086ae:	4211      	tst	r1, r2
 80086b0:	d0f2      	beq.n	8008698 <xEventGroupSetBits+0x58>
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80086b2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80086b6:	d0ea      	beq.n	800868e <xEventGroupSetBits+0x4e>
					uxBitsToClear |= uxBitsWaitedFor;
 80086b8:	4317      	orrs	r7, r2
 80086ba:	e7e8      	b.n	800868e <xEventGroupSetBits+0x4e>
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80086bc:	6823      	ldr	r3, [r4, #0]
 80086be:	ea23 0307 	bic.w	r3, r3, r7
 80086c2:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 80086c4:	f000 fec8 	bl	8009458 <xTaskResumeAll>
}
 80086c8:	6820      	ldr	r0, [r4, #0]
 80086ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080086cc <vEventGroupSetBitsCallback>:
{
 80086cc:	b508      	push	{r3, lr}
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80086ce:	f7ff ffb7 	bl	8008640 <xEventGroupSetBits>
}
 80086d2:	bd08      	pop	{r3, pc}

080086d4 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80086d4:	b508      	push	{r3, lr}
 80086d6:	4613      	mov	r3, r2
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80086d8:	460a      	mov	r2, r1
 80086da:	4601      	mov	r1, r0
 80086dc:	4801      	ldr	r0, [pc, #4]	; (80086e4 <xEventGroupSetBitsFromISR+0x10>)
 80086de:	f001 fbf7 	bl	8009ed0 <xTimerPendFunctionCallFromISR>

		return xReturn;
	}
 80086e2:	bd08      	pop	{r3, pc}
 80086e4:	080086cd 	.word	0x080086cd

080086e8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80086e8:	f100 0308 	add.w	r3, r0, #8
 80086ec:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80086ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80086f2:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80086f4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80086f6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80086f8:	2300      	movs	r3, #0
 80086fa:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80086fc:	4770      	bx	lr

080086fe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80086fe:	2300      	movs	r3, #0
 8008700:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008702:	4770      	bx	lr

08008704 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8008704:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008706:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008708:	689a      	ldr	r2, [r3, #8]
 800870a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800870c:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800870e:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008710:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8008712:	6803      	ldr	r3, [r0, #0]
 8008714:	3301      	adds	r3, #1
 8008716:	6003      	str	r3, [r0, #0]
}
 8008718:	4770      	bx	lr

0800871a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800871a:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800871c:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800871e:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8008722:	d011      	beq.n	8008748 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008724:	f100 0308 	add.w	r3, r0, #8
 8008728:	461c      	mov	r4, r3
 800872a:	685b      	ldr	r3, [r3, #4]
 800872c:	681a      	ldr	r2, [r3, #0]
 800872e:	42aa      	cmp	r2, r5
 8008730:	d9fa      	bls.n	8008728 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008732:	6863      	ldr	r3, [r4, #4]
 8008734:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008736:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008738:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800873a:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800873c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800873e:	6803      	ldr	r3, [r0, #0]
 8008740:	3301      	adds	r3, #1
 8008742:	6003      	str	r3, [r0, #0]
}
 8008744:	bc30      	pop	{r4, r5}
 8008746:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8008748:	6904      	ldr	r4, [r0, #16]
 800874a:	e7f2      	b.n	8008732 <vListInsert+0x18>

0800874c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800874c:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800874e:	6841      	ldr	r1, [r0, #4]
 8008750:	6882      	ldr	r2, [r0, #8]
 8008752:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008754:	6841      	ldr	r1, [r0, #4]
 8008756:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008758:	685a      	ldr	r2, [r3, #4]
 800875a:	4282      	cmp	r2, r0
 800875c:	d006      	beq.n	800876c <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800875e:	2200      	movs	r2, #0
 8008760:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	3a01      	subs	r2, #1
 8008766:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008768:	6818      	ldr	r0, [r3, #0]
}
 800876a:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800876c:	6882      	ldr	r2, [r0, #8]
 800876e:	605a      	str	r2, [r3, #4]
 8008770:	e7f5      	b.n	800875e <uxListRemove+0x12>

08008772 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008772:	b510      	push	{r4, lr}
 8008774:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008776:	f001 fc25 	bl	8009fc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800877a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800877c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800877e:	429a      	cmp	r2, r3
 8008780:	d004      	beq.n	800878c <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 8008782:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8008784:	f001 fc40 	bl	800a008 <vPortExitCritical>

	return xReturn;
}
 8008788:	4620      	mov	r0, r4
 800878a:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 800878c:	2401      	movs	r4, #1
 800878e:	e7f9      	b.n	8008784 <prvIsQueueFull+0x12>

08008790 <prvIsQueueEmpty>:
{
 8008790:	b510      	push	{r4, lr}
 8008792:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8008794:	f001 fc16 	bl	8009fc4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008798:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800879a:	b923      	cbnz	r3, 80087a6 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 800879c:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 800879e:	f001 fc33 	bl	800a008 <vPortExitCritical>
}
 80087a2:	4620      	mov	r0, r4
 80087a4:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 80087a6:	2400      	movs	r4, #0
 80087a8:	e7f9      	b.n	800879e <prvIsQueueEmpty+0xe>

080087aa <prvCopyDataToQueue>:
{
 80087aa:	b570      	push	{r4, r5, r6, lr}
 80087ac:	4604      	mov	r4, r0
 80087ae:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80087b0:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80087b2:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80087b4:	b95a      	cbnz	r2, 80087ce <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80087b6:	6803      	ldr	r3, [r0, #0]
 80087b8:	b11b      	cbz	r3, 80087c2 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 80087ba:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80087bc:	3601      	adds	r6, #1
 80087be:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80087c0:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80087c2:	6880      	ldr	r0, [r0, #8]
 80087c4:	f001 f8be 	bl	8009944 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80087c8:	2300      	movs	r3, #0
 80087ca:	60a3      	str	r3, [r4, #8]
 80087cc:	e7f6      	b.n	80087bc <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 80087ce:	b96d      	cbnz	r5, 80087ec <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80087d0:	6840      	ldr	r0, [r0, #4]
 80087d2:	f009 fb01 	bl	8011dd8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80087d6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80087d8:	6863      	ldr	r3, [r4, #4]
 80087da:	4413      	add	r3, r2
 80087dc:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80087de:	68a2      	ldr	r2, [r4, #8]
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d319      	bcc.n	8008818 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80087e4:	6823      	ldr	r3, [r4, #0]
 80087e6:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 80087e8:	4628      	mov	r0, r5
 80087ea:	e7e7      	b.n	80087bc <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80087ec:	68c0      	ldr	r0, [r0, #12]
 80087ee:	f009 faf3 	bl	8011dd8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80087f2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80087f4:	4251      	negs	r1, r2
 80087f6:	68e3      	ldr	r3, [r4, #12]
 80087f8:	1a9b      	subs	r3, r3, r2
 80087fa:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80087fc:	6822      	ldr	r2, [r4, #0]
 80087fe:	4293      	cmp	r3, r2
 8008800:	d202      	bcs.n	8008808 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008802:	68a3      	ldr	r3, [r4, #8]
 8008804:	440b      	add	r3, r1
 8008806:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8008808:	2d02      	cmp	r5, #2
 800880a:	d001      	beq.n	8008810 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 800880c:	2000      	movs	r0, #0
 800880e:	e7d5      	b.n	80087bc <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008810:	b126      	cbz	r6, 800881c <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 8008812:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 8008814:	2000      	movs	r0, #0
 8008816:	e7d1      	b.n	80087bc <prvCopyDataToQueue+0x12>
 8008818:	4628      	mov	r0, r5
 800881a:	e7cf      	b.n	80087bc <prvCopyDataToQueue+0x12>
 800881c:	2000      	movs	r0, #0
 800881e:	e7cd      	b.n	80087bc <prvCopyDataToQueue+0x12>

08008820 <prvCopyDataFromQueue>:
{
 8008820:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008822:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8008824:	b16a      	cbz	r2, 8008842 <prvCopyDataFromQueue+0x22>
{
 8008826:	b510      	push	{r4, lr}
 8008828:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800882a:	68d9      	ldr	r1, [r3, #12]
 800882c:	4411      	add	r1, r2
 800882e:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008830:	689c      	ldr	r4, [r3, #8]
 8008832:	42a1      	cmp	r1, r4
 8008834:	d301      	bcc.n	800883a <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008836:	6819      	ldr	r1, [r3, #0]
 8008838:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800883a:	68d9      	ldr	r1, [r3, #12]
 800883c:	f009 facc 	bl	8011dd8 <memcpy>
}
 8008840:	bd10      	pop	{r4, pc}
 8008842:	4770      	bx	lr

08008844 <prvUnlockQueue>:
{
 8008844:	b538      	push	{r3, r4, r5, lr}
 8008846:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8008848:	f001 fbbc 	bl	8009fc4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800884c:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8008850:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008852:	e001      	b.n	8008858 <prvUnlockQueue+0x14>
			--cTxLock;
 8008854:	3c01      	subs	r4, #1
 8008856:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008858:	2c00      	cmp	r4, #0
 800885a:	dd0a      	ble.n	8008872 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800885c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800885e:	b143      	cbz	r3, 8008872 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008860:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8008864:	f000 ff7a 	bl	800975c <xTaskRemoveFromEventList>
 8008868:	2800      	cmp	r0, #0
 800886a:	d0f3      	beq.n	8008854 <prvUnlockQueue+0x10>
						vTaskMissedYield();
 800886c:	f001 f854 	bl	8009918 <vTaskMissedYield>
 8008870:	e7f0      	b.n	8008854 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 8008872:	23ff      	movs	r3, #255	; 0xff
 8008874:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008878:	f001 fbc6 	bl	800a008 <vPortExitCritical>
	taskENTER_CRITICAL();
 800887c:	f001 fba2 	bl	8009fc4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8008880:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8008884:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008886:	e001      	b.n	800888c <prvUnlockQueue+0x48>
				--cRxLock;
 8008888:	3c01      	subs	r4, #1
 800888a:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800888c:	2c00      	cmp	r4, #0
 800888e:	dd0a      	ble.n	80088a6 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008890:	692b      	ldr	r3, [r5, #16]
 8008892:	b143      	cbz	r3, 80088a6 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008894:	f105 0010 	add.w	r0, r5, #16
 8008898:	f000 ff60 	bl	800975c <xTaskRemoveFromEventList>
 800889c:	2800      	cmp	r0, #0
 800889e:	d0f3      	beq.n	8008888 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 80088a0:	f001 f83a 	bl	8009918 <vTaskMissedYield>
 80088a4:	e7f0      	b.n	8008888 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 80088a6:	23ff      	movs	r3, #255	; 0xff
 80088a8:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 80088ac:	f001 fbac 	bl	800a008 <vPortExitCritical>
}
 80088b0:	bd38      	pop	{r3, r4, r5, pc}

080088b2 <xQueueGenericReset>:
{
 80088b2:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 80088b4:	b1e0      	cbz	r0, 80088f0 <xQueueGenericReset+0x3e>
 80088b6:	460d      	mov	r5, r1
 80088b8:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80088ba:	f001 fb83 	bl	8009fc4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80088be:	6823      	ldr	r3, [r4, #0]
 80088c0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80088c2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80088c4:	fb01 3002 	mla	r0, r1, r2, r3
 80088c8:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80088ca:	2000      	movs	r0, #0
 80088cc:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80088ce:	6063      	str	r3, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80088d0:	3a01      	subs	r2, #1
 80088d2:	fb02 3301 	mla	r3, r2, r1, r3
 80088d6:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80088d8:	23ff      	movs	r3, #255	; 0xff
 80088da:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80088de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 80088e2:	b9fd      	cbnz	r5, 8008924 <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80088e4:	6923      	ldr	r3, [r4, #16]
 80088e6:	b963      	cbnz	r3, 8008902 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 80088e8:	f001 fb8e 	bl	800a008 <vPortExitCritical>
}
 80088ec:	2001      	movs	r0, #1
 80088ee:	bd38      	pop	{r3, r4, r5, pc}
 80088f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088f4:	f383 8811 	msr	BASEPRI, r3
 80088f8:	f3bf 8f6f 	isb	sy
 80088fc:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8008900:	e7fe      	b.n	8008900 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008902:	f104 0010 	add.w	r0, r4, #16
 8008906:	f000 ff29 	bl	800975c <xTaskRemoveFromEventList>
 800890a:	2800      	cmp	r0, #0
 800890c:	d0ec      	beq.n	80088e8 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 800890e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008912:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008916:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800891a:	f3bf 8f4f 	dsb	sy
 800891e:	f3bf 8f6f 	isb	sy
 8008922:	e7e1      	b.n	80088e8 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008924:	f104 0010 	add.w	r0, r4, #16
 8008928:	f7ff fede 	bl	80086e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800892c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008930:	f7ff feda 	bl	80086e8 <vListInitialise>
 8008934:	e7d8      	b.n	80088e8 <xQueueGenericReset+0x36>

08008936 <prvInitialiseNewQueue>:
{
 8008936:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008938:	4605      	mov	r5, r0
 800893a:	461e      	mov	r6, r3
 800893c:	9c06      	ldr	r4, [sp, #24]
	if( uxItemSize == ( UBaseType_t ) 0 )
 800893e:	460f      	mov	r7, r1
 8008940:	b979      	cbnz	r1, 8008962 <prvInitialiseNewQueue+0x2c>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008942:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8008944:	63e5      	str	r5, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008946:	6427      	str	r7, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008948:	2101      	movs	r1, #1
 800894a:	4620      	mov	r0, r4
 800894c:	f7ff ffb1 	bl	80088b2 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8008950:	f884 604c 	strb.w	r6, [r4, #76]	; 0x4c
	traceQUEUE_CREATE( pxNewQueue );
 8008954:	4633      	mov	r3, r6
 8008956:	463a      	mov	r2, r7
 8008958:	4629      	mov	r1, r5
 800895a:	2073      	movs	r0, #115	; 0x73
 800895c:	f008 fa9e 	bl	8010e9c <SEGGER_SYSVIEW_RecordU32x3>
}
 8008960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008962:	6022      	str	r2, [r4, #0]
 8008964:	e7ee      	b.n	8008944 <prvInitialiseNewQueue+0xe>

08008966 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008966:	b940      	cbnz	r0, 800897a <xQueueGenericCreate+0x14>
 8008968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800896c:	f383 8811 	msr	BASEPRI, r3
 8008970:	f3bf 8f6f 	isb	sy
 8008974:	f3bf 8f4f 	dsb	sy
 8008978:	e7fe      	b.n	8008978 <xQueueGenericCreate+0x12>
	{
 800897a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800897c:	b083      	sub	sp, #12
 800897e:	460c      	mov	r4, r1
 8008980:	4615      	mov	r5, r2
 8008982:	4606      	mov	r6, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008984:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008988:	3050      	adds	r0, #80	; 0x50
 800898a:	f001 fcd3 	bl	800a334 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800898e:	4607      	mov	r7, r0
 8008990:	b138      	cbz	r0, 80089a2 <xQueueGenericCreate+0x3c>
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008992:	9000      	str	r0, [sp, #0]
 8008994:	462b      	mov	r3, r5
 8008996:	f100 0250 	add.w	r2, r0, #80	; 0x50
 800899a:	4621      	mov	r1, r4
 800899c:	4630      	mov	r0, r6
 800899e:	f7ff ffca 	bl	8008936 <prvInitialiseNewQueue>
	}
 80089a2:	4638      	mov	r0, r7
 80089a4:	b003      	add	sp, #12
 80089a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080089a8 <xQueueGenericSend>:
{
 80089a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089aa:	b087      	sub	sp, #28
 80089ac:	9203      	str	r2, [sp, #12]
	configASSERT( pxQueue );
 80089ae:	b188      	cbz	r0, 80089d4 <xQueueGenericSend+0x2c>
 80089b0:	460e      	mov	r6, r1
 80089b2:	461d      	mov	r5, r3
 80089b4:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80089b6:	b1b1      	cbz	r1, 80089e6 <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80089b8:	2d02      	cmp	r5, #2
 80089ba:	d120      	bne.n	80089fe <xQueueGenericSend+0x56>
 80089bc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80089be:	2b01      	cmp	r3, #1
 80089c0:	d01d      	beq.n	80089fe <xQueueGenericSend+0x56>
 80089c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089c6:	f383 8811 	msr	BASEPRI, r3
 80089ca:	f3bf 8f6f 	isb	sy
 80089ce:	f3bf 8f4f 	dsb	sy
 80089d2:	e7fe      	b.n	80089d2 <xQueueGenericSend+0x2a>
 80089d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089d8:	f383 8811 	msr	BASEPRI, r3
 80089dc:	f3bf 8f6f 	isb	sy
 80089e0:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80089e4:	e7fe      	b.n	80089e4 <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80089e6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d0e5      	beq.n	80089b8 <xQueueGenericSend+0x10>
 80089ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089f0:	f383 8811 	msr	BASEPRI, r3
 80089f4:	f3bf 8f6f 	isb	sy
 80089f8:	f3bf 8f4f 	dsb	sy
 80089fc:	e7fe      	b.n	80089fc <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80089fe:	f000 ff91 	bl	8009924 <xTaskGetSchedulerState>
 8008a02:	4607      	mov	r7, r0
 8008a04:	b958      	cbnz	r0, 8008a1e <xQueueGenericSend+0x76>
 8008a06:	9b03      	ldr	r3, [sp, #12]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d05c      	beq.n	8008ac6 <xQueueGenericSend+0x11e>
 8008a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a10:	f383 8811 	msr	BASEPRI, r3
 8008a14:	f3bf 8f6f 	isb	sy
 8008a18:	f3bf 8f4f 	dsb	sy
 8008a1c:	e7fe      	b.n	8008a1c <xQueueGenericSend+0x74>
 8008a1e:	2700      	movs	r7, #0
 8008a20:	e051      	b.n	8008ac6 <xQueueGenericSend+0x11e>
				traceQUEUE_SEND( pxQueue );
 8008a22:	4620      	mov	r0, r4
 8008a24:	f008 f81e 	bl	8010a64 <SEGGER_SYSVIEW_ShrinkId>
 8008a28:	4601      	mov	r1, r0
 8008a2a:	9500      	str	r5, [sp, #0]
 8008a2c:	9b03      	ldr	r3, [sp, #12]
 8008a2e:	4632      	mov	r2, r6
 8008a30:	205a      	movs	r0, #90	; 0x5a
 8008a32:	f008 fa6d 	bl	8010f10 <SEGGER_SYSVIEW_RecordU32x4>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008a36:	462a      	mov	r2, r5
 8008a38:	4631      	mov	r1, r6
 8008a3a:	4620      	mov	r0, r4
 8008a3c:	f7ff feb5 	bl	80087aa <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a42:	b97b      	cbnz	r3, 8008a64 <xQueueGenericSend+0xbc>
					else if( xYieldRequired != pdFALSE )
 8008a44:	b148      	cbz	r0, 8008a5a <xQueueGenericSend+0xb2>
						queueYIELD_IF_USING_PREEMPTION();
 8008a46:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008a4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a4e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8008a52:	f3bf 8f4f 	dsb	sy
 8008a56:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8008a5a:	f001 fad5 	bl	800a008 <vPortExitCritical>
				return pdPASS;
 8008a5e:	2001      	movs	r0, #1
}
 8008a60:	b007      	add	sp, #28
 8008a62:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a64:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008a68:	f000 fe78 	bl	800975c <xTaskRemoveFromEventList>
 8008a6c:	2800      	cmp	r0, #0
 8008a6e:	d0f4      	beq.n	8008a5a <xQueueGenericSend+0xb2>
							queueYIELD_IF_USING_PREEMPTION();
 8008a70:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008a74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a78:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8008a7c:	f3bf 8f4f 	dsb	sy
 8008a80:	f3bf 8f6f 	isb	sy
 8008a84:	e7e9      	b.n	8008a5a <xQueueGenericSend+0xb2>
					taskEXIT_CRITICAL();
 8008a86:	f001 fabf 	bl	800a008 <vPortExitCritical>
					traceQUEUE_SEND_FAILED( pxQueue );
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	f007 ffea 	bl	8010a64 <SEGGER_SYSVIEW_ShrinkId>
 8008a90:	4601      	mov	r1, r0
 8008a92:	9500      	str	r5, [sp, #0]
 8008a94:	9b03      	ldr	r3, [sp, #12]
 8008a96:	4632      	mov	r2, r6
 8008a98:	205a      	movs	r0, #90	; 0x5a
 8008a9a:	f008 fa39 	bl	8010f10 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_FULL;
 8008a9e:	2000      	movs	r0, #0
 8008aa0:	e7de      	b.n	8008a60 <xQueueGenericSend+0xb8>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008aa2:	a804      	add	r0, sp, #16
 8008aa4:	f000 feea 	bl	800987c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008aa8:	2701      	movs	r7, #1
 8008aaa:	e019      	b.n	8008ae0 <xQueueGenericSend+0x138>
		prvLockQueue( pxQueue );
 8008aac:	2300      	movs	r3, #0
 8008aae:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8008ab2:	e021      	b.n	8008af8 <xQueueGenericSend+0x150>
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008aba:	e023      	b.n	8008b04 <xQueueGenericSend+0x15c>
				prvUnlockQueue( pxQueue );
 8008abc:	4620      	mov	r0, r4
 8008abe:	f7ff fec1 	bl	8008844 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008ac2:	f000 fcc9 	bl	8009458 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8008ac6:	f001 fa7d 	bl	8009fc4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008aca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008acc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	d3a7      	bcc.n	8008a22 <xQueueGenericSend+0x7a>
 8008ad2:	2d02      	cmp	r5, #2
 8008ad4:	d0a5      	beq.n	8008a22 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ad6:	9b03      	ldr	r3, [sp, #12]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d0d4      	beq.n	8008a86 <xQueueGenericSend+0xde>
				else if( xEntryTimeSet == pdFALSE )
 8008adc:	2f00      	cmp	r7, #0
 8008ade:	d0e0      	beq.n	8008aa2 <xQueueGenericSend+0xfa>
		taskEXIT_CRITICAL();
 8008ae0:	f001 fa92 	bl	800a008 <vPortExitCritical>
		vTaskSuspendAll();
 8008ae4:	f000 fc12 	bl	800930c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008ae8:	f001 fa6c 	bl	8009fc4 <vPortEnterCritical>
 8008aec:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8008af0:	b252      	sxtb	r2, r2
 8008af2:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8008af6:	d0d9      	beq.n	8008aac <xQueueGenericSend+0x104>
 8008af8:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 8008afc:	b252      	sxtb	r2, r2
 8008afe:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8008b02:	d0d7      	beq.n	8008ab4 <xQueueGenericSend+0x10c>
 8008b04:	f001 fa80 	bl	800a008 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008b08:	a903      	add	r1, sp, #12
 8008b0a:	a804      	add	r0, sp, #16
 8008b0c:	f000 fec2 	bl	8009894 <xTaskCheckForTimeOut>
 8008b10:	b9d8      	cbnz	r0, 8008b4a <xQueueGenericSend+0x1a2>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008b12:	4620      	mov	r0, r4
 8008b14:	f7ff fe2d 	bl	8008772 <prvIsQueueFull>
 8008b18:	2800      	cmp	r0, #0
 8008b1a:	d0cf      	beq.n	8008abc <xQueueGenericSend+0x114>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008b1c:	9903      	ldr	r1, [sp, #12]
 8008b1e:	f104 0010 	add.w	r0, r4, #16
 8008b22:	f000 fdb7 	bl	8009694 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008b26:	4620      	mov	r0, r4
 8008b28:	f7ff fe8c 	bl	8008844 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008b2c:	f000 fc94 	bl	8009458 <xTaskResumeAll>
 8008b30:	2800      	cmp	r0, #0
 8008b32:	d1c8      	bne.n	8008ac6 <xQueueGenericSend+0x11e>
					portYIELD_WITHIN_API();
 8008b34:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008b38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b3c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8008b40:	f3bf 8f4f 	dsb	sy
 8008b44:	f3bf 8f6f 	isb	sy
 8008b48:	e7bd      	b.n	8008ac6 <xQueueGenericSend+0x11e>
			prvUnlockQueue( pxQueue );
 8008b4a:	4620      	mov	r0, r4
 8008b4c:	f7ff fe7a 	bl	8008844 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008b50:	f000 fc82 	bl	8009458 <xTaskResumeAll>
			traceQUEUE_SEND_FAILED( pxQueue );
 8008b54:	4620      	mov	r0, r4
 8008b56:	f007 ff85 	bl	8010a64 <SEGGER_SYSVIEW_ShrinkId>
 8008b5a:	4601      	mov	r1, r0
 8008b5c:	9500      	str	r5, [sp, #0]
 8008b5e:	9b03      	ldr	r3, [sp, #12]
 8008b60:	4632      	mov	r2, r6
 8008b62:	205a      	movs	r0, #90	; 0x5a
 8008b64:	f008 f9d4 	bl	8010f10 <SEGGER_SYSVIEW_RecordU32x4>
			return errQUEUE_FULL;
 8008b68:	2000      	movs	r0, #0
 8008b6a:	e779      	b.n	8008a60 <xQueueGenericSend+0xb8>

08008b6c <xQueueGenericSendFromISR>:
{
 8008b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8008b70:	b190      	cbz	r0, 8008b98 <xQueueGenericSendFromISR+0x2c>
 8008b72:	460f      	mov	r7, r1
 8008b74:	4616      	mov	r6, r2
 8008b76:	461c      	mov	r4, r3
 8008b78:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b7a:	b1b1      	cbz	r1, 8008baa <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008b7c:	2c02      	cmp	r4, #2
 8008b7e:	d120      	bne.n	8008bc2 <xQueueGenericSendFromISR+0x56>
 8008b80:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8008b82:	2b01      	cmp	r3, #1
 8008b84:	d01d      	beq.n	8008bc2 <xQueueGenericSendFromISR+0x56>
 8008b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b8a:	f383 8811 	msr	BASEPRI, r3
 8008b8e:	f3bf 8f6f 	isb	sy
 8008b92:	f3bf 8f4f 	dsb	sy
 8008b96:	e7fe      	b.n	8008b96 <xQueueGenericSendFromISR+0x2a>
 8008b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b9c:	f383 8811 	msr	BASEPRI, r3
 8008ba0:	f3bf 8f6f 	isb	sy
 8008ba4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8008ba8:	e7fe      	b.n	8008ba8 <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008baa:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d0e5      	beq.n	8008b7c <xQueueGenericSendFromISR+0x10>
 8008bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bb4:	f383 8811 	msr	BASEPRI, r3
 8008bb8:	f3bf 8f6f 	isb	sy
 8008bbc:	f3bf 8f4f 	dsb	sy
 8008bc0:	e7fe      	b.n	8008bc0 <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008bc2:	f001 fb25 	bl	800a210 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008bc6:	f3ef 8911 	mrs	r9, BASEPRI
 8008bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bce:	f383 8811 	msr	BASEPRI, r3
 8008bd2:	f3bf 8f6f 	isb	sy
 8008bd6:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008bda:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8008bdc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8008bde:	429a      	cmp	r2, r3
 8008be0:	d301      	bcc.n	8008be6 <xQueueGenericSendFromISR+0x7a>
 8008be2:	2c02      	cmp	r4, #2
 8008be4:	d12b      	bne.n	8008c3e <xQueueGenericSendFromISR+0xd2>
			const int8_t cTxLock = pxQueue->cTxLock;
 8008be6:	f895 8045 	ldrb.w	r8, [r5, #69]	; 0x45
 8008bea:	fa4f f888 	sxtb.w	r8, r8
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008bee:	6bab      	ldr	r3, [r5, #56]	; 0x38
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8008bf0:	4628      	mov	r0, r5
 8008bf2:	f007 ff37 	bl	8010a64 <SEGGER_SYSVIEW_ShrinkId>
 8008bf6:	4601      	mov	r1, r0
 8008bf8:	4632      	mov	r2, r6
 8008bfa:	2060      	movs	r0, #96	; 0x60
 8008bfc:	f008 f90c 	bl	8010e18 <SEGGER_SYSVIEW_RecordU32x2>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008c00:	4622      	mov	r2, r4
 8008c02:	4639      	mov	r1, r7
 8008c04:	4628      	mov	r0, r5
 8008c06:	f7ff fdd0 	bl	80087aa <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8008c0a:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8008c0e:	d009      	beq.n	8008c24 <xQueueGenericSendFromISR+0xb8>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008c10:	f108 0301 	add.w	r3, r8, #1
 8008c14:	b25b      	sxtb	r3, r3
 8008c16:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
			xReturn = pdPASS;
 8008c1a:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008c1c:	f389 8811 	msr	BASEPRI, r9
}
 8008c20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c24:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008c26:	b90b      	cbnz	r3, 8008c2c <xQueueGenericSendFromISR+0xc0>
			xReturn = pdPASS;
 8008c28:	2001      	movs	r0, #1
 8008c2a:	e7f7      	b.n	8008c1c <xQueueGenericSendFromISR+0xb0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c2c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8008c30:	f000 fd94 	bl	800975c <xTaskRemoveFromEventList>
 8008c34:	b168      	cbz	r0, 8008c52 <xQueueGenericSendFromISR+0xe6>
							if( pxHigherPriorityTaskWoken != NULL )
 8008c36:	b176      	cbz	r6, 8008c56 <xQueueGenericSendFromISR+0xea>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008c38:	2001      	movs	r0, #1
 8008c3a:	6030      	str	r0, [r6, #0]
 8008c3c:	e7ee      	b.n	8008c1c <xQueueGenericSendFromISR+0xb0>
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8008c3e:	4628      	mov	r0, r5
 8008c40:	f007 ff10 	bl	8010a64 <SEGGER_SYSVIEW_ShrinkId>
 8008c44:	4601      	mov	r1, r0
 8008c46:	4632      	mov	r2, r6
 8008c48:	2060      	movs	r0, #96	; 0x60
 8008c4a:	f008 f8e5 	bl	8010e18 <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 8008c4e:	2000      	movs	r0, #0
 8008c50:	e7e4      	b.n	8008c1c <xQueueGenericSendFromISR+0xb0>
			xReturn = pdPASS;
 8008c52:	2001      	movs	r0, #1
 8008c54:	e7e2      	b.n	8008c1c <xQueueGenericSendFromISR+0xb0>
 8008c56:	2001      	movs	r0, #1
 8008c58:	e7e0      	b.n	8008c1c <xQueueGenericSendFromISR+0xb0>

08008c5a <xQueueReceive>:
{
 8008c5a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c5c:	b087      	sub	sp, #28
 8008c5e:	9203      	str	r2, [sp, #12]
	configASSERT( ( pxQueue ) );
 8008c60:	b190      	cbz	r0, 8008c88 <xQueueReceive+0x2e>
 8008c62:	460f      	mov	r7, r1
 8008c64:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c66:	b1c1      	cbz	r1, 8008c9a <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c68:	f000 fe5c 	bl	8009924 <xTaskGetSchedulerState>
 8008c6c:	4606      	mov	r6, r0
 8008c6e:	bb00      	cbnz	r0, 8008cb2 <xQueueReceive+0x58>
 8008c70:	9b03      	ldr	r3, [sp, #12]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d07c      	beq.n	8008d70 <xQueueReceive+0x116>
	__asm volatile
 8008c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c7a:	f383 8811 	msr	BASEPRI, r3
 8008c7e:	f3bf 8f6f 	isb	sy
 8008c82:	f3bf 8f4f 	dsb	sy
 8008c86:	e7fe      	b.n	8008c86 <xQueueReceive+0x2c>
 8008c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c8c:	f383 8811 	msr	BASEPRI, r3
 8008c90:	f3bf 8f6f 	isb	sy
 8008c94:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8008c98:	e7fe      	b.n	8008c98 <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c9a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d0e3      	beq.n	8008c68 <xQueueReceive+0xe>
 8008ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ca4:	f383 8811 	msr	BASEPRI, r3
 8008ca8:	f3bf 8f6f 	isb	sy
 8008cac:	f3bf 8f4f 	dsb	sy
 8008cb0:	e7fe      	b.n	8008cb0 <xQueueReceive+0x56>
 8008cb2:	2600      	movs	r6, #0
 8008cb4:	e05c      	b.n	8008d70 <xQueueReceive+0x116>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008cb6:	4639      	mov	r1, r7
 8008cb8:	4620      	mov	r0, r4
 8008cba:	f7ff fdb1 	bl	8008820 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 8008cbe:	4620      	mov	r0, r4
 8008cc0:	f007 fed0 	bl	8010a64 <SEGGER_SYSVIEW_ShrinkId>
 8008cc4:	4606      	mov	r6, r0
 8008cc6:	2000      	movs	r0, #0
 8008cc8:	f007 fecc 	bl	8010a64 <SEGGER_SYSVIEW_ShrinkId>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	2301      	movs	r3, #1
 8008cd0:	9300      	str	r3, [sp, #0]
 8008cd2:	9b03      	ldr	r3, [sp, #12]
 8008cd4:	4631      	mov	r1, r6
 8008cd6:	205c      	movs	r0, #92	; 0x5c
 8008cd8:	f008 f91a 	bl	8010f10 <SEGGER_SYSVIEW_RecordU32x4>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008cdc:	3d01      	subs	r5, #1
 8008cde:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ce0:	6923      	ldr	r3, [r4, #16]
 8008ce2:	b923      	cbnz	r3, 8008cee <xQueueReceive+0x94>
				taskEXIT_CRITICAL();
 8008ce4:	f001 f990 	bl	800a008 <vPortExitCritical>
				return pdPASS;
 8008ce8:	2001      	movs	r0, #1
}
 8008cea:	b007      	add	sp, #28
 8008cec:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008cee:	f104 0010 	add.w	r0, r4, #16
 8008cf2:	f000 fd33 	bl	800975c <xTaskRemoveFromEventList>
 8008cf6:	2800      	cmp	r0, #0
 8008cf8:	d0f4      	beq.n	8008ce4 <xQueueReceive+0x8a>
						queueYIELD_IF_USING_PREEMPTION();
 8008cfa:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008cfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d02:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8008d06:	f3bf 8f4f 	dsb	sy
 8008d0a:	f3bf 8f6f 	isb	sy
 8008d0e:	e7e9      	b.n	8008ce4 <xQueueReceive+0x8a>
					taskEXIT_CRITICAL();
 8008d10:	f001 f97a 	bl	800a008 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8008d14:	4620      	mov	r0, r4
 8008d16:	f007 fea5 	bl	8010a64 <SEGGER_SYSVIEW_ShrinkId>
 8008d1a:	4604      	mov	r4, r0
 8008d1c:	2000      	movs	r0, #0
 8008d1e:	f007 fea1 	bl	8010a64 <SEGGER_SYSVIEW_ShrinkId>
 8008d22:	4602      	mov	r2, r0
 8008d24:	2301      	movs	r3, #1
 8008d26:	9300      	str	r3, [sp, #0]
 8008d28:	9b03      	ldr	r3, [sp, #12]
 8008d2a:	4621      	mov	r1, r4
 8008d2c:	205c      	movs	r0, #92	; 0x5c
 8008d2e:	f008 f8ef 	bl	8010f10 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 8008d32:	2000      	movs	r0, #0
 8008d34:	e7d9      	b.n	8008cea <xQueueReceive+0x90>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008d36:	a804      	add	r0, sp, #16
 8008d38:	f000 fda0 	bl	800987c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008d3c:	2601      	movs	r6, #1
 8008d3e:	e021      	b.n	8008d84 <xQueueReceive+0x12a>
		prvLockQueue( pxQueue );
 8008d40:	2300      	movs	r3, #0
 8008d42:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8008d46:	e029      	b.n	8008d9c <xQueueReceive+0x142>
 8008d48:	2300      	movs	r3, #0
 8008d4a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008d4e:	e02b      	b.n	8008da8 <xQueueReceive+0x14e>
				prvUnlockQueue( pxQueue );
 8008d50:	4620      	mov	r0, r4
 8008d52:	f7ff fd77 	bl	8008844 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008d56:	f000 fb7f 	bl	8009458 <xTaskResumeAll>
 8008d5a:	e009      	b.n	8008d70 <xQueueReceive+0x116>
			prvUnlockQueue( pxQueue );
 8008d5c:	4620      	mov	r0, r4
 8008d5e:	f7ff fd71 	bl	8008844 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008d62:	f000 fb79 	bl	8009458 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d66:	4620      	mov	r0, r4
 8008d68:	f7ff fd12 	bl	8008790 <prvIsQueueEmpty>
 8008d6c:	2800      	cmp	r0, #0
 8008d6e:	d13f      	bne.n	8008df0 <xQueueReceive+0x196>
		taskENTER_CRITICAL();
 8008d70:	f001 f928 	bl	8009fc4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d74:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008d76:	2d00      	cmp	r5, #0
 8008d78:	d19d      	bne.n	8008cb6 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008d7a:	9b03      	ldr	r3, [sp, #12]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d0c7      	beq.n	8008d10 <xQueueReceive+0xb6>
				else if( xEntryTimeSet == pdFALSE )
 8008d80:	2e00      	cmp	r6, #0
 8008d82:	d0d8      	beq.n	8008d36 <xQueueReceive+0xdc>
		taskEXIT_CRITICAL();
 8008d84:	f001 f940 	bl	800a008 <vPortExitCritical>
		vTaskSuspendAll();
 8008d88:	f000 fac0 	bl	800930c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008d8c:	f001 f91a 	bl	8009fc4 <vPortEnterCritical>
 8008d90:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008d94:	b25b      	sxtb	r3, r3
 8008d96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d9a:	d0d1      	beq.n	8008d40 <xQueueReceive+0xe6>
 8008d9c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008da0:	b25b      	sxtb	r3, r3
 8008da2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008da6:	d0cf      	beq.n	8008d48 <xQueueReceive+0xee>
 8008da8:	f001 f92e 	bl	800a008 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008dac:	a903      	add	r1, sp, #12
 8008dae:	a804      	add	r0, sp, #16
 8008db0:	f000 fd70 	bl	8009894 <xTaskCheckForTimeOut>
 8008db4:	2800      	cmp	r0, #0
 8008db6:	d1d1      	bne.n	8008d5c <xQueueReceive+0x102>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008db8:	4620      	mov	r0, r4
 8008dba:	f7ff fce9 	bl	8008790 <prvIsQueueEmpty>
 8008dbe:	2800      	cmp	r0, #0
 8008dc0:	d0c6      	beq.n	8008d50 <xQueueReceive+0xf6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008dc2:	9903      	ldr	r1, [sp, #12]
 8008dc4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008dc8:	f000 fc64 	bl	8009694 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008dcc:	4620      	mov	r0, r4
 8008dce:	f7ff fd39 	bl	8008844 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008dd2:	f000 fb41 	bl	8009458 <xTaskResumeAll>
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	d1ca      	bne.n	8008d70 <xQueueReceive+0x116>
					portYIELD_WITHIN_API();
 8008dda:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008dde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008de2:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8008de6:	f3bf 8f4f 	dsb	sy
 8008dea:	f3bf 8f6f 	isb	sy
 8008dee:	e7bf      	b.n	8008d70 <xQueueReceive+0x116>
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8008df0:	4620      	mov	r0, r4
 8008df2:	f007 fe37 	bl	8010a64 <SEGGER_SYSVIEW_ShrinkId>
 8008df6:	4604      	mov	r4, r0
 8008df8:	2000      	movs	r0, #0
 8008dfa:	f007 fe33 	bl	8010a64 <SEGGER_SYSVIEW_ShrinkId>
 8008dfe:	4602      	mov	r2, r0
 8008e00:	2301      	movs	r3, #1
 8008e02:	9300      	str	r3, [sp, #0]
 8008e04:	9b03      	ldr	r3, [sp, #12]
 8008e06:	4621      	mov	r1, r4
 8008e08:	205c      	movs	r0, #92	; 0x5c
 8008e0a:	f008 f881 	bl	8010f10 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 8008e0e:	2000      	movs	r0, #0
 8008e10:	e76b      	b.n	8008cea <xQueueReceive+0x90>
	...

08008e14 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008e14:	b510      	push	{r4, lr}
 8008e16:	460c      	mov	r4, r1
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e18:	2300      	movs	r3, #0
 8008e1a:	2b07      	cmp	r3, #7
 8008e1c:	d812      	bhi.n	8008e44 <vQueueAddToRegistry+0x30>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008e1e:	4a0a      	ldr	r2, [pc, #40]	; (8008e48 <vQueueAddToRegistry+0x34>)
 8008e20:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8008e24:	b10a      	cbz	r2, 8008e2a <vQueueAddToRegistry+0x16>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e26:	3301      	adds	r3, #1
 8008e28:	e7f7      	b.n	8008e1a <vQueueAddToRegistry+0x6>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008e2a:	4a07      	ldr	r2, [pc, #28]	; (8008e48 <vQueueAddToRegistry+0x34>)
 8008e2c:	f842 4033 	str.w	r4, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008e30:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8008e34:	6050      	str	r0, [r2, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8008e36:	f007 fe15 	bl	8010a64 <SEGGER_SYSVIEW_ShrinkId>
 8008e3a:	4601      	mov	r1, r0
 8008e3c:	4622      	mov	r2, r4
 8008e3e:	2071      	movs	r0, #113	; 0x71
 8008e40:	f007 ffea 	bl	8010e18 <SEGGER_SYSVIEW_RecordU32x2>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008e44:	bd10      	pop	{r4, pc}
 8008e46:	bf00      	nop
 8008e48:	20001ff4 	.word	0x20001ff4

08008e4c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008e4c:	b570      	push	{r4, r5, r6, lr}
 8008e4e:	4604      	mov	r4, r0
 8008e50:	460d      	mov	r5, r1
 8008e52:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008e54:	f001 f8b6 	bl	8009fc4 <vPortEnterCritical>
 8008e58:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008e5c:	b25b      	sxtb	r3, r3
 8008e5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008e62:	d00d      	beq.n	8008e80 <vQueueWaitForMessageRestricted+0x34>
 8008e64:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008e68:	b25b      	sxtb	r3, r3
 8008e6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008e6e:	d00b      	beq.n	8008e88 <vQueueWaitForMessageRestricted+0x3c>
 8008e70:	f001 f8ca 	bl	800a008 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008e74:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008e76:	b15b      	cbz	r3, 8008e90 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008e78:	4620      	mov	r0, r4
 8008e7a:	f7ff fce3 	bl	8008844 <prvUnlockQueue>
	}
 8008e7e:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8008e80:	2300      	movs	r3, #0
 8008e82:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8008e86:	e7ed      	b.n	8008e64 <vQueueWaitForMessageRestricted+0x18>
 8008e88:	2300      	movs	r3, #0
 8008e8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008e8e:	e7ef      	b.n	8008e70 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008e90:	4632      	mov	r2, r6
 8008e92:	4629      	mov	r1, r5
 8008e94:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008e98:	f000 fc40 	bl	800971c <vTaskPlaceOnEventListRestricted>
 8008e9c:	e7ec      	b.n	8008e78 <vQueueWaitForMessageRestricted+0x2c>
	...

08008ea0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ea0:	4b08      	ldr	r3, [pc, #32]	; (8008ec4 <prvResetNextTaskUnblockTime+0x24>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	b923      	cbnz	r3, 8008eb2 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008ea8:	4b07      	ldr	r3, [pc, #28]	; (8008ec8 <prvResetNextTaskUnblockTime+0x28>)
 8008eaa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008eae:	601a      	str	r2, [r3, #0]
 8008eb0:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008eb2:	4b04      	ldr	r3, [pc, #16]	; (8008ec4 <prvResetNextTaskUnblockTime+0x24>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	68db      	ldr	r3, [r3, #12]
 8008eb8:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008eba:	685a      	ldr	r2, [r3, #4]
 8008ebc:	4b02      	ldr	r3, [pc, #8]	; (8008ec8 <prvResetNextTaskUnblockTime+0x28>)
 8008ebe:	601a      	str	r2, [r3, #0]
	}
}
 8008ec0:	4770      	bx	lr
 8008ec2:	bf00      	nop
 8008ec4:	20002038 	.word	0x20002038
 8008ec8:	20002114 	.word	0x20002114

08008ecc <prvInitialiseNewTask>:
{
 8008ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ed0:	4680      	mov	r8, r0
 8008ed2:	460d      	mov	r5, r1
 8008ed4:	4617      	mov	r7, r2
 8008ed6:	4699      	mov	r9, r3
 8008ed8:	9e08      	ldr	r6, [sp, #32]
 8008eda:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8008ede:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008ee0:	0092      	lsls	r2, r2, #2
 8008ee2:	21a5      	movs	r1, #165	; 0xa5
 8008ee4:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8008ee6:	f008 feb9 	bl	8011c5c <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008eea:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008eec:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
 8008ef0:	3a01      	subs	r2, #1
 8008ef2:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008ef6:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 8008efa:	2d00      	cmp	r5, #0
 8008efc:	d043      	beq.n	8008f86 <prvInitialiseNewTask+0xba>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008efe:	f04f 0c00 	mov.w	ip, #0
 8008f02:	f1bc 0f0f 	cmp.w	ip, #15
 8008f06:	d809      	bhi.n	8008f1c <prvInitialiseNewTask+0x50>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008f08:	f815 300c 	ldrb.w	r3, [r5, ip]
 8008f0c:	eb04 020c 	add.w	r2, r4, ip
 8008f10:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 8008f14:	b113      	cbz	r3, 8008f1c <prvInitialiseNewTask+0x50>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008f16:	f10c 0c01 	add.w	ip, ip, #1
 8008f1a:	e7f2      	b.n	8008f02 <prvInitialiseNewTask+0x36>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008f22:	2e06      	cmp	r6, #6
 8008f24:	d900      	bls.n	8008f28 <prvInitialiseNewTask+0x5c>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008f26:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
 8008f28:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8008f2a:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008f2c:	2500      	movs	r5, #0
 8008f2e:	6525      	str	r5, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008f30:	1d20      	adds	r0, r4, #4
 8008f32:	f7ff fbe4 	bl	80086fe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008f36:	f104 0018 	add.w	r0, r4, #24
 8008f3a:	f7ff fbe0 	bl	80086fe <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008f3e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f40:	f1c6 0607 	rsb	r6, r6, #7
 8008f44:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008f46:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulRunTimeCounter = 0UL;
 8008f48:	6565      	str	r5, [r4, #84]	; 0x54
		pxNewTCB->ulNotifiedValue = 0;
 8008f4a:	f8c4 50a4 	str.w	r5, [r4, #164]	; 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008f4e:	f884 50a8 	strb.w	r5, [r4, #168]	; 0xa8
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008f52:	224c      	movs	r2, #76	; 0x4c
 8008f54:	4629      	mov	r1, r5
 8008f56:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008f5a:	f008 fe7f 	bl	8011c5c <memset>
 8008f5e:	4b0c      	ldr	r3, [pc, #48]	; (8008f90 <prvInitialiseNewTask+0xc4>)
 8008f60:	65e3      	str	r3, [r4, #92]	; 0x5c
 8008f62:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008f66:	6622      	str	r2, [r4, #96]	; 0x60
 8008f68:	33d0      	adds	r3, #208	; 0xd0
 8008f6a:	6663      	str	r3, [r4, #100]	; 0x64
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008f6c:	464a      	mov	r2, r9
 8008f6e:	4641      	mov	r1, r8
 8008f70:	4638      	mov	r0, r7
 8008f72:	f000 ffff 	bl	8009f74 <pxPortInitialiseStack>
 8008f76:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8008f78:	f1ba 0f00 	cmp.w	sl, #0
 8008f7c:	d001      	beq.n	8008f82 <prvInitialiseNewTask+0xb6>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008f7e:	f8ca 4000 	str.w	r4, [sl]
}
 8008f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008f86:	2300      	movs	r3, #0
 8008f88:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8008f8c:	e7c9      	b.n	8008f22 <prvInitialiseNewTask+0x56>
 8008f8e:	bf00      	nop
 8008f90:	2000ca04 	.word	0x2000ca04

08008f94 <prvInitialiseTaskLists>:
{
 8008f94:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f96:	2400      	movs	r4, #0
 8008f98:	e007      	b.n	8008faa <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008f9a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8008f9e:	0093      	lsls	r3, r2, #2
 8008fa0:	480e      	ldr	r0, [pc, #56]	; (8008fdc <prvInitialiseTaskLists+0x48>)
 8008fa2:	4418      	add	r0, r3
 8008fa4:	f7ff fba0 	bl	80086e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008fa8:	3401      	adds	r4, #1
 8008faa:	2c06      	cmp	r4, #6
 8008fac:	d9f5      	bls.n	8008f9a <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 8008fae:	4d0c      	ldr	r5, [pc, #48]	; (8008fe0 <prvInitialiseTaskLists+0x4c>)
 8008fb0:	4628      	mov	r0, r5
 8008fb2:	f7ff fb99 	bl	80086e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008fb6:	4c0b      	ldr	r4, [pc, #44]	; (8008fe4 <prvInitialiseTaskLists+0x50>)
 8008fb8:	4620      	mov	r0, r4
 8008fba:	f7ff fb95 	bl	80086e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008fbe:	480a      	ldr	r0, [pc, #40]	; (8008fe8 <prvInitialiseTaskLists+0x54>)
 8008fc0:	f7ff fb92 	bl	80086e8 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8008fc4:	4809      	ldr	r0, [pc, #36]	; (8008fec <prvInitialiseTaskLists+0x58>)
 8008fc6:	f7ff fb8f 	bl	80086e8 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8008fca:	4809      	ldr	r0, [pc, #36]	; (8008ff0 <prvInitialiseTaskLists+0x5c>)
 8008fcc:	f7ff fb8c 	bl	80086e8 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8008fd0:	4b08      	ldr	r3, [pc, #32]	; (8008ff4 <prvInitialiseTaskLists+0x60>)
 8008fd2:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008fd4:	4b08      	ldr	r3, [pc, #32]	; (8008ff8 <prvInitialiseTaskLists+0x64>)
 8008fd6:	601c      	str	r4, [r3, #0]
}
 8008fd8:	bd38      	pop	{r3, r4, r5, pc}
 8008fda:	bf00      	nop
 8008fdc:	20002040 	.word	0x20002040
 8008fe0:	200020e8 	.word	0x200020e8
 8008fe4:	200020fc 	.word	0x200020fc
 8008fe8:	20002120 	.word	0x20002120
 8008fec:	2000214c 	.word	0x2000214c
 8008ff0:	20002138 	.word	0x20002138
 8008ff4:	20002038 	.word	0x20002038
 8008ff8:	2000203c 	.word	0x2000203c

08008ffc <prvAddNewTaskToReadyList>:
{
 8008ffc:	b510      	push	{r4, lr}
 8008ffe:	b082      	sub	sp, #8
 8009000:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8009002:	f000 ffdf 	bl	8009fc4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8009006:	4a2b      	ldr	r2, [pc, #172]	; (80090b4 <prvAddNewTaskToReadyList+0xb8>)
 8009008:	6813      	ldr	r3, [r2, #0]
 800900a:	3301      	adds	r3, #1
 800900c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800900e:	4b2a      	ldr	r3, [pc, #168]	; (80090b8 <prvAddNewTaskToReadyList+0xbc>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	b15b      	cbz	r3, 800902c <prvAddNewTaskToReadyList+0x30>
			if( xSchedulerRunning == pdFALSE )
 8009014:	4b29      	ldr	r3, [pc, #164]	; (80090bc <prvAddNewTaskToReadyList+0xc0>)
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	b96b      	cbnz	r3, 8009036 <prvAddNewTaskToReadyList+0x3a>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800901a:	4b27      	ldr	r3, [pc, #156]	; (80090b8 <prvAddNewTaskToReadyList+0xbc>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009020:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009022:	429a      	cmp	r2, r3
 8009024:	d807      	bhi.n	8009036 <prvAddNewTaskToReadyList+0x3a>
					pxCurrentTCB = pxNewTCB;
 8009026:	4b24      	ldr	r3, [pc, #144]	; (80090b8 <prvAddNewTaskToReadyList+0xbc>)
 8009028:	601c      	str	r4, [r3, #0]
 800902a:	e004      	b.n	8009036 <prvAddNewTaskToReadyList+0x3a>
			pxCurrentTCB = pxNewTCB;
 800902c:	4b22      	ldr	r3, [pc, #136]	; (80090b8 <prvAddNewTaskToReadyList+0xbc>)
 800902e:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009030:	6813      	ldr	r3, [r2, #0]
 8009032:	2b01      	cmp	r3, #1
 8009034:	d03b      	beq.n	80090ae <prvAddNewTaskToReadyList+0xb2>
		uxTaskNumber++;
 8009036:	4a22      	ldr	r2, [pc, #136]	; (80090c0 <prvAddNewTaskToReadyList+0xc4>)
 8009038:	6813      	ldr	r3, [r2, #0]
 800903a:	3301      	adds	r3, #1
 800903c:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800903e:	6463      	str	r3, [r4, #68]	; 0x44
		traceTASK_CREATE( pxNewTCB );
 8009040:	b164      	cbz	r4, 800905c <prvAddNewTaskToReadyList+0x60>
 8009042:	4620      	mov	r0, r4
 8009044:	f008 f896 	bl	8011174 <SEGGER_SYSVIEW_OnTaskCreate>
 8009048:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800904a:	6822      	ldr	r2, [r4, #0]
 800904c:	1ad2      	subs	r2, r2, r3
 800904e:	9200      	str	r2, [sp, #0]
 8009050:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009052:	f104 0134 	add.w	r1, r4, #52	; 0x34
 8009056:	4620      	mov	r0, r4
 8009058:	f007 fa48 	bl	80104ec <SYSVIEW_AddTask>
		prvAddTaskToReadyList( pxNewTCB );
 800905c:	4620      	mov	r0, r4
 800905e:	f008 f8d1 	bl	8011204 <SEGGER_SYSVIEW_OnTaskStartReady>
 8009062:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009064:	2301      	movs	r3, #1
 8009066:	4083      	lsls	r3, r0
 8009068:	4a16      	ldr	r2, [pc, #88]	; (80090c4 <prvAddNewTaskToReadyList+0xc8>)
 800906a:	6811      	ldr	r1, [r2, #0]
 800906c:	430b      	orrs	r3, r1
 800906e:	6013      	str	r3, [r2, #0]
 8009070:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009074:	1d21      	adds	r1, r4, #4
 8009076:	4b14      	ldr	r3, [pc, #80]	; (80090c8 <prvAddNewTaskToReadyList+0xcc>)
 8009078:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800907c:	f7ff fb42 	bl	8008704 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8009080:	f000 ffc2 	bl	800a008 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8009084:	4b0d      	ldr	r3, [pc, #52]	; (80090bc <prvAddNewTaskToReadyList+0xc0>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	b17b      	cbz	r3, 80090aa <prvAddNewTaskToReadyList+0xae>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800908a:	4b0b      	ldr	r3, [pc, #44]	; (80090b8 <prvAddNewTaskToReadyList+0xbc>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009090:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009092:	429a      	cmp	r2, r3
 8009094:	d209      	bcs.n	80090aa <prvAddNewTaskToReadyList+0xae>
			taskYIELD_IF_USING_PREEMPTION();
 8009096:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800909a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800909e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80090a2:	f3bf 8f4f 	dsb	sy
 80090a6:	f3bf 8f6f 	isb	sy
}
 80090aa:	b002      	add	sp, #8
 80090ac:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 80090ae:	f7ff ff71 	bl	8008f94 <prvInitialiseTaskLists>
 80090b2:	e7c0      	b.n	8009036 <prvAddNewTaskToReadyList+0x3a>
 80090b4:	200020d4 	.word	0x200020d4
 80090b8:	20002034 	.word	0x20002034
 80090bc:	20002134 	.word	0x20002134
 80090c0:	200020e0 	.word	0x200020e0
 80090c4:	200020e4 	.word	0x200020e4
 80090c8:	20002040 	.word	0x20002040

080090cc <prvDeleteTCB>:
	{
 80090cc:	b510      	push	{r4, lr}
 80090ce:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80090d0:	3058      	adds	r0, #88	; 0x58
 80090d2:	f008 fddb 	bl	8011c8c <_reclaim_reent>
			vPortFree( pxTCB->pxStack );
 80090d6:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80090d8:	f001 f9aa 	bl	800a430 <vPortFree>
			vPortFree( pxTCB );
 80090dc:	4620      	mov	r0, r4
 80090de:	f001 f9a7 	bl	800a430 <vPortFree>
	}
 80090e2:	bd10      	pop	{r4, pc}

080090e4 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80090e4:	4b0f      	ldr	r3, [pc, #60]	; (8009124 <prvCheckTasksWaitingTermination+0x40>)
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	b1d3      	cbz	r3, 8009120 <prvCheckTasksWaitingTermination+0x3c>
{
 80090ea:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 80090ec:	f000 ff6a 	bl	8009fc4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090f0:	4b0d      	ldr	r3, [pc, #52]	; (8009128 <prvCheckTasksWaitingTermination+0x44>)
 80090f2:	68db      	ldr	r3, [r3, #12]
 80090f4:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80090f6:	1d20      	adds	r0, r4, #4
 80090f8:	f7ff fb28 	bl	800874c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80090fc:	4a0b      	ldr	r2, [pc, #44]	; (800912c <prvCheckTasksWaitingTermination+0x48>)
 80090fe:	6813      	ldr	r3, [r2, #0]
 8009100:	3b01      	subs	r3, #1
 8009102:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009104:	4a07      	ldr	r2, [pc, #28]	; (8009124 <prvCheckTasksWaitingTermination+0x40>)
 8009106:	6813      	ldr	r3, [r2, #0]
 8009108:	3b01      	subs	r3, #1
 800910a:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 800910c:	f000 ff7c 	bl	800a008 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8009110:	4620      	mov	r0, r4
 8009112:	f7ff ffdb 	bl	80090cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009116:	4b03      	ldr	r3, [pc, #12]	; (8009124 <prvCheckTasksWaitingTermination+0x40>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d1e6      	bne.n	80090ec <prvCheckTasksWaitingTermination+0x8>
}
 800911e:	bd10      	pop	{r4, pc}
 8009120:	4770      	bx	lr
 8009122:	bf00      	nop
 8009124:	200020d8 	.word	0x200020d8
 8009128:	2000214c 	.word	0x2000214c
 800912c:	200020d4 	.word	0x200020d4

08009130 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009130:	b570      	push	{r4, r5, r6, lr}
 8009132:	4604      	mov	r4, r0
 8009134:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009136:	4b1d      	ldr	r3, [pc, #116]	; (80091ac <prvAddCurrentTaskToDelayedList+0x7c>)
 8009138:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800913a:	4b1d      	ldr	r3, [pc, #116]	; (80091b0 <prvAddCurrentTaskToDelayedList+0x80>)
 800913c:	6818      	ldr	r0, [r3, #0]
 800913e:	3004      	adds	r0, #4
 8009140:	f7ff fb04 	bl	800874c <uxListRemove>
 8009144:	b948      	cbnz	r0, 800915a <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009146:	4b1a      	ldr	r3, [pc, #104]	; (80091b0 <prvAddCurrentTaskToDelayedList+0x80>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800914c:	2201      	movs	r2, #1
 800914e:	409a      	lsls	r2, r3
 8009150:	4918      	ldr	r1, [pc, #96]	; (80091b4 <prvAddCurrentTaskToDelayedList+0x84>)
 8009152:	680b      	ldr	r3, [r1, #0]
 8009154:	ea23 0302 	bic.w	r3, r3, r2
 8009158:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800915a:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800915e:	d00d      	beq.n	800917c <prvAddCurrentTaskToDelayedList+0x4c>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009160:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009162:	4b13      	ldr	r3, [pc, #76]	; (80091b0 <prvAddCurrentTaskToDelayedList+0x80>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8009168:	42a6      	cmp	r6, r4
 800916a:	d910      	bls.n	800918e <prvAddCurrentTaskToDelayedList+0x5e>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800916c:	4b12      	ldr	r3, [pc, #72]	; (80091b8 <prvAddCurrentTaskToDelayedList+0x88>)
 800916e:	6818      	ldr	r0, [r3, #0]
 8009170:	4b0f      	ldr	r3, [pc, #60]	; (80091b0 <prvAddCurrentTaskToDelayedList+0x80>)
 8009172:	6819      	ldr	r1, [r3, #0]
 8009174:	3104      	adds	r1, #4
 8009176:	f7ff fad0 	bl	800871a <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800917a:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800917c:	2d00      	cmp	r5, #0
 800917e:	d0ef      	beq.n	8009160 <prvAddCurrentTaskToDelayedList+0x30>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009180:	4b0b      	ldr	r3, [pc, #44]	; (80091b0 <prvAddCurrentTaskToDelayedList+0x80>)
 8009182:	6819      	ldr	r1, [r3, #0]
 8009184:	3104      	adds	r1, #4
 8009186:	480d      	ldr	r0, [pc, #52]	; (80091bc <prvAddCurrentTaskToDelayedList+0x8c>)
 8009188:	f7ff fabc 	bl	8008704 <vListInsertEnd>
 800918c:	e7f5      	b.n	800917a <prvAddCurrentTaskToDelayedList+0x4a>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800918e:	4b0c      	ldr	r3, [pc, #48]	; (80091c0 <prvAddCurrentTaskToDelayedList+0x90>)
 8009190:	6818      	ldr	r0, [r3, #0]
 8009192:	4b07      	ldr	r3, [pc, #28]	; (80091b0 <prvAddCurrentTaskToDelayedList+0x80>)
 8009194:	6819      	ldr	r1, [r3, #0]
 8009196:	3104      	adds	r1, #4
 8009198:	f7ff fabf 	bl	800871a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800919c:	4b09      	ldr	r3, [pc, #36]	; (80091c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	42a3      	cmp	r3, r4
 80091a2:	d9ea      	bls.n	800917a <prvAddCurrentTaskToDelayedList+0x4a>
					xNextTaskUnblockTime = xTimeToWake;
 80091a4:	4b07      	ldr	r3, [pc, #28]	; (80091c4 <prvAddCurrentTaskToDelayedList+0x94>)
 80091a6:	601c      	str	r4, [r3, #0]
}
 80091a8:	e7e7      	b.n	800917a <prvAddCurrentTaskToDelayedList+0x4a>
 80091aa:	bf00      	nop
 80091ac:	20002160 	.word	0x20002160
 80091b0:	20002034 	.word	0x20002034
 80091b4:	200020e4 	.word	0x200020e4
 80091b8:	2000203c 	.word	0x2000203c
 80091bc:	20002138 	.word	0x20002138
 80091c0:	20002038 	.word	0x20002038
 80091c4:	20002114 	.word	0x20002114

080091c8 <prvIdleTask>:
{
 80091c8:	b508      	push	{r3, lr}
 80091ca:	e00b      	b.n	80091e4 <prvIdleTask+0x1c>
				taskYIELD();
 80091cc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80091d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091d4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80091d8:	f3bf 8f4f 	dsb	sy
 80091dc:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 80091e0:	f7f7 fa74 	bl	80006cc <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80091e4:	f7ff ff7e 	bl	80090e4 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80091e8:	4b02      	ldr	r3, [pc, #8]	; (80091f4 <prvIdleTask+0x2c>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d8ed      	bhi.n	80091cc <prvIdleTask+0x4>
 80091f0:	e7f6      	b.n	80091e0 <prvIdleTask+0x18>
 80091f2:	bf00      	nop
 80091f4:	20002040 	.word	0x20002040

080091f8 <xTaskCreate>:
	{
 80091f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80091fc:	b085      	sub	sp, #20
 80091fe:	4607      	mov	r7, r0
 8009200:	4688      	mov	r8, r1
 8009202:	4614      	mov	r4, r2
 8009204:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009206:	0090      	lsls	r0, r2, #2
 8009208:	f001 f894 	bl	800a334 <pvPortMalloc>
			if( pxStack != NULL )
 800920c:	b1f0      	cbz	r0, 800924c <xTaskCreate+0x54>
 800920e:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009210:	20ac      	movs	r0, #172	; 0xac
 8009212:	f001 f88f 	bl	800a334 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8009216:	4605      	mov	r5, r0
 8009218:	b1a0      	cbz	r0, 8009244 <xTaskCreate+0x4c>
					pxNewTCB->pxStack = pxStack;
 800921a:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 800921e:	b1d5      	cbz	r5, 8009256 <xTaskCreate+0x5e>
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009220:	2300      	movs	r3, #0
 8009222:	9303      	str	r3, [sp, #12]
 8009224:	9502      	str	r5, [sp, #8]
 8009226:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009228:	9301      	str	r3, [sp, #4]
 800922a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800922c:	9300      	str	r3, [sp, #0]
 800922e:	4633      	mov	r3, r6
 8009230:	4622      	mov	r2, r4
 8009232:	4641      	mov	r1, r8
 8009234:	4638      	mov	r0, r7
 8009236:	f7ff fe49 	bl	8008ecc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800923a:	4628      	mov	r0, r5
 800923c:	f7ff fede 	bl	8008ffc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009240:	2001      	movs	r0, #1
 8009242:	e005      	b.n	8009250 <xTaskCreate+0x58>
					vPortFree( pxStack );
 8009244:	4648      	mov	r0, r9
 8009246:	f001 f8f3 	bl	800a430 <vPortFree>
 800924a:	e7e8      	b.n	800921e <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800924c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}
 8009250:	b005      	add	sp, #20
 8009252:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009256:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
 800925a:	e7f9      	b.n	8009250 <xTaskCreate+0x58>

0800925c <vTaskStartScheduler>:
{
 800925c:	b510      	push	{r4, lr}
 800925e:	b082      	sub	sp, #8
		xReturn = xTaskCreate(	prvIdleTask,
 8009260:	4b22      	ldr	r3, [pc, #136]	; (80092ec <vTaskStartScheduler+0x90>)
 8009262:	9301      	str	r3, [sp, #4]
 8009264:	2300      	movs	r3, #0
 8009266:	9300      	str	r3, [sp, #0]
 8009268:	2280      	movs	r2, #128	; 0x80
 800926a:	4921      	ldr	r1, [pc, #132]	; (80092f0 <vTaskStartScheduler+0x94>)
 800926c:	4821      	ldr	r0, [pc, #132]	; (80092f4 <vTaskStartScheduler+0x98>)
 800926e:	f7ff ffc3 	bl	80091f8 <xTaskCreate>
		if( xReturn == pdPASS )
 8009272:	2801      	cmp	r0, #1
 8009274:	d006      	beq.n	8009284 <vTaskStartScheduler+0x28>
	if( xReturn == pdPASS )
 8009276:	2801      	cmp	r0, #1
 8009278:	d007      	beq.n	800928a <vTaskStartScheduler+0x2e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800927a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800927e:	d02c      	beq.n	80092da <vTaskStartScheduler+0x7e>
}
 8009280:	b002      	add	sp, #8
 8009282:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
 8009284:	f000 fc52 	bl	8009b2c <xTimerCreateTimerTask>
 8009288:	e7f5      	b.n	8009276 <vTaskStartScheduler+0x1a>
 800928a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800928e:	f383 8811 	msr	BASEPRI, r3
 8009292:	f3bf 8f6f 	isb	sy
 8009296:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800929a:	4c17      	ldr	r4, [pc, #92]	; (80092f8 <vTaskStartScheduler+0x9c>)
 800929c:	6823      	ldr	r3, [r4, #0]
 800929e:	3358      	adds	r3, #88	; 0x58
 80092a0:	4a16      	ldr	r2, [pc, #88]	; (80092fc <vTaskStartScheduler+0xa0>)
 80092a2:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 80092a4:	4b16      	ldr	r3, [pc, #88]	; (8009300 <vTaskStartScheduler+0xa4>)
 80092a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80092aa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80092ac:	4b15      	ldr	r3, [pc, #84]	; (8009304 <vTaskStartScheduler+0xa8>)
 80092ae:	2201      	movs	r2, #1
 80092b0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80092b2:	4b15      	ldr	r3, [pc, #84]	; (8009308 <vTaskStartScheduler+0xac>)
 80092b4:	2200      	movs	r2, #0
 80092b6:	601a      	str	r2, [r3, #0]
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80092b8:	f7f7 fa05 	bl	80006c6 <configureTimerForRunTimeStats>
		traceTASK_SWITCHED_IN();
 80092bc:	6822      	ldr	r2, [r4, #0]
 80092be:	4b0b      	ldr	r3, [pc, #44]	; (80092ec <vTaskStartScheduler+0x90>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	429a      	cmp	r2, r3
 80092c4:	d006      	beq.n	80092d4 <vTaskStartScheduler+0x78>
 80092c6:	4b0c      	ldr	r3, [pc, #48]	; (80092f8 <vTaskStartScheduler+0x9c>)
 80092c8:	6818      	ldr	r0, [r3, #0]
 80092ca:	f007 ff77 	bl	80111bc <SEGGER_SYSVIEW_OnTaskStartExec>
		if( xPortStartScheduler() != pdFALSE )
 80092ce:	f000 ff13 	bl	800a0f8 <xPortStartScheduler>
 80092d2:	e7d5      	b.n	8009280 <vTaskStartScheduler+0x24>
		traceTASK_SWITCHED_IN();
 80092d4:	f007 ff3a 	bl	801114c <SEGGER_SYSVIEW_OnIdle>
 80092d8:	e7f9      	b.n	80092ce <vTaskStartScheduler+0x72>
 80092da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092de:	f383 8811 	msr	BASEPRI, r3
 80092e2:	f3bf 8f6f 	isb	sy
 80092e6:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80092ea:	e7fe      	b.n	80092ea <vTaskStartScheduler+0x8e>
 80092ec:	20002110 	.word	0x20002110
 80092f0:	080130c0 	.word	0x080130c0
 80092f4:	080091c9 	.word	0x080091c9
 80092f8:	20002034 	.word	0x20002034
 80092fc:	20001868 	.word	0x20001868
 8009300:	20002114 	.word	0x20002114
 8009304:	20002134 	.word	0x20002134
 8009308:	20002160 	.word	0x20002160

0800930c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800930c:	4a02      	ldr	r2, [pc, #8]	; (8009318 <vTaskSuspendAll+0xc>)
 800930e:	6813      	ldr	r3, [r2, #0]
 8009310:	3301      	adds	r3, #1
 8009312:	6013      	str	r3, [r2, #0]
}
 8009314:	4770      	bx	lr
 8009316:	bf00      	nop
 8009318:	200020dc 	.word	0x200020dc

0800931c <xTaskGetTickCount>:
		xTicks = xTickCount;
 800931c:	4b01      	ldr	r3, [pc, #4]	; (8009324 <xTaskGetTickCount+0x8>)
 800931e:	6818      	ldr	r0, [r3, #0]
}
 8009320:	4770      	bx	lr
 8009322:	bf00      	nop
 8009324:	20002160 	.word	0x20002160

08009328 <xTaskGetTickCountFromISR>:
{
 8009328:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800932a:	f000 ff71 	bl	800a210 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 800932e:	4b01      	ldr	r3, [pc, #4]	; (8009334 <xTaskGetTickCountFromISR+0xc>)
 8009330:	6818      	ldr	r0, [r3, #0]
}
 8009332:	bd08      	pop	{r3, pc}
 8009334:	20002160 	.word	0x20002160

08009338 <xTaskIncrementTick>:
{
 8009338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800933a:	4b3c      	ldr	r3, [pc, #240]	; (800942c <xTaskIncrementTick+0xf4>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d16c      	bne.n	800941c <xTaskIncrementTick+0xe4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009342:	4b3b      	ldr	r3, [pc, #236]	; (8009430 <xTaskIncrementTick+0xf8>)
 8009344:	681d      	ldr	r5, [r3, #0]
 8009346:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8009348:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800934a:	b9c5      	cbnz	r5, 800937e <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800934c:	4b39      	ldr	r3, [pc, #228]	; (8009434 <xTaskIncrementTick+0xfc>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	b143      	cbz	r3, 8009366 <xTaskIncrementTick+0x2e>
 8009354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009358:	f383 8811 	msr	BASEPRI, r3
 800935c:	f3bf 8f6f 	isb	sy
 8009360:	f3bf 8f4f 	dsb	sy
 8009364:	e7fe      	b.n	8009364 <xTaskIncrementTick+0x2c>
 8009366:	4a33      	ldr	r2, [pc, #204]	; (8009434 <xTaskIncrementTick+0xfc>)
 8009368:	6811      	ldr	r1, [r2, #0]
 800936a:	4b33      	ldr	r3, [pc, #204]	; (8009438 <xTaskIncrementTick+0x100>)
 800936c:	6818      	ldr	r0, [r3, #0]
 800936e:	6010      	str	r0, [r2, #0]
 8009370:	6019      	str	r1, [r3, #0]
 8009372:	4a32      	ldr	r2, [pc, #200]	; (800943c <xTaskIncrementTick+0x104>)
 8009374:	6813      	ldr	r3, [r2, #0]
 8009376:	3301      	adds	r3, #1
 8009378:	6013      	str	r3, [r2, #0]
 800937a:	f7ff fd91 	bl	8008ea0 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800937e:	4b30      	ldr	r3, [pc, #192]	; (8009440 <xTaskIncrementTick+0x108>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	42ab      	cmp	r3, r5
 8009384:	d940      	bls.n	8009408 <xTaskIncrementTick+0xd0>
BaseType_t xSwitchRequired = pdFALSE;
 8009386:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009388:	4b2e      	ldr	r3, [pc, #184]	; (8009444 <xTaskIncrementTick+0x10c>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800938e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009392:	009a      	lsls	r2, r3, #2
 8009394:	4b2c      	ldr	r3, [pc, #176]	; (8009448 <xTaskIncrementTick+0x110>)
 8009396:	589b      	ldr	r3, [r3, r2]
 8009398:	2b01      	cmp	r3, #1
 800939a:	d900      	bls.n	800939e <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 800939c:	2701      	movs	r7, #1
			if( xYieldPending != pdFALSE )
 800939e:	4b2b      	ldr	r3, [pc, #172]	; (800944c <xTaskIncrementTick+0x114>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d03f      	beq.n	8009426 <xTaskIncrementTick+0xee>
				xSwitchRequired = pdTRUE;
 80093a6:	2701      	movs	r7, #1
	return xSwitchRequired;
 80093a8:	e03d      	b.n	8009426 <xTaskIncrementTick+0xee>
							xSwitchRequired = pdTRUE;
 80093aa:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80093ac:	4b21      	ldr	r3, [pc, #132]	; (8009434 <xTaskIncrementTick+0xfc>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	b35b      	cbz	r3, 800940c <xTaskIncrementTick+0xd4>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093b4:	4b1f      	ldr	r3, [pc, #124]	; (8009434 <xTaskIncrementTick+0xfc>)
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	68db      	ldr	r3, [r3, #12]
 80093ba:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80093bc:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 80093be:	429d      	cmp	r5, r3
 80093c0:	d329      	bcc.n	8009416 <xTaskIncrementTick+0xde>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093c2:	1d26      	adds	r6, r4, #4
 80093c4:	4630      	mov	r0, r6
 80093c6:	f7ff f9c1 	bl	800874c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80093ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80093cc:	b11b      	cbz	r3, 80093d6 <xTaskIncrementTick+0x9e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80093ce:	f104 0018 	add.w	r0, r4, #24
 80093d2:	f7ff f9bb 	bl	800874c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80093d6:	4620      	mov	r0, r4
 80093d8:	f007 ff14 	bl	8011204 <SEGGER_SYSVIEW_OnTaskStartReady>
 80093dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80093de:	2201      	movs	r2, #1
 80093e0:	409a      	lsls	r2, r3
 80093e2:	491b      	ldr	r1, [pc, #108]	; (8009450 <xTaskIncrementTick+0x118>)
 80093e4:	6808      	ldr	r0, [r1, #0]
 80093e6:	4302      	orrs	r2, r0
 80093e8:	600a      	str	r2, [r1, #0]
 80093ea:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80093ee:	009a      	lsls	r2, r3, #2
 80093f0:	4631      	mov	r1, r6
 80093f2:	4815      	ldr	r0, [pc, #84]	; (8009448 <xTaskIncrementTick+0x110>)
 80093f4:	4410      	add	r0, r2
 80093f6:	f7ff f985 	bl	8008704 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80093fa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80093fc:	4b11      	ldr	r3, [pc, #68]	; (8009444 <xTaskIncrementTick+0x10c>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009402:	429a      	cmp	r2, r3
 8009404:	d2d1      	bcs.n	80093aa <xTaskIncrementTick+0x72>
 8009406:	e7d1      	b.n	80093ac <xTaskIncrementTick+0x74>
BaseType_t xSwitchRequired = pdFALSE;
 8009408:	2700      	movs	r7, #0
 800940a:	e7cf      	b.n	80093ac <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800940c:	4b0c      	ldr	r3, [pc, #48]	; (8009440 <xTaskIncrementTick+0x108>)
 800940e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009412:	601a      	str	r2, [r3, #0]
					break;
 8009414:	e7b8      	b.n	8009388 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8009416:	4a0a      	ldr	r2, [pc, #40]	; (8009440 <xTaskIncrementTick+0x108>)
 8009418:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800941a:	e7b5      	b.n	8009388 <xTaskIncrementTick+0x50>
		++xPendedTicks;
 800941c:	4a0d      	ldr	r2, [pc, #52]	; (8009454 <xTaskIncrementTick+0x11c>)
 800941e:	6813      	ldr	r3, [r2, #0]
 8009420:	3301      	adds	r3, #1
 8009422:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8009424:	2700      	movs	r7, #0
}
 8009426:	4638      	mov	r0, r7
 8009428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800942a:	bf00      	nop
 800942c:	200020dc 	.word	0x200020dc
 8009430:	20002160 	.word	0x20002160
 8009434:	20002038 	.word	0x20002038
 8009438:	2000203c 	.word	0x2000203c
 800943c:	20002118 	.word	0x20002118
 8009440:	20002114 	.word	0x20002114
 8009444:	20002034 	.word	0x20002034
 8009448:	20002040 	.word	0x20002040
 800944c:	20002164 	.word	0x20002164
 8009450:	200020e4 	.word	0x200020e4
 8009454:	2000211c 	.word	0x2000211c

08009458 <xTaskResumeAll>:
{
 8009458:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 800945a:	4b36      	ldr	r3, [pc, #216]	; (8009534 <xTaskResumeAll+0xdc>)
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	b943      	cbnz	r3, 8009472 <xTaskResumeAll+0x1a>
 8009460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009464:	f383 8811 	msr	BASEPRI, r3
 8009468:	f3bf 8f6f 	isb	sy
 800946c:	f3bf 8f4f 	dsb	sy
 8009470:	e7fe      	b.n	8009470 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 8009472:	f000 fda7 	bl	8009fc4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8009476:	4b2f      	ldr	r3, [pc, #188]	; (8009534 <xTaskResumeAll+0xdc>)
 8009478:	681a      	ldr	r2, [r3, #0]
 800947a:	3a01      	subs	r2, #1
 800947c:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d152      	bne.n	800952a <xTaskResumeAll+0xd2>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009484:	4b2c      	ldr	r3, [pc, #176]	; (8009538 <xTaskResumeAll+0xe0>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	b90b      	cbnz	r3, 800948e <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 800948a:	2400      	movs	r4, #0
 800948c:	e04e      	b.n	800952c <xTaskResumeAll+0xd4>
TCB_t *pxTCB = NULL;
 800948e:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009490:	4b2a      	ldr	r3, [pc, #168]	; (800953c <xTaskResumeAll+0xe4>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	b333      	cbz	r3, 80094e4 <xTaskResumeAll+0x8c>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009496:	4b29      	ldr	r3, [pc, #164]	; (800953c <xTaskResumeAll+0xe4>)
 8009498:	68db      	ldr	r3, [r3, #12]
 800949a:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800949c:	f104 0018 	add.w	r0, r4, #24
 80094a0:	f7ff f954 	bl	800874c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80094a4:	1d25      	adds	r5, r4, #4
 80094a6:	4628      	mov	r0, r5
 80094a8:	f7ff f950 	bl	800874c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80094ac:	4620      	mov	r0, r4
 80094ae:	f007 fea9 	bl	8011204 <SEGGER_SYSVIEW_OnTaskStartReady>
 80094b2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80094b4:	2301      	movs	r3, #1
 80094b6:	4083      	lsls	r3, r0
 80094b8:	4a21      	ldr	r2, [pc, #132]	; (8009540 <xTaskResumeAll+0xe8>)
 80094ba:	6811      	ldr	r1, [r2, #0]
 80094bc:	430b      	orrs	r3, r1
 80094be:	6013      	str	r3, [r2, #0]
 80094c0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80094c4:	4629      	mov	r1, r5
 80094c6:	4b1f      	ldr	r3, [pc, #124]	; (8009544 <xTaskResumeAll+0xec>)
 80094c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80094cc:	f7ff f91a 	bl	8008704 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80094d0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80094d2:	4b1d      	ldr	r3, [pc, #116]	; (8009548 <xTaskResumeAll+0xf0>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094d8:	429a      	cmp	r2, r3
 80094da:	d3d9      	bcc.n	8009490 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
 80094dc:	4b1b      	ldr	r3, [pc, #108]	; (800954c <xTaskResumeAll+0xf4>)
 80094de:	2201      	movs	r2, #1
 80094e0:	601a      	str	r2, [r3, #0]
 80094e2:	e7d5      	b.n	8009490 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
 80094e4:	b10c      	cbz	r4, 80094ea <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
 80094e6:	f7ff fcdb 	bl	8008ea0 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80094ea:	4b19      	ldr	r3, [pc, #100]	; (8009550 <xTaskResumeAll+0xf8>)
 80094ec:	681c      	ldr	r4, [r3, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 80094ee:	b984      	cbnz	r4, 8009512 <xTaskResumeAll+0xba>
				if( xYieldPending != pdFALSE )
 80094f0:	4b16      	ldr	r3, [pc, #88]	; (800954c <xTaskResumeAll+0xf4>)
 80094f2:	681c      	ldr	r4, [r3, #0]
 80094f4:	b1d4      	cbz	r4, 800952c <xTaskResumeAll+0xd4>
					taskYIELD_IF_USING_PREEMPTION();
 80094f6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80094fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094fe:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009502:	f3bf 8f4f 	dsb	sy
 8009506:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800950a:	2401      	movs	r4, #1
 800950c:	e00e      	b.n	800952c <xTaskResumeAll+0xd4>
						} while( xPendedCounts > ( TickType_t ) 0U );
 800950e:	3c01      	subs	r4, #1
 8009510:	d007      	beq.n	8009522 <xTaskResumeAll+0xca>
							if( xTaskIncrementTick() != pdFALSE )
 8009512:	f7ff ff11 	bl	8009338 <xTaskIncrementTick>
 8009516:	2800      	cmp	r0, #0
 8009518:	d0f9      	beq.n	800950e <xTaskResumeAll+0xb6>
								xYieldPending = pdTRUE;
 800951a:	4b0c      	ldr	r3, [pc, #48]	; (800954c <xTaskResumeAll+0xf4>)
 800951c:	2201      	movs	r2, #1
 800951e:	601a      	str	r2, [r3, #0]
 8009520:	e7f5      	b.n	800950e <xTaskResumeAll+0xb6>
						xPendedTicks = 0;
 8009522:	4b0b      	ldr	r3, [pc, #44]	; (8009550 <xTaskResumeAll+0xf8>)
 8009524:	2200      	movs	r2, #0
 8009526:	601a      	str	r2, [r3, #0]
 8009528:	e7e2      	b.n	80094f0 <xTaskResumeAll+0x98>
BaseType_t xAlreadyYielded = pdFALSE;
 800952a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800952c:	f000 fd6c 	bl	800a008 <vPortExitCritical>
}
 8009530:	4620      	mov	r0, r4
 8009532:	bd38      	pop	{r3, r4, r5, pc}
 8009534:	200020dc 	.word	0x200020dc
 8009538:	200020d4 	.word	0x200020d4
 800953c:	20002120 	.word	0x20002120
 8009540:	200020e4 	.word	0x200020e4
 8009544:	20002040 	.word	0x20002040
 8009548:	20002034 	.word	0x20002034
 800954c:	20002164 	.word	0x20002164
 8009550:	2000211c 	.word	0x2000211c

08009554 <vTaskDelay>:
	{
 8009554:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009556:	b1c8      	cbz	r0, 800958c <vTaskDelay+0x38>
 8009558:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 800955a:	4b12      	ldr	r3, [pc, #72]	; (80095a4 <vTaskDelay+0x50>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	b143      	cbz	r3, 8009572 <vTaskDelay+0x1e>
 8009560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009564:	f383 8811 	msr	BASEPRI, r3
 8009568:	f3bf 8f6f 	isb	sy
 800956c:	f3bf 8f4f 	dsb	sy
 8009570:	e7fe      	b.n	8009570 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8009572:	f7ff fecb 	bl	800930c <vTaskSuspendAll>
				traceTASK_DELAY();
 8009576:	4621      	mov	r1, r4
 8009578:	2023      	movs	r0, #35	; 0x23
 800957a:	f007 fc2d 	bl	8010dd8 <SEGGER_SYSVIEW_RecordU32>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800957e:	2100      	movs	r1, #0
 8009580:	4620      	mov	r0, r4
 8009582:	f7ff fdd5 	bl	8009130 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8009586:	f7ff ff67 	bl	8009458 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800958a:	b948      	cbnz	r0, 80095a0 <vTaskDelay+0x4c>
			portYIELD_WITHIN_API();
 800958c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009590:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009594:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009598:	f3bf 8f4f 	dsb	sy
 800959c:	f3bf 8f6f 	isb	sy
	}
 80095a0:	bd10      	pop	{r4, pc}
 80095a2:	bf00      	nop
 80095a4:	200020dc 	.word	0x200020dc

080095a8 <vTaskSwitchContext>:
{
 80095a8:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80095aa:	4b31      	ldr	r3, [pc, #196]	; (8009670 <vTaskSwitchContext+0xc8>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	b11b      	cbz	r3, 80095b8 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 80095b0:	4b30      	ldr	r3, [pc, #192]	; (8009674 <vTaskSwitchContext+0xcc>)
 80095b2:	2201      	movs	r2, #1
 80095b4:	601a      	str	r2, [r3, #0]
}
 80095b6:	bd08      	pop	{r3, pc}
		xYieldPending = pdFALSE;
 80095b8:	4b2e      	ldr	r3, [pc, #184]	; (8009674 <vTaskSwitchContext+0xcc>)
 80095ba:	2200      	movs	r2, #0
 80095bc:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80095be:	f7f7 f883 	bl	80006c8 <getRunTimeCounterValue>
 80095c2:	4b2d      	ldr	r3, [pc, #180]	; (8009678 <vTaskSwitchContext+0xd0>)
 80095c4:	6018      	str	r0, [r3, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 80095c6:	4b2d      	ldr	r3, [pc, #180]	; (800967c <vTaskSwitchContext+0xd4>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	4298      	cmp	r0, r3
 80095cc:	d905      	bls.n	80095da <vTaskSwitchContext+0x32>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 80095ce:	4a2c      	ldr	r2, [pc, #176]	; (8009680 <vTaskSwitchContext+0xd8>)
 80095d0:	6811      	ldr	r1, [r2, #0]
 80095d2:	1ac3      	subs	r3, r0, r3
 80095d4:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80095d6:	441a      	add	r2, r3
 80095d8:	654a      	str	r2, [r1, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 80095da:	4b28      	ldr	r3, [pc, #160]	; (800967c <vTaskSwitchContext+0xd4>)
 80095dc:	6018      	str	r0, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095de:	4b29      	ldr	r3, [pc, #164]	; (8009684 <vTaskSwitchContext+0xdc>)
 80095e0:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80095e2:	fab3 f383 	clz	r3, r3
 80095e6:	b2db      	uxtb	r3, r3
 80095e8:	f1c3 031f 	rsb	r3, r3, #31
 80095ec:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80095f0:	0092      	lsls	r2, r2, #2
 80095f2:	4925      	ldr	r1, [pc, #148]	; (8009688 <vTaskSwitchContext+0xe0>)
 80095f4:	588a      	ldr	r2, [r1, r2]
 80095f6:	b942      	cbnz	r2, 800960a <vTaskSwitchContext+0x62>
	__asm volatile
 80095f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095fc:	f383 8811 	msr	BASEPRI, r3
 8009600:	f3bf 8f6f 	isb	sy
 8009604:	f3bf 8f4f 	dsb	sy
 8009608:	e7fe      	b.n	8009608 <vTaskSwitchContext+0x60>
 800960a:	491f      	ldr	r1, [pc, #124]	; (8009688 <vTaskSwitchContext+0xe0>)
 800960c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8009610:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8009614:	6850      	ldr	r0, [r2, #4]
 8009616:	6840      	ldr	r0, [r0, #4]
 8009618:	6050      	str	r0, [r2, #4]
 800961a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800961e:	0092      	lsls	r2, r2, #2
 8009620:	3208      	adds	r2, #8
 8009622:	4411      	add	r1, r2
 8009624:	4288      	cmp	r0, r1
 8009626:	d017      	beq.n	8009658 <vTaskSwitchContext+0xb0>
 8009628:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800962c:	4a16      	ldr	r2, [pc, #88]	; (8009688 <vTaskSwitchContext+0xe0>)
 800962e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009632:	685b      	ldr	r3, [r3, #4]
 8009634:	68da      	ldr	r2, [r3, #12]
 8009636:	4b12      	ldr	r3, [pc, #72]	; (8009680 <vTaskSwitchContext+0xd8>)
 8009638:	601a      	str	r2, [r3, #0]
		traceTASK_SWITCHED_IN();
 800963a:	681a      	ldr	r2, [r3, #0]
 800963c:	4b13      	ldr	r3, [pc, #76]	; (800968c <vTaskSwitchContext+0xe4>)
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	429a      	cmp	r2, r3
 8009642:	d011      	beq.n	8009668 <vTaskSwitchContext+0xc0>
 8009644:	4b0e      	ldr	r3, [pc, #56]	; (8009680 <vTaskSwitchContext+0xd8>)
 8009646:	6818      	ldr	r0, [r3, #0]
 8009648:	f007 fdb8 	bl	80111bc <SEGGER_SYSVIEW_OnTaskStartExec>
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800964c:	4b0c      	ldr	r3, [pc, #48]	; (8009680 <vTaskSwitchContext+0xd8>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	3358      	adds	r3, #88	; 0x58
 8009652:	4a0f      	ldr	r2, [pc, #60]	; (8009690 <vTaskSwitchContext+0xe8>)
 8009654:	6013      	str	r3, [r2, #0]
}
 8009656:	e7ae      	b.n	80095b6 <vTaskSwitchContext+0xe>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009658:	6840      	ldr	r0, [r0, #4]
 800965a:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800965e:	4a0a      	ldr	r2, [pc, #40]	; (8009688 <vTaskSwitchContext+0xe0>)
 8009660:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8009664:	6050      	str	r0, [r2, #4]
 8009666:	e7df      	b.n	8009628 <vTaskSwitchContext+0x80>
		traceTASK_SWITCHED_IN();
 8009668:	f007 fd70 	bl	801114c <SEGGER_SYSVIEW_OnIdle>
 800966c:	e7ee      	b.n	800964c <vTaskSwitchContext+0xa4>
 800966e:	bf00      	nop
 8009670:	200020dc 	.word	0x200020dc
 8009674:	20002164 	.word	0x20002164
 8009678:	200020d0 	.word	0x200020d0
 800967c:	200020cc 	.word	0x200020cc
 8009680:	20002034 	.word	0x20002034
 8009684:	200020e4 	.word	0x200020e4
 8009688:	20002040 	.word	0x20002040
 800968c:	20002110 	.word	0x20002110
 8009690:	20001868 	.word	0x20001868

08009694 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8009694:	b158      	cbz	r0, 80096ae <vTaskPlaceOnEventList+0x1a>
{
 8009696:	b510      	push	{r4, lr}
 8009698:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800969a:	4a09      	ldr	r2, [pc, #36]	; (80096c0 <vTaskPlaceOnEventList+0x2c>)
 800969c:	6811      	ldr	r1, [r2, #0]
 800969e:	3118      	adds	r1, #24
 80096a0:	f7ff f83b 	bl	800871a <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80096a4:	2101      	movs	r1, #1
 80096a6:	4620      	mov	r0, r4
 80096a8:	f7ff fd42 	bl	8009130 <prvAddCurrentTaskToDelayedList>
}
 80096ac:	bd10      	pop	{r4, pc}
 80096ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096b2:	f383 8811 	msr	BASEPRI, r3
 80096b6:	f3bf 8f6f 	isb	sy
 80096ba:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 80096be:	e7fe      	b.n	80096be <vTaskPlaceOnEventList+0x2a>
 80096c0:	20002034 	.word	0x20002034

080096c4 <vTaskPlaceOnUnorderedEventList>:
	configASSERT( pxEventList );
 80096c4:	b170      	cbz	r0, 80096e4 <vTaskPlaceOnUnorderedEventList+0x20>
{
 80096c6:	b510      	push	{r4, lr}
 80096c8:	4614      	mov	r4, r2
 80096ca:	4602      	mov	r2, r0
	configASSERT( uxSchedulerSuspended != 0 );
 80096cc:	4b11      	ldr	r3, [pc, #68]	; (8009714 <vTaskPlaceOnUnorderedEventList+0x50>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	b98b      	cbnz	r3, 80096f6 <vTaskPlaceOnUnorderedEventList+0x32>
 80096d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096d6:	f383 8811 	msr	BASEPRI, r3
 80096da:	f3bf 8f6f 	isb	sy
 80096de:	f3bf 8f4f 	dsb	sy
 80096e2:	e7fe      	b.n	80096e2 <vTaskPlaceOnUnorderedEventList+0x1e>
 80096e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096e8:	f383 8811 	msr	BASEPRI, r3
 80096ec:	f3bf 8f6f 	isb	sy
 80096f0:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 80096f4:	e7fe      	b.n	80096f4 <vTaskPlaceOnUnorderedEventList+0x30>
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80096f6:	4b08      	ldr	r3, [pc, #32]	; (8009718 <vTaskPlaceOnUnorderedEventList+0x54>)
 80096f8:	6818      	ldr	r0, [r3, #0]
 80096fa:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80096fe:	6181      	str	r1, [r0, #24]
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009700:	6819      	ldr	r1, [r3, #0]
 8009702:	3118      	adds	r1, #24
 8009704:	4610      	mov	r0, r2
 8009706:	f7fe fffd 	bl	8008704 <vListInsertEnd>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800970a:	2101      	movs	r1, #1
 800970c:	4620      	mov	r0, r4
 800970e:	f7ff fd0f 	bl	8009130 <prvAddCurrentTaskToDelayedList>
}
 8009712:	bd10      	pop	{r4, pc}
 8009714:	200020dc 	.word	0x200020dc
 8009718:	20002034 	.word	0x20002034

0800971c <vTaskPlaceOnEventListRestricted>:
	{
 800971c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 800971e:	b188      	cbz	r0, 8009744 <vTaskPlaceOnEventListRestricted+0x28>
 8009720:	460d      	mov	r5, r1
 8009722:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009724:	4a0c      	ldr	r2, [pc, #48]	; (8009758 <vTaskPlaceOnEventListRestricted+0x3c>)
 8009726:	6811      	ldr	r1, [r2, #0]
 8009728:	3118      	adds	r1, #24
 800972a:	f7fe ffeb 	bl	8008704 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 800972e:	b10c      	cbz	r4, 8009734 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 8009730:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8009734:	2024      	movs	r0, #36	; 0x24
 8009736:	f007 fb3b 	bl	8010db0 <SEGGER_SYSVIEW_RecordVoid>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800973a:	4621      	mov	r1, r4
 800973c:	4628      	mov	r0, r5
 800973e:	f7ff fcf7 	bl	8009130 <prvAddCurrentTaskToDelayedList>
	}
 8009742:	bd38      	pop	{r3, r4, r5, pc}
 8009744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009748:	f383 8811 	msr	BASEPRI, r3
 800974c:	f3bf 8f6f 	isb	sy
 8009750:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8009754:	e7fe      	b.n	8009754 <vTaskPlaceOnEventListRestricted+0x38>
 8009756:	bf00      	nop
 8009758:	20002034 	.word	0x20002034

0800975c <xTaskRemoveFromEventList>:
{
 800975c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800975e:	68c3      	ldr	r3, [r0, #12]
 8009760:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8009762:	b33c      	cbz	r4, 80097b4 <xTaskRemoveFromEventList+0x58>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009764:	f104 0518 	add.w	r5, r4, #24
 8009768:	4628      	mov	r0, r5
 800976a:	f7fe ffef 	bl	800874c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800976e:	4b19      	ldr	r3, [pc, #100]	; (80097d4 <xTaskRemoveFromEventList+0x78>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	bb43      	cbnz	r3, 80097c6 <xTaskRemoveFromEventList+0x6a>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009774:	1d25      	adds	r5, r4, #4
 8009776:	4628      	mov	r0, r5
 8009778:	f7fe ffe8 	bl	800874c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800977c:	4620      	mov	r0, r4
 800977e:	f007 fd41 	bl	8011204 <SEGGER_SYSVIEW_OnTaskStartReady>
 8009782:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009784:	2301      	movs	r3, #1
 8009786:	4083      	lsls	r3, r0
 8009788:	4a13      	ldr	r2, [pc, #76]	; (80097d8 <xTaskRemoveFromEventList+0x7c>)
 800978a:	6811      	ldr	r1, [r2, #0]
 800978c:	430b      	orrs	r3, r1
 800978e:	6013      	str	r3, [r2, #0]
 8009790:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009794:	4629      	mov	r1, r5
 8009796:	4b11      	ldr	r3, [pc, #68]	; (80097dc <xTaskRemoveFromEventList+0x80>)
 8009798:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800979c:	f7fe ffb2 	bl	8008704 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80097a0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80097a2:	4b0f      	ldr	r3, [pc, #60]	; (80097e0 <xTaskRemoveFromEventList+0x84>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097a8:	429a      	cmp	r2, r3
 80097aa:	d911      	bls.n	80097d0 <xTaskRemoveFromEventList+0x74>
		xYieldPending = pdTRUE;
 80097ac:	2001      	movs	r0, #1
 80097ae:	4b0d      	ldr	r3, [pc, #52]	; (80097e4 <xTaskRemoveFromEventList+0x88>)
 80097b0:	6018      	str	r0, [r3, #0]
}
 80097b2:	bd38      	pop	{r3, r4, r5, pc}
 80097b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097b8:	f383 8811 	msr	BASEPRI, r3
 80097bc:	f3bf 8f6f 	isb	sy
 80097c0:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 80097c4:	e7fe      	b.n	80097c4 <xTaskRemoveFromEventList+0x68>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80097c6:	4629      	mov	r1, r5
 80097c8:	4807      	ldr	r0, [pc, #28]	; (80097e8 <xTaskRemoveFromEventList+0x8c>)
 80097ca:	f7fe ff9b 	bl	8008704 <vListInsertEnd>
 80097ce:	e7e7      	b.n	80097a0 <xTaskRemoveFromEventList+0x44>
		xReturn = pdFALSE;
 80097d0:	2000      	movs	r0, #0
	return xReturn;
 80097d2:	e7ee      	b.n	80097b2 <xTaskRemoveFromEventList+0x56>
 80097d4:	200020dc 	.word	0x200020dc
 80097d8:	200020e4 	.word	0x200020e4
 80097dc:	20002040 	.word	0x20002040
 80097e0:	20002034 	.word	0x20002034
 80097e4:	20002164 	.word	0x20002164
 80097e8:	20002120 	.word	0x20002120

080097ec <vTaskRemoveFromUnorderedEventList>:
{
 80097ec:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80097ee:	4b1e      	ldr	r3, [pc, #120]	; (8009868 <vTaskRemoveFromUnorderedEventList+0x7c>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	b943      	cbnz	r3, 8009806 <vTaskRemoveFromUnorderedEventList+0x1a>
 80097f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097f8:	f383 8811 	msr	BASEPRI, r3
 80097fc:	f3bf 8f6f 	isb	sy
 8009800:	f3bf 8f4f 	dsb	sy
 8009804:	e7fe      	b.n	8009804 <vTaskRemoveFromUnorderedEventList+0x18>
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009806:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800980a:	6001      	str	r1, [r0, #0]
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800980c:	68c4      	ldr	r4, [r0, #12]
	configASSERT( pxUnblockedTCB );
 800980e:	b30c      	cbz	r4, 8009854 <vTaskRemoveFromUnorderedEventList+0x68>
	( void ) uxListRemove( pxEventListItem );
 8009810:	f7fe ff9c 	bl	800874c <uxListRemove>
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009814:	1d25      	adds	r5, r4, #4
 8009816:	4628      	mov	r0, r5
 8009818:	f7fe ff98 	bl	800874c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800981c:	4620      	mov	r0, r4
 800981e:	f007 fcf1 	bl	8011204 <SEGGER_SYSVIEW_OnTaskStartReady>
 8009822:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009824:	2301      	movs	r3, #1
 8009826:	4083      	lsls	r3, r0
 8009828:	4a10      	ldr	r2, [pc, #64]	; (800986c <vTaskRemoveFromUnorderedEventList+0x80>)
 800982a:	6811      	ldr	r1, [r2, #0]
 800982c:	430b      	orrs	r3, r1
 800982e:	6013      	str	r3, [r2, #0]
 8009830:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8009834:	4629      	mov	r1, r5
 8009836:	4b0e      	ldr	r3, [pc, #56]	; (8009870 <vTaskRemoveFromUnorderedEventList+0x84>)
 8009838:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800983c:	f7fe ff62 	bl	8008704 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009840:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009842:	4b0c      	ldr	r3, [pc, #48]	; (8009874 <vTaskRemoveFromUnorderedEventList+0x88>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009848:	429a      	cmp	r2, r3
 800984a:	d902      	bls.n	8009852 <vTaskRemoveFromUnorderedEventList+0x66>
		xYieldPending = pdTRUE;
 800984c:	4b0a      	ldr	r3, [pc, #40]	; (8009878 <vTaskRemoveFromUnorderedEventList+0x8c>)
 800984e:	2201      	movs	r2, #1
 8009850:	601a      	str	r2, [r3, #0]
}
 8009852:	bd38      	pop	{r3, r4, r5, pc}
 8009854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009858:	f383 8811 	msr	BASEPRI, r3
 800985c:	f3bf 8f6f 	isb	sy
 8009860:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8009864:	e7fe      	b.n	8009864 <vTaskRemoveFromUnorderedEventList+0x78>
 8009866:	bf00      	nop
 8009868:	200020dc 	.word	0x200020dc
 800986c:	200020e4 	.word	0x200020e4
 8009870:	20002040 	.word	0x20002040
 8009874:	20002034 	.word	0x20002034
 8009878:	20002164 	.word	0x20002164

0800987c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800987c:	4b03      	ldr	r3, [pc, #12]	; (800988c <vTaskInternalSetTimeOutState+0x10>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009882:	4b03      	ldr	r3, [pc, #12]	; (8009890 <vTaskInternalSetTimeOutState+0x14>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	6043      	str	r3, [r0, #4]
}
 8009888:	4770      	bx	lr
 800988a:	bf00      	nop
 800988c:	20002118 	.word	0x20002118
 8009890:	20002160 	.word	0x20002160

08009894 <xTaskCheckForTimeOut>:
{
 8009894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8009896:	b1c8      	cbz	r0, 80098cc <xTaskCheckForTimeOut+0x38>
 8009898:	460c      	mov	r4, r1
 800989a:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 800989c:	b1f9      	cbz	r1, 80098de <xTaskCheckForTimeOut+0x4a>
	taskENTER_CRITICAL();
 800989e:	f000 fb91 	bl	8009fc4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80098a2:	4b1b      	ldr	r3, [pc, #108]	; (8009910 <xTaskCheckForTimeOut+0x7c>)
 80098a4:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80098a6:	686b      	ldr	r3, [r5, #4]
 80098a8:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 80098aa:	6822      	ldr	r2, [r4, #0]
 80098ac:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80098b0:	d026      	beq.n	8009900 <xTaskCheckForTimeOut+0x6c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80098b2:	4e18      	ldr	r6, [pc, #96]	; (8009914 <xTaskCheckForTimeOut+0x80>)
 80098b4:	6836      	ldr	r6, [r6, #0]
 80098b6:	682f      	ldr	r7, [r5, #0]
 80098b8:	42b7      	cmp	r7, r6
 80098ba:	d001      	beq.n	80098c0 <xTaskCheckForTimeOut+0x2c>
 80098bc:	428b      	cmp	r3, r1
 80098be:	d924      	bls.n	800990a <xTaskCheckForTimeOut+0x76>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80098c0:	4282      	cmp	r2, r0
 80098c2:	d815      	bhi.n	80098f0 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
 80098c4:	2300      	movs	r3, #0
 80098c6:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 80098c8:	2401      	movs	r4, #1
 80098ca:	e01a      	b.n	8009902 <xTaskCheckForTimeOut+0x6e>
 80098cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098d0:	f383 8811 	msr	BASEPRI, r3
 80098d4:	f3bf 8f6f 	isb	sy
 80098d8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 80098dc:	e7fe      	b.n	80098dc <xTaskCheckForTimeOut+0x48>
 80098de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098e2:	f383 8811 	msr	BASEPRI, r3
 80098e6:	f3bf 8f6f 	isb	sy
 80098ea:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 80098ee:	e7fe      	b.n	80098ee <xTaskCheckForTimeOut+0x5a>
			*pxTicksToWait -= xElapsedTime;
 80098f0:	1a5b      	subs	r3, r3, r1
 80098f2:	4413      	add	r3, r2
 80098f4:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80098f6:	4628      	mov	r0, r5
 80098f8:	f7ff ffc0 	bl	800987c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80098fc:	2400      	movs	r4, #0
 80098fe:	e000      	b.n	8009902 <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
 8009900:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8009902:	f000 fb81 	bl	800a008 <vPortExitCritical>
}
 8009906:	4620      	mov	r0, r4
 8009908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
 800990a:	2401      	movs	r4, #1
 800990c:	e7f9      	b.n	8009902 <xTaskCheckForTimeOut+0x6e>
 800990e:	bf00      	nop
 8009910:	20002160 	.word	0x20002160
 8009914:	20002118 	.word	0x20002118

08009918 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8009918:	4b01      	ldr	r3, [pc, #4]	; (8009920 <vTaskMissedYield+0x8>)
 800991a:	2201      	movs	r2, #1
 800991c:	601a      	str	r2, [r3, #0]
}
 800991e:	4770      	bx	lr
 8009920:	20002164 	.word	0x20002164

08009924 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8009924:	4b05      	ldr	r3, [pc, #20]	; (800993c <xTaskGetSchedulerState+0x18>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	b133      	cbz	r3, 8009938 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800992a:	4b05      	ldr	r3, [pc, #20]	; (8009940 <xTaskGetSchedulerState+0x1c>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	b10b      	cbz	r3, 8009934 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 8009930:	2000      	movs	r0, #0
	}
 8009932:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 8009934:	2002      	movs	r0, #2
 8009936:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009938:	2001      	movs	r0, #1
 800993a:	4770      	bx	lr
 800993c:	20002134 	.word	0x20002134
 8009940:	200020dc 	.word	0x200020dc

08009944 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8009944:	2800      	cmp	r0, #0
 8009946:	d053      	beq.n	80099f0 <xTaskPriorityDisinherit+0xac>
	{
 8009948:	b538      	push	{r3, r4, r5, lr}
 800994a:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 800994c:	4b2a      	ldr	r3, [pc, #168]	; (80099f8 <xTaskPriorityDisinherit+0xb4>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4283      	cmp	r3, r0
 8009952:	d008      	beq.n	8009966 <xTaskPriorityDisinherit+0x22>
 8009954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009958:	f383 8811 	msr	BASEPRI, r3
 800995c:	f3bf 8f6f 	isb	sy
 8009960:	f3bf 8f4f 	dsb	sy
 8009964:	e7fe      	b.n	8009964 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8009966:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8009968:	b943      	cbnz	r3, 800997c <xTaskPriorityDisinherit+0x38>
 800996a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800996e:	f383 8811 	msr	BASEPRI, r3
 8009972:	f3bf 8f6f 	isb	sy
 8009976:	f3bf 8f4f 	dsb	sy
 800997a:	e7fe      	b.n	800997a <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 800997c:	3b01      	subs	r3, #1
 800997e:	6503      	str	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009980:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8009982:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8009984:	4291      	cmp	r1, r2
 8009986:	d035      	beq.n	80099f4 <xTaskPriorityDisinherit+0xb0>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009988:	b10b      	cbz	r3, 800998e <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 800998a:	2000      	movs	r0, #0
	}
 800998c:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800998e:	1d05      	adds	r5, r0, #4
 8009990:	4628      	mov	r0, r5
 8009992:	f7fe fedb 	bl	800874c <uxListRemove>
 8009996:	b968      	cbnz	r0, 80099b4 <xTaskPriorityDisinherit+0x70>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009998:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800999a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800999e:	0092      	lsls	r2, r2, #2
 80099a0:	4916      	ldr	r1, [pc, #88]	; (80099fc <xTaskPriorityDisinherit+0xb8>)
 80099a2:	588a      	ldr	r2, [r1, r2]
 80099a4:	b932      	cbnz	r2, 80099b4 <xTaskPriorityDisinherit+0x70>
 80099a6:	2201      	movs	r2, #1
 80099a8:	409a      	lsls	r2, r3
 80099aa:	4915      	ldr	r1, [pc, #84]	; (8009a00 <xTaskPriorityDisinherit+0xbc>)
 80099ac:	680b      	ldr	r3, [r1, #0]
 80099ae:	ea23 0302 	bic.w	r3, r3, r2
 80099b2:	600b      	str	r3, [r1, #0]
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80099b4:	4621      	mov	r1, r4
 80099b6:	204a      	movs	r0, #74	; 0x4a
 80099b8:	f007 fa0e 	bl	8010dd8 <SEGGER_SYSVIEW_RecordU32>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80099bc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80099be:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099c0:	f1c3 0307 	rsb	r3, r3, #7
 80099c4:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80099c6:	4620      	mov	r0, r4
 80099c8:	f007 fc1c 	bl	8011204 <SEGGER_SYSVIEW_OnTaskStartReady>
 80099cc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80099ce:	2401      	movs	r4, #1
 80099d0:	fa04 f300 	lsl.w	r3, r4, r0
 80099d4:	4a0a      	ldr	r2, [pc, #40]	; (8009a00 <xTaskPriorityDisinherit+0xbc>)
 80099d6:	6811      	ldr	r1, [r2, #0]
 80099d8:	430b      	orrs	r3, r1
 80099da:	6013      	str	r3, [r2, #0]
 80099dc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80099e0:	4629      	mov	r1, r5
 80099e2:	4b06      	ldr	r3, [pc, #24]	; (80099fc <xTaskPriorityDisinherit+0xb8>)
 80099e4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80099e8:	f7fe fe8c 	bl	8008704 <vListInsertEnd>
					xReturn = pdTRUE;
 80099ec:	4620      	mov	r0, r4
 80099ee:	e7cd      	b.n	800998c <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 80099f0:	2000      	movs	r0, #0
	}
 80099f2:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 80099f4:	2000      	movs	r0, #0
 80099f6:	e7c9      	b.n	800998c <xTaskPriorityDisinherit+0x48>
 80099f8:	20002034 	.word	0x20002034
 80099fc:	20002040 	.word	0x20002040
 8009a00:	200020e4 	.word	0x200020e4

08009a04 <uxTaskResetEventItemValue>:
	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8009a04:	4a04      	ldr	r2, [pc, #16]	; (8009a18 <uxTaskResetEventItemValue+0x14>)
 8009a06:	6813      	ldr	r3, [r2, #0]
 8009a08:	6998      	ldr	r0, [r3, #24]
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a0a:	6813      	ldr	r3, [r2, #0]
 8009a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a0e:	6812      	ldr	r2, [r2, #0]
 8009a10:	f1c3 0307 	rsb	r3, r3, #7
 8009a14:	6193      	str	r3, [r2, #24]
}
 8009a16:	4770      	bx	lr
 8009a18:	20002034 	.word	0x20002034

08009a1c <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009a1c:	4b06      	ldr	r3, [pc, #24]	; (8009a38 <prvGetNextExpireTime+0x1c>)
 8009a1e:	681a      	ldr	r2, [r3, #0]
 8009a20:	6813      	ldr	r3, [r2, #0]
 8009a22:	b92b      	cbnz	r3, 8009a30 <prvGetNextExpireTime+0x14>
 8009a24:	2301      	movs	r3, #1
 8009a26:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009a28:	b923      	cbnz	r3, 8009a34 <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009a2a:	68d3      	ldr	r3, [r2, #12]
 8009a2c:	6818      	ldr	r0, [r3, #0]
 8009a2e:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009a30:	2300      	movs	r3, #0
 8009a32:	e7f8      	b.n	8009a26 <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009a34:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 8009a36:	4770      	bx	lr
 8009a38:	20002168 	.word	0x20002168

08009a3c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009a3c:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009a3e:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009a40:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009a42:	4291      	cmp	r1, r2
 8009a44:	d80c      	bhi.n	8009a60 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a46:	1ad2      	subs	r2, r2, r3
 8009a48:	6983      	ldr	r3, [r0, #24]
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d301      	bcc.n	8009a52 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009a4e:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 8009a50:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009a52:	1d01      	adds	r1, r0, #4
 8009a54:	4b09      	ldr	r3, [pc, #36]	; (8009a7c <prvInsertTimerInActiveList+0x40>)
 8009a56:	6818      	ldr	r0, [r3, #0]
 8009a58:	f7fe fe5f 	bl	800871a <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8009a5c:	2000      	movs	r0, #0
 8009a5e:	e7f7      	b.n	8009a50 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009a60:	429a      	cmp	r2, r3
 8009a62:	d201      	bcs.n	8009a68 <prvInsertTimerInActiveList+0x2c>
 8009a64:	4299      	cmp	r1, r3
 8009a66:	d206      	bcs.n	8009a76 <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009a68:	1d01      	adds	r1, r0, #4
 8009a6a:	4b05      	ldr	r3, [pc, #20]	; (8009a80 <prvInsertTimerInActiveList+0x44>)
 8009a6c:	6818      	ldr	r0, [r3, #0]
 8009a6e:	f7fe fe54 	bl	800871a <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8009a72:	2000      	movs	r0, #0
 8009a74:	e7ec      	b.n	8009a50 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 8009a76:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8009a78:	e7ea      	b.n	8009a50 <prvInsertTimerInActiveList+0x14>
 8009a7a:	bf00      	nop
 8009a7c:	2000216c 	.word	0x2000216c
 8009a80:	20002168 	.word	0x20002168

08009a84 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009a84:	b538      	push	{r3, r4, r5, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009a86:	f000 fa9d 	bl	8009fc4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009a8a:	4b0f      	ldr	r3, [pc, #60]	; (8009ac8 <prvCheckForValidListAndQueue+0x44>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	b113      	cbz	r3, 8009a96 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009a90:	f000 faba 	bl	800a008 <vPortExitCritical>
}
 8009a94:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 8009a96:	4d0d      	ldr	r5, [pc, #52]	; (8009acc <prvCheckForValidListAndQueue+0x48>)
 8009a98:	4628      	mov	r0, r5
 8009a9a:	f7fe fe25 	bl	80086e8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009a9e:	4c0c      	ldr	r4, [pc, #48]	; (8009ad0 <prvCheckForValidListAndQueue+0x4c>)
 8009aa0:	4620      	mov	r0, r4
 8009aa2:	f7fe fe21 	bl	80086e8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009aa6:	4b0b      	ldr	r3, [pc, #44]	; (8009ad4 <prvCheckForValidListAndQueue+0x50>)
 8009aa8:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009aaa:	4b0b      	ldr	r3, [pc, #44]	; (8009ad8 <prvCheckForValidListAndQueue+0x54>)
 8009aac:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8009aae:	2200      	movs	r2, #0
 8009ab0:	2110      	movs	r1, #16
 8009ab2:	200a      	movs	r0, #10
 8009ab4:	f7fe ff57 	bl	8008966 <xQueueGenericCreate>
 8009ab8:	4b03      	ldr	r3, [pc, #12]	; (8009ac8 <prvCheckForValidListAndQueue+0x44>)
 8009aba:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 8009abc:	2800      	cmp	r0, #0
 8009abe:	d0e7      	beq.n	8009a90 <prvCheckForValidListAndQueue+0xc>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009ac0:	4906      	ldr	r1, [pc, #24]	; (8009adc <prvCheckForValidListAndQueue+0x58>)
 8009ac2:	f7ff f9a7 	bl	8008e14 <vQueueAddToRegistry>
 8009ac6:	e7e3      	b.n	8009a90 <prvCheckForValidListAndQueue+0xc>
 8009ac8:	2000219c 	.word	0x2000219c
 8009acc:	20002170 	.word	0x20002170
 8009ad0:	20002184 	.word	0x20002184
 8009ad4:	20002168 	.word	0x20002168
 8009ad8:	2000216c 	.word	0x2000216c
 8009adc:	080130c8 	.word	0x080130c8

08009ae0 <prvInitialiseNewTimer>:
{
 8009ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ae4:	9f07      	ldr	r7, [sp, #28]
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009ae6:	b941      	cbnz	r1, 8009afa <prvInitialiseNewTimer+0x1a>
 8009ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aec:	f383 8811 	msr	BASEPRI, r3
 8009af0:	f3bf 8f6f 	isb	sy
 8009af4:	f3bf 8f4f 	dsb	sy
 8009af8:	e7fe      	b.n	8009af8 <prvInitialiseNewTimer+0x18>
 8009afa:	4606      	mov	r6, r0
 8009afc:	4614      	mov	r4, r2
 8009afe:	461d      	mov	r5, r3
 8009b00:	4688      	mov	r8, r1
	if( pxNewTimer != NULL )
 8009b02:	b18f      	cbz	r7, 8009b28 <prvInitialiseNewTimer+0x48>
		prvCheckForValidListAndQueue();
 8009b04:	f7ff ffbe 	bl	8009a84 <prvCheckForValidListAndQueue>
		pxNewTimer->pcTimerName = pcTimerName;
 8009b08:	603e      	str	r6, [r7, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009b0a:	f8c7 8018 	str.w	r8, [r7, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8009b0e:	61fd      	str	r5, [r7, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009b10:	9b06      	ldr	r3, [sp, #24]
 8009b12:	623b      	str	r3, [r7, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009b14:	1d38      	adds	r0, r7, #4
 8009b16:	f7fe fdf2 	bl	80086fe <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8009b1a:	b12c      	cbz	r4, 8009b28 <prvInitialiseNewTimer+0x48>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8009b1c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009b20:	f043 0304 	orr.w	r3, r3, #4
 8009b24:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
}
 8009b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009b2c <xTimerCreateTimerTask>:
{
 8009b2c:	b500      	push	{lr}
 8009b2e:	b083      	sub	sp, #12
	prvCheckForValidListAndQueue();
 8009b30:	f7ff ffa8 	bl	8009a84 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8009b34:	4b0d      	ldr	r3, [pc, #52]	; (8009b6c <xTimerCreateTimerTask+0x40>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	b15b      	cbz	r3, 8009b52 <xTimerCreateTimerTask+0x26>
			xReturn = xTaskCreate(	prvTimerTask,
 8009b3a:	4b0d      	ldr	r3, [pc, #52]	; (8009b70 <xTimerCreateTimerTask+0x44>)
 8009b3c:	9301      	str	r3, [sp, #4]
 8009b3e:	2306      	movs	r3, #6
 8009b40:	9300      	str	r3, [sp, #0]
 8009b42:	2300      	movs	r3, #0
 8009b44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009b48:	490a      	ldr	r1, [pc, #40]	; (8009b74 <xTimerCreateTimerTask+0x48>)
 8009b4a:	480b      	ldr	r0, [pc, #44]	; (8009b78 <xTimerCreateTimerTask+0x4c>)
 8009b4c:	f7ff fb54 	bl	80091f8 <xTaskCreate>
	configASSERT( xReturn );
 8009b50:	b940      	cbnz	r0, 8009b64 <xTimerCreateTimerTask+0x38>
 8009b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b56:	f383 8811 	msr	BASEPRI, r3
 8009b5a:	f3bf 8f6f 	isb	sy
 8009b5e:	f3bf 8f4f 	dsb	sy
 8009b62:	e7fe      	b.n	8009b62 <xTimerCreateTimerTask+0x36>
}
 8009b64:	b003      	add	sp, #12
 8009b66:	f85d fb04 	ldr.w	pc, [sp], #4
 8009b6a:	bf00      	nop
 8009b6c:	2000219c 	.word	0x2000219c
 8009b70:	200021a0 	.word	0x200021a0
 8009b74:	080130d0 	.word	0x080130d0
 8009b78:	08009eb5 	.word	0x08009eb5

08009b7c <xTimerCreate>:
	{
 8009b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b80:	b082      	sub	sp, #8
 8009b82:	4604      	mov	r4, r0
 8009b84:	4688      	mov	r8, r1
 8009b86:	4617      	mov	r7, r2
 8009b88:	461d      	mov	r5, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8009b8a:	202c      	movs	r0, #44	; 0x2c
 8009b8c:	f000 fbd2 	bl	800a334 <pvPortMalloc>
		if( pxNewTimer != NULL )
 8009b90:	4606      	mov	r6, r0
 8009b92:	b158      	cbz	r0, 8009bac <xTimerCreate+0x30>
			pxNewTimer->ucStatus = 0x00;
 8009b94:	2300      	movs	r3, #0
 8009b96:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009b9a:	9001      	str	r0, [sp, #4]
 8009b9c:	9b08      	ldr	r3, [sp, #32]
 8009b9e:	9300      	str	r3, [sp, #0]
 8009ba0:	462b      	mov	r3, r5
 8009ba2:	463a      	mov	r2, r7
 8009ba4:	4641      	mov	r1, r8
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	f7ff ff9a 	bl	8009ae0 <prvInitialiseNewTimer>
	}
 8009bac:	4630      	mov	r0, r6
 8009bae:	b002      	add	sp, #8
 8009bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009bb4 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8009bb4:	b1b8      	cbz	r0, 8009be6 <xTimerGenericCommand+0x32>
 8009bb6:	469c      	mov	ip, r3
 8009bb8:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 8009bba:	4818      	ldr	r0, [pc, #96]	; (8009c1c <xTimerGenericCommand+0x68>)
 8009bbc:	6800      	ldr	r0, [r0, #0]
 8009bbe:	b358      	cbz	r0, 8009c18 <xTimerGenericCommand+0x64>
{
 8009bc0:	b500      	push	{lr}
 8009bc2:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 8009bc4:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009bc6:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009bc8:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009bca:	2905      	cmp	r1, #5
 8009bcc:	dc1c      	bgt.n	8009c08 <xTimerGenericCommand+0x54>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009bce:	f7ff fea9 	bl	8009924 <xTaskGetSchedulerState>
 8009bd2:	2802      	cmp	r0, #2
 8009bd4:	d010      	beq.n	8009bf8 <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	461a      	mov	r2, r3
 8009bda:	4669      	mov	r1, sp
 8009bdc:	480f      	ldr	r0, [pc, #60]	; (8009c1c <xTimerGenericCommand+0x68>)
 8009bde:	6800      	ldr	r0, [r0, #0]
 8009be0:	f7fe fee2 	bl	80089a8 <xQueueGenericSend>
 8009be4:	e015      	b.n	8009c12 <xTimerGenericCommand+0x5e>
 8009be6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bea:	f383 8811 	msr	BASEPRI, r3
 8009bee:	f3bf 8f6f 	isb	sy
 8009bf2:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8009bf6:	e7fe      	b.n	8009bf6 <xTimerGenericCommand+0x42>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	9a06      	ldr	r2, [sp, #24]
 8009bfc:	4669      	mov	r1, sp
 8009bfe:	4807      	ldr	r0, [pc, #28]	; (8009c1c <xTimerGenericCommand+0x68>)
 8009c00:	6800      	ldr	r0, [r0, #0]
 8009c02:	f7fe fed1 	bl	80089a8 <xQueueGenericSend>
 8009c06:	e004      	b.n	8009c12 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009c08:	2300      	movs	r3, #0
 8009c0a:	4662      	mov	r2, ip
 8009c0c:	4669      	mov	r1, sp
 8009c0e:	f7fe ffad 	bl	8008b6c <xQueueGenericSendFromISR>
}
 8009c12:	b005      	add	sp, #20
 8009c14:	f85d fb04 	ldr.w	pc, [sp], #4
BaseType_t xReturn = pdFAIL;
 8009c18:	2000      	movs	r0, #0
}
 8009c1a:	4770      	bx	lr
 8009c1c:	2000219c 	.word	0x2000219c

08009c20 <prvSwitchTimerLists>:
{
 8009c20:	b570      	push	{r4, r5, r6, lr}
 8009c22:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c24:	4b1b      	ldr	r3, [pc, #108]	; (8009c94 <prvSwitchTimerLists+0x74>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	681a      	ldr	r2, [r3, #0]
 8009c2a:	b362      	cbz	r2, 8009c86 <prvSwitchTimerLists+0x66>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009c2c:	68db      	ldr	r3, [r3, #12]
 8009c2e:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c30:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c32:	1d25      	adds	r5, r4, #4
 8009c34:	4628      	mov	r0, r5
 8009c36:	f7fe fd89 	bl	800874c <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c3a:	6a23      	ldr	r3, [r4, #32]
 8009c3c:	4620      	mov	r0, r4
 8009c3e:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c40:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8009c44:	f013 0f04 	tst.w	r3, #4
 8009c48:	d0ec      	beq.n	8009c24 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009c4a:	69a3      	ldr	r3, [r4, #24]
 8009c4c:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8009c4e:	429e      	cmp	r6, r3
 8009c50:	d207      	bcs.n	8009c62 <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009c52:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009c54:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009c56:	4629      	mov	r1, r5
 8009c58:	4b0e      	ldr	r3, [pc, #56]	; (8009c94 <prvSwitchTimerLists+0x74>)
 8009c5a:	6818      	ldr	r0, [r3, #0]
 8009c5c:	f7fe fd5d 	bl	800871a <vListInsert>
 8009c60:	e7e0      	b.n	8009c24 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009c62:	2100      	movs	r1, #0
 8009c64:	9100      	str	r1, [sp, #0]
 8009c66:	460b      	mov	r3, r1
 8009c68:	4632      	mov	r2, r6
 8009c6a:	4620      	mov	r0, r4
 8009c6c:	f7ff ffa2 	bl	8009bb4 <xTimerGenericCommand>
				configASSERT( xResult );
 8009c70:	2800      	cmp	r0, #0
 8009c72:	d1d7      	bne.n	8009c24 <prvSwitchTimerLists+0x4>
 8009c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c78:	f383 8811 	msr	BASEPRI, r3
 8009c7c:	f3bf 8f6f 	isb	sy
 8009c80:	f3bf 8f4f 	dsb	sy
 8009c84:	e7fe      	b.n	8009c84 <prvSwitchTimerLists+0x64>
	pxCurrentTimerList = pxOverflowTimerList;
 8009c86:	4a04      	ldr	r2, [pc, #16]	; (8009c98 <prvSwitchTimerLists+0x78>)
 8009c88:	6810      	ldr	r0, [r2, #0]
 8009c8a:	4902      	ldr	r1, [pc, #8]	; (8009c94 <prvSwitchTimerLists+0x74>)
 8009c8c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 8009c8e:	6013      	str	r3, [r2, #0]
}
 8009c90:	b002      	add	sp, #8
 8009c92:	bd70      	pop	{r4, r5, r6, pc}
 8009c94:	20002168 	.word	0x20002168
 8009c98:	2000216c 	.word	0x2000216c

08009c9c <prvSampleTimeNow>:
{
 8009c9c:	b538      	push	{r3, r4, r5, lr}
 8009c9e:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 8009ca0:	f7ff fb3c 	bl	800931c <xTaskGetTickCount>
 8009ca4:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 8009ca6:	4b07      	ldr	r3, [pc, #28]	; (8009cc4 <prvSampleTimeNow+0x28>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	4283      	cmp	r3, r0
 8009cac:	d805      	bhi.n	8009cba <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 8009cb2:	4b04      	ldr	r3, [pc, #16]	; (8009cc4 <prvSampleTimeNow+0x28>)
 8009cb4:	601c      	str	r4, [r3, #0]
}
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 8009cba:	f7ff ffb1 	bl	8009c20 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	602b      	str	r3, [r5, #0]
 8009cc2:	e7f6      	b.n	8009cb2 <prvSampleTimeNow+0x16>
 8009cc4:	20002198 	.word	0x20002198

08009cc8 <prvProcessExpiredTimer>:
{
 8009cc8:	b570      	push	{r4, r5, r6, lr}
 8009cca:	b082      	sub	sp, #8
 8009ccc:	4606      	mov	r6, r0
 8009cce:	460d      	mov	r5, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cd0:	4917      	ldr	r1, [pc, #92]	; (8009d30 <prvProcessExpiredTimer+0x68>)
 8009cd2:	6809      	ldr	r1, [r1, #0]
 8009cd4:	68c9      	ldr	r1, [r1, #12]
 8009cd6:	68cc      	ldr	r4, [r1, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009cd8:	1d20      	adds	r0, r4, #4
 8009cda:	f7fe fd37 	bl	800874c <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009cde:	f894 c028 	ldrb.w	ip, [r4, #40]	; 0x28
 8009ce2:	f01c 0f04 	tst.w	ip, #4
 8009ce6:	d108      	bne.n	8009cfa <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009ce8:	f02c 0c01 	bic.w	ip, ip, #1
 8009cec:	f884 c028 	strb.w	ip, [r4, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009cf0:	6a23      	ldr	r3, [r4, #32]
 8009cf2:	4620      	mov	r0, r4
 8009cf4:	4798      	blx	r3
}
 8009cf6:	b002      	add	sp, #8
 8009cf8:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009cfa:	69a1      	ldr	r1, [r4, #24]
 8009cfc:	4633      	mov	r3, r6
 8009cfe:	462a      	mov	r2, r5
 8009d00:	4431      	add	r1, r6
 8009d02:	4620      	mov	r0, r4
 8009d04:	f7ff fe9a 	bl	8009a3c <prvInsertTimerInActiveList>
 8009d08:	2800      	cmp	r0, #0
 8009d0a:	d0f1      	beq.n	8009cf0 <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d0c:	2100      	movs	r1, #0
 8009d0e:	9100      	str	r1, [sp, #0]
 8009d10:	460b      	mov	r3, r1
 8009d12:	4632      	mov	r2, r6
 8009d14:	4620      	mov	r0, r4
 8009d16:	f7ff ff4d 	bl	8009bb4 <xTimerGenericCommand>
			configASSERT( xResult );
 8009d1a:	2800      	cmp	r0, #0
 8009d1c:	d1e8      	bne.n	8009cf0 <prvProcessExpiredTimer+0x28>
 8009d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d22:	f383 8811 	msr	BASEPRI, r3
 8009d26:	f3bf 8f6f 	isb	sy
 8009d2a:	f3bf 8f4f 	dsb	sy
 8009d2e:	e7fe      	b.n	8009d2e <prvProcessExpiredTimer+0x66>
 8009d30:	20002168 	.word	0x20002168

08009d34 <prvProcessTimerOrBlockTask>:
{
 8009d34:	b570      	push	{r4, r5, r6, lr}
 8009d36:	b082      	sub	sp, #8
 8009d38:	4606      	mov	r6, r0
 8009d3a:	460c      	mov	r4, r1
	vTaskSuspendAll();
 8009d3c:	f7ff fae6 	bl	800930c <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009d40:	a801      	add	r0, sp, #4
 8009d42:	f7ff ffab 	bl	8009c9c <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8009d46:	9b01      	ldr	r3, [sp, #4]
 8009d48:	bb33      	cbnz	r3, 8009d98 <prvProcessTimerOrBlockTask+0x64>
 8009d4a:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009d4c:	b90c      	cbnz	r4, 8009d52 <prvProcessTimerOrBlockTask+0x1e>
 8009d4e:	42b0      	cmp	r0, r6
 8009d50:	d219      	bcs.n	8009d86 <prvProcessTimerOrBlockTask+0x52>
				if( xListWasEmpty != pdFALSE )
 8009d52:	b124      	cbz	r4, 8009d5e <prvProcessTimerOrBlockTask+0x2a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009d54:	4a12      	ldr	r2, [pc, #72]	; (8009da0 <prvProcessTimerOrBlockTask+0x6c>)
 8009d56:	6812      	ldr	r2, [r2, #0]
 8009d58:	6812      	ldr	r2, [r2, #0]
 8009d5a:	b9da      	cbnz	r2, 8009d94 <prvProcessTimerOrBlockTask+0x60>
 8009d5c:	2401      	movs	r4, #1
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009d5e:	4622      	mov	r2, r4
 8009d60:	1b71      	subs	r1, r6, r5
 8009d62:	4b10      	ldr	r3, [pc, #64]	; (8009da4 <prvProcessTimerOrBlockTask+0x70>)
 8009d64:	6818      	ldr	r0, [r3, #0]
 8009d66:	f7ff f871 	bl	8008e4c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009d6a:	f7ff fb75 	bl	8009458 <xTaskResumeAll>
 8009d6e:	b9a8      	cbnz	r0, 8009d9c <prvProcessTimerOrBlockTask+0x68>
					portYIELD_WITHIN_API();
 8009d70:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009d74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d78:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8009d7c:	f3bf 8f4f 	dsb	sy
 8009d80:	f3bf 8f6f 	isb	sy
 8009d84:	e00a      	b.n	8009d9c <prvProcessTimerOrBlockTask+0x68>
				( void ) xTaskResumeAll();
 8009d86:	f7ff fb67 	bl	8009458 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009d8a:	4629      	mov	r1, r5
 8009d8c:	4630      	mov	r0, r6
 8009d8e:	f7ff ff9b 	bl	8009cc8 <prvProcessExpiredTimer>
 8009d92:	e003      	b.n	8009d9c <prvProcessTimerOrBlockTask+0x68>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009d94:	461c      	mov	r4, r3
 8009d96:	e7e2      	b.n	8009d5e <prvProcessTimerOrBlockTask+0x2a>
			( void ) xTaskResumeAll();
 8009d98:	f7ff fb5e 	bl	8009458 <xTaskResumeAll>
}
 8009d9c:	b002      	add	sp, #8
 8009d9e:	bd70      	pop	{r4, r5, r6, pc}
 8009da0:	2000216c 	.word	0x2000216c
 8009da4:	2000219c 	.word	0x2000219c

08009da8 <prvProcessReceivedCommands>:
{
 8009da8:	b510      	push	{r4, lr}
 8009daa:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009dac:	e002      	b.n	8009db4 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009dae:	9b04      	ldr	r3, [sp, #16]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	da0f      	bge.n	8009dd4 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009db4:	2200      	movs	r2, #0
 8009db6:	a904      	add	r1, sp, #16
 8009db8:	4b3d      	ldr	r3, [pc, #244]	; (8009eb0 <prvProcessReceivedCommands+0x108>)
 8009dba:	6818      	ldr	r0, [r3, #0]
 8009dbc:	f7fe ff4d 	bl	8008c5a <xQueueReceive>
 8009dc0:	2800      	cmp	r0, #0
 8009dc2:	d073      	beq.n	8009eac <prvProcessReceivedCommands+0x104>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009dc4:	9b04      	ldr	r3, [sp, #16]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	daf1      	bge.n	8009dae <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009dca:	9907      	ldr	r1, [sp, #28]
 8009dcc:	9806      	ldr	r0, [sp, #24]
 8009dce:	9b05      	ldr	r3, [sp, #20]
 8009dd0:	4798      	blx	r3
 8009dd2:	e7ec      	b.n	8009dae <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009dd4:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009dd6:	6963      	ldr	r3, [r4, #20]
 8009dd8:	b113      	cbz	r3, 8009de0 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009dda:	1d20      	adds	r0, r4, #4
 8009ddc:	f7fe fcb6 	bl	800874c <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009de0:	a803      	add	r0, sp, #12
 8009de2:	f7ff ff5b 	bl	8009c9c <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8009de6:	9b04      	ldr	r3, [sp, #16]
 8009de8:	2b09      	cmp	r3, #9
 8009dea:	d8e3      	bhi.n	8009db4 <prvProcessReceivedCommands+0xc>
 8009dec:	e8df f003 	tbb	[pc, r3]
 8009df0:	30050505 	.word	0x30050505
 8009df4:	05055037 	.word	0x05055037
 8009df8:	3730      	.short	0x3730
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009dfa:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8009dfe:	f043 0301 	orr.w	r3, r3, #1
 8009e02:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009e06:	9b05      	ldr	r3, [sp, #20]
 8009e08:	69a1      	ldr	r1, [r4, #24]
 8009e0a:	4602      	mov	r2, r0
 8009e0c:	4419      	add	r1, r3
 8009e0e:	4620      	mov	r0, r4
 8009e10:	f7ff fe14 	bl	8009a3c <prvInsertTimerInActiveList>
 8009e14:	2800      	cmp	r0, #0
 8009e16:	d0cd      	beq.n	8009db4 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009e18:	6a23      	ldr	r3, [r4, #32]
 8009e1a:	4620      	mov	r0, r4
 8009e1c:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009e1e:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8009e22:	f013 0f04 	tst.w	r3, #4
 8009e26:	d0c5      	beq.n	8009db4 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009e28:	69a2      	ldr	r2, [r4, #24]
 8009e2a:	2100      	movs	r1, #0
 8009e2c:	9100      	str	r1, [sp, #0]
 8009e2e:	460b      	mov	r3, r1
 8009e30:	9805      	ldr	r0, [sp, #20]
 8009e32:	4402      	add	r2, r0
 8009e34:	4620      	mov	r0, r4
 8009e36:	f7ff febd 	bl	8009bb4 <xTimerGenericCommand>
							configASSERT( xResult );
 8009e3a:	2800      	cmp	r0, #0
 8009e3c:	d1ba      	bne.n	8009db4 <prvProcessReceivedCommands+0xc>
 8009e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e42:	f383 8811 	msr	BASEPRI, r3
 8009e46:	f3bf 8f6f 	isb	sy
 8009e4a:	f3bf 8f4f 	dsb	sy
 8009e4e:	e7fe      	b.n	8009e4e <prvProcessReceivedCommands+0xa6>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009e50:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8009e54:	f023 0301 	bic.w	r3, r3, #1
 8009e58:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					break;
 8009e5c:	e7aa      	b.n	8009db4 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009e5e:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8009e62:	f043 0301 	orr.w	r3, r3, #1
 8009e66:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009e6a:	9905      	ldr	r1, [sp, #20]
 8009e6c:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009e6e:	b131      	cbz	r1, 8009e7e <prvProcessReceivedCommands+0xd6>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009e70:	4603      	mov	r3, r0
 8009e72:	4602      	mov	r2, r0
 8009e74:	4401      	add	r1, r0
 8009e76:	4620      	mov	r0, r4
 8009e78:	f7ff fde0 	bl	8009a3c <prvInsertTimerInActiveList>
					break;
 8009e7c:	e79a      	b.n	8009db4 <prvProcessReceivedCommands+0xc>
 8009e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e82:	f383 8811 	msr	BASEPRI, r3
 8009e86:	f3bf 8f6f 	isb	sy
 8009e8a:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009e8e:	e7fe      	b.n	8009e8e <prvProcessReceivedCommands+0xe6>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009e90:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8009e94:	f013 0f02 	tst.w	r3, #2
 8009e98:	d004      	beq.n	8009ea4 <prvProcessReceivedCommands+0xfc>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009e9a:	f023 0301 	bic.w	r3, r3, #1
 8009e9e:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 8009ea2:	e787      	b.n	8009db4 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 8009ea4:	4620      	mov	r0, r4
 8009ea6:	f000 fac3 	bl	800a430 <vPortFree>
 8009eaa:	e783      	b.n	8009db4 <prvProcessReceivedCommands+0xc>
}
 8009eac:	b008      	add	sp, #32
 8009eae:	bd10      	pop	{r4, pc}
 8009eb0:	2000219c 	.word	0x2000219c

08009eb4 <prvTimerTask>:
{
 8009eb4:	b500      	push	{lr}
 8009eb6:	b083      	sub	sp, #12
		vApplicationDaemonTaskStartupHook();
 8009eb8:	f7f6 fc09 	bl	80006ce <vApplicationDaemonTaskStartupHook>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009ebc:	a801      	add	r0, sp, #4
 8009ebe:	f7ff fdad 	bl	8009a1c <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009ec2:	9901      	ldr	r1, [sp, #4]
 8009ec4:	f7ff ff36 	bl	8009d34 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 8009ec8:	f7ff ff6e 	bl	8009da8 <prvProcessReceivedCommands>
	for( ;; )
 8009ecc:	e7f6      	b.n	8009ebc <prvTimerTask+0x8>
	...

08009ed0 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009ed0:	b510      	push	{r4, lr}
 8009ed2:	b084      	sub	sp, #16
 8009ed4:	4614      	mov	r4, r2
 8009ed6:	461a      	mov	r2, r3
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8009ed8:	f06f 0301 	mvn.w	r3, #1
 8009edc:	9300      	str	r3, [sp, #0]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8009ede:	9001      	str	r0, [sp, #4]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8009ee0:	9102      	str	r1, [sp, #8]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8009ee2:	9403      	str	r4, [sp, #12]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	4669      	mov	r1, sp
 8009ee8:	4802      	ldr	r0, [pc, #8]	; (8009ef4 <xTimerPendFunctionCallFromISR+0x24>)
 8009eea:	6800      	ldr	r0, [r0, #0]
 8009eec:	f7fe fe3e 	bl	8008b6c <xQueueGenericSendFromISR>

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
	}
 8009ef0:	b004      	add	sp, #16
 8009ef2:	bd10      	pop	{r4, pc}
 8009ef4:	2000219c 	.word	0x2000219c

08009ef8 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009ef8:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8009efa:	2300      	movs	r3, #0
 8009efc:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009efe:	4b0d      	ldr	r3, [pc, #52]	; (8009f34 <prvTaskExitError+0x3c>)
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009f06:	d008      	beq.n	8009f1a <prvTaskExitError+0x22>
 8009f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f0c:	f383 8811 	msr	BASEPRI, r3
 8009f10:	f3bf 8f6f 	isb	sy
 8009f14:	f3bf 8f4f 	dsb	sy
 8009f18:	e7fe      	b.n	8009f18 <prvTaskExitError+0x20>
 8009f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f1e:	f383 8811 	msr	BASEPRI, r3
 8009f22:	f3bf 8f6f 	isb	sy
 8009f26:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009f2a:	9b01      	ldr	r3, [sp, #4]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d0fc      	beq.n	8009f2a <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009f30:	b002      	add	sp, #8
 8009f32:	4770      	bx	lr
 8009f34:	2000011c 	.word	0x2000011c

08009f38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009f38:	4808      	ldr	r0, [pc, #32]	; (8009f5c <prvPortStartFirstTask+0x24>)
 8009f3a:	6800      	ldr	r0, [r0, #0]
 8009f3c:	6800      	ldr	r0, [r0, #0]
 8009f3e:	f380 8808 	msr	MSP, r0
 8009f42:	f04f 0000 	mov.w	r0, #0
 8009f46:	f380 8814 	msr	CONTROL, r0
 8009f4a:	b662      	cpsie	i
 8009f4c:	b661      	cpsie	f
 8009f4e:	f3bf 8f4f 	dsb	sy
 8009f52:	f3bf 8f6f 	isb	sy
 8009f56:	df00      	svc	0
 8009f58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009f5a:	0000      	.short	0x0000
 8009f5c:	e000ed08 	.word	0xe000ed08

08009f60 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009f60:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009f70 <vPortEnableVFP+0x10>
 8009f64:	6801      	ldr	r1, [r0, #0]
 8009f66:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009f6a:	6001      	str	r1, [r0, #0]
 8009f6c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009f6e:	0000      	.short	0x0000
 8009f70:	e000ed88 	.word	0xe000ed88

08009f74 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009f74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009f78:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009f7c:	f021 0101 	bic.w	r1, r1, #1
 8009f80:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009f84:	4b05      	ldr	r3, [pc, #20]	; (8009f9c <pxPortInitialiseStack+0x28>)
 8009f86:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009f8a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009f8e:	f06f 0302 	mvn.w	r3, #2
 8009f92:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8009f96:	3844      	subs	r0, #68	; 0x44
 8009f98:	4770      	bx	lr
 8009f9a:	bf00      	nop
 8009f9c:	08009ef9 	.word	0x08009ef9

08009fa0 <SVC_Handler>:
	__asm volatile (
 8009fa0:	4b07      	ldr	r3, [pc, #28]	; (8009fc0 <pxCurrentTCBConst2>)
 8009fa2:	6819      	ldr	r1, [r3, #0]
 8009fa4:	6808      	ldr	r0, [r1, #0]
 8009fa6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009faa:	f380 8809 	msr	PSP, r0
 8009fae:	f3bf 8f6f 	isb	sy
 8009fb2:	f04f 0000 	mov.w	r0, #0
 8009fb6:	f380 8811 	msr	BASEPRI, r0
 8009fba:	4770      	bx	lr
 8009fbc:	f3af 8000 	nop.w

08009fc0 <pxCurrentTCBConst2>:
 8009fc0:	20002034 	.word	0x20002034

08009fc4 <vPortEnterCritical>:
 8009fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fc8:	f383 8811 	msr	BASEPRI, r3
 8009fcc:	f3bf 8f6f 	isb	sy
 8009fd0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8009fd4:	4a0b      	ldr	r2, [pc, #44]	; (800a004 <vPortEnterCritical+0x40>)
 8009fd6:	6813      	ldr	r3, [r2, #0]
 8009fd8:	3301      	adds	r3, #1
 8009fda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8009fdc:	2b01      	cmp	r3, #1
 8009fde:	d000      	beq.n	8009fe2 <vPortEnterCritical+0x1e>
}
 8009fe0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009fe2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8009fe6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 8009fea:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009fee:	d0f7      	beq.n	8009fe0 <vPortEnterCritical+0x1c>
 8009ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ff4:	f383 8811 	msr	BASEPRI, r3
 8009ff8:	f3bf 8f6f 	isb	sy
 8009ffc:	f3bf 8f4f 	dsb	sy
 800a000:	e7fe      	b.n	800a000 <vPortEnterCritical+0x3c>
 800a002:	bf00      	nop
 800a004:	2000011c 	.word	0x2000011c

0800a008 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 800a008:	4b09      	ldr	r3, [pc, #36]	; (800a030 <vPortExitCritical+0x28>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	b943      	cbnz	r3, 800a020 <vPortExitCritical+0x18>
 800a00e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a012:	f383 8811 	msr	BASEPRI, r3
 800a016:	f3bf 8f6f 	isb	sy
 800a01a:	f3bf 8f4f 	dsb	sy
 800a01e:	e7fe      	b.n	800a01e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800a020:	3b01      	subs	r3, #1
 800a022:	4a03      	ldr	r2, [pc, #12]	; (800a030 <vPortExitCritical+0x28>)
 800a024:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a026:	b90b      	cbnz	r3, 800a02c <vPortExitCritical+0x24>
	__asm volatile
 800a028:	f383 8811 	msr	BASEPRI, r3
}
 800a02c:	4770      	bx	lr
 800a02e:	bf00      	nop
 800a030:	2000011c 	.word	0x2000011c
	...

0800a040 <PendSV_Handler>:
	__asm volatile
 800a040:	f3ef 8009 	mrs	r0, PSP
 800a044:	f3bf 8f6f 	isb	sy
 800a048:	4b15      	ldr	r3, [pc, #84]	; (800a0a0 <pxCurrentTCBConst>)
 800a04a:	681a      	ldr	r2, [r3, #0]
 800a04c:	f01e 0f10 	tst.w	lr, #16
 800a050:	bf08      	it	eq
 800a052:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a056:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a05a:	6010      	str	r0, [r2, #0]
 800a05c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a060:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a064:	f380 8811 	msr	BASEPRI, r0
 800a068:	f3bf 8f4f 	dsb	sy
 800a06c:	f3bf 8f6f 	isb	sy
 800a070:	f7ff fa9a 	bl	80095a8 <vTaskSwitchContext>
 800a074:	f04f 0000 	mov.w	r0, #0
 800a078:	f380 8811 	msr	BASEPRI, r0
 800a07c:	bc09      	pop	{r0, r3}
 800a07e:	6819      	ldr	r1, [r3, #0]
 800a080:	6808      	ldr	r0, [r1, #0]
 800a082:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a086:	f01e 0f10 	tst.w	lr, #16
 800a08a:	bf08      	it	eq
 800a08c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a090:	f380 8809 	msr	PSP, r0
 800a094:	f3bf 8f6f 	isb	sy
 800a098:	4770      	bx	lr
 800a09a:	bf00      	nop
 800a09c:	f3af 8000 	nop.w

0800a0a0 <pxCurrentTCBConst>:
 800a0a0:	20002034 	.word	0x20002034

0800a0a4 <SysTick_Handler>:
{
 800a0a4:	b508      	push	{r3, lr}
	__asm volatile
 800a0a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0aa:	f383 8811 	msr	BASEPRI, r3
 800a0ae:	f3bf 8f6f 	isb	sy
 800a0b2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 800a0b6:	f7ff f93f 	bl	8009338 <xTaskIncrementTick>
 800a0ba:	b128      	cbz	r0, 800a0c8 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a0bc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800a0c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0c4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	f383 8811 	msr	BASEPRI, r3
}
 800a0ce:	bd08      	pop	{r3, pc}

0800a0d0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a0d0:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a0d8:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a0da:	4b05      	ldr	r3, [pc, #20]	; (800a0f0 <vPortSetupTimerInterrupt+0x20>)
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	4905      	ldr	r1, [pc, #20]	; (800a0f4 <vPortSetupTimerInterrupt+0x24>)
 800a0e0:	fba1 1303 	umull	r1, r3, r1, r3
 800a0e4:	099b      	lsrs	r3, r3, #6
 800a0e6:	3b01      	subs	r3, #1
 800a0e8:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a0ea:	2307      	movs	r3, #7
 800a0ec:	6113      	str	r3, [r2, #16]
}
 800a0ee:	4770      	bx	lr
 800a0f0:	20000000 	.word	0x20000000
 800a0f4:	10624dd3 	.word	0x10624dd3

0800a0f8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a0f8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800a0fc:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 800a100:	4b3d      	ldr	r3, [pc, #244]	; (800a1f8 <xPortStartScheduler+0x100>)
 800a102:	429a      	cmp	r2, r3
 800a104:	d01c      	beq.n	800a140 <xPortStartScheduler+0x48>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a106:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800a10a:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 800a10e:	4b3b      	ldr	r3, [pc, #236]	; (800a1fc <xPortStartScheduler+0x104>)
 800a110:	429a      	cmp	r2, r3
 800a112:	d01e      	beq.n	800a152 <xPortStartScheduler+0x5a>
{
 800a114:	b530      	push	{r4, r5, lr}
 800a116:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a118:	4b39      	ldr	r3, [pc, #228]	; (800a200 <xPortStartScheduler+0x108>)
 800a11a:	781a      	ldrb	r2, [r3, #0]
 800a11c:	b2d2      	uxtb	r2, r2
 800a11e:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a120:	22ff      	movs	r2, #255	; 0xff
 800a122:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a124:	781b      	ldrb	r3, [r3, #0]
 800a126:	b2db      	uxtb	r3, r3
 800a128:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a12c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a130:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a134:	4a33      	ldr	r2, [pc, #204]	; (800a204 <xPortStartScheduler+0x10c>)
 800a136:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a138:	4b33      	ldr	r3, [pc, #204]	; (800a208 <xPortStartScheduler+0x110>)
 800a13a:	2207      	movs	r2, #7
 800a13c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a13e:	e01b      	b.n	800a178 <xPortStartScheduler+0x80>
	__asm volatile
 800a140:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a144:	f383 8811 	msr	BASEPRI, r3
 800a148:	f3bf 8f6f 	isb	sy
 800a14c:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a150:	e7fe      	b.n	800a150 <xPortStartScheduler+0x58>
 800a152:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a156:	f383 8811 	msr	BASEPRI, r3
 800a15a:	f3bf 8f6f 	isb	sy
 800a15e:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a162:	e7fe      	b.n	800a162 <xPortStartScheduler+0x6a>
			ulMaxPRIGROUPValue--;
 800a164:	4a28      	ldr	r2, [pc, #160]	; (800a208 <xPortStartScheduler+0x110>)
 800a166:	6813      	ldr	r3, [r2, #0]
 800a168:	3b01      	subs	r3, #1
 800a16a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a16c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a170:	005b      	lsls	r3, r3, #1
 800a172:	b2db      	uxtb	r3, r3
 800a174:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a178:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a17c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a180:	d1f0      	bne.n	800a164 <xPortStartScheduler+0x6c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a182:	4b21      	ldr	r3, [pc, #132]	; (800a208 <xPortStartScheduler+0x110>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	2b03      	cmp	r3, #3
 800a188:	d008      	beq.n	800a19c <xPortStartScheduler+0xa4>
 800a18a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a18e:	f383 8811 	msr	BASEPRI, r3
 800a192:	f3bf 8f6f 	isb	sy
 800a196:	f3bf 8f4f 	dsb	sy
 800a19a:	e7fe      	b.n	800a19a <xPortStartScheduler+0xa2>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a19c:	021b      	lsls	r3, r3, #8
 800a19e:	4a1a      	ldr	r2, [pc, #104]	; (800a208 <xPortStartScheduler+0x110>)
 800a1a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a1a2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a1a6:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a1a8:	9b01      	ldr	r3, [sp, #4]
 800a1aa:	b2db      	uxtb	r3, r3
 800a1ac:	4a14      	ldr	r2, [pc, #80]	; (800a200 <xPortStartScheduler+0x108>)
 800a1ae:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a1b0:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
 800a1b4:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 800a1b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a1bc:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a1c0:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 800a1c4:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a1c8:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 800a1cc:	f7ff ff80 	bl	800a0d0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800a1d0:	2500      	movs	r5, #0
 800a1d2:	4b0e      	ldr	r3, [pc, #56]	; (800a20c <xPortStartScheduler+0x114>)
 800a1d4:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 800a1d6:	f7ff fec3 	bl	8009f60 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a1da:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	; 0xf34
 800a1de:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a1e2:	f8c4 3f34 	str.w	r3, [r4, #3892]	; 0xf34
	prvPortStartFirstTask();
 800a1e6:	f7ff fea7 	bl	8009f38 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800a1ea:	f7ff f9dd 	bl	80095a8 <vTaskSwitchContext>
	prvTaskExitError();
 800a1ee:	f7ff fe83 	bl	8009ef8 <prvTaskExitError>
}
 800a1f2:	4628      	mov	r0, r5
 800a1f4:	b003      	add	sp, #12
 800a1f6:	bd30      	pop	{r4, r5, pc}
 800a1f8:	410fc271 	.word	0x410fc271
 800a1fc:	410fc270 	.word	0x410fc270
 800a200:	e000e400 	.word	0xe000e400
 800a204:	200021a4 	.word	0x200021a4
 800a208:	200021a8 	.word	0x200021a8
 800a20c:	2000011c 	.word	0x2000011c

0800a210 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a210:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a214:	2b0f      	cmp	r3, #15
 800a216:	d90f      	bls.n	800a238 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a218:	4a11      	ldr	r2, [pc, #68]	; (800a260 <vPortValidateInterruptPriority+0x50>)
 800a21a:	5c9b      	ldrb	r3, [r3, r2]
 800a21c:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a21e:	4a11      	ldr	r2, [pc, #68]	; (800a264 <vPortValidateInterruptPriority+0x54>)
 800a220:	7812      	ldrb	r2, [r2, #0]
 800a222:	429a      	cmp	r2, r3
 800a224:	d908      	bls.n	800a238 <vPortValidateInterruptPriority+0x28>
 800a226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a22a:	f383 8811 	msr	BASEPRI, r3
 800a22e:	f3bf 8f6f 	isb	sy
 800a232:	f3bf 8f4f 	dsb	sy
 800a236:	e7fe      	b.n	800a236 <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a238:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800a23c:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 800a240:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a244:	4a08      	ldr	r2, [pc, #32]	; (800a268 <vPortValidateInterruptPriority+0x58>)
 800a246:	6812      	ldr	r2, [r2, #0]
 800a248:	4293      	cmp	r3, r2
 800a24a:	d908      	bls.n	800a25e <vPortValidateInterruptPriority+0x4e>
 800a24c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a250:	f383 8811 	msr	BASEPRI, r3
 800a254:	f3bf 8f6f 	isb	sy
 800a258:	f3bf 8f4f 	dsb	sy
 800a25c:	e7fe      	b.n	800a25c <vPortValidateInterruptPriority+0x4c>
	}
 800a25e:	4770      	bx	lr
 800a260:	e000e3f0 	.word	0xe000e3f0
 800a264:	200021a4 	.word	0x200021a4
 800a268:	200021a8 	.word	0x200021a8

0800a26c <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a26c:	4a12      	ldr	r2, [pc, #72]	; (800a2b8 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a26e:	f012 0f07 	tst.w	r2, #7
 800a272:	d01e      	beq.n	800a2b2 <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a274:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a276:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a27a:	f5c1 43a0 	rsb	r3, r1, #20480	; 0x5000
 800a27e:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a280:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a282:	480e      	ldr	r0, [pc, #56]	; (800a2bc <prvHeapInit+0x50>)
 800a284:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a286:	2100      	movs	r1, #0
 800a288:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a28a:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 800a28c:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a28e:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 800a292:	480b      	ldr	r0, [pc, #44]	; (800a2c0 <prvHeapInit+0x54>)
 800a294:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 800a296:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a298:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a29a:	1a99      	subs	r1, r3, r2
 800a29c:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a29e:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a2a0:	4b08      	ldr	r3, [pc, #32]	; (800a2c4 <prvHeapInit+0x58>)
 800a2a2:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a2a4:	4b08      	ldr	r3, [pc, #32]	; (800a2c8 <prvHeapInit+0x5c>)
 800a2a6:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a2a8:	4b08      	ldr	r3, [pc, #32]	; (800a2cc <prvHeapInit+0x60>)
 800a2aa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a2ae:	601a      	str	r2, [r3, #0]
}
 800a2b0:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a2b2:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800a2b6:	e7e4      	b.n	800a282 <prvHeapInit+0x16>
 800a2b8:	200021b0 	.word	0x200021b0
 800a2bc:	200071c4 	.word	0x200071c4
 800a2c0:	200021ac 	.word	0x200021ac
 800a2c4:	200071b8 	.word	0x200071b8
 800a2c8:	200071b4 	.word	0x200071b4
 800a2cc:	200071b0 	.word	0x200071b0

0800a2d0 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a2d0:	4b16      	ldr	r3, [pc, #88]	; (800a32c <prvInsertBlockIntoFreeList+0x5c>)
 800a2d2:	461a      	mov	r2, r3
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	4283      	cmp	r3, r0
 800a2d8:	d3fb      	bcc.n	800a2d2 <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a2da:	6851      	ldr	r1, [r2, #4]
 800a2dc:	eb02 0c01 	add.w	ip, r2, r1
 800a2e0:	4584      	cmp	ip, r0
 800a2e2:	d009      	beq.n	800a2f8 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a2e4:	6841      	ldr	r1, [r0, #4]
 800a2e6:	eb00 0c01 	add.w	ip, r0, r1
 800a2ea:	4563      	cmp	r3, ip
 800a2ec:	d009      	beq.n	800a302 <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a2ee:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a2f0:	4290      	cmp	r0, r2
 800a2f2:	d019      	beq.n	800a328 <prvInsertBlockIntoFreeList+0x58>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a2f4:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 800a2f6:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a2f8:	6840      	ldr	r0, [r0, #4]
 800a2fa:	4401      	add	r1, r0
 800a2fc:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 800a2fe:	4610      	mov	r0, r2
 800a300:	e7f0      	b.n	800a2e4 <prvInsertBlockIntoFreeList+0x14>
{
 800a302:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a304:	4c0a      	ldr	r4, [pc, #40]	; (800a330 <prvInsertBlockIntoFreeList+0x60>)
 800a306:	6824      	ldr	r4, [r4, #0]
 800a308:	42a3      	cmp	r3, r4
 800a30a:	d00b      	beq.n	800a324 <prvInsertBlockIntoFreeList+0x54>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a30c:	685b      	ldr	r3, [r3, #4]
 800a30e:	4419      	add	r1, r3
 800a310:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a312:	6813      	ldr	r3, [r2, #0]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 800a318:	4290      	cmp	r0, r2
 800a31a:	d000      	beq.n	800a31e <prvInsertBlockIntoFreeList+0x4e>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a31c:	6010      	str	r0, [r2, #0]
	}
}
 800a31e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a322:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a324:	6004      	str	r4, [r0, #0]
 800a326:	e7f7      	b.n	800a318 <prvInsertBlockIntoFreeList+0x48>
 800a328:	4770      	bx	lr
 800a32a:	bf00      	nop
 800a32c:	200071c4 	.word	0x200071c4
 800a330:	200021ac 	.word	0x200021ac

0800a334 <pvPortMalloc>:
{
 800a334:	b570      	push	{r4, r5, r6, lr}
 800a336:	4605      	mov	r5, r0
	vTaskSuspendAll();
 800a338:	f7fe ffe8 	bl	800930c <vTaskSuspendAll>
		if( pxEnd == NULL )
 800a33c:	4b36      	ldr	r3, [pc, #216]	; (800a418 <pvPortMalloc+0xe4>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	b1a3      	cbz	r3, 800a36c <pvPortMalloc+0x38>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a342:	4b36      	ldr	r3, [pc, #216]	; (800a41c <pvPortMalloc+0xe8>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	421d      	tst	r5, r3
 800a348:	d14e      	bne.n	800a3e8 <pvPortMalloc+0xb4>
			if( xWantedSize > 0 )
 800a34a:	b135      	cbz	r5, 800a35a <pvPortMalloc+0x26>
				xWantedSize += xHeapStructSize;
 800a34c:	3508      	adds	r5, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a34e:	f015 0f07 	tst.w	r5, #7
 800a352:	d002      	beq.n	800a35a <pvPortMalloc+0x26>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a354:	f025 0507 	bic.w	r5, r5, #7
 800a358:	3508      	adds	r5, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a35a:	2d00      	cmp	r5, #0
 800a35c:	d046      	beq.n	800a3ec <pvPortMalloc+0xb8>
 800a35e:	4b30      	ldr	r3, [pc, #192]	; (800a420 <pvPortMalloc+0xec>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	42ab      	cmp	r3, r5
 800a364:	d351      	bcc.n	800a40a <pvPortMalloc+0xd6>
				pxBlock = xStart.pxNextFreeBlock;
 800a366:	4a2f      	ldr	r2, [pc, #188]	; (800a424 <pvPortMalloc+0xf0>)
 800a368:	6814      	ldr	r4, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a36a:	e004      	b.n	800a376 <pvPortMalloc+0x42>
			prvHeapInit();
 800a36c:	f7ff ff7e 	bl	800a26c <prvHeapInit>
 800a370:	e7e7      	b.n	800a342 <pvPortMalloc+0xe>
					pxPreviousBlock = pxBlock;
 800a372:	4622      	mov	r2, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 800a374:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a376:	6863      	ldr	r3, [r4, #4]
 800a378:	42ab      	cmp	r3, r5
 800a37a:	d202      	bcs.n	800a382 <pvPortMalloc+0x4e>
 800a37c:	6823      	ldr	r3, [r4, #0]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d1f7      	bne.n	800a372 <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 800a382:	4b25      	ldr	r3, [pc, #148]	; (800a418 <pvPortMalloc+0xe4>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	42a3      	cmp	r3, r4
 800a388:	d041      	beq.n	800a40e <pvPortMalloc+0xda>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a38a:	6816      	ldr	r6, [r2, #0]
 800a38c:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a38e:	6823      	ldr	r3, [r4, #0]
 800a390:	6013      	str	r3, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a392:	6863      	ldr	r3, [r4, #4]
 800a394:	1b5b      	subs	r3, r3, r5
 800a396:	2b10      	cmp	r3, #16
 800a398:	d910      	bls.n	800a3bc <pvPortMalloc+0x88>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a39a:	1960      	adds	r0, r4, r5
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a39c:	f010 0f07 	tst.w	r0, #7
 800a3a0:	d008      	beq.n	800a3b4 <pvPortMalloc+0x80>
 800a3a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3a6:	f383 8811 	msr	BASEPRI, r3
 800a3aa:	f3bf 8f6f 	isb	sy
 800a3ae:	f3bf 8f4f 	dsb	sy
 800a3b2:	e7fe      	b.n	800a3b2 <pvPortMalloc+0x7e>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a3b4:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a3b6:	6065      	str	r5, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a3b8:	f7ff ff8a 	bl	800a2d0 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a3bc:	6862      	ldr	r2, [r4, #4]
 800a3be:	4918      	ldr	r1, [pc, #96]	; (800a420 <pvPortMalloc+0xec>)
 800a3c0:	680b      	ldr	r3, [r1, #0]
 800a3c2:	1a9b      	subs	r3, r3, r2
 800a3c4:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a3c6:	4918      	ldr	r1, [pc, #96]	; (800a428 <pvPortMalloc+0xf4>)
 800a3c8:	6809      	ldr	r1, [r1, #0]
 800a3ca:	428b      	cmp	r3, r1
 800a3cc:	d201      	bcs.n	800a3d2 <pvPortMalloc+0x9e>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a3ce:	4916      	ldr	r1, [pc, #88]	; (800a428 <pvPortMalloc+0xf4>)
 800a3d0:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a3d2:	4b12      	ldr	r3, [pc, #72]	; (800a41c <pvPortMalloc+0xe8>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	6023      	str	r3, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 800a3de:	4a13      	ldr	r2, [pc, #76]	; (800a42c <pvPortMalloc+0xf8>)
 800a3e0:	6813      	ldr	r3, [r2, #0]
 800a3e2:	3301      	adds	r3, #1
 800a3e4:	6013      	str	r3, [r2, #0]
 800a3e6:	e002      	b.n	800a3ee <pvPortMalloc+0xba>
void *pvReturn = NULL;
 800a3e8:	2600      	movs	r6, #0
 800a3ea:	e000      	b.n	800a3ee <pvPortMalloc+0xba>
 800a3ec:	2600      	movs	r6, #0
	( void ) xTaskResumeAll();
 800a3ee:	f7ff f833 	bl	8009458 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a3f2:	f016 0f07 	tst.w	r6, #7
 800a3f6:	d00c      	beq.n	800a412 <pvPortMalloc+0xde>
 800a3f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3fc:	f383 8811 	msr	BASEPRI, r3
 800a400:	f3bf 8f6f 	isb	sy
 800a404:	f3bf 8f4f 	dsb	sy
 800a408:	e7fe      	b.n	800a408 <pvPortMalloc+0xd4>
void *pvReturn = NULL;
 800a40a:	2600      	movs	r6, #0
 800a40c:	e7ef      	b.n	800a3ee <pvPortMalloc+0xba>
 800a40e:	2600      	movs	r6, #0
 800a410:	e7ed      	b.n	800a3ee <pvPortMalloc+0xba>
}
 800a412:	4630      	mov	r0, r6
 800a414:	bd70      	pop	{r4, r5, r6, pc}
 800a416:	bf00      	nop
 800a418:	200021ac 	.word	0x200021ac
 800a41c:	200071b0 	.word	0x200071b0
 800a420:	200071b4 	.word	0x200071b4
 800a424:	200071c4 	.word	0x200071c4
 800a428:	200071b8 	.word	0x200071b8
 800a42c:	200071bc 	.word	0x200071bc

0800a430 <vPortFree>:
	if( pv != NULL )
 800a430:	2800      	cmp	r0, #0
 800a432:	d034      	beq.n	800a49e <vPortFree+0x6e>
{
 800a434:	b538      	push	{r3, r4, r5, lr}
 800a436:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 800a438:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a43c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800a440:	4a17      	ldr	r2, [pc, #92]	; (800a4a0 <vPortFree+0x70>)
 800a442:	6812      	ldr	r2, [r2, #0]
 800a444:	4213      	tst	r3, r2
 800a446:	d108      	bne.n	800a45a <vPortFree+0x2a>
 800a448:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a44c:	f383 8811 	msr	BASEPRI, r3
 800a450:	f3bf 8f6f 	isb	sy
 800a454:	f3bf 8f4f 	dsb	sy
 800a458:	e7fe      	b.n	800a458 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a45a:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800a45e:	b141      	cbz	r1, 800a472 <vPortFree+0x42>
 800a460:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a464:	f383 8811 	msr	BASEPRI, r3
 800a468:	f3bf 8f6f 	isb	sy
 800a46c:	f3bf 8f4f 	dsb	sy
 800a470:	e7fe      	b.n	800a470 <vPortFree+0x40>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a472:	ea23 0302 	bic.w	r3, r3, r2
 800a476:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800a47a:	f7fe ff47 	bl	800930c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a47e:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800a482:	4a08      	ldr	r2, [pc, #32]	; (800a4a4 <vPortFree+0x74>)
 800a484:	6813      	ldr	r3, [r2, #0]
 800a486:	440b      	add	r3, r1
 800a488:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a48a:	4628      	mov	r0, r5
 800a48c:	f7ff ff20 	bl	800a2d0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a490:	4a05      	ldr	r2, [pc, #20]	; (800a4a8 <vPortFree+0x78>)
 800a492:	6813      	ldr	r3, [r2, #0]
 800a494:	3301      	adds	r3, #1
 800a496:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 800a498:	f7fe ffde 	bl	8009458 <xTaskResumeAll>
}
 800a49c:	bd38      	pop	{r3, r4, r5, pc}
 800a49e:	4770      	bx	lr
 800a4a0:	200071b0 	.word	0x200071b0
 800a4a4:	200071b4 	.word	0x200071b4
 800a4a8:	200071c0 	.word	0x200071c0

0800a4ac <printf_debug_msg>:
   }
   return dlc;
}

static void printf_debug_msg(struct can_iso_tp_init_t *link, char *msg)
{
 800a4ac:	b508      	push	{r3, lr}
   if (NULL != link->print_debug)
 800a4ae:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800a4b0:	b10b      	cbz	r3, 800a4b6 <printf_debug_msg+0xa>
   {
      link->print_debug(msg);
 800a4b2:	4608      	mov	r0, r1
 800a4b4:	4798      	blx	r3
   }
}
 800a4b6:	bd08      	pop	{r3, pc}

0800a4b8 <rx_event_handle_poll>:
   tx_event_cf_frame(link);
   return 0;
}

static int rx_event_handle_poll(can_iso_tp_link_t_p link, unsigned int user_ms)
{
 800a4b8:	b570      	push	{r4, r5, r6, lr}
 800a4ba:	4604      	mov	r4, r0
 800a4bc:	460d      	mov	r5, r1
   if (link->rx_record.status == rx_wait_cf)
 800a4be:	f890 3138 	ldrb.w	r3, [r0, #312]	; 0x138
 800a4c2:	2b03      	cmp	r3, #3
 800a4c4:	d00d      	beq.n	800a4e2 <rx_event_handle_poll+0x2a>
            link->init_info.N_USData_indication(link, link->init_info.rx_buff, link->rx_record.rx_len, N_TIMEOUT_CR);
         }
         link->rx_record.status = rx_idle;
      }
   }
   if ((link->rx_record.status == rx_tx_fc_wait_confirm) || (link->rx_record.status == rx_tx_fc))
 800a4c6:	f894 3138 	ldrb.w	r3, [r4, #312]	; 0x138
 800a4ca:	3b01      	subs	r3, #1
 800a4cc:	b2db      	uxtb	r3, r3
 800a4ce:	2b01      	cmp	r3, #1
 800a4d0:	d918      	bls.n	800a504 <rx_event_handle_poll+0x4c>
            link->init_info.N_USData_indication(link, link->init_info.rx_buff, link->rx_record.rx_len, N_TIMEOUT_A);
         }
         link->rx_record.status = rx_idle;
      }
   }
   if (link->rx_record.status == rx_tx_fc)
 800a4d2:	f894 3138 	ldrb.w	r3, [r4, #312]	; 0x138
 800a4d6:	2b01      	cmp	r3, #1
 800a4d8:	d026      	beq.n	800a528 <rx_event_handle_poll+0x70>
      if (0 == link->init_info.L_Data_request(link, &link->rx_record.last_msg))
      {
         link->rx_record.status = rx_tx_fc_wait_confirm;
      }
   }
   else if (link->rx_record.status == rx_tx_fc_overrun)
 800a4da:	2b04      	cmp	r3, #4
 800a4dc:	d02f      	beq.n	800a53e <rx_event_handle_poll+0x86>
      {
         link->rx_record.status = rx_tx_fc_overrun_wait_confirm;
      }
   }
   return 0;
}
 800a4de:	2000      	movs	r0, #0
 800a4e0:	bd70      	pop	{r4, r5, r6, pc}
      if ((user_ms - link->rx_record.last_msg_time_ms) > link->init_info.N_Cr)
 800a4e2:	f8d0 3190 	ldr.w	r3, [r0, #400]	; 0x190
 800a4e6:	1acb      	subs	r3, r1, r3
 800a4e8:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800a4ea:	4293      	cmp	r3, r2
 800a4ec:	d9eb      	bls.n	800a4c6 <rx_event_handle_poll+0xe>
         if (link->init_info.N_USData_indication)
 800a4ee:	6946      	ldr	r6, [r0, #20]
 800a4f0:	b126      	cbz	r6, 800a4fc <rx_event_handle_poll+0x44>
            link->init_info.N_USData_indication(link, link->init_info.rx_buff, link->rx_record.rx_len, N_TIMEOUT_CR);
 800a4f2:	2303      	movs	r3, #3
 800a4f4:	f8d0 2140 	ldr.w	r2, [r0, #320]	; 0x140
 800a4f8:	69c1      	ldr	r1, [r0, #28]
 800a4fa:	47b0      	blx	r6
         link->rx_record.status = rx_idle;
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	f884 3138 	strb.w	r3, [r4, #312]	; 0x138
 800a502:	e7e0      	b.n	800a4c6 <rx_event_handle_poll+0xe>
      if ((user_ms - link->rx_record.last_msg_time_ms) > link->init_info.N_Ar)
 800a504:	f8d4 3190 	ldr.w	r3, [r4, #400]	; 0x190
 800a508:	1ae9      	subs	r1, r5, r3
 800a50a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800a50c:	4299      	cmp	r1, r3
 800a50e:	d9e0      	bls.n	800a4d2 <rx_event_handle_poll+0x1a>
         if (link->init_info.N_USData_indication)
 800a510:	6965      	ldr	r5, [r4, #20]
 800a512:	b12d      	cbz	r5, 800a520 <rx_event_handle_poll+0x68>
            link->init_info.N_USData_indication(link, link->init_info.rx_buff, link->rx_record.rx_len, N_TIMEOUT_A);
 800a514:	2301      	movs	r3, #1
 800a516:	f8d4 2140 	ldr.w	r2, [r4, #320]	; 0x140
 800a51a:	69e1      	ldr	r1, [r4, #28]
 800a51c:	4620      	mov	r0, r4
 800a51e:	47a8      	blx	r5
         link->rx_record.status = rx_idle;
 800a520:	2300      	movs	r3, #0
 800a522:	f884 3138 	strb.w	r3, [r4, #312]	; 0x138
 800a526:	e7d4      	b.n	800a4d2 <rx_event_handle_poll+0x1a>
      if (0 == link->init_info.L_Data_request(link, &link->rx_record.last_msg))
 800a528:	6923      	ldr	r3, [r4, #16]
 800a52a:	f504 71a4 	add.w	r1, r4, #328	; 0x148
 800a52e:	4620      	mov	r0, r4
 800a530:	4798      	blx	r3
 800a532:	2800      	cmp	r0, #0
 800a534:	d1d3      	bne.n	800a4de <rx_event_handle_poll+0x26>
         link->rx_record.status = rx_tx_fc_wait_confirm;
 800a536:	2302      	movs	r3, #2
 800a538:	f884 3138 	strb.w	r3, [r4, #312]	; 0x138
 800a53c:	e7cf      	b.n	800a4de <rx_event_handle_poll+0x26>
      if (0 == link->init_info.L_Data_request(link, &link->rx_record.last_msg))
 800a53e:	6923      	ldr	r3, [r4, #16]
 800a540:	f504 71a4 	add.w	r1, r4, #328	; 0x148
 800a544:	4620      	mov	r0, r4
 800a546:	4798      	blx	r3
 800a548:	2800      	cmp	r0, #0
 800a54a:	d1c8      	bne.n	800a4de <rx_event_handle_poll+0x26>
         link->rx_record.status = rx_tx_fc_overrun_wait_confirm;
 800a54c:	2305      	movs	r3, #5
 800a54e:	f884 3138 	strb.w	r3, [r4, #312]	; 0x138
 800a552:	e7c4      	b.n	800a4de <rx_event_handle_poll+0x26>

0800a554 <rx_event_L_Data_Confirm>:

static int rx_event_L_Data_Confirm(can_iso_tp_link_t_p link, int8_t error)
{
   if (link->rx_record.status == rx_tx_fc_wait_confirm)
 800a554:	f890 3138 	ldrb.w	r3, [r0, #312]	; 0x138
 800a558:	2b02      	cmp	r3, #2
 800a55a:	d003      	beq.n	800a564 <rx_event_L_Data_Confirm+0x10>
   {
      link->rx_record.status = rx_wait_cf;
   }
   else if (link->rx_record.status == rx_tx_fc_overrun_wait_confirm)
 800a55c:	2b05      	cmp	r3, #5
 800a55e:	d005      	beq.n	800a56c <rx_event_L_Data_Confirm+0x18>
   {
      link->rx_record.status = rx_idle;
   }
   return 0;
}
 800a560:	2000      	movs	r0, #0
 800a562:	4770      	bx	lr
      link->rx_record.status = rx_wait_cf;
 800a564:	2303      	movs	r3, #3
 800a566:	f880 3138 	strb.w	r3, [r0, #312]	; 0x138
 800a56a:	e7f9      	b.n	800a560 <rx_event_L_Data_Confirm+0xc>
      link->rx_record.status = rx_idle;
 800a56c:	2300      	movs	r3, #0
 800a56e:	f880 3138 	strb.w	r3, [r0, #312]	; 0x138
 800a572:	e7f5      	b.n	800a560 <rx_event_L_Data_Confirm+0xc>

0800a574 <rx_event_poll_handle>:
   tx_event_L_Data_indication(par->link, &par->rx_msg);
   par->handle = (event_handle_t)0;
}

static void rx_event_poll_handle(void *par_src)
{
 800a574:	b510      	push	{r4, lr}
 800a576:	4604      	mov	r4, r0
   struct time_poll_par_t *par = (struct time_poll_par_t *)par_src;
   rx_event_handle_poll(par->link, par->user_ms);
 800a578:	6881      	ldr	r1, [r0, #8]
 800a57a:	6840      	ldr	r0, [r0, #4]
 800a57c:	f7ff ff9c 	bl	800a4b8 <rx_event_handle_poll>
   par->handle = (event_handle_t)0;
 800a580:	2300      	movs	r3, #0
 800a582:	6023      	str	r3, [r4, #0]
}
 800a584:	bd10      	pop	{r4, pc}

0800a586 <rx_event_L_Data_Confirm_handle>:

static void rx_event_L_Data_Confirm_handle(void *par_src)
{
 800a586:	b508      	push	{r3, lr}
   struct L_Data_confirm_par_t *par = (struct L_Data_confirm_par_t *)par_src;
   int8_t error = par->error;
   par->handle = (event_handle_t)0;
 800a588:	2300      	movs	r3, #0
 800a58a:	6003      	str	r3, [r0, #0]
   rx_event_L_Data_Confirm(par->link, error);
 800a58c:	f990 1008 	ldrsb.w	r1, [r0, #8]
 800a590:	6840      	ldr	r0, [r0, #4]
 800a592:	f7ff ffdf 	bl	800a554 <rx_event_L_Data_Confirm>
}
 800a596:	bd08      	pop	{r3, pc}

0800a598 <event_manage_block_init>:
{
 800a598:	b510      	push	{r4, lr}
 800a59a:	4604      	mov	r4, r0
   mcu_lock_init(&event->lock);
 800a59c:	f000 fec1 	bl	800b322 <mcu_lock_init>
   if (!QueueInit(&event->fifo, event->fifo_data, sizeof(event->fifo_data) / sizeof(event->fifo_data[0])))
 800a5a0:	2203      	movs	r2, #3
 800a5a2:	1d21      	adds	r1, r4, #4
 800a5a4:	f104 0010 	add.w	r0, r4, #16
 800a5a8:	f000 fe68 	bl	800b27c <QueueInit>
 800a5ac:	b108      	cbz	r0, 800a5b2 <event_manage_block_init+0x1a>
   return 0;
 800a5ae:	2000      	movs	r0, #0
}
 800a5b0:	bd10      	pop	{r4, pc}
      return -1;
 800a5b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a5b6:	e7fb      	b.n	800a5b0 <event_manage_block_init+0x18>

0800a5b8 <tx_event_cf_frame>:
{
 800a5b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   if (link->tx_record.status == tx_cf_wait_tx)
 800a5ba:	f890 309d 	ldrb.w	r3, [r0, #157]	; 0x9d
 800a5be:	2b06      	cmp	r3, #6
 800a5c0:	d001      	beq.n	800a5c6 <tx_event_cf_frame+0xe>
}
 800a5c2:	2000      	movs	r0, #0
 800a5c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5c6:	4604      	mov	r4, r0
      if (link->tx_record.rx_Stmin != 0)
 800a5c8:	f890 309b 	ldrb.w	r3, [r0, #155]	; 0x9b
 800a5cc:	b12b      	cbz	r3, 800a5da <tx_event_cf_frame+0x22>
         if ((link->current_time_ms - link->tx_record.last_msg_time_ms) < link->tx_record.rx_Stmin)
 800a5ce:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a5d0:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
 800a5d4:	1a52      	subs	r2, r2, r1
 800a5d6:	429a      	cmp	r2, r3
 800a5d8:	d3f3      	bcc.n	800a5c2 <tx_event_cf_frame+0xa>
         uint32_t txLen = link->tx_record.current_size - link->tx_record.current_tx_index;
 800a5da:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800a5de:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800a5e2:	1a53      	subs	r3, r2, r1
         if (txLen > (uint32_t)(dlc2len(link->init_info.TX_DLC) - 1))
 800a5e4:	f894 702f 	ldrb.w	r7, [r4, #47]	; 0x2f
   return dlc_len_table[dlc & 0xf];
 800a5e8:	f007 000f 	and.w	r0, r7, #15
 800a5ec:	4d34      	ldr	r5, [pc, #208]	; (800a6c0 <tx_event_cf_frame+0x108>)
 800a5ee:	5c2e      	ldrb	r6, [r5, r0]
         if (txLen > (uint32_t)(dlc2len(link->init_info.TX_DLC) - 1))
 800a5f0:	1e75      	subs	r5, r6, #1
 800a5f2:	429d      	cmp	r5, r3
 800a5f4:	d300      	bcc.n	800a5f8 <tx_event_cf_frame+0x40>
         uint32_t txLen = link->tx_record.current_size - link->tx_record.current_tx_index;
 800a5f6:	461d      	mov	r5, r3
         if (txLen == 0)
 800a5f8:	b955      	cbnz	r5, 800a610 <tx_event_cf_frame+0x58>
            link->tx_record.status = tx_idle;
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
            if (link->init_info.N_USData_confirm)
 800a600:	69a5      	ldr	r5, [r4, #24]
 800a602:	2d00      	cmp	r5, #0
 800a604:	d0dd      	beq.n	800a5c2 <tx_event_cf_frame+0xa>
               link->init_info.N_USData_confirm(link, link->tx_record.current_playload, link->tx_record.current_size, N_OK);
 800a606:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800a60a:	4620      	mov	r0, r4
 800a60c:	47a8      	blx	r5
 800a60e:	e7d8      	b.n	800a5c2 <tx_event_cf_frame+0xa>
            link->tx_record.last_msg.id = link->init_info.tx_id;
 800a610:	6863      	ldr	r3, [r4, #4]
 800a612:	6423      	str	r3, [r4, #64]	; 0x40
            link->tx_record.last_msg.data[0] = 0x20 | (link->tx_record.current_tx_SN & 0xf);
 800a614:	f994 3098 	ldrsb.w	r3, [r4, #152]	; 0x98
 800a618:	f003 030f 	and.w	r3, r3, #15
 800a61c:	f043 0320 	orr.w	r3, r3, #32
 800a620:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
            memcpy(&link->tx_record.last_msg.data[1], &link->tx_record.current_playload[link->tx_record.current_tx_index], txLen);
 800a624:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800a628:	462a      	mov	r2, r5
 800a62a:	4419      	add	r1, r3
 800a62c:	f104 0046 	add.w	r0, r4, #70	; 0x46
 800a630:	f007 fbd2 	bl	8011dd8 <memcpy>
            if (dlc2len(link->init_info.TX_DLC) > (1 + txLen))
 800a634:	1c6b      	adds	r3, r5, #1
 800a636:	429e      	cmp	r6, r3
 800a638:	d820      	bhi.n	800a67c <tx_event_cf_frame+0xc4>
               link->tx_record.last_msg.dlc = link->init_info.TX_DLC;
 800a63a:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
            link->tx_record.current_tx_index += txLen;
 800a63e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800a642:	442b      	add	r3, r5
 800a644:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
            link->tx_record.status = tx_cf_wait_tx;
 800a648:	2306      	movs	r3, #6
 800a64a:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
            link->tx_record.last_msg_time_ms = link->current_time_ms;
 800a64e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a650:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
            if (0 == link->init_info.L_Data_request(link, &link->tx_record.last_msg))
 800a654:	6923      	ldr	r3, [r4, #16]
 800a656:	f104 0140 	add.w	r1, r4, #64	; 0x40
 800a65a:	4620      	mov	r0, r4
 800a65c:	4798      	blx	r3
 800a65e:	bb58      	cbnz	r0, 800a6b8 <tx_event_cf_frame+0x100>
               link->tx_record.rx_BS_tx++;
 800a660:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 800a664:	3301      	adds	r3, #1
 800a666:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
               link->tx_record.current_tx_SN++;
 800a66a:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
 800a66e:	3301      	adds	r3, #1
 800a670:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
               link->tx_record.status = tx_cf_wait_confirm;
 800a674:	2308      	movs	r3, #8
 800a676:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
 800a67a:	e7a2      	b.n	800a5c2 <tx_event_cf_frame+0xa>
               memset(&link->tx_record.last_msg.data[1 + txLen], link->init_info.frame_pad, dlc2len(link->init_info.TX_DLC) - 1 - txLen);
 800a67c:	f105 0341 	add.w	r3, r5, #65	; 0x41
 800a680:	18e0      	adds	r0, r4, r3
 800a682:	1b72      	subs	r2, r6, r5
 800a684:	3a01      	subs	r2, #1
 800a686:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 800a68a:	3005      	adds	r0, #5
 800a68c:	f007 fae6 	bl	8011c5c <memset>
               link->tx_record.last_msg.dlc = lenToMinDlc(txLen + 1);
 800a690:	1c69      	adds	r1, r5, #1
 800a692:	b289      	uxth	r1, r1
   for (dlc = 0; dlc <= sizeof(dlc_len_table) / sizeof(dlc_len_table[0]); dlc++)
 800a694:	2300      	movs	r3, #0
 800a696:	2b10      	cmp	r3, #16
 800a698:	d805      	bhi.n	800a6a6 <tx_event_cf_frame+0xee>
      if (len <= dlc_len_table[dlc])
 800a69a:	4a09      	ldr	r2, [pc, #36]	; (800a6c0 <tx_event_cf_frame+0x108>)
 800a69c:	5cd2      	ldrb	r2, [r2, r3]
 800a69e:	4291      	cmp	r1, r2
 800a6a0:	d901      	bls.n	800a6a6 <tx_event_cf_frame+0xee>
   for (dlc = 0; dlc <= sizeof(dlc_len_table) / sizeof(dlc_len_table[0]); dlc++)
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	e7f7      	b.n	800a696 <tx_event_cf_frame+0xde>
               link->tx_record.last_msg.dlc = lenToMinDlc(txLen + 1);
 800a6a6:	b2db      	uxtb	r3, r3
 800a6a8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
               if (link->tx_record.last_msg.dlc < 8)
 800a6ac:	2b07      	cmp	r3, #7
 800a6ae:	d8c6      	bhi.n	800a63e <tx_event_cf_frame+0x86>
                  link->tx_record.last_msg.dlc = 8;
 800a6b0:	2308      	movs	r3, #8
 800a6b2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800a6b6:	e7c2      	b.n	800a63e <tx_event_cf_frame+0x86>
               link->tx_record.status = tx_cf_wait_tx_retry;
 800a6b8:	2307      	movs	r3, #7
 800a6ba:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
 800a6be:	e780      	b.n	800a5c2 <tx_event_cf_frame+0xa>
 800a6c0:	0801357c 	.word	0x0801357c

0800a6c4 <tx_event_poll>:
{
 800a6c4:	b538      	push	{r3, r4, r5, lr}
 800a6c6:	4604      	mov	r4, r0
   if (link->tx_record.status != tx_idle)
 800a6c8:	f890 309d 	ldrb.w	r3, [r0, #157]	; 0x9d
 800a6cc:	b193      	cbz	r3, 800a6f4 <tx_event_poll+0x30>
      if ((user_ms - link->tx_record.last_msg_time_ms) > link->init_info.N_As)
 800a6ce:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800a6d2:	1a89      	subs	r1, r1, r2
 800a6d4:	8c82      	ldrh	r2, [r0, #36]	; 0x24
 800a6d6:	4291      	cmp	r1, r2
 800a6d8:	d918      	bls.n	800a70c <tx_event_poll+0x48>
         if (link->init_info.N_USData_confirm)
 800a6da:	6985      	ldr	r5, [r0, #24]
 800a6dc:	b13d      	cbz	r5, 800a6ee <tx_event_poll+0x2a>
            if (link->tx_record.status == tx_wait_fc)
 800a6de:	2b05      	cmp	r3, #5
 800a6e0:	d00d      	beq.n	800a6fe <tx_event_poll+0x3a>
               link->init_info.N_USData_confirm(link, link->tx_record.current_playload, link->tx_record.current_size, N_TIMEOUT_A);
 800a6e2:	2301      	movs	r3, #1
 800a6e4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a6e8:	f8d0 108c 	ldr.w	r1, [r0, #140]	; 0x8c
 800a6ec:	47a8      	blx	r5
         link->tx_record.status = tx_idle;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
   tx_event_cf_frame(link);
 800a6f4:	4620      	mov	r0, r4
 800a6f6:	f7ff ff5f 	bl	800a5b8 <tx_event_cf_frame>
}
 800a6fa:	2000      	movs	r0, #0
 800a6fc:	bd38      	pop	{r3, r4, r5, pc}
               link->init_info.N_USData_confirm(link, link->tx_record.current_playload, link->tx_record.current_size, N_TIMEOUT_BS);
 800a6fe:	2302      	movs	r3, #2
 800a700:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a704:	f8d0 108c 	ldr.w	r1, [r0, #140]	; 0x8c
 800a708:	47a8      	blx	r5
 800a70a:	e7f0      	b.n	800a6ee <tx_event_poll+0x2a>
      else if (link->tx_record.status == tx_sf_wait_tx)
 800a70c:	2b01      	cmp	r3, #1
 800a70e:	d017      	beq.n	800a740 <tx_event_poll+0x7c>
      else if (link->tx_record.status == tx_ff_wait_tx)
 800a710:	2b03      	cmp	r3, #3
 800a712:	d01f      	beq.n	800a754 <tx_event_poll+0x90>
      else if (link->tx_record.status == tx_cf_wait_tx_retry)
 800a714:	2b07      	cmp	r3, #7
 800a716:	d1ed      	bne.n	800a6f4 <tx_event_poll+0x30>
         if (0 == link->init_info.L_Data_request(link, &link->tx_record.last_msg))
 800a718:	6903      	ldr	r3, [r0, #16]
 800a71a:	f100 0140 	add.w	r1, r0, #64	; 0x40
 800a71e:	4798      	blx	r3
 800a720:	2800      	cmp	r0, #0
 800a722:	d1e7      	bne.n	800a6f4 <tx_event_poll+0x30>
            link->tx_record.rx_BS_tx++;
 800a724:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 800a728:	3301      	adds	r3, #1
 800a72a:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
            link->tx_record.current_tx_SN++;
 800a72e:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
 800a732:	3301      	adds	r3, #1
 800a734:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
            link->tx_record.status = tx_cf_wait_confirm;
 800a738:	2308      	movs	r3, #8
 800a73a:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
 800a73e:	e7d9      	b.n	800a6f4 <tx_event_poll+0x30>
         if (0 == link->init_info.L_Data_request(link, &link->tx_record.last_msg))
 800a740:	6903      	ldr	r3, [r0, #16]
 800a742:	f100 0140 	add.w	r1, r0, #64	; 0x40
 800a746:	4798      	blx	r3
 800a748:	2800      	cmp	r0, #0
 800a74a:	d1d3      	bne.n	800a6f4 <tx_event_poll+0x30>
            link->tx_record.status = tx_sf_wait_confirm;
 800a74c:	2302      	movs	r3, #2
 800a74e:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
 800a752:	e7cf      	b.n	800a6f4 <tx_event_poll+0x30>
         if (0 == link->init_info.L_Data_request(link, &link->tx_record.last_msg))
 800a754:	6903      	ldr	r3, [r0, #16]
 800a756:	f100 0140 	add.w	r1, r0, #64	; 0x40
 800a75a:	4798      	blx	r3
 800a75c:	2800      	cmp	r0, #0
 800a75e:	d1c9      	bne.n	800a6f4 <tx_event_poll+0x30>
            link->tx_record.status = tx_ff_wait_confirm;
 800a760:	2304      	movs	r3, #4
 800a762:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
 800a766:	e7c5      	b.n	800a6f4 <tx_event_poll+0x30>

0800a768 <tx_event_poll_handle>:
{
 800a768:	b510      	push	{r4, lr}
 800a76a:	4604      	mov	r4, r0
   tx_event_poll(par->link, par->user_ms);
 800a76c:	6881      	ldr	r1, [r0, #8]
 800a76e:	6840      	ldr	r0, [r0, #4]
 800a770:	f7ff ffa8 	bl	800a6c4 <tx_event_poll>
   par->handle = (event_handle_t)0;
 800a774:	2300      	movs	r3, #0
 800a776:	6023      	str	r3, [r4, #0]
}
 800a778:	bd10      	pop	{r4, pc}
	...

0800a77c <tx_event_L_Data_Confirm>:
{
 800a77c:	b538      	push	{r3, r4, r5, lr}
 800a77e:	4604      	mov	r4, r0
   if (link->tx_record.status == tx_sf_wait_confirm)
 800a780:	f890 309d 	ldrb.w	r3, [r0, #157]	; 0x9d
 800a784:	2b02      	cmp	r3, #2
 800a786:	d012      	beq.n	800a7ae <tx_event_L_Data_Confirm+0x32>
   else if (link->tx_record.status == tx_ff_wait_confirm)
 800a788:	2b04      	cmp	r3, #4
 800a78a:	d025      	beq.n	800a7d8 <tx_event_L_Data_Confirm+0x5c>
   else if (link->tx_record.status == tx_cf_wait_confirm)
 800a78c:	2b08      	cmp	r3, #8
 800a78e:	d11a      	bne.n	800a7c6 <tx_event_L_Data_Confirm+0x4a>
      if (link->tx_record.rx_BS != 0)
 800a790:	f890 3099 	ldrb.w	r3, [r0, #153]	; 0x99
 800a794:	b11b      	cbz	r3, 800a79e <tx_event_L_Data_Confirm+0x22>
         if ((link->tx_record.rx_BS == link->tx_record.rx_BS_tx) && (link->tx_record.current_size != link->tx_record.current_tx_index))
 800a796:	f890 209a 	ldrb.w	r2, [r0, #154]	; 0x9a
 800a79a:	4293      	cmp	r3, r2
 800a79c:	d03b      	beq.n	800a816 <tx_event_L_Data_Confirm+0x9a>
      if (link->tx_record.status == tx_cf_wait_confirm)
 800a79e:	f894 309d 	ldrb.w	r3, [r4, #157]	; 0x9d
 800a7a2:	2b08      	cmp	r3, #8
 800a7a4:	d041      	beq.n	800a82a <tx_event_L_Data_Confirm+0xae>
      tx_event_cf_frame(link);
 800a7a6:	4620      	mov	r0, r4
 800a7a8:	f7ff ff06 	bl	800a5b8 <tx_event_cf_frame>
 800a7ac:	e00b      	b.n	800a7c6 <tx_event_L_Data_Confirm+0x4a>
      if (link->init_info.N_USData_confirm)
 800a7ae:	6985      	ldr	r5, [r0, #24]
 800a7b0:	b135      	cbz	r5, 800a7c0 <tx_event_L_Data_Confirm+0x44>
         if (0 == error)
 800a7b2:	b951      	cbnz	r1, 800a7ca <tx_event_L_Data_Confirm+0x4e>
            link->init_info.N_USData_confirm(link, link->tx_record.current_playload, link->tx_record.current_size, N_OK);
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a7ba:	f8d0 108c 	ldr.w	r1, [r0, #140]	; 0x8c
 800a7be:	47a8      	blx	r5
      link->tx_record.status = tx_idle;
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
}
 800a7c6:	2000      	movs	r0, #0
 800a7c8:	bd38      	pop	{r3, r4, r5, pc}
            link->init_info.N_USData_confirm(link, link->tx_record.current_playload, link->tx_record.current_size, N_ERROR);
 800a7ca:	2309      	movs	r3, #9
 800a7cc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a7d0:	f8d0 108c 	ldr.w	r1, [r0, #140]	; 0x8c
 800a7d4:	47a8      	blx	r5
 800a7d6:	e7f3      	b.n	800a7c0 <tx_event_L_Data_Confirm+0x44>
      if (link->tx_record.current_size > 0xfff)
 800a7d8:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 800a7dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a7e0:	d30f      	bcc.n	800a802 <tx_event_L_Data_Confirm+0x86>
         link->tx_record.current_tx_index = dlc2len(link->init_info.TX_DLC) - 6;
 800a7e2:	f890 302f 	ldrb.w	r3, [r0, #47]	; 0x2f
   return dlc_len_table[dlc & 0xf];
 800a7e6:	f003 030f 	and.w	r3, r3, #15
 800a7ea:	4a12      	ldr	r2, [pc, #72]	; (800a834 <tx_event_L_Data_Confirm+0xb8>)
 800a7ec:	5cd3      	ldrb	r3, [r2, r3]
         link->tx_record.current_tx_index = dlc2len(link->init_info.TX_DLC) - 6;
 800a7ee:	3b06      	subs	r3, #6
 800a7f0:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
      link->tx_record.current_tx_SN = 1;
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
      link->tx_record.status = tx_wait_fc;
 800a7fa:	2305      	movs	r3, #5
 800a7fc:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
 800a800:	e7e1      	b.n	800a7c6 <tx_event_L_Data_Confirm+0x4a>
         link->tx_record.current_tx_index = dlc2len(link->init_info.TX_DLC) - 2;
 800a802:	f890 302f 	ldrb.w	r3, [r0, #47]	; 0x2f
   return dlc_len_table[dlc & 0xf];
 800a806:	f003 030f 	and.w	r3, r3, #15
 800a80a:	4a0a      	ldr	r2, [pc, #40]	; (800a834 <tx_event_L_Data_Confirm+0xb8>)
 800a80c:	5cd3      	ldrb	r3, [r2, r3]
         link->tx_record.current_tx_index = dlc2len(link->init_info.TX_DLC) - 2;
 800a80e:	3b02      	subs	r3, #2
 800a810:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
 800a814:	e7ee      	b.n	800a7f4 <tx_event_L_Data_Confirm+0x78>
         if ((link->tx_record.rx_BS == link->tx_record.rx_BS_tx) && (link->tx_record.current_size != link->tx_record.current_tx_index))
 800a816:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a81a:	f8d0 3094 	ldr.w	r3, [r0, #148]	; 0x94
 800a81e:	429a      	cmp	r2, r3
 800a820:	d0bd      	beq.n	800a79e <tx_event_L_Data_Confirm+0x22>
            link->tx_record.status = tx_wait_fc;
 800a822:	2305      	movs	r3, #5
 800a824:	f880 309d 	strb.w	r3, [r0, #157]	; 0x9d
 800a828:	e7b9      	b.n	800a79e <tx_event_L_Data_Confirm+0x22>
         link->tx_record.status = tx_cf_wait_tx;
 800a82a:	2306      	movs	r3, #6
 800a82c:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
 800a830:	e7b9      	b.n	800a7a6 <tx_event_L_Data_Confirm+0x2a>
 800a832:	bf00      	nop
 800a834:	0801357c 	.word	0x0801357c

0800a838 <tx_event_L_Data_Confirm_handle>:
{
 800a838:	b508      	push	{r3, lr}
   par->handle = (event_handle_t)0;
 800a83a:	2300      	movs	r3, #0
 800a83c:	6003      	str	r3, [r0, #0]
   tx_event_L_Data_Confirm(par->link, par->error);
 800a83e:	f990 1008 	ldrsb.w	r1, [r0, #8]
 800a842:	6840      	ldr	r0, [r0, #4]
 800a844:	f7ff ff9a 	bl	800a77c <tx_event_L_Data_Confirm>
}
 800a848:	bd08      	pop	{r3, pc}

0800a84a <tx_event_L_Data_indication>:
{
 800a84a:	b538      	push	{r3, r4, r5, lr}
 800a84c:	4604      	mov	r4, r0
   if (link->tx_record.status == tx_wait_fc)
 800a84e:	f890 309d 	ldrb.w	r3, [r0, #157]	; 0x9d
 800a852:	2b05      	cmp	r3, #5
 800a854:	d004      	beq.n	800a860 <tx_event_L_Data_indication+0x16>
   tx_event_cf_frame(link);
 800a856:	4620      	mov	r0, r4
 800a858:	f7ff feae 	bl	800a5b8 <tx_event_cf_frame>
}
 800a85c:	2000      	movs	r0, #0
 800a85e:	bd38      	pop	{r3, r4, r5, pc}
      if (rx_msg->data[0] != 0x31)
 800a860:	794b      	ldrb	r3, [r1, #5]
 800a862:	2b31      	cmp	r3, #49	; 0x31
 800a864:	d002      	beq.n	800a86c <tx_event_L_Data_indication+0x22>
         link->tx_record.N_WFT_cnt = 0;
 800a866:	2300      	movs	r3, #0
 800a868:	f880 309c 	strb.w	r3, [r0, #156]	; 0x9c
      if (rx_msg->data[0] == 0x30)
 800a86c:	794b      	ldrb	r3, [r1, #5]
 800a86e:	2b30      	cmp	r3, #48	; 0x30
 800a870:	d010      	beq.n	800a894 <tx_event_L_Data_indication+0x4a>
      else if (rx_msg->data[0] == 0x32)
 800a872:	2b32      	cmp	r3, #50	; 0x32
 800a874:	d029      	beq.n	800a8ca <tx_event_L_Data_indication+0x80>
      else if (rx_msg->data[0] == 0x31)
 800a876:	2b31      	cmp	r3, #49	; 0x31
 800a878:	d035      	beq.n	800a8e6 <tx_event_L_Data_indication+0x9c>
         if (link->init_info.N_USData_confirm)
 800a87a:	69a5      	ldr	r5, [r4, #24]
 800a87c:	b135      	cbz	r5, 800a88c <tx_event_L_Data_indication+0x42>
            link->init_info.N_USData_confirm(link, link->tx_record.current_playload, link->tx_record.current_size, N_INVALID_FS);
 800a87e:	2305      	movs	r3, #5
 800a880:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800a884:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800a888:	4620      	mov	r0, r4
 800a88a:	47a8      	blx	r5
         link->tx_record.status = tx_idle;
 800a88c:	2300      	movs	r3, #0
 800a88e:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
 800a892:	e7e0      	b.n	800a856 <tx_event_L_Data_indication+0xc>
         link->tx_record.status = tx_cf_wait_tx;
 800a894:	2306      	movs	r3, #6
 800a896:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
         link->tx_record.rx_BS = rx_msg->data[1];
 800a89a:	798b      	ldrb	r3, [r1, #6]
 800a89c:	f884 3099 	strb.w	r3, [r4, #153]	; 0x99
         link->tx_record.rx_BS_tx = 0;
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
         link->tx_record.rx_Stmin = rx_msg->data[2];
 800a8a6:	79cb      	ldrb	r3, [r1, #7]
 800a8a8:	f884 309b 	strb.w	r3, [r4, #155]	; 0x9b
         if (link->tx_record.rx_Stmin > 0x7f)
 800a8ac:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a8b0:	d107      	bne.n	800a8c2 <tx_event_L_Data_indication+0x78>
         link->tx_record.last_msg_time_ms = link->current_time_ms - link->tx_record.rx_Stmin - 1;
 800a8b2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a8b4:	f894 209b 	ldrb.w	r2, [r4, #155]	; 0x9b
 800a8b8:	1a9b      	subs	r3, r3, r2
 800a8ba:	3b01      	subs	r3, #1
 800a8bc:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800a8c0:	e7c9      	b.n	800a856 <tx_event_L_Data_indication+0xc>
            link->tx_record.rx_Stmin = 1;
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	f884 309b 	strb.w	r3, [r4, #155]	; 0x9b
 800a8c8:	e7f3      	b.n	800a8b2 <tx_event_L_Data_indication+0x68>
         link->tx_record.status = tx_idle;
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
         if (link->init_info.N_USData_confirm)
 800a8d0:	69a5      	ldr	r5, [r4, #24]
 800a8d2:	2d00      	cmp	r5, #0
 800a8d4:	d0bf      	beq.n	800a856 <tx_event_L_Data_indication+0xc>
            link->init_info.N_USData_confirm(link, link->tx_record.current_playload, link->tx_record.current_size, N_BUFFER_OVFLW);
 800a8d6:	2308      	movs	r3, #8
 800a8d8:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800a8dc:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800a8e0:	4620      	mov	r0, r4
 800a8e2:	47a8      	blx	r5
 800a8e4:	e7b7      	b.n	800a856 <tx_event_L_Data_indication+0xc>
         if (0 != link->init_info.N_WFTmax)
 800a8e6:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 800a8ea:	2a00      	cmp	r2, #0
 800a8ec:	d0b3      	beq.n	800a856 <tx_event_L_Data_indication+0xc>
            link->tx_record.N_WFT_cnt++;
 800a8ee:	f894 309c 	ldrb.w	r3, [r4, #156]	; 0x9c
 800a8f2:	3301      	adds	r3, #1
 800a8f4:	b2db      	uxtb	r3, r3
 800a8f6:	f884 309c 	strb.w	r3, [r4, #156]	; 0x9c
            if (link->init_info.N_WFTmax <= link->tx_record.N_WFT_cnt)
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d8ab      	bhi.n	800a856 <tx_event_L_Data_indication+0xc>
               link->tx_record.N_WFT_cnt = 0;
 800a8fe:	2300      	movs	r3, #0
 800a900:	f884 309c 	strb.w	r3, [r4, #156]	; 0x9c
               link->tx_record.status = tx_idle;
 800a904:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
 800a908:	e7a5      	b.n	800a856 <tx_event_L_Data_indication+0xc>

0800a90a <tx_event_L_Data_indication_handle>:
{
 800a90a:	b510      	push	{r4, lr}
 800a90c:	4604      	mov	r4, r0
   tx_event_L_Data_indication(par->link, &par->rx_msg);
 800a90e:	f100 0108 	add.w	r1, r0, #8
 800a912:	6840      	ldr	r0, [r0, #4]
 800a914:	f7ff ff99 	bl	800a84a <tx_event_L_Data_indication>
   par->handle = (event_handle_t)0;
 800a918:	2300      	movs	r3, #0
 800a91a:	6023      	str	r3, [r4, #0]
}
 800a91c:	bd10      	pop	{r4, pc}
	...

0800a920 <rx_event_L_Data_indication>:
{
 800a920:	b570      	push	{r4, r5, r6, lr}
 800a922:	4604      	mov	r4, r0
 800a924:	460d      	mov	r5, r1
   if ((rx_msg->data[0] & 0xf0) == 0)
 800a926:	794b      	ldrb	r3, [r1, #5]
 800a928:	f013 02f0 	ands.w	r2, r3, #240	; 0xf0
 800a92c:	d13e      	bne.n	800a9ac <rx_event_L_Data_indication+0x8c>
      if (rx_msg->data[0] != 0)
 800a92e:	b1f3      	cbz	r3, 800a96e <rx_event_L_Data_indication+0x4e>
         if ((rx_msg->dlc <= 8) && (rx_msg->data[0] <= 7))
 800a930:	790a      	ldrb	r2, [r1, #4]
 800a932:	2a08      	cmp	r2, #8
 800a934:	d83e      	bhi.n	800a9b4 <rx_event_L_Data_indication+0x94>
 800a936:	2b07      	cmp	r3, #7
 800a938:	d83c      	bhi.n	800a9b4 <rx_event_L_Data_indication+0x94>
   return dlc_len_table[dlc & 0xf];
 800a93a:	f002 020f 	and.w	r2, r2, #15
 800a93e:	499d      	ldr	r1, [pc, #628]	; (800abb4 <rx_event_L_Data_indication+0x294>)
 800a940:	5c8a      	ldrb	r2, [r1, r2]
            if (rx_len >= (1 + len))
 800a942:	4293      	cmp	r3, r2
 800a944:	d236      	bcs.n	800a9b4 <rx_event_L_Data_indication+0x94>
               if (link->init_info.N_USData_indication)
 800a946:	6946      	ldr	r6, [r0, #20]
 800a948:	2e00      	cmp	r6, #0
 800a94a:	d033      	beq.n	800a9b4 <rx_event_L_Data_indication+0x94>
                  if (link->rx_record.status != rx_idle)
 800a94c:	f890 3138 	ldrb.w	r3, [r0, #312]	; 0x138
 800a950:	b123      	cbz	r3, 800a95c <rx_event_L_Data_indication+0x3c>
                     link->init_info.N_USData_indication(link, link->init_info.rx_buff, link->rx_record.rx_len, N_UNEXP_PDU);
 800a952:	2306      	movs	r3, #6
 800a954:	f8d0 2140 	ldr.w	r2, [r0, #320]	; 0x140
 800a958:	69c1      	ldr	r1, [r0, #28]
 800a95a:	47b0      	blx	r6
                  link->rx_record.status = rx_idle;
 800a95c:	2300      	movs	r3, #0
 800a95e:	f884 3138 	strb.w	r3, [r4, #312]	; 0x138
                  link->init_info.N_USData_indication(link, &rx_msg->data[1], rx_msg->data[0], N_OK);
 800a962:	6966      	ldr	r6, [r4, #20]
 800a964:	796a      	ldrb	r2, [r5, #5]
 800a966:	1da9      	adds	r1, r5, #6
 800a968:	4620      	mov	r0, r4
 800a96a:	47b0      	blx	r6
 800a96c:	e022      	b.n	800a9b4 <rx_event_L_Data_indication+0x94>
         if (rx_msg->dlc > 8)
 800a96e:	7909      	ldrb	r1, [r1, #4]
 800a970:	2908      	cmp	r1, #8
 800a972:	d91f      	bls.n	800a9b4 <rx_event_L_Data_indication+0x94>
            uint8_t len = rx_msg->data[1];
 800a974:	79aa      	ldrb	r2, [r5, #6]
            if (len > 0)
 800a976:	b1ea      	cbz	r2, 800a9b4 <rx_event_L_Data_indication+0x94>
   return dlc_len_table[dlc & 0xf];
 800a978:	f001 030f 	and.w	r3, r1, #15
 800a97c:	488d      	ldr	r0, [pc, #564]	; (800abb4 <rx_event_L_Data_indication+0x294>)
 800a97e:	5cc3      	ldrb	r3, [r0, r3]
               if (rx_len >= (2 + len))
 800a980:	1c50      	adds	r0, r2, #1
 800a982:	4298      	cmp	r0, r3
 800a984:	da16      	bge.n	800a9b4 <rx_event_L_Data_indication+0x94>
                  if (lenToMinDlc(len + 2) == rx_msg->dlc)
 800a986:	f102 0c02 	add.w	ip, r2, #2
   for (dlc = 0; dlc <= sizeof(dlc_len_table) / sizeof(dlc_len_table[0]); dlc++)
 800a98a:	2300      	movs	r3, #0
 800a98c:	2b10      	cmp	r3, #16
 800a98e:	d805      	bhi.n	800a99c <rx_event_L_Data_indication+0x7c>
      if (len <= dlc_len_table[dlc])
 800a990:	4888      	ldr	r0, [pc, #544]	; (800abb4 <rx_event_L_Data_indication+0x294>)
 800a992:	5cc0      	ldrb	r0, [r0, r3]
 800a994:	4584      	cmp	ip, r0
 800a996:	d901      	bls.n	800a99c <rx_event_L_Data_indication+0x7c>
   for (dlc = 0; dlc <= sizeof(dlc_len_table) / sizeof(dlc_len_table[0]); dlc++)
 800a998:	3301      	adds	r3, #1
 800a99a:	e7f7      	b.n	800a98c <rx_event_L_Data_indication+0x6c>
                  if (lenToMinDlc(len + 2) == rx_msg->dlc)
 800a99c:	4299      	cmp	r1, r3
 800a99e:	d109      	bne.n	800a9b4 <rx_event_L_Data_indication+0x94>
                     link->init_info.N_USData_indication(link, &rx_msg->data[2], len, N_OK);
 800a9a0:	6966      	ldr	r6, [r4, #20]
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	1de9      	adds	r1, r5, #7
 800a9a6:	4620      	mov	r0, r4
 800a9a8:	47b0      	blx	r6
 800a9aa:	e003      	b.n	800a9b4 <rx_event_L_Data_indication+0x94>
   else if ((rx_msg->data[0] & 0xf0) == 0x10)
 800a9ac:	2a10      	cmp	r2, #16
 800a9ae:	d00b      	beq.n	800a9c8 <rx_event_L_Data_indication+0xa8>
   else if ((rx_msg->data[0] & 0xf0) == 0x20)
 800a9b0:	2a20      	cmp	r2, #32
 800a9b2:	d049      	beq.n	800aa48 <rx_event_L_Data_indication+0x128>
   if (link->rx_record.status == rx_tx_fc)
 800a9b4:	f894 3138 	ldrb.w	r3, [r4, #312]	; 0x138
 800a9b8:	2b01      	cmp	r3, #1
 800a9ba:	f000 80a6 	beq.w	800ab0a <rx_event_L_Data_indication+0x1ea>
   else if (link->rx_record.status == rx_tx_fc_overrun)
 800a9be:	2b04      	cmp	r3, #4
 800a9c0:	f000 80cf 	beq.w	800ab62 <rx_event_L_Data_indication+0x242>
}
 800a9c4:	2000      	movs	r0, #0
 800a9c6:	bd70      	pop	{r4, r5, r6, pc}
      if (link->rx_record.status != rx_idle)
 800a9c8:	f890 3138 	ldrb.w	r3, [r0, #312]	; 0x138
 800a9cc:	b12b      	cbz	r3, 800a9da <rx_event_L_Data_indication+0xba>
         link->init_info.N_USData_indication(link, link->init_info.rx_buff, link->rx_record.rx_len, N_UNEXP_PDU);
 800a9ce:	6946      	ldr	r6, [r0, #20]
 800a9d0:	2306      	movs	r3, #6
 800a9d2:	f8d0 2140 	ldr.w	r2, [r0, #320]	; 0x140
 800a9d6:	69c1      	ldr	r1, [r0, #28]
 800a9d8:	47b0      	blx	r6
      link->rx_record.rx_len = (rx_msg->data[0] & 0xf) * 256 + rx_msg->data[1];
 800a9da:	796a      	ldrb	r2, [r5, #5]
 800a9dc:	f002 020f 	and.w	r2, r2, #15
 800a9e0:	79ab      	ldrb	r3, [r5, #6]
 800a9e2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800a9e6:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
      if (0 == link->rx_record.rx_len)
 800a9ea:	b9ab      	cbnz	r3, 800aa18 <rx_event_L_Data_indication+0xf8>
         link->rx_record.rx_len = (((uint32_t)rx_msg->data[2]) << 24) + (((uint32_t)rx_msg->data[3]) << 16) + (((uint32_t)rx_msg->data[4]) << 8) + (((uint32_t)rx_msg->data[5]));
 800a9ec:	79ea      	ldrb	r2, [r5, #7]
 800a9ee:	7a2b      	ldrb	r3, [r5, #8]
 800a9f0:	041b      	lsls	r3, r3, #16
 800a9f2:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 800a9f6:	7a6a      	ldrb	r2, [r5, #9]
 800a9f8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800a9fc:	7aaa      	ldrb	r2, [r5, #10]
 800a9fe:	4413      	add	r3, r2
 800aa00:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
         rx_index_offset = 6;
 800aa04:	2106      	movs	r1, #6
      if (link->rx_record.rx_len <= link->init_info.rx_buff_len)
 800aa06:	f8d4 2140 	ldr.w	r2, [r4, #320]	; 0x140
 800aa0a:	6a23      	ldr	r3, [r4, #32]
 800aa0c:	429a      	cmp	r2, r3
 800aa0e:	d905      	bls.n	800aa1c <rx_event_L_Data_indication+0xfc>
         link->rx_record.status = rx_tx_fc_overrun;
 800aa10:	2304      	movs	r3, #4
 800aa12:	f884 3138 	strb.w	r3, [r4, #312]	; 0x138
 800aa16:	e7cd      	b.n	800a9b4 <rx_event_L_Data_indication+0x94>
         rx_index_offset = 2;
 800aa18:	2102      	movs	r1, #2
 800aa1a:	e7f4      	b.n	800aa06 <rx_event_L_Data_indication+0xe6>
         link->rx_record.rx_index = dlc2len(rx_msg->dlc) - rx_index_offset;
 800aa1c:	792b      	ldrb	r3, [r5, #4]
   return dlc_len_table[dlc & 0xf];
 800aa1e:	f003 030f 	and.w	r3, r3, #15
 800aa22:	4a64      	ldr	r2, [pc, #400]	; (800abb4 <rx_event_L_Data_indication+0x294>)
 800aa24:	5cd2      	ldrb	r2, [r2, r3]
         link->rx_record.rx_index = dlc2len(rx_msg->dlc) - rx_index_offset;
 800aa26:	1a52      	subs	r2, r2, r1
 800aa28:	f8c4 213c 	str.w	r2, [r4, #316]	; 0x13c
         memcpy(link->init_info.rx_buff, &rx_msg->data[rx_index_offset], link->rx_record.rx_index);
 800aa2c:	4429      	add	r1, r5
 800aa2e:	3105      	adds	r1, #5
 800aa30:	69e0      	ldr	r0, [r4, #28]
 800aa32:	f007 f9d1 	bl	8011dd8 <memcpy>
         link->rx_record.rx_SN = 0;
 800aa36:	2300      	movs	r3, #0
 800aa38:	f884 3144 	strb.w	r3, [r4, #324]	; 0x144
         link->rx_record.tx_BS_cnt = 0;
 800aa3c:	f884 3145 	strb.w	r3, [r4, #325]	; 0x145
         link->rx_record.status = rx_tx_fc;
 800aa40:	2301      	movs	r3, #1
 800aa42:	f884 3138 	strb.w	r3, [r4, #312]	; 0x138
 800aa46:	e7b5      	b.n	800a9b4 <rx_event_L_Data_indication+0x94>
      if (link->rx_record.status == rx_wait_cf)
 800aa48:	f890 3138 	ldrb.w	r3, [r0, #312]	; 0x138
 800aa4c:	2b03      	cmp	r3, #3
 800aa4e:	d1b1      	bne.n	800a9b4 <rx_event_L_Data_indication+0x94>
         uint32_t rx_len = link->rx_record.rx_len - link->rx_record.rx_index;
 800aa50:	f8d0 2140 	ldr.w	r2, [r0, #320]	; 0x140
 800aa54:	f8d0 013c 	ldr.w	r0, [r0, #316]	; 0x13c
 800aa58:	1a11      	subs	r1, r2, r0
         if (rx_len > (uint32_t)(dlc2len(rx_msg->dlc) - 1))
 800aa5a:	792b      	ldrb	r3, [r5, #4]
   return dlc_len_table[dlc & 0xf];
 800aa5c:	f003 030f 	and.w	r3, r3, #15
 800aa60:	4e54      	ldr	r6, [pc, #336]	; (800abb4 <rx_event_L_Data_indication+0x294>)
 800aa62:	5cf6      	ldrb	r6, [r6, r3]
         if (rx_len > (uint32_t)(dlc2len(rx_msg->dlc) - 1))
 800aa64:	3e01      	subs	r6, #1
 800aa66:	428e      	cmp	r6, r1
 800aa68:	d300      	bcc.n	800aa6c <rx_event_L_Data_indication+0x14c>
         uint32_t rx_len = link->rx_record.rx_len - link->rx_record.rx_index;
 800aa6a:	460e      	mov	r6, r1
         link->rx_record.rx_SN++;
 800aa6c:	f894 3144 	ldrb.w	r3, [r4, #324]	; 0x144
 800aa70:	3301      	adds	r3, #1
 800aa72:	b2db      	uxtb	r3, r3
 800aa74:	f884 3144 	strb.w	r3, [r4, #324]	; 0x144
         link->rx_record.last_msg_time_ms = link->current_time_ms;
 800aa78:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800aa7a:	f8c4 1190 	str.w	r1, [r4, #400]	; 0x190
         if ((link->rx_record.rx_SN & 0xf) == (rx_msg->data[0] & 0xf))
 800aa7e:	7969      	ldrb	r1, [r5, #5]
 800aa80:	404b      	eors	r3, r1
 800aa82:	f013 0f0f 	tst.w	r3, #15
 800aa86:	d008      	beq.n	800aa9a <rx_event_L_Data_indication+0x17a>
            link->init_info.N_USData_indication(link, link->init_info.rx_buff, link->rx_record.rx_len, N_WRONG_SN);
 800aa88:	6965      	ldr	r5, [r4, #20]
 800aa8a:	2304      	movs	r3, #4
 800aa8c:	69e1      	ldr	r1, [r4, #28]
 800aa8e:	4620      	mov	r0, r4
 800aa90:	47a8      	blx	r5
            link->rx_record.status = rx_idle;
 800aa92:	2300      	movs	r3, #0
 800aa94:	f884 3138 	strb.w	r3, [r4, #312]	; 0x138
 800aa98:	e78c      	b.n	800a9b4 <rx_event_L_Data_indication+0x94>
            memcpy(&link->init_info.rx_buff[link->rx_record.rx_index], &rx_msg->data[1], rx_len);
 800aa9a:	69e3      	ldr	r3, [r4, #28]
 800aa9c:	4632      	mov	r2, r6
 800aa9e:	1da9      	adds	r1, r5, #6
 800aaa0:	4418      	add	r0, r3
 800aaa2:	f007 f999 	bl	8011dd8 <memcpy>
            link->rx_record.rx_index += rx_len;
 800aaa6:	f8d4 313c 	ldr.w	r3, [r4, #316]	; 0x13c
 800aaaa:	441e      	add	r6, r3
 800aaac:	f8c4 613c 	str.w	r6, [r4, #316]	; 0x13c
            if (link->rx_record.status != rx_idle)
 800aab0:	f894 3138 	ldrb.w	r3, [r4, #312]	; 0x138
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	f43f af7d 	beq.w	800a9b4 <rx_event_L_Data_indication+0x94>
               if (link->rx_record.rx_index >= link->rx_record.rx_len)
 800aaba:	f8d4 2140 	ldr.w	r2, [r4, #320]	; 0x140
 800aabe:	4296      	cmp	r6, r2
 800aac0:	d309      	bcc.n	800aad6 <rx_event_L_Data_indication+0x1b6>
                  if (link->init_info.N_USData_indication)
 800aac2:	6965      	ldr	r5, [r4, #20]
 800aac4:	b11d      	cbz	r5, 800aace <rx_event_L_Data_indication+0x1ae>
                     link->init_info.N_USData_indication(link, link->init_info.rx_buff, link->rx_record.rx_len, N_OK);
 800aac6:	2300      	movs	r3, #0
 800aac8:	69e1      	ldr	r1, [r4, #28]
 800aaca:	4620      	mov	r0, r4
 800aacc:	47a8      	blx	r5
                  link->rx_record.status = rx_idle;
 800aace:	2300      	movs	r3, #0
 800aad0:	f884 3138 	strb.w	r3, [r4, #312]	; 0x138
 800aad4:	e76e      	b.n	800a9b4 <rx_event_L_Data_indication+0x94>
                  link->rx_record.tx_BS_cnt++;
 800aad6:	f894 3145 	ldrb.w	r3, [r4, #325]	; 0x145
 800aada:	3301      	adds	r3, #1
 800aadc:	b2db      	uxtb	r3, r3
 800aade:	f884 3145 	strb.w	r3, [r4, #325]	; 0x145
                  if (link->init_info.FC_BS != 0)
 800aae2:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 800aae6:	2a00      	cmp	r2, #0
 800aae8:	f43f af64 	beq.w	800a9b4 <rx_event_L_Data_indication+0x94>
                     if ((link->rx_record.tx_BS_cnt % link->init_info.FC_BS) == 0)
 800aaec:	fbb3 f1f2 	udiv	r1, r3, r2
 800aaf0:	fb02 3311 	mls	r3, r2, r1, r3
 800aaf4:	f013 0fff 	tst.w	r3, #255	; 0xff
 800aaf8:	f47f af5c 	bne.w	800a9b4 <rx_event_L_Data_indication+0x94>
                        link->rx_record.status = rx_tx_fc;
 800aafc:	2301      	movs	r3, #1
 800aafe:	f884 3138 	strb.w	r3, [r4, #312]	; 0x138
                        link->rx_record.tx_BS_cnt = 0;
 800ab02:	2300      	movs	r3, #0
 800ab04:	f884 3145 	strb.w	r3, [r4, #325]	; 0x145
 800ab08:	e754      	b.n	800a9b4 <rx_event_L_Data_indication+0x94>
      link->rx_record.last_msg.id = link->init_info.tx_id;
 800ab0a:	6863      	ldr	r3, [r4, #4]
 800ab0c:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
      link->rx_record.last_msg.data[0] = 0x30;
 800ab10:	2330      	movs	r3, #48	; 0x30
 800ab12:	f884 314d 	strb.w	r3, [r4, #333]	; 0x14d
      link->rx_record.last_msg.data[1] = link->init_info.FC_BS;
 800ab16:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 800ab1a:	f884 314e 	strb.w	r3, [r4, #334]	; 0x14e
      link->rx_record.last_msg.data[2] = link->init_info.STmin;
 800ab1e:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 800ab22:	f884 314f 	strb.w	r3, [r4, #335]	; 0x14f
      memset(&link->rx_record.last_msg.data[3], link->init_info.frame_pad, dlc2len(link->init_info.TX_DLC) - 3);
 800ab26:	f894 502f 	ldrb.w	r5, [r4, #47]	; 0x2f
   return dlc_len_table[dlc & 0xf];
 800ab2a:	f005 030f 	and.w	r3, r5, #15
 800ab2e:	4a21      	ldr	r2, [pc, #132]	; (800abb4 <rx_event_L_Data_indication+0x294>)
 800ab30:	5cd2      	ldrb	r2, [r2, r3]
      memset(&link->rx_record.last_msg.data[3], link->init_info.frame_pad, dlc2len(link->init_info.TX_DLC) - 3);
 800ab32:	3a03      	subs	r2, #3
 800ab34:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 800ab38:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800ab3c:	f007 f88e 	bl	8011c5c <memset>
      link->rx_record.last_msg.dlc = link->init_info.TX_DLC;
 800ab40:	f884 514c 	strb.w	r5, [r4, #332]	; 0x14c
      link->rx_record.last_msg_time_ms = link->current_time_ms;
 800ab44:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ab46:	f8c4 3190 	str.w	r3, [r4, #400]	; 0x190
      if (0 == link->init_info.L_Data_request(link, &link->rx_record.last_msg))
 800ab4a:	6923      	ldr	r3, [r4, #16]
 800ab4c:	f504 71a4 	add.w	r1, r4, #328	; 0x148
 800ab50:	4620      	mov	r0, r4
 800ab52:	4798      	blx	r3
 800ab54:	2800      	cmp	r0, #0
 800ab56:	f47f af35 	bne.w	800a9c4 <rx_event_L_Data_indication+0xa4>
         link->rx_record.status = rx_tx_fc_wait_confirm;
 800ab5a:	2302      	movs	r3, #2
 800ab5c:	f884 3138 	strb.w	r3, [r4, #312]	; 0x138
 800ab60:	e730      	b.n	800a9c4 <rx_event_L_Data_indication+0xa4>
      link->rx_record.last_msg.id = link->init_info.tx_id;
 800ab62:	6863      	ldr	r3, [r4, #4]
 800ab64:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
      link->rx_record.last_msg.data[0] = 0x32;
 800ab68:	2332      	movs	r3, #50	; 0x32
 800ab6a:	f884 314d 	strb.w	r3, [r4, #333]	; 0x14d
      link->rx_record.last_msg.data[1] = 0;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	f884 314e 	strb.w	r3, [r4, #334]	; 0x14e
      link->rx_record.last_msg.data[2] = 0;
 800ab74:	f884 314f 	strb.w	r3, [r4, #335]	; 0x14f
      memset(&link->rx_record.last_msg.data[3], link->init_info.frame_pad, dlc2len(link->init_info.TX_DLC) - 3);
 800ab78:	f894 502f 	ldrb.w	r5, [r4, #47]	; 0x2f
   return dlc_len_table[dlc & 0xf];
 800ab7c:	f005 030f 	and.w	r3, r5, #15
 800ab80:	4a0c      	ldr	r2, [pc, #48]	; (800abb4 <rx_event_L_Data_indication+0x294>)
 800ab82:	5cd2      	ldrb	r2, [r2, r3]
      memset(&link->rx_record.last_msg.data[3], link->init_info.frame_pad, dlc2len(link->init_info.TX_DLC) - 3);
 800ab84:	3a03      	subs	r2, #3
 800ab86:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 800ab8a:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800ab8e:	f007 f865 	bl	8011c5c <memset>
      link->rx_record.last_msg.dlc = link->init_info.TX_DLC;
 800ab92:	f884 514c 	strb.w	r5, [r4, #332]	; 0x14c
      link->rx_record.last_msg_time_ms = link->current_time_ms;
 800ab96:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ab98:	f8c4 3190 	str.w	r3, [r4, #400]	; 0x190
      if (0 == link->init_info.L_Data_request(link, &link->rx_record.last_msg))
 800ab9c:	6923      	ldr	r3, [r4, #16]
 800ab9e:	f504 71a4 	add.w	r1, r4, #328	; 0x148
 800aba2:	4620      	mov	r0, r4
 800aba4:	4798      	blx	r3
 800aba6:	2800      	cmp	r0, #0
 800aba8:	f47f af0c 	bne.w	800a9c4 <rx_event_L_Data_indication+0xa4>
         link->rx_record.status = rx_tx_fc_overrun_wait_confirm;
 800abac:	2305      	movs	r3, #5
 800abae:	f884 3138 	strb.w	r3, [r4, #312]	; 0x138
 800abb2:	e707      	b.n	800a9c4 <rx_event_L_Data_indication+0xa4>
 800abb4:	0801357c 	.word	0x0801357c

0800abb8 <rx_event_L_Data_indication_handle>:

static void rx_event_L_Data_indication_handle(void *par_src)
{
 800abb8:	b510      	push	{r4, lr}
 800abba:	4604      	mov	r4, r0
   struct L_Data_indication_par_t *par = (struct L_Data_indication_par_t *)par_src;
   rx_event_L_Data_indication(par->link, &par->rx_msg);
 800abbc:	f100 0108 	add.w	r1, r0, #8
 800abc0:	6840      	ldr	r0, [r0, #4]
 800abc2:	f7ff fead 	bl	800a920 <rx_event_L_Data_indication>
   par->handle = (event_handle_t)0;
 800abc6:	2300      	movs	r3, #0
 800abc8:	6023      	str	r3, [r4, #0]
}
 800abca:	bd10      	pop	{r4, pc}

0800abcc <tx_event_N_USData_Request>:
{
 800abcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abce:	4604      	mov	r4, r0
 800abd0:	4616      	mov	r6, r2
 800abd2:	461d      	mov	r5, r3
   if (link->init_info.TX_DLC > 8)
 800abd4:	f890 702f 	ldrb.w	r7, [r0, #47]	; 0x2f
 800abd8:	2f08      	cmp	r7, #8
 800abda:	d914      	bls.n	800ac06 <tx_event_N_USData_Request+0x3a>
   return dlc_len_table[dlc & 0xf];
 800abdc:	f007 030f 	and.w	r3, r7, #15
 800abe0:	4a5d      	ldr	r2, [pc, #372]	; (800ad58 <tx_event_N_USData_Request+0x18c>)
 800abe2:	5cd3      	ldrb	r3, [r2, r3]
      single_frame_max_len = dlc2len(link->init_info.TX_DLC) - 2;
 800abe4:	3b02      	subs	r3, #2
 800abe6:	b2db      	uxtb	r3, r3
   if (link->tx_record.status == tx_idle)
 800abe8:	f894 209d 	ldrb.w	r2, [r4, #157]	; 0x9d
 800abec:	2a00      	cmp	r2, #0
 800abee:	f040 80a5 	bne.w	800ad3c <tx_event_N_USData_Request+0x170>
      if (size <= single_frame_max_len)
 800abf2:	461a      	mov	r2, r3
 800abf4:	42ab      	cmp	r3, r5
 800abf6:	d353      	bcc.n	800aca0 <tx_event_N_USData_Request+0xd4>
         if (isFunction == 0)
 800abf8:	b939      	cbnz	r1, 800ac0a <tx_event_N_USData_Request+0x3e>
            link->tx_record.last_msg.id = link->init_info.tx_id;
 800abfa:	6863      	ldr	r3, [r4, #4]
 800abfc:	6423      	str	r3, [r4, #64]	; 0x40
         if (size <= 7)
 800abfe:	2d07      	cmp	r5, #7
 800ac00:	d90e      	bls.n	800ac20 <tx_event_N_USData_Request+0x54>
            for (i = 0; i < size; i++)
 800ac02:	2000      	movs	r0, #0
 800ac04:	e01f      	b.n	800ac46 <tx_event_N_USData_Request+0x7a>
   uint8_t single_frame_max_len = 7;
 800ac06:	2307      	movs	r3, #7
 800ac08:	e7ee      	b.n	800abe8 <tx_event_N_USData_Request+0x1c>
            link->tx_record.last_msg.id = link->init_info.funtion_id;
 800ac0a:	68e3      	ldr	r3, [r4, #12]
 800ac0c:	6423      	str	r3, [r4, #64]	; 0x40
 800ac0e:	e7f6      	b.n	800abfe <tx_event_N_USData_Request+0x32>
               link->tx_record.last_msg.data[i] = payload[i];
 800ac10:	5c31      	ldrb	r1, [r6, r0]
 800ac12:	1823      	adds	r3, r4, r0
 800ac14:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
            for (i = 0; i < size; i++)
 800ac18:	3001      	adds	r0, #1
 800ac1a:	42a8      	cmp	r0, r5
 800ac1c:	d3f8      	bcc.n	800ac10 <tx_event_N_USData_Request+0x44>
 800ac1e:	e007      	b.n	800ac30 <tx_event_N_USData_Request+0x64>
 800ac20:	2000      	movs	r0, #0
 800ac22:	e7fa      	b.n	800ac1a <tx_event_N_USData_Request+0x4e>
               link->tx_record.last_msg.data[i] = link->init_info.frame_pad;
 800ac24:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 800ac28:	1823      	adds	r3, r4, r0
 800ac2a:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
            for (; i < single_frame_max_len; i++)
 800ac2e:	3001      	adds	r0, #1
 800ac30:	4282      	cmp	r2, r0
 800ac32:	d8f7      	bhi.n	800ac24 <tx_event_N_USData_Request+0x58>
            link->tx_record.last_msg.dlc = 8;
 800ac34:	2308      	movs	r3, #8
 800ac36:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800ac3a:	e01c      	b.n	800ac76 <tx_event_N_USData_Request+0xaa>
               link->tx_record.last_msg.data[i] = payload[i];
 800ac3c:	5c31      	ldrb	r1, [r6, r0]
 800ac3e:	1823      	adds	r3, r4, r0
 800ac40:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
            for (i = 0; i < size; i++)
 800ac44:	3001      	adds	r0, #1
 800ac46:	42a8      	cmp	r0, r5
 800ac48:	d3f8      	bcc.n	800ac3c <tx_event_N_USData_Request+0x70>
 800ac4a:	e005      	b.n	800ac58 <tx_event_N_USData_Request+0x8c>
               link->tx_record.last_msg.data[i] = link->init_info.frame_pad;
 800ac4c:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 800ac50:	1823      	adds	r3, r4, r0
 800ac52:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
            for (; i < single_frame_max_len; i++)
 800ac56:	3001      	adds	r0, #1
 800ac58:	4282      	cmp	r2, r0
 800ac5a:	d8f7      	bhi.n	800ac4c <tx_event_N_USData_Request+0x80>
            link->tx_record.last_msg.dlc = lenToMinDlc(size + 2);
 800ac5c:	1ca9      	adds	r1, r5, #2
 800ac5e:	b289      	uxth	r1, r1
   for (dlc = 0; dlc <= sizeof(dlc_len_table) / sizeof(dlc_len_table[0]); dlc++)
 800ac60:	2300      	movs	r3, #0
 800ac62:	2b10      	cmp	r3, #16
 800ac64:	d805      	bhi.n	800ac72 <tx_event_N_USData_Request+0xa6>
      if (len <= dlc_len_table[dlc])
 800ac66:	4a3c      	ldr	r2, [pc, #240]	; (800ad58 <tx_event_N_USData_Request+0x18c>)
 800ac68:	5cd2      	ldrb	r2, [r2, r3]
 800ac6a:	4291      	cmp	r1, r2
 800ac6c:	d901      	bls.n	800ac72 <tx_event_N_USData_Request+0xa6>
   for (dlc = 0; dlc <= sizeof(dlc_len_table) / sizeof(dlc_len_table[0]); dlc++)
 800ac6e:	3301      	adds	r3, #1
 800ac70:	e7f7      	b.n	800ac62 <tx_event_N_USData_Request+0x96>
            link->tx_record.last_msg.dlc = lenToMinDlc(size + 2);
 800ac72:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
         link->tx_record.status = tx_sf_wait_tx;
 800ac76:	2301      	movs	r3, #1
 800ac78:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
         link->tx_record.last_msg_time_ms = link->current_time_ms;
 800ac7c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ac7e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
         link->tx_record.current_playload = payload;
 800ac82:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
         link->tx_record.current_size = size;
 800ac86:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
         if (0 == link->init_info.L_Data_request(link, &link->tx_record.last_msg))
 800ac8a:	6923      	ldr	r3, [r4, #16]
 800ac8c:	f104 0140 	add.w	r1, r4, #64	; 0x40
 800ac90:	4620      	mov	r0, r4
 800ac92:	4798      	blx	r3
 800ac94:	2800      	cmp	r0, #0
 800ac96:	d15c      	bne.n	800ad52 <tx_event_N_USData_Request+0x186>
            link->tx_record.status = tx_sf_wait_confirm;
 800ac98:	2302      	movs	r3, #2
 800ac9a:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
 800ac9e:	e058      	b.n	800ad52 <tx_event_N_USData_Request+0x186>
         link->tx_record.N_WFT_cnt = 0;
 800aca0:	2300      	movs	r3, #0
 800aca2:	f884 309c 	strb.w	r3, [r4, #156]	; 0x9c
         link->tx_record.last_msg.id = link->init_info.tx_id;
 800aca6:	6863      	ldr	r3, [r4, #4]
 800aca8:	6423      	str	r3, [r4, #64]	; 0x40
         if (size <= 0xfff)
 800acaa:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800acae:	d227      	bcs.n	800ad00 <tx_event_N_USData_Request+0x134>
            link->tx_record.last_msg.data[0] = 0x10 | ((uint8_t)(size >> 8));
 800acb0:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800acb4:	f043 0310 	orr.w	r3, r3, #16
 800acb8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
            link->tx_record.last_msg.data[1] = (uint8_t)(size & 0xff);
 800acbc:	f884 5046 	strb.w	r5, [r4, #70]	; 0x46
   return dlc_len_table[dlc & 0xf];
 800acc0:	f007 030f 	and.w	r3, r7, #15
 800acc4:	4a24      	ldr	r2, [pc, #144]	; (800ad58 <tx_event_N_USData_Request+0x18c>)
 800acc6:	5cd2      	ldrb	r2, [r2, r3]
            memcpy(&link->tx_record.last_msg.data[2], payload, dlc2len(link->init_info.TX_DLC) - 2);
 800acc8:	3a02      	subs	r2, #2
 800acca:	4631      	mov	r1, r6
 800accc:	f104 0047 	add.w	r0, r4, #71	; 0x47
 800acd0:	f007 f882 	bl	8011dd8 <memcpy>
         link->tx_record.last_msg.dlc = link->init_info.TX_DLC;
 800acd4:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
         link->tx_record.status = tx_ff_wait_tx;
 800acd8:	2303      	movs	r3, #3
 800acda:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
         link->tx_record.last_msg_time_ms = link->current_time_ms;
 800acde:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ace0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
         link->tx_record.current_playload = payload;
 800ace4:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
         link->tx_record.current_size = size;
 800ace8:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
         if (0 == link->init_info.L_Data_request(link, &link->tx_record.last_msg))
 800acec:	6923      	ldr	r3, [r4, #16]
 800acee:	f104 0140 	add.w	r1, r4, #64	; 0x40
 800acf2:	4620      	mov	r0, r4
 800acf4:	4798      	blx	r3
 800acf6:	bb60      	cbnz	r0, 800ad52 <tx_event_N_USData_Request+0x186>
            link->tx_record.status = tx_ff_wait_confirm;
 800acf8:	2304      	movs	r3, #4
 800acfa:	f884 309d 	strb.w	r3, [r4, #157]	; 0x9d
 800acfe:	e028      	b.n	800ad52 <tx_event_N_USData_Request+0x186>
            link->tx_record.last_msg.data[0] = 0x10;
 800ad00:	2310      	movs	r3, #16
 800ad02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
            link->tx_record.last_msg.data[1] = 0;
 800ad06:	2300      	movs	r3, #0
 800ad08:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
            link->tx_record.last_msg.data[2] = (uint8_t)(size >> 24);
 800ad0c:	0e2b      	lsrs	r3, r5, #24
 800ad0e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
            link->tx_record.last_msg.data[3] = (uint8_t)(size >> 16);
 800ad12:	f3c5 4307 	ubfx	r3, r5, #16, #8
 800ad16:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
            link->tx_record.last_msg.data[4] = (uint8_t)(size >> 8);
 800ad1a:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800ad1e:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
            link->tx_record.last_msg.data[5] = (uint8_t)(size);
 800ad22:	f884 504a 	strb.w	r5, [r4, #74]	; 0x4a
   return dlc_len_table[dlc & 0xf];
 800ad26:	f007 030f 	and.w	r3, r7, #15
 800ad2a:	4a0b      	ldr	r2, [pc, #44]	; (800ad58 <tx_event_N_USData_Request+0x18c>)
 800ad2c:	5cd2      	ldrb	r2, [r2, r3]
            memcpy(&link->tx_record.last_msg.data[6], payload, dlc2len(link->init_info.TX_DLC) - 6);
 800ad2e:	3a06      	subs	r2, #6
 800ad30:	4631      	mov	r1, r6
 800ad32:	f104 004b 	add.w	r0, r4, #75	; 0x4b
 800ad36:	f007 f84f 	bl	8011dd8 <memcpy>
 800ad3a:	e7cb      	b.n	800acd4 <tx_event_N_USData_Request+0x108>
      printf_debug_msg(&link->init_info, MODULE_PRINT "can not tx diag request when last request is not done\n");
 800ad3c:	4907      	ldr	r1, [pc, #28]	; (800ad5c <tx_event_N_USData_Request+0x190>)
 800ad3e:	4620      	mov	r0, r4
 800ad40:	f7ff fbb4 	bl	800a4ac <printf_debug_msg>
      if (link->init_info.N_USData_confirm)
 800ad44:	69a7      	ldr	r7, [r4, #24]
 800ad46:	b127      	cbz	r7, 800ad52 <tx_event_N_USData_Request+0x186>
         link->init_info.N_USData_confirm(link, payload, size, N_ERROR);
 800ad48:	2309      	movs	r3, #9
 800ad4a:	462a      	mov	r2, r5
 800ad4c:	4631      	mov	r1, r6
 800ad4e:	4620      	mov	r0, r4
 800ad50:	47b8      	blx	r7
}
 800ad52:	2000      	movs	r0, #0
 800ad54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad56:	bf00      	nop
 800ad58:	0801357c 	.word	0x0801357c
 800ad5c:	080130d8 	.word	0x080130d8

0800ad60 <tx_event_N_USData_Request_handle>:
{
 800ad60:	b510      	push	{r4, lr}
 800ad62:	4604      	mov	r4, r0
   tx_event_N_USData_Request(par->link, par->isFunction, par->payload, par->size);
 800ad64:	68c3      	ldr	r3, [r0, #12]
 800ad66:	6902      	ldr	r2, [r0, #16]
 800ad68:	7a01      	ldrb	r1, [r0, #8]
 800ad6a:	6840      	ldr	r0, [r0, #4]
 800ad6c:	f7ff ff2e 	bl	800abcc <tx_event_N_USData_Request>
   par->handle = (event_handle_t)0;
 800ad70:	2300      	movs	r3, #0
 800ad72:	6023      	str	r3, [r4, #0]
}
 800ad74:	bd10      	pop	{r4, pc}

0800ad76 <report_event_to_manage_block>:
{
 800ad76:	b530      	push	{r4, r5, lr}
 800ad78:	b083      	sub	sp, #12
 800ad7a:	4604      	mov	r4, r0
   if (QueueOperateOk != QueueIn(&task->fifo, (ElemType)par_with_handle))
 800ad7c:	f100 0510 	add.w	r5, r0, #16
 800ad80:	4628      	mov	r0, r5
 800ad82:	f000 fa89 	bl	800b298 <QueueIn>
 800ad86:	2802      	cmp	r0, #2
 800ad88:	d002      	beq.n	800ad90 <report_event_to_manage_block+0x1a>
   int res = OP_NOK;
 800ad8a:	2001      	movs	r0, #1
}
 800ad8c:	b003      	add	sp, #12
 800ad8e:	bd30      	pop	{r4, r5, pc}
      if (mcu_lock_try_lock(&task->lock))
 800ad90:	4620      	mov	r0, r4
 800ad92:	f000 fac9 	bl	800b328 <mcu_lock_try_lock>
 800ad96:	b180      	cbz	r0, 800adba <report_event_to_manage_block+0x44>
            if (QueueOperateOk != QueueOut(&task->fifo, (ElemType *)&par))
 800ad98:	a901      	add	r1, sp, #4
 800ad9a:	4628      	mov	r0, r5
 800ad9c:	f000 fa9f 	bl	800b2de <QueueOut>
 800ada0:	2802      	cmp	r0, #2
 800ada2:	d105      	bne.n	800adb0 <report_event_to_manage_block+0x3a>
               if (par->handle)
 800ada4:	9801      	ldr	r0, [sp, #4]
 800ada6:	6803      	ldr	r3, [r0, #0]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d0f5      	beq.n	800ad98 <report_event_to_manage_block+0x22>
                  par->handle((void *)par);
 800adac:	4798      	blx	r3
         {
 800adae:	e7f3      	b.n	800ad98 <report_event_to_manage_block+0x22>
         mcu_lock_unlock(&task->lock);
 800adb0:	4620      	mov	r0, r4
 800adb2:	f000 fac9 	bl	800b348 <mcu_lock_unlock>
      res = OP_OK;
 800adb6:	2000      	movs	r0, #0
 800adb8:	e7e8      	b.n	800ad8c <report_event_to_manage_block+0x16>
 800adba:	2000      	movs	r0, #0
   return res;
 800adbc:	e7e6      	b.n	800ad8c <report_event_to_manage_block+0x16>
	...

0800adc0 <dlc2len>:
   return dlc_len_table[dlc & 0xf];
 800adc0:	f000 000f 	and.w	r0, r0, #15
}
 800adc4:	4b01      	ldr	r3, [pc, #4]	; (800adcc <dlc2len+0xc>)
 800adc6:	5c18      	ldrb	r0, [r3, r0]
 800adc8:	4770      	bx	lr
 800adca:	bf00      	nop
 800adcc:	0801357c 	.word	0x0801357c

0800add0 <lenToMinDlc>:
{
 800add0:	4602      	mov	r2, r0
   for (dlc = 0; dlc <= sizeof(dlc_len_table) / sizeof(dlc_len_table[0]); dlc++)
 800add2:	2000      	movs	r0, #0
 800add4:	e000      	b.n	800add8 <lenToMinDlc+0x8>
 800add6:	3001      	adds	r0, #1
 800add8:	2810      	cmp	r0, #16
 800adda:	d803      	bhi.n	800ade4 <lenToMinDlc+0x14>
      if (len <= dlc_len_table[dlc])
 800addc:	4b02      	ldr	r3, [pc, #8]	; (800ade8 <lenToMinDlc+0x18>)
 800adde:	5c1b      	ldrb	r3, [r3, r0]
 800ade0:	4293      	cmp	r3, r2
 800ade2:	d3f8      	bcc.n	800add6 <lenToMinDlc+0x6>
}
 800ade4:	4770      	bx	lr
 800ade6:	bf00      	nop
 800ade8:	0801357c 	.word	0x0801357c

0800adec <iso_can_tp_create>:

//---------------------call interface------------------------
int iso_can_tp_create(can_iso_tp_link_t_p link, struct can_iso_tp_init_t *init)
{
   if ((struct can_iso_tp_init_t *)0 == init)
 800adec:	2900      	cmp	r1, #0
 800adee:	f000 80a7 	beq.w	800af40 <iso_can_tp_create+0x154>
{
 800adf2:	b570      	push	{r4, r5, r6, lr}
 800adf4:	4605      	mov	r5, r0
 800adf6:	460c      	mov	r4, r1
   {
      return OP_NOK;
   }
   if ((can_iso_tp_link_t_p)0 == link)
 800adf8:	2800      	cmp	r0, #0
 800adfa:	f000 80a3 	beq.w	800af44 <iso_can_tp_create+0x158>
   {
      return OP_NOK;
   }
   if ((uint8_t *)0 == init->rx_buff)
 800adfe:	69cb      	ldr	r3, [r1, #28]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d04e      	beq.n	800aea2 <iso_can_tp_create+0xb6>
   {
      printf_debug_msg(init, MODULE_PRINT "null rx_buff\n");
      return OP_NOK;
   }
   if (init->rx_buff_len < 8)
 800ae04:	6a0b      	ldr	r3, [r1, #32]
 800ae06:	2b07      	cmp	r3, #7
 800ae08:	d951      	bls.n	800aeae <iso_can_tp_create+0xc2>
//   if (memcmp(&init->rx_id, &init->tx_id, sizeof(init->tx_id)) == 0)
//   {
//      printf_debug_msg(init, MODULE_PRINT "rx_id should not = tx_id\n");
//      return OP_NOK;
//   }
   if (memcmp(&init->funtion_id, &init->tx_id, sizeof(init->tx_id)) == 0)
 800ae0a:	f101 060c 	add.w	r6, r1, #12
 800ae0e:	2204      	movs	r2, #4
 800ae10:	4411      	add	r1, r2
 800ae12:	4630      	mov	r0, r6
 800ae14:	f006 ff12 	bl	8011c3c <memcmp>
 800ae18:	2800      	cmp	r0, #0
 800ae1a:	d04e      	beq.n	800aeba <iso_can_tp_create+0xce>
   {
      printf_debug_msg(init, MODULE_PRINT "function_id should not = tx_id\n");
      return OP_NOK;
   }
   if (memcmp(&init->funtion_id, &init->rx_id, sizeof(init->tx_id)) == 0)
 800ae1c:	2204      	movs	r2, #4
 800ae1e:	f104 0108 	add.w	r1, r4, #8
 800ae22:	4630      	mov	r0, r6
 800ae24:	f006 ff0a 	bl	8011c3c <memcmp>
 800ae28:	2800      	cmp	r0, #0
 800ae2a:	d04c      	beq.n	800aec6 <iso_can_tp_create+0xda>
   {
      printf_debug_msg(init, MODULE_PRINT "function_id should not = rx_id\n");
      return OP_NOK;
   }
   if (init->tx_id.isRemote != 0)
 800ae2c:	f994 3007 	ldrsb.w	r3, [r4, #7]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	db4e      	blt.n	800aed2 <iso_can_tp_create+0xe6>
   {
      printf_debug_msg(init, MODULE_PRINT "tx frame should not be remote frame\n");
      init->tx_id.isRemote = 0;
   }
   if (init->funtion_id.isRemote != 0)
 800ae34:	f994 300f 	ldrsb.w	r3, [r4, #15]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	db53      	blt.n	800aee4 <iso_can_tp_create+0xf8>
   {
      printf_debug_msg(init, MODULE_PRINT "function frame should not be remote frame\n");
      init->funtion_id.isRemote = 0;
   }
   if (init->rx_id.isRemote != 0)
 800ae3c:	f994 300b 	ldrsb.w	r3, [r4, #11]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	db58      	blt.n	800aef6 <iso_can_tp_create+0x10a>
   {
      printf_debug_msg(init, MODULE_PRINT "rx frame should not be remote frame\n");
      init->rx_id.isRemote = 0;
   }
#ifdef SUPPORT_CAN_FD
   if (init->TX_DLC < 8)
 800ae44:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
 800ae48:	2b07      	cmp	r3, #7
 800ae4a:	d95d      	bls.n	800af08 <iso_can_tp_create+0x11c>
   {
      printf_debug_msg(init, MODULE_PRINT "TX_DLC can not less than 8\n");
      init->TX_DLC = 8;
   }
   if (init->TX_DLC > 0xf)
 800ae4c:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
 800ae50:	2b0f      	cmp	r3, #15
 800ae52:	d861      	bhi.n	800af18 <iso_can_tp_create+0x12c>
   {
      printf_debug_msg(init, MODULE_PRINT "rx frame can not have can-fd frame, compile with maro SUPPORT_CAN_FD if you need can-fd support\n");
      return OP_NOK;
   }
#endif
   memset(link, 0, sizeof(struct can_iso_tp_link_t));
 800ae54:	f44f 7206 	mov.w	r2, #536	; 0x218
 800ae58:	2100      	movs	r1, #0
 800ae5a:	4628      	mov	r0, r5
 800ae5c:	f006 fefe 	bl	8011c5c <memset>
   link->init_info = *init;
 800ae60:	46ac      	mov	ip, r5
 800ae62:	46a6      	mov	lr, r4
 800ae64:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ae68:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ae6c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ae70:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ae74:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ae78:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ae7c:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800ae80:	e88c 0003 	stmia.w	ip, {r0, r1}
   if (0 != event_manage_block_init(&link->rx_events.event_manage))
 800ae84:	f505 70fe 	add.w	r0, r5, #508	; 0x1fc
 800ae88:	f7ff fb86 	bl	800a598 <event_manage_block_init>
 800ae8c:	2800      	cmp	r0, #0
 800ae8e:	d14b      	bne.n	800af28 <iso_can_tp_create+0x13c>
   {
      printf_debug_msg(init, MODULE_PRINT "can not create rx_events manage block\n");
      return OP_NOK;
   }
   if (0 != event_manage_block_init(&link->tx_events.event_manage))
 800ae90:	f505 708e 	add.w	r0, r5, #284	; 0x11c
 800ae94:	f7ff fb80 	bl	800a598 <event_manage_block_init>
 800ae98:	2800      	cmp	r0, #0
 800ae9a:	d14b      	bne.n	800af34 <iso_can_tp_create+0x148>
   {
      printf_debug_msg(init, MODULE_PRINT "can not create tx_events manage block\n");
      return OP_NOK;
   }
   SET_INIT_DONE_FLAG(link);
 800ae9c:	4b2a      	ldr	r3, [pc, #168]	; (800af48 <iso_can_tp_create+0x15c>)
 800ae9e:	63ab      	str	r3, [r5, #56]	; 0x38
   return OP_OK;
}
 800aea0:	bd70      	pop	{r4, r5, r6, pc}
      printf_debug_msg(init, MODULE_PRINT "null rx_buff\n");
 800aea2:	492a      	ldr	r1, [pc, #168]	; (800af4c <iso_can_tp_create+0x160>)
 800aea4:	4620      	mov	r0, r4
 800aea6:	f7ff fb01 	bl	800a4ac <printf_debug_msg>
      return OP_NOK;
 800aeaa:	2001      	movs	r0, #1
 800aeac:	e7f8      	b.n	800aea0 <iso_can_tp_create+0xb4>
      printf_debug_msg(init, MODULE_PRINT "rx_buff_len should not less than 8\n");
 800aeae:	4928      	ldr	r1, [pc, #160]	; (800af50 <iso_can_tp_create+0x164>)
 800aeb0:	4620      	mov	r0, r4
 800aeb2:	f7ff fafb 	bl	800a4ac <printf_debug_msg>
      return OP_NOK;
 800aeb6:	2001      	movs	r0, #1
 800aeb8:	e7f2      	b.n	800aea0 <iso_can_tp_create+0xb4>
      printf_debug_msg(init, MODULE_PRINT "function_id should not = tx_id\n");
 800aeba:	4926      	ldr	r1, [pc, #152]	; (800af54 <iso_can_tp_create+0x168>)
 800aebc:	4620      	mov	r0, r4
 800aebe:	f7ff faf5 	bl	800a4ac <printf_debug_msg>
      return OP_NOK;
 800aec2:	2001      	movs	r0, #1
 800aec4:	e7ec      	b.n	800aea0 <iso_can_tp_create+0xb4>
      printf_debug_msg(init, MODULE_PRINT "function_id should not = rx_id\n");
 800aec6:	4924      	ldr	r1, [pc, #144]	; (800af58 <iso_can_tp_create+0x16c>)
 800aec8:	4620      	mov	r0, r4
 800aeca:	f7ff faef 	bl	800a4ac <printf_debug_msg>
      return OP_NOK;
 800aece:	2001      	movs	r0, #1
 800aed0:	e7e6      	b.n	800aea0 <iso_can_tp_create+0xb4>
      printf_debug_msg(init, MODULE_PRINT "tx frame should not be remote frame\n");
 800aed2:	4922      	ldr	r1, [pc, #136]	; (800af5c <iso_can_tp_create+0x170>)
 800aed4:	4620      	mov	r0, r4
 800aed6:	f7ff fae9 	bl	800a4ac <printf_debug_msg>
      init->tx_id.isRemote = 0;
 800aeda:	79e3      	ldrb	r3, [r4, #7]
 800aedc:	f36f 13c7 	bfc	r3, #7, #1
 800aee0:	71e3      	strb	r3, [r4, #7]
 800aee2:	e7a7      	b.n	800ae34 <iso_can_tp_create+0x48>
      printf_debug_msg(init, MODULE_PRINT "function frame should not be remote frame\n");
 800aee4:	491e      	ldr	r1, [pc, #120]	; (800af60 <iso_can_tp_create+0x174>)
 800aee6:	4620      	mov	r0, r4
 800aee8:	f7ff fae0 	bl	800a4ac <printf_debug_msg>
      init->funtion_id.isRemote = 0;
 800aeec:	7be3      	ldrb	r3, [r4, #15]
 800aeee:	f36f 13c7 	bfc	r3, #7, #1
 800aef2:	73e3      	strb	r3, [r4, #15]
 800aef4:	e7a2      	b.n	800ae3c <iso_can_tp_create+0x50>
      printf_debug_msg(init, MODULE_PRINT "rx frame should not be remote frame\n");
 800aef6:	491b      	ldr	r1, [pc, #108]	; (800af64 <iso_can_tp_create+0x178>)
 800aef8:	4620      	mov	r0, r4
 800aefa:	f7ff fad7 	bl	800a4ac <printf_debug_msg>
      init->rx_id.isRemote = 0;
 800aefe:	7ae3      	ldrb	r3, [r4, #11]
 800af00:	f36f 13c7 	bfc	r3, #7, #1
 800af04:	72e3      	strb	r3, [r4, #11]
 800af06:	e79d      	b.n	800ae44 <iso_can_tp_create+0x58>
      printf_debug_msg(init, MODULE_PRINT "TX_DLC can not less than 8\n");
 800af08:	4917      	ldr	r1, [pc, #92]	; (800af68 <iso_can_tp_create+0x17c>)
 800af0a:	4620      	mov	r0, r4
 800af0c:	f7ff face 	bl	800a4ac <printf_debug_msg>
      init->TX_DLC = 8;
 800af10:	2308      	movs	r3, #8
 800af12:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
 800af16:	e799      	b.n	800ae4c <iso_can_tp_create+0x60>
      printf_debug_msg(init, MODULE_PRINT "TX_DLC can not more than 0xf\n");
 800af18:	4914      	ldr	r1, [pc, #80]	; (800af6c <iso_can_tp_create+0x180>)
 800af1a:	4620      	mov	r0, r4
 800af1c:	f7ff fac6 	bl	800a4ac <printf_debug_msg>
      init->TX_DLC = 0xf;
 800af20:	230f      	movs	r3, #15
 800af22:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
 800af26:	e795      	b.n	800ae54 <iso_can_tp_create+0x68>
      printf_debug_msg(init, MODULE_PRINT "can not create rx_events manage block\n");
 800af28:	4911      	ldr	r1, [pc, #68]	; (800af70 <iso_can_tp_create+0x184>)
 800af2a:	4620      	mov	r0, r4
 800af2c:	f7ff fabe 	bl	800a4ac <printf_debug_msg>
      return OP_NOK;
 800af30:	2001      	movs	r0, #1
 800af32:	e7b5      	b.n	800aea0 <iso_can_tp_create+0xb4>
      printf_debug_msg(init, MODULE_PRINT "can not create tx_events manage block\n");
 800af34:	490f      	ldr	r1, [pc, #60]	; (800af74 <iso_can_tp_create+0x188>)
 800af36:	4620      	mov	r0, r4
 800af38:	f7ff fab8 	bl	800a4ac <printf_debug_msg>
      return OP_NOK;
 800af3c:	2001      	movs	r0, #1
 800af3e:	e7af      	b.n	800aea0 <iso_can_tp_create+0xb4>
      return OP_NOK;
 800af40:	2001      	movs	r0, #1
}
 800af42:	4770      	bx	lr
      return OP_NOK;
 800af44:	2001      	movs	r0, #1
 800af46:	e7ab      	b.n	800aea0 <iso_can_tp_create+0xb4>
 800af48:	74185295 	.word	0x74185295
 800af4c:	0801311c 	.word	0x0801311c
 800af50:	08013138 	.word	0x08013138
 800af54:	08013168 	.word	0x08013168
 800af58:	08013194 	.word	0x08013194
 800af5c:	080131c0 	.word	0x080131c0
 800af60:	080131f4 	.word	0x080131f4
 800af64:	0801322c 	.word	0x0801322c
 800af68:	08013260 	.word	0x08013260
 800af6c:	08013288 	.word	0x08013288
 800af70:	080132b4 	.word	0x080132b4
 800af74:	080132e8 	.word	0x080132e8

0800af78 <iso_can_tp_poll>:

void iso_can_tp_poll(can_iso_tp_link_t_p link, unsigned int user_ms)
{
 800af78:	b538      	push	{r3, r4, r5, lr}
   if (!CHECK_INIT_DONE_FLAG(link))
 800af7a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800af7c:	4b1e      	ldr	r3, [pc, #120]	; (800aff8 <iso_can_tp_poll+0x80>)
 800af7e:	429a      	cmp	r2, r3
 800af80:	d000      	beq.n	800af84 <iso_can_tp_poll+0xc>
   else
   {
      MCU_LOCK_EXIT_CRITICAL;
      printf_debug_msg(&link->init_info, "iso_can_tp_poll cannot insert new tx evnent when last is not done.\n");
   }
}
 800af82:	bd38      	pop	{r3, r4, r5, pc}
 800af84:	4604      	mov	r4, r0
 800af86:	460d      	mov	r5, r1
   link->current_time_ms = user_ms;
 800af88:	63c1      	str	r1, [r0, #60]	; 0x3c
   MCU_LOCK_ENTER_CRITICAL;
 800af8a:	f7ff f81b 	bl	8009fc4 <vPortEnterCritical>
   if (link->rx_events.time_poll_par.handle == (event_handle_t)0)
 800af8e:	f8d4 31f0 	ldr.w	r3, [r4, #496]	; 0x1f0
 800af92:	b18b      	cbz	r3, 800afb8 <iso_can_tp_poll+0x40>
      MCU_LOCK_EXIT_CRITICAL;
 800af94:	f7ff f838 	bl	800a008 <vPortExitCritical>
      printf_debug_msg(&link->init_info, "iso_can_tp_poll cannot insert new rx evnent when last is not done.\n");
 800af98:	4918      	ldr	r1, [pc, #96]	; (800affc <iso_can_tp_poll+0x84>)
 800af9a:	4620      	mov	r0, r4
 800af9c:	f7ff fa86 	bl	800a4ac <printf_debug_msg>
   MCU_LOCK_ENTER_CRITICAL;
 800afa0:	f7ff f810 	bl	8009fc4 <vPortEnterCritical>
   if (link->tx_events.time_poll_par.handle == (event_handle_t)0)
 800afa4:	f8d4 30fc 	ldr.w	r3, [r4, #252]	; 0xfc
 800afa8:	b1b3      	cbz	r3, 800afd8 <iso_can_tp_poll+0x60>
      MCU_LOCK_EXIT_CRITICAL;
 800afaa:	f7ff f82d 	bl	800a008 <vPortExitCritical>
      printf_debug_msg(&link->init_info, "iso_can_tp_poll cannot insert new tx evnent when last is not done.\n");
 800afae:	4914      	ldr	r1, [pc, #80]	; (800b000 <iso_can_tp_poll+0x88>)
 800afb0:	4620      	mov	r0, r4
 800afb2:	f7ff fa7b 	bl	800a4ac <printf_debug_msg>
 800afb6:	e7e4      	b.n	800af82 <iso_can_tp_poll+0xa>
      link->rx_events.time_poll_par.handle = rx_event_poll_handle;
 800afb8:	4b12      	ldr	r3, [pc, #72]	; (800b004 <iso_can_tp_poll+0x8c>)
 800afba:	f8c4 31f0 	str.w	r3, [r4, #496]	; 0x1f0
      MCU_LOCK_EXIT_CRITICAL;
 800afbe:	f7ff f823 	bl	800a008 <vPortExitCritical>
      link->rx_events.time_poll_par.link = link;
 800afc2:	f8c4 41f4 	str.w	r4, [r4, #500]	; 0x1f4
      link->rx_events.time_poll_par.user_ms = user_ms;
 800afc6:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
      report_event_to_manage_block(&link->rx_events.event_manage, &link->rx_events.time_poll_par);
 800afca:	f504 71f8 	add.w	r1, r4, #496	; 0x1f0
 800afce:	f504 70fe 	add.w	r0, r4, #508	; 0x1fc
 800afd2:	f7ff fed0 	bl	800ad76 <report_event_to_manage_block>
 800afd6:	e7e3      	b.n	800afa0 <iso_can_tp_poll+0x28>
      link->tx_events.time_poll_par.handle = tx_event_poll_handle;
 800afd8:	4b0b      	ldr	r3, [pc, #44]	; (800b008 <iso_can_tp_poll+0x90>)
 800afda:	f8c4 30fc 	str.w	r3, [r4, #252]	; 0xfc
      MCU_LOCK_EXIT_CRITICAL;
 800afde:	f7ff f813 	bl	800a008 <vPortExitCritical>
      link->tx_events.time_poll_par.link = link;
 800afe2:	f8c4 4100 	str.w	r4, [r4, #256]	; 0x100
      link->tx_events.time_poll_par.user_ms = user_ms;
 800afe6:	f8c4 5104 	str.w	r5, [r4, #260]	; 0x104
      report_event_to_manage_block(&link->tx_events.event_manage, &link->tx_events.time_poll_par);
 800afea:	f104 01fc 	add.w	r1, r4, #252	; 0xfc
 800afee:	f504 708e 	add.w	r0, r4, #284	; 0x11c
 800aff2:	f7ff fec0 	bl	800ad76 <report_event_to_manage_block>
 800aff6:	e7c4      	b.n	800af82 <iso_can_tp_poll+0xa>
 800aff8:	74185295 	.word	0x74185295
 800affc:	0801331c 	.word	0x0801331c
 800b000:	08013360 	.word	0x08013360
 800b004:	0800a575 	.word	0x0800a575
 800b008:	0800a769 	.word	0x0800a769

0800b00c <iso_can_tp_L_Data_confirm>:

int iso_can_tp_L_Data_confirm(can_iso_tp_link_t_p link, const struct CAN_msg *msg, int8_t error)
{
   int res = OP_NOK;
   if ((can_iso_tp_link_t_p)0 == link)
 800b00c:	2800      	cmp	r0, #0
 800b00e:	d065      	beq.n	800b0dc <iso_can_tp_L_Data_confirm+0xd0>
{
 800b010:	b538      	push	{r3, r4, r5, lr}
 800b012:	460b      	mov	r3, r1
 800b014:	4614      	mov	r4, r2
 800b016:	4605      	mov	r5, r0
   {
      return OP_NOK;
   }
   if (!CHECK_INIT_DONE_FLAG(link))
 800b018:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800b01a:	4a34      	ldr	r2, [pc, #208]	; (800b0ec <iso_can_tp_L_Data_confirm+0xe0>)
 800b01c:	4291      	cmp	r1, r2
 800b01e:	d15f      	bne.n	800b0e0 <iso_can_tp_L_Data_confirm+0xd4>
   {
      return OP_NOK;
   }
   if (msg != (const struct CAN_msg *)0)
 800b020:	2b00      	cmp	r3, #0
 800b022:	d05f      	beq.n	800b0e4 <iso_can_tp_L_Data_confirm+0xd8>
   {
      // RX task only focuses on sending completed flow control messages, other messages regardless, TX task does not care about sending completed flow control messages
      if ((msg->data[0] & 0xf0) == 0x30)
 800b024:	795a      	ldrb	r2, [r3, #5]
 800b026:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800b02a:	2a30      	cmp	r2, #48	; 0x30
 800b02c:	d007      	beq.n	800b03e <iso_can_tp_L_Data_confirm+0x32>
         }
      }
      else
      {
         if ((msg->id.isExt == link->tx_record.last_msg.id.isExt) 
             && (msg->id.id == link->tx_record.last_msg.id.id))
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	6c02      	ldr	r2, [r0, #64]	; 0x40
         if ((msg->id.isExt == link->tx_record.last_msg.id.isExt) 
 800b032:	4053      	eors	r3, r2
 800b034:	f033 4340 	bics.w	r3, r3, #3221225472	; 0xc0000000
 800b038:	d033      	beq.n	800b0a2 <iso_can_tp_L_Data_confirm+0x96>
   int res = OP_NOK;
 800b03a:	2001      	movs	r0, #1
 800b03c:	e051      	b.n	800b0e2 <iso_can_tp_L_Data_confirm+0xd6>
             && (msg->id.id == link->rx_record.last_msg.id.id) 
 800b03e:	681a      	ldr	r2, [r3, #0]
 800b040:	f8d0 1148 	ldr.w	r1, [r0, #328]	; 0x148
         if ((msg->id.isExt == link->rx_record.last_msg.id.isExt) 
 800b044:	404a      	eors	r2, r1
 800b046:	f032 4240 	bics.w	r2, r2, #3221225472	; 0xc0000000
 800b04a:	d14d      	bne.n	800b0e8 <iso_can_tp_L_Data_confirm+0xdc>
             && (0 == memcmp(msg->data, link->rx_record.last_msg.data, dlc2len(link->rx_record.last_msg.dlc))))
 800b04c:	f890 214c 	ldrb.w	r2, [r0, #332]	; 0x14c
   return dlc_len_table[dlc & 0xf];
 800b050:	f002 020f 	and.w	r2, r2, #15
             && (0 == memcmp(msg->data, link->rx_record.last_msg.data, dlc2len(link->rx_record.last_msg.dlc))))
 800b054:	4926      	ldr	r1, [pc, #152]	; (800b0f0 <iso_can_tp_L_Data_confirm+0xe4>)
 800b056:	5c8a      	ldrb	r2, [r1, r2]
 800b058:	f200 114d 	addw	r1, r0, #333	; 0x14d
 800b05c:	1d58      	adds	r0, r3, #5
 800b05e:	f006 fded 	bl	8011c3c <memcmp>
 800b062:	b108      	cbz	r0, 800b068 <iso_can_tp_L_Data_confirm+0x5c>
   int res = OP_NOK;
 800b064:	2001      	movs	r0, #1
 800b066:	e03c      	b.n	800b0e2 <iso_can_tp_L_Data_confirm+0xd6>
            MCU_LOCK_ENTER_CRITICAL;
 800b068:	f7fe ffac 	bl	8009fc4 <vPortEnterCritical>
            if (link->rx_events.L_Data_confirm_par.handle == (event_handle_t)0)
 800b06c:	f8d5 31e4 	ldr.w	r3, [r5, #484]	; 0x1e4
 800b070:	b13b      	cbz	r3, 800b082 <iso_can_tp_L_Data_confirm+0x76>
               MCU_LOCK_EXIT_CRITICAL;
 800b072:	f7fe ffc9 	bl	800a008 <vPortExitCritical>
               printf_debug_msg(&link->init_info, "L_Data_confirm cannot insert new rx evnent when last is not done.\n");
 800b076:	491f      	ldr	r1, [pc, #124]	; (800b0f4 <iso_can_tp_L_Data_confirm+0xe8>)
 800b078:	4628      	mov	r0, r5
 800b07a:	f7ff fa17 	bl	800a4ac <printf_debug_msg>
   int res = OP_NOK;
 800b07e:	2001      	movs	r0, #1
 800b080:	e02f      	b.n	800b0e2 <iso_can_tp_L_Data_confirm+0xd6>
               link->rx_events.L_Data_confirm_par.handle = rx_event_L_Data_Confirm_handle;
 800b082:	4b1d      	ldr	r3, [pc, #116]	; (800b0f8 <iso_can_tp_L_Data_confirm+0xec>)
 800b084:	f8c5 31e4 	str.w	r3, [r5, #484]	; 0x1e4
               MCU_LOCK_EXIT_CRITICAL;
 800b088:	f7fe ffbe 	bl	800a008 <vPortExitCritical>
               link->rx_events.L_Data_confirm_par.link = link;
 800b08c:	f8c5 51e8 	str.w	r5, [r5, #488]	; 0x1e8
               link->rx_events.L_Data_confirm_par.error = error;
 800b090:	f885 41ec 	strb.w	r4, [r5, #492]	; 0x1ec
               res = report_event_to_manage_block(&link->rx_events.event_manage, &link->rx_events.L_Data_confirm_par);
 800b094:	f505 71f2 	add.w	r1, r5, #484	; 0x1e4
 800b098:	f505 70fe 	add.w	r0, r5, #508	; 0x1fc
 800b09c:	f7ff fe6b 	bl	800ad76 <report_event_to_manage_block>
 800b0a0:	e01f      	b.n	800b0e2 <iso_can_tp_L_Data_confirm+0xd6>
         {
            MCU_LOCK_ENTER_CRITICAL;
 800b0a2:	f7fe ff8f 	bl	8009fc4 <vPortEnterCritical>
            if (link->tx_events.L_Data_confirm_par.handle == (event_handle_t)0)
 800b0a6:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 800b0aa:	b13b      	cbz	r3, 800b0bc <iso_can_tp_L_Data_confirm+0xb0>
               link->tx_events.L_Data_confirm_par.error = error;
               res = report_event_to_manage_block(&link->tx_events.event_manage, &link->tx_events.L_Data_confirm_par);
            }
            else
            {
               MCU_LOCK_EXIT_CRITICAL;
 800b0ac:	f7fe ffac 	bl	800a008 <vPortExitCritical>
               printf_debug_msg(&link->init_info, "L_Data_confirm cannot insert new tx event when last is not done.\n");
 800b0b0:	4912      	ldr	r1, [pc, #72]	; (800b0fc <iso_can_tp_L_Data_confirm+0xf0>)
 800b0b2:	4628      	mov	r0, r5
 800b0b4:	f7ff f9fa 	bl	800a4ac <printf_debug_msg>
   int res = OP_NOK;
 800b0b8:	2001      	movs	r0, #1
 800b0ba:	e012      	b.n	800b0e2 <iso_can_tp_L_Data_confirm+0xd6>
               link->tx_events.L_Data_confirm_par.handle = tx_event_L_Data_Confirm_handle;
 800b0bc:	4b10      	ldr	r3, [pc, #64]	; (800b100 <iso_can_tp_L_Data_confirm+0xf4>)
 800b0be:	f8c5 30f0 	str.w	r3, [r5, #240]	; 0xf0
               MCU_LOCK_EXIT_CRITICAL;
 800b0c2:	f7fe ffa1 	bl	800a008 <vPortExitCritical>
               link->tx_events.L_Data_confirm_par.link = link;
 800b0c6:	f8c5 50f4 	str.w	r5, [r5, #244]	; 0xf4
               link->tx_events.L_Data_confirm_par.error = error;
 800b0ca:	f885 40f8 	strb.w	r4, [r5, #248]	; 0xf8
               res = report_event_to_manage_block(&link->tx_events.event_manage, &link->tx_events.L_Data_confirm_par);
 800b0ce:	f105 01f0 	add.w	r1, r5, #240	; 0xf0
 800b0d2:	f505 708e 	add.w	r0, r5, #284	; 0x11c
 800b0d6:	f7ff fe4e 	bl	800ad76 <report_event_to_manage_block>
 800b0da:	e002      	b.n	800b0e2 <iso_can_tp_L_Data_confirm+0xd6>
      return OP_NOK;
 800b0dc:	2001      	movs	r0, #1
   else
   {
      // no need to print info
   }
   return res;
}
 800b0de:	4770      	bx	lr
      return OP_NOK;
 800b0e0:	2001      	movs	r0, #1
}
 800b0e2:	bd38      	pop	{r3, r4, r5, pc}
   int res = OP_NOK;
 800b0e4:	2001      	movs	r0, #1
 800b0e6:	e7fc      	b.n	800b0e2 <iso_can_tp_L_Data_confirm+0xd6>
 800b0e8:	2001      	movs	r0, #1
 800b0ea:	e7fa      	b.n	800b0e2 <iso_can_tp_L_Data_confirm+0xd6>
 800b0ec:	74185295 	.word	0x74185295
 800b0f0:	0801357c 	.word	0x0801357c
 800b0f4:	080133a4 	.word	0x080133a4
 800b0f8:	0800a587 	.word	0x0800a587
 800b0fc:	080133e8 	.word	0x080133e8
 800b100:	0800a839 	.word	0x0800a839

0800b104 <iso_can_tp_L_Data_indication>:

int iso_can_tp_L_Data_indication(can_iso_tp_link_t_p link, const struct CAN_msg *msg)
{
   int res = OP_NOK;
   if ((can_iso_tp_link_t_p)0 == link)
 800b104:	2800      	cmp	r0, #0
 800b106:	d05e      	beq.n	800b1c6 <iso_can_tp_L_Data_indication+0xc2>
{
 800b108:	b538      	push	{r3, r4, r5, lr}
 800b10a:	460c      	mov	r4, r1
 800b10c:	4605      	mov	r5, r0
   {
      return OP_NOK;
   }
   if (!CHECK_INIT_DONE_FLAG(link))
 800b10e:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800b110:	4b32      	ldr	r3, [pc, #200]	; (800b1dc <iso_can_tp_L_Data_indication+0xd8>)
 800b112:	429a      	cmp	r2, r3
 800b114:	d159      	bne.n	800b1ca <iso_can_tp_L_Data_indication+0xc6>
   {
      return OP_NOK;
   }
   if (msg)
 800b116:	2900      	cmp	r1, #0
 800b118:	d059      	beq.n	800b1ce <iso_can_tp_L_Data_indication+0xca>
   {
      // ignore remote frames
      if (msg->id.isRemote != 0)
 800b11a:	f991 3003 	ldrsb.w	r3, [r1, #3]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	db57      	blt.n	800b1d2 <iso_can_tp_L_Data_indication+0xce>
      {
         printf_debug_msg(&link->init_info, "L_Data_indication cannot handle CANFD frame when SUPPORT_CAN_FD is not defined.\n");
         return OP_NOK;
      }
#endif
      if (((msg->id.isExt == link->init_info.rx_id.isExt) && (msg->id.id == link->init_info.rx_id.id)) 
 800b122:	680a      	ldr	r2, [r1, #0]
 800b124:	6883      	ldr	r3, [r0, #8]
 800b126:	4053      	eors	r3, r2
 800b128:	f033 4340 	bics.w	r3, r3, #3221225472	; 0xc0000000
 800b12c:	d004      	beq.n	800b138 <iso_can_tp_L_Data_indication+0x34>
          || ((msg->id.isExt == link->init_info.funtion_id.isExt) && (msg->id.id == link->init_info.funtion_id.id)))
 800b12e:	68c3      	ldr	r3, [r0, #12]
 800b130:	405a      	eors	r2, r3
 800b132:	f032 4340 	bics.w	r3, r2, #3221225472	; 0xc0000000
 800b136:	d14e      	bne.n	800b1d6 <iso_can_tp_L_Data_indication+0xd2>
      {
         // TX task only pays attention to receiving flow control message, other receive message can be ignored, RX task no matter receiving flow control message
         if ((msg->data[0] & 0xf0) == 0x30)
 800b138:	7963      	ldrb	r3, [r4, #5]
 800b13a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b13e:	2b30      	cmp	r3, #48	; 0x30
 800b140:	d00c      	beq.n	800b15c <iso_can_tp_L_Data_indication+0x58>
               printf_debug_msg(&link->init_info, "L_Data_indication cannot insert new tx event when last is not done.\n");
            }
         }
         else
         {
            MCU_LOCK_ENTER_CRITICAL;
 800b142:	f7fe ff3f 	bl	8009fc4 <vPortEnterCritical>
            if (link->rx_events.L_Data_indication_par.handle == (event_handle_t)0)
 800b146:	f8d5 3194 	ldr.w	r3, [r5, #404]	; 0x194
 800b14a:	b343      	cbz	r3, 800b19e <iso_can_tp_L_Data_indication+0x9a>
               link->rx_events.L_Data_indication_par.rx_msg = *msg;
               res = report_event_to_manage_block(&link->rx_events.event_manage, &link->rx_events.L_Data_indication_par);
            }
            else
            {
               MCU_LOCK_EXIT_CRITICAL;
 800b14c:	f7fe ff5c 	bl	800a008 <vPortExitCritical>
               printf_debug_msg(&link->init_info, "L_Data_indication cannot insert new rx event when last is not done.\n");
 800b150:	4923      	ldr	r1, [pc, #140]	; (800b1e0 <iso_can_tp_L_Data_indication+0xdc>)
 800b152:	4628      	mov	r0, r5
 800b154:	f7ff f9aa 	bl	800a4ac <printf_debug_msg>
   int res = OP_NOK;
 800b158:	2001      	movs	r0, #1
 800b15a:	e037      	b.n	800b1cc <iso_can_tp_L_Data_indication+0xc8>
            MCU_LOCK_ENTER_CRITICAL;
 800b15c:	f7fe ff32 	bl	8009fc4 <vPortEnterCritical>
            if (link->tx_events.L_Data_indication_par.handle == (event_handle_t)0)
 800b160:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
 800b164:	b13b      	cbz	r3, 800b176 <iso_can_tp_L_Data_indication+0x72>
               MCU_LOCK_EXIT_CRITICAL;
 800b166:	f7fe ff4f 	bl	800a008 <vPortExitCritical>
               printf_debug_msg(&link->init_info, "L_Data_indication cannot insert new tx event when last is not done.\n");
 800b16a:	491e      	ldr	r1, [pc, #120]	; (800b1e4 <iso_can_tp_L_Data_indication+0xe0>)
 800b16c:	4628      	mov	r0, r5
 800b16e:	f7ff f99d 	bl	800a4ac <printf_debug_msg>
   int res = OP_NOK;
 800b172:	2001      	movs	r0, #1
 800b174:	e02a      	b.n	800b1cc <iso_can_tp_L_Data_indication+0xc8>
               link->tx_events.L_Data_indication_par.handle = tx_event_L_Data_indication_handle;
 800b176:	4b1c      	ldr	r3, [pc, #112]	; (800b1e8 <iso_can_tp_L_Data_indication+0xe4>)
 800b178:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
               MCU_LOCK_EXIT_CRITICAL;
 800b17c:	f7fe ff44 	bl	800a008 <vPortExitCritical>
               link->tx_events.L_Data_indication_par.link = link;
 800b180:	f8c5 50a4 	str.w	r5, [r5, #164]	; 0xa4
               link->tx_events.L_Data_indication_par.rx_msg = *msg;
 800b184:	2248      	movs	r2, #72	; 0x48
 800b186:	4621      	mov	r1, r4
 800b188:	f105 00a8 	add.w	r0, r5, #168	; 0xa8
 800b18c:	f006 fe24 	bl	8011dd8 <memcpy>
               res = report_event_to_manage_block(&link->tx_events.event_manage, &link->tx_events.L_Data_indication_par);
 800b190:	f105 01a0 	add.w	r1, r5, #160	; 0xa0
 800b194:	f505 708e 	add.w	r0, r5, #284	; 0x11c
 800b198:	f7ff fded 	bl	800ad76 <report_event_to_manage_block>
 800b19c:	e016      	b.n	800b1cc <iso_can_tp_L_Data_indication+0xc8>
               link->rx_events.L_Data_indication_par.handle = rx_event_L_Data_indication_handle;
 800b19e:	4b13      	ldr	r3, [pc, #76]	; (800b1ec <iso_can_tp_L_Data_indication+0xe8>)
 800b1a0:	f8c5 3194 	str.w	r3, [r5, #404]	; 0x194
               MCU_LOCK_EXIT_CRITICAL;
 800b1a4:	f7fe ff30 	bl	800a008 <vPortExitCritical>
               link->rx_events.L_Data_indication_par.link = link;
 800b1a8:	f8c5 5198 	str.w	r5, [r5, #408]	; 0x198
               link->rx_events.L_Data_indication_par.rx_msg = *msg;
 800b1ac:	2248      	movs	r2, #72	; 0x48
 800b1ae:	4621      	mov	r1, r4
 800b1b0:	f505 70ce 	add.w	r0, r5, #412	; 0x19c
 800b1b4:	f006 fe10 	bl	8011dd8 <memcpy>
               res = report_event_to_manage_block(&link->rx_events.event_manage, &link->rx_events.L_Data_indication_par);
 800b1b8:	f505 71ca 	add.w	r1, r5, #404	; 0x194
 800b1bc:	f505 70fe 	add.w	r0, r5, #508	; 0x1fc
 800b1c0:	f7ff fdd9 	bl	800ad76 <report_event_to_manage_block>
 800b1c4:	e002      	b.n	800b1cc <iso_can_tp_L_Data_indication+0xc8>
      return OP_NOK;
 800b1c6:	2001      	movs	r0, #1
            }
         }
      }
   }
   return res;
}
 800b1c8:	4770      	bx	lr
      return OP_NOK;
 800b1ca:	2001      	movs	r0, #1
}
 800b1cc:	bd38      	pop	{r3, r4, r5, pc}
   int res = OP_NOK;
 800b1ce:	2001      	movs	r0, #1
 800b1d0:	e7fc      	b.n	800b1cc <iso_can_tp_L_Data_indication+0xc8>
         return OP_NOK;
 800b1d2:	2001      	movs	r0, #1
 800b1d4:	e7fa      	b.n	800b1cc <iso_can_tp_L_Data_indication+0xc8>
   int res = OP_NOK;
 800b1d6:	2001      	movs	r0, #1
 800b1d8:	e7f8      	b.n	800b1cc <iso_can_tp_L_Data_indication+0xc8>
 800b1da:	bf00      	nop
 800b1dc:	74185295 	.word	0x74185295
 800b1e0:	08013474 	.word	0x08013474
 800b1e4:	0801342c 	.word	0x0801342c
 800b1e8:	0800a90b 	.word	0x0800a90b
 800b1ec:	0800abb9 	.word	0x0800abb9

0800b1f0 <iso_can_tp_N_USData_request>:

int iso_can_tp_N_USData_request(can_iso_tp_link_t_p link, uint8_t isFunction, const uint8_t payload[], uint32_t size)
{
   int res = OP_NOK;
   
   if ((can_iso_tp_link_t_p)0 == link)
 800b1f0:	b3a8      	cbz	r0, 800b25e <iso_can_tp_N_USData_request+0x6e>
{
 800b1f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1f4:	460f      	mov	r7, r1
 800b1f6:	4616      	mov	r6, r2
 800b1f8:	461d      	mov	r5, r3
 800b1fa:	4604      	mov	r4, r0
   {
      return OP_NOK;
   }
   if (!CHECK_INIT_DONE_FLAG(link))
 800b1fc:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800b1fe:	4b1a      	ldr	r3, [pc, #104]	; (800b268 <iso_can_tp_N_USData_request+0x78>)
 800b200:	429a      	cmp	r2, r3
 800b202:	d12e      	bne.n	800b262 <iso_can_tp_N_USData_request+0x72>
   {
      return OP_NOK;
   }
   if ((const uint8_t *)0 == payload)
 800b204:	b12e      	cbz	r6, 800b212 <iso_can_tp_N_USData_request+0x22>
      res = OP_NOK;
      printf_debug_msg(&link->init_info, MODULE_PRINT "can not tx diag request when payload == (const uint8_t*)0\n");
   }
   else
   {
      if (0 == size)
 800b206:	b94d      	cbnz	r5, 800b21c <iso_can_tp_N_USData_request+0x2c>
      {
         res = OP_NOK;
         printf_debug_msg(&link->init_info, MODULE_PRINT "can not tx diag request when size == 0\n");
 800b208:	4918      	ldr	r1, [pc, #96]	; (800b26c <iso_can_tp_N_USData_request+0x7c>)
 800b20a:	f7ff f94f 	bl	800a4ac <printf_debug_msg>
         res = OP_NOK;
 800b20e:	2001      	movs	r0, #1
 800b210:	e028      	b.n	800b264 <iso_can_tp_N_USData_request+0x74>
      printf_debug_msg(&link->init_info, MODULE_PRINT "can not tx diag request when payload == (const uint8_t*)0\n");
 800b212:	4917      	ldr	r1, [pc, #92]	; (800b270 <iso_can_tp_N_USData_request+0x80>)
 800b214:	f7ff f94a 	bl	800a4ac <printf_debug_msg>
      res = OP_NOK;
 800b218:	2001      	movs	r0, #1
 800b21a:	e023      	b.n	800b264 <iso_can_tp_N_USData_request+0x74>
      }
      else
      {
         MCU_LOCK_ENTER_CRITICAL;
 800b21c:	f7fe fed2 	bl	8009fc4 <vPortEnterCritical>
         if (link->tx_events.N_USData_request_par.handle == (event_handle_t)0)
 800b220:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800b224:	b13b      	cbz	r3, 800b236 <iso_can_tp_N_USData_request+0x46>
            link->tx_events.N_USData_request_par.size = size;
            res = report_event_to_manage_block(&link->tx_events.event_manage, &link->tx_events.N_USData_request_par);
         }
         else
         {
            MCU_LOCK_EXIT_CRITICAL;
 800b226:	f7fe feef 	bl	800a008 <vPortExitCritical>
            printf_debug_msg(&link->init_info, "N_USData_request cannot insert new tx event when last is not done.\n");
 800b22a:	4912      	ldr	r1, [pc, #72]	; (800b274 <iso_can_tp_N_USData_request+0x84>)
 800b22c:	4620      	mov	r0, r4
 800b22e:	f7ff f93d 	bl	800a4ac <printf_debug_msg>
   int res = OP_NOK;
 800b232:	2001      	movs	r0, #1
 800b234:	e016      	b.n	800b264 <iso_can_tp_N_USData_request+0x74>
            link->tx_events.N_USData_request_par.handle = tx_event_N_USData_Request_handle;
 800b236:	4b10      	ldr	r3, [pc, #64]	; (800b278 <iso_can_tp_N_USData_request+0x88>)
 800b238:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
            MCU_LOCK_EXIT_CRITICAL;
 800b23c:	f7fe fee4 	bl	800a008 <vPortExitCritical>
            link->tx_events.N_USData_request_par.link = link;
 800b240:	f8c4 410c 	str.w	r4, [r4, #268]	; 0x10c
            link->tx_events.N_USData_request_par.isFunction = isFunction;
 800b244:	f884 7110 	strb.w	r7, [r4, #272]	; 0x110
            link->tx_events.N_USData_request_par.payload = payload;
 800b248:	f8c4 6118 	str.w	r6, [r4, #280]	; 0x118
            link->tx_events.N_USData_request_par.size = size;
 800b24c:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
            res = report_event_to_manage_block(&link->tx_events.event_manage, &link->tx_events.N_USData_request_par);
 800b250:	f504 7184 	add.w	r1, r4, #264	; 0x108
 800b254:	f504 708e 	add.w	r0, r4, #284	; 0x11c
 800b258:	f7ff fd8d 	bl	800ad76 <report_event_to_manage_block>
 800b25c:	e002      	b.n	800b264 <iso_can_tp_N_USData_request+0x74>
      return OP_NOK;
 800b25e:	2001      	movs	r0, #1
         }
      }
   }
   return res;
}
 800b260:	4770      	bx	lr
      return OP_NOK;
 800b262:	2001      	movs	r0, #1
}
 800b264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b266:	bf00      	nop
 800b268:	74185295 	.word	0x74185295
 800b26c:	08013504 	.word	0x08013504
 800b270:	080134bc 	.word	0x080134bc
 800b274:	08013538 	.word	0x08013538
 800b278:	0800ad61 	.word	0x0800ad61

0800b27c <QueueInit>:
/*Queue Init*/
uint8_t
QueueInit(struct FifoQueue *Queue, ElemType *dat, uint16_t queue_size)
{
   uint8_t ret = (0 == 1);
   Queue->queue_size = queue_size;
 800b27c:	8082      	strh	r2, [r0, #4]
   Queue->dat = dat;
 800b27e:	6001      	str	r1, [r0, #0]
   if ((Queue->dat != (ElemType *)0) && (Queue->queue_size != 0))
 800b280:	b131      	cbz	r1, 800b290 <QueueInit+0x14>
 800b282:	b13a      	cbz	r2, 800b294 <QueueInit+0x18>
   {
      Queue->front = 0;
 800b284:	2300      	movs	r3, #0
 800b286:	80c3      	strh	r3, [r0, #6]
      Queue->rear = 0;
 800b288:	8103      	strh	r3, [r0, #8]
      ;
      Queue->count = 0;
 800b28a:	8143      	strh	r3, [r0, #10]
      ret = (1 == 1);
 800b28c:	2001      	movs	r0, #1
 800b28e:	4770      	bx	lr
   uint8_t ret = (0 == 1);
 800b290:	2000      	movs	r0, #0
 800b292:	4770      	bx	lr
 800b294:	2000      	movs	r0, #0
   }
   return ret;
}
 800b296:	4770      	bx	lr

0800b298 <QueueIn>:

/* Queue In */
uint8_t
QueueIn(register struct FifoQueue *Queue, ElemType sdat)
{
 800b298:	b538      	push	{r3, r4, r5, lr}
 800b29a:	4604      	mov	r4, r0
 800b29c:	460d      	mov	r5, r1
   MCU_LOCK_ENTER_CRITICAL;
 800b29e:	f7fe fe91 	bl	8009fc4 <vPortEnterCritical>
   if ((Queue->front == Queue->rear) && (Queue->count == Queue->queue_size))
 800b2a2:	88e2      	ldrh	r2, [r4, #6]
 800b2a4:	8923      	ldrh	r3, [r4, #8]
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	d103      	bne.n	800b2b2 <QueueIn+0x1a>
 800b2aa:	8961      	ldrh	r1, [r4, #10]
 800b2ac:	88a2      	ldrh	r2, [r4, #4]
 800b2ae:	4291      	cmp	r1, r2
 800b2b0:	d011      	beq.n	800b2d6 <QueueIn+0x3e>
      MCU_LOCK_EXIT_CRITICAL;
      return QueueFull;
   }
   else
   {
      Queue->dat[Queue->rear] = sdat;
 800b2b2:	6822      	ldr	r2, [r4, #0]
 800b2b4:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
      Queue->rear = (Queue->rear + 1) % Queue->queue_size;
 800b2b8:	8923      	ldrh	r3, [r4, #8]
 800b2ba:	3301      	adds	r3, #1
 800b2bc:	88a2      	ldrh	r2, [r4, #4]
 800b2be:	fb93 f1f2 	sdiv	r1, r3, r2
 800b2c2:	fb02 3311 	mls	r3, r2, r1, r3
 800b2c6:	8123      	strh	r3, [r4, #8]
      Queue->count = Queue->count + 1;
 800b2c8:	8963      	ldrh	r3, [r4, #10]
 800b2ca:	3301      	adds	r3, #1
 800b2cc:	8163      	strh	r3, [r4, #10]
      MCU_LOCK_EXIT_CRITICAL;
 800b2ce:	f7fe fe9b 	bl	800a008 <vPortExitCritical>
      return QueueOperateOk;
 800b2d2:	2002      	movs	r0, #2
   }
}
 800b2d4:	bd38      	pop	{r3, r4, r5, pc}
      MCU_LOCK_EXIT_CRITICAL;
 800b2d6:	f7fe fe97 	bl	800a008 <vPortExitCritical>
      return QueueFull;
 800b2da:	2000      	movs	r0, #0
 800b2dc:	e7fa      	b.n	800b2d4 <QueueIn+0x3c>

0800b2de <QueueOut>:

/* Queue Out*/
uint8_t
QueueOut(register struct FifoQueue *Queue, ElemType *sdat)
{
 800b2de:	b538      	push	{r3, r4, r5, lr}
 800b2e0:	4604      	mov	r4, r0
 800b2e2:	460d      	mov	r5, r1
   MCU_LOCK_ENTER_CRITICAL;
 800b2e4:	f7fe fe6e 	bl	8009fc4 <vPortEnterCritical>
   if ((Queue->front == Queue->rear) && (Queue->count == 0))
 800b2e8:	88e3      	ldrh	r3, [r4, #6]
 800b2ea:	8922      	ldrh	r2, [r4, #8]
 800b2ec:	4293      	cmp	r3, r2
 800b2ee:	d101      	bne.n	800b2f4 <QueueOut+0x16>
 800b2f0:	8962      	ldrh	r2, [r4, #10]
 800b2f2:	b192      	cbz	r2, 800b31a <QueueOut+0x3c>
      MCU_LOCK_EXIT_CRITICAL;
      return QueueEmpty;
   }
   else
   {
      *sdat = Queue->dat[Queue->front];
 800b2f4:	6822      	ldr	r2, [r4, #0]
 800b2f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2fa:	602b      	str	r3, [r5, #0]
      Queue->front = (Queue->front + 1) % Queue->queue_size;
 800b2fc:	88e3      	ldrh	r3, [r4, #6]
 800b2fe:	3301      	adds	r3, #1
 800b300:	88a2      	ldrh	r2, [r4, #4]
 800b302:	fb93 f1f2 	sdiv	r1, r3, r2
 800b306:	fb02 3311 	mls	r3, r2, r1, r3
 800b30a:	80e3      	strh	r3, [r4, #6]
      Queue->count = Queue->count - 1;
 800b30c:	8963      	ldrh	r3, [r4, #10]
 800b30e:	3b01      	subs	r3, #1
 800b310:	8163      	strh	r3, [r4, #10]
      MCU_LOCK_EXIT_CRITICAL;
 800b312:	f7fe fe79 	bl	800a008 <vPortExitCritical>
      return QueueOperateOk;
 800b316:	2002      	movs	r0, #2
   }
 800b318:	bd38      	pop	{r3, r4, r5, pc}
      MCU_LOCK_EXIT_CRITICAL;
 800b31a:	f7fe fe75 	bl	800a008 <vPortExitCritical>
      return QueueEmpty;
 800b31e:	2001      	movs	r0, #1
 800b320:	e7fa      	b.n	800b318 <QueueOut+0x3a>

0800b322 <mcu_lock_init>:
#include <stdint.h>
#include "can_iso_tp_mcu_lock.h"

void mcu_lock_init(mcu_lock_t *lock)
{
   *lock = 0;
 800b322:	2300      	movs	r3, #0
 800b324:	6003      	str	r3, [r0, #0]
}
 800b326:	4770      	bx	lr

0800b328 <mcu_lock_try_lock>:

unsigned int mcu_lock_try_lock(register mcu_lock_t *lock)
{
 800b328:	b538      	push	{r3, r4, r5, lr}
   register volatile cpu_status_t cpu_sr;
   register unsigned int ret = (0 == 1);
   if (0 == *lock)
 800b32a:	6805      	ldr	r5, [r0, #0]
 800b32c:	b115      	cbz	r5, 800b334 <mcu_lock_try_lock+0xc>
   register unsigned int ret = (0 == 1);
 800b32e:	2500      	movs	r5, #0
         ret = (1 == 1);
      }
      MCU_LOCK_EXIT_CRITICAL;
   }
   return ret;
}
 800b330:	4628      	mov	r0, r5
 800b332:	bd38      	pop	{r3, r4, r5, pc}
 800b334:	4604      	mov	r4, r0
      MCU_LOCK_ENTER_CRITICAL;
 800b336:	f7fe fe45 	bl	8009fc4 <vPortEnterCritical>
      if (0 == *lock)
 800b33a:	6823      	ldr	r3, [r4, #0]
 800b33c:	b90b      	cbnz	r3, 800b342 <mcu_lock_try_lock+0x1a>
         *lock = 1;
 800b33e:	2501      	movs	r5, #1
 800b340:	6025      	str	r5, [r4, #0]
      MCU_LOCK_EXIT_CRITICAL;
 800b342:	f7fe fe61 	bl	800a008 <vPortExitCritical>
 800b346:	e7f3      	b.n	800b330 <mcu_lock_try_lock+0x8>

0800b348 <mcu_lock_unlock>:
      {
         *lock = false;
      }
      MCU_LOCK_EXIT_CRITICAL;
   }*/
   *lock = 0;
 800b348:	2300      	movs	r3, #0
 800b34a:	6003      	str	r3, [r0, #0]
 800b34c:	4770      	bx	lr
	...

0800b350 <lan9252_cmd_read>:
#include "lan9252.h"
#include "spiDma.h"

static void lan9252_cmd_read(uint16_t address)
{
 800b350:	b500      	push	{lr}
 800b352:	b083      	sub	sp, #12
   uint8_t command[4] = {0u};
 800b354:	2300      	movs	r3, #0
 800b356:	9301      	str	r3, [sp, #4]

   /* Prepare the data structure contains read command. */
   command[0] = (uint8_t)LAN9252_ESC_CMD_SERIAL_FAST_READ;
 800b358:	230b      	movs	r3, #11
 800b35a:	f88d 3004 	strb.w	r3, [sp, #4]
   command[1] = (uint8_t)((address >> 8u) & 0xFF);
 800b35e:	0a03      	lsrs	r3, r0, #8
 800b360:	f88d 3005 	strb.w	r3, [sp, #5]
   command[2] = (uint8_t)(address & 0xFF);
 800b364:	f88d 0006 	strb.w	r0, [sp, #6]
   command[3] = (uint8_t)(0x01);
 800b368:	2301      	movs	r3, #1
 800b36a:	f88d 3007 	strb.w	r3, [sp, #7]

   /* Send the command to Lan9252. */
   SpiDma_write(&spiDmaModule, (uint8_t *)&command[0], sizeof(command));
 800b36e:	2204      	movs	r2, #4
 800b370:	eb0d 0102 	add.w	r1, sp, r2
 800b374:	4802      	ldr	r0, [pc, #8]	; (800b380 <lan9252_cmd_read+0x30>)
 800b376:	f003 fc2f 	bl	800ebd8 <SpiDma_write>
}
 800b37a:	b003      	add	sp, #12
 800b37c:	f85d fb04 	ldr.w	pc, [sp], #4
 800b380:	20000120 	.word	0x20000120

0800b384 <lan9252_cmd_write>:

static void lan9252_cmd_write(uint16_t address)
{
 800b384:	b500      	push	{lr}
 800b386:	b083      	sub	sp, #12
   uint8_t command[3] = {0u};
 800b388:	4b0b      	ldr	r3, [pc, #44]	; (800b3b8 <lan9252_cmd_write+0x34>)
 800b38a:	881b      	ldrh	r3, [r3, #0]
 800b38c:	f8ad 3004 	strh.w	r3, [sp, #4]
 800b390:	2300      	movs	r3, #0
 800b392:	f88d 3006 	strb.w	r3, [sp, #6]

   /* Prepare the data structure contains read command. */
   command[0] = (uint8_t)LAN9252_ESC_CMD_SERIAL_WRITE;
 800b396:	2302      	movs	r3, #2
 800b398:	f88d 3004 	strb.w	r3, [sp, #4]
   command[1] = (uint8_t)((address >> 8u) & 0xFF);
 800b39c:	0a03      	lsrs	r3, r0, #8
 800b39e:	f88d 3005 	strb.w	r3, [sp, #5]
   command[2] = (uint8_t)(address & 0xFF);
 800b3a2:	f88d 0006 	strb.w	r0, [sp, #6]

   /* Send the command to tmc slave. */
   SpiDma_write(&spiDmaModule, (uint8_t *)&command[0], sizeof(command));
 800b3a6:	2203      	movs	r2, #3
 800b3a8:	a901      	add	r1, sp, #4
 800b3aa:	4804      	ldr	r0, [pc, #16]	; (800b3bc <lan9252_cmd_write+0x38>)
 800b3ac:	f003 fc14 	bl	800ebd8 <SpiDma_write>
}
 800b3b0:	b003      	add	sp, #12
 800b3b2:	f85d fb04 	ldr.w	pc, [sp], #4
 800b3b6:	bf00      	nop
 800b3b8:	08012d90 	.word	0x08012d90
 800b3bc:	20000120 	.word	0x20000120

0800b3c0 <lan9252_Init>:

void lan9252_Init(void)
{
 800b3c0:	b508      	push	{r3, lr}
   /* Initialize the SPI DMA module. */
   SpiDma_Init(&spiDmaModule);
 800b3c2:	4802      	ldr	r0, [pc, #8]	; (800b3cc <lan9252_Init+0xc>)
 800b3c4:	f003 fbde 	bl	800eb84 <SpiDma_Init>

   /* Verify the connection with Lan9252. */

   /* Reset all register status of lan9252. */
}
 800b3c8:	bd08      	pop	{r3, pc}
 800b3ca:	bf00      	nop
 800b3cc:	20000120 	.word	0x20000120

0800b3d0 <lan9252_read_data>:
{
   SpiDma_Deinit(&spiDmaModule);
}

void lan9252_read_data(uint8_t *data_ptr, uint16_t address, uint16_t len)
{
 800b3d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b3d2:	b0a1      	sub	sp, #132	; 0x84
 800b3d4:	4605      	mov	r5, r0
 800b3d6:	460e      	mov	r6, r1
 800b3d8:	4614      	mov	r4, r2
   uint8_t iter = 0u;
   uint8_t tx_dummy_arr[128];

   /* Prepare the tx data dummy. */
   for (iter = 0U; iter < len; iter++)
 800b3da:	f04f 0c00 	mov.w	ip, #0
 800b3de:	e00a      	b.n	800b3f6 <lan9252_read_data+0x26>
   {
      tx_dummy_arr[iter] = 0xFFu;
 800b3e0:	f10c 0380 	add.w	r3, ip, #128	; 0x80
 800b3e4:	eb0d 0e03 	add.w	lr, sp, r3
 800b3e8:	23ff      	movs	r3, #255	; 0xff
 800b3ea:	f80e 3c80 	strb.w	r3, [lr, #-128]
   for (iter = 0U; iter < len; iter++)
 800b3ee:	f10c 0c01 	add.w	ip, ip, #1
 800b3f2:	fa5f fc8c 	uxtb.w	ip, ip
 800b3f6:	fa1f fe8c 	uxth.w	lr, ip
 800b3fa:	45a6      	cmp	lr, r4
 800b3fc:	d3f0      	bcc.n	800b3e0 <lan9252_read_data+0x10>
   }

   /* Change the CS pin to active state. */
   SpiDma_CsPinChangeState(&spiDmaModule, true);
 800b3fe:	4f0a      	ldr	r7, [pc, #40]	; (800b428 <lan9252_read_data+0x58>)
 800b400:	2101      	movs	r1, #1
 800b402:	4638      	mov	r0, r7
 800b404:	f003 fbda 	bl	800ebbc <SpiDma_CsPinChangeState>

   /* Send Read command to address. */
   lan9252_cmd_read(address);
 800b408:	4630      	mov	r0, r6
 800b40a:	f7ff ffa1 	bl	800b350 <lan9252_cmd_read>

   /* Read data. */
   SpiDma_read(&spiDmaModule, data_ptr, tx_dummy_arr, len);
 800b40e:	4623      	mov	r3, r4
 800b410:	466a      	mov	r2, sp
 800b412:	4629      	mov	r1, r5
 800b414:	4638      	mov	r0, r7
 800b416:	f003 fc1b 	bl	800ec50 <SpiDma_read>

   /* Change the CS pin to inactive state. */
   SpiDma_CsPinChangeState(&spiDmaModule, false);
 800b41a:	2100      	movs	r1, #0
 800b41c:	4638      	mov	r0, r7
 800b41e:	f003 fbcd 	bl	800ebbc <SpiDma_CsPinChangeState>
}
 800b422:	b021      	add	sp, #132	; 0x84
 800b424:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b426:	bf00      	nop
 800b428:	20000120 	.word	0x20000120

0800b42c <lan9252_read_32>:

   return ret;
}

uint32_t lan9252_read_32(uint16_t address)
{
 800b42c:	b500      	push	{lr}
 800b42e:	b083      	sub	sp, #12
 800b430:	4601      	mov	r1, r0
   uint32_t ret = 0u;
   uint8_t buffer[4] = {0u};
 800b432:	2300      	movs	r3, #0
 800b434:	9301      	str	r3, [sp, #4]

   lan9252_read_data(buffer, address, sizeof(buffer));
 800b436:	2204      	movs	r2, #4
 800b438:	eb0d 0002 	add.w	r0, sp, r2
 800b43c:	f7ff ffc8 	bl	800b3d0 <lan9252_read_data>

   ret = (((uint32_t)buffer[3] << 24u) |
 800b440:	f89d 2007 	ldrb.w	r2, [sp, #7]
          ((uint32_t)buffer[2] << 16u) |
 800b444:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800b448:	041b      	lsls	r3, r3, #16
   ret = (((uint32_t)buffer[3] << 24u) |
 800b44a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
          ((uint32_t)buffer[1] << 8u) |
 800b44e:	f89d 2005 	ldrb.w	r2, [sp, #5]
          ((uint32_t)buffer[2] << 16u) |
 800b452:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
          ((uint32_t)buffer[0] << 0u));
 800b456:	f89d 0004 	ldrb.w	r0, [sp, #4]

   return ret;
}
 800b45a:	4318      	orrs	r0, r3
 800b45c:	b003      	add	sp, #12
 800b45e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800b464 <lan9252_write_data>:

void lan9252_write_data(uint8_t *data_ptr, uint16_t address, uint16_t len)
{
 800b464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b466:	4605      	mov	r5, r0
 800b468:	460f      	mov	r7, r1
 800b46a:	4616      	mov	r6, r2
   /* Change the CS pin to active state. */
   SpiDma_CsPinChangeState(&spiDmaModule, true);
 800b46c:	4c08      	ldr	r4, [pc, #32]	; (800b490 <lan9252_write_data+0x2c>)
 800b46e:	2101      	movs	r1, #1
 800b470:	4620      	mov	r0, r4
 800b472:	f003 fba3 	bl	800ebbc <SpiDma_CsPinChangeState>

   /* Send request write. */
   lan9252_cmd_write(address);
 800b476:	4638      	mov	r0, r7
 800b478:	f7ff ff84 	bl	800b384 <lan9252_cmd_write>

   /* Send data to lan9252. */
   SpiDma_write (&spiDmaModule, data_ptr, len);
 800b47c:	4632      	mov	r2, r6
 800b47e:	4629      	mov	r1, r5
 800b480:	4620      	mov	r0, r4
 800b482:	f003 fba9 	bl	800ebd8 <SpiDma_write>

   /* Change the CS pin to inactive state. */
   SpiDma_CsPinChangeState(&spiDmaModule, false);
 800b486:	2100      	movs	r1, #0
 800b488:	4620      	mov	r0, r4
 800b48a:	f003 fb97 	bl	800ebbc <SpiDma_CsPinChangeState>
}
 800b48e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b490:	20000120 	.word	0x20000120

0800b494 <lan9252_write_32>:

   lan9252_write_data (data, address, 2);
}

void lan9252_write_32 (uint16_t address, uint32_t value)
{
 800b494:	b500      	push	{lr}
 800b496:	b083      	sub	sp, #12
   uint8_t data[4] = {0u};
 800b498:	2300      	movs	r3, #0
 800b49a:	9301      	str	r3, [sp, #4]

   data[0] = (uint8_t)(value & 0xFF);
 800b49c:	f88d 1004 	strb.w	r1, [sp, #4]
   data[1] = (uint8_t)((value >> 8u) & 0xFF);
 800b4a0:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800b4a4:	f88d 3005 	strb.w	r3, [sp, #5]
   data[2] = (uint8_t)((value >> 16u) & 0xFF);
 800b4a8:	f3c1 4307 	ubfx	r3, r1, #16, #8
 800b4ac:	f88d 3006 	strb.w	r3, [sp, #6]
   data[3] = (uint8_t)((value >> 24u) & 0xFF);
 800b4b0:	0e09      	lsrs	r1, r1, #24
 800b4b2:	f88d 1007 	strb.w	r1, [sp, #7]

   lan9252_write_data (data, address, 4u);
 800b4b6:	2204      	movs	r2, #4
 800b4b8:	4601      	mov	r1, r0
 800b4ba:	eb0d 0002 	add.w	r0, sp, r2
 800b4be:	f7ff ffd1 	bl	800b464 <lan9252_write_data>
}
 800b4c2:	b003      	add	sp, #12
 800b4c4:	f85d fb04 	ldr.w	pc, [sp], #4

0800b4c8 <lwrb_init>:
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwrb_init(LWRB_VOLATILE lwrb_t *buff, void *buffdata, size_t size)
{
   if (buff == NULL || buffdata == NULL || size == 0)
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	b198      	cbz	r0, 800b4f4 <lwrb_init+0x2c>
 800b4cc:	b1a1      	cbz	r1, 800b4f8 <lwrb_init+0x30>
 800b4ce:	b90a      	cbnz	r2, 800b4d4 <lwrb_init+0xc>
   {
      return 0;
 800b4d0:	2000      	movs	r0, #0
   buff->magic1 = 0xDEADBEEF;
   buff->magic2 = ~0xDEADBEEF;
#endif /* LWRB_USE_MAGIC */

   return 1;
}
 800b4d2:	4770      	bx	lr
   BUF_MEMSET((void *)buff, 0x00, sizeof(*buff));
 800b4d4:	2000      	movs	r0, #0
 800b4d6:	6018      	str	r0, [r3, #0]
 800b4d8:	6058      	str	r0, [r3, #4]
 800b4da:	6098      	str	r0, [r3, #8]
 800b4dc:	60d8      	str	r0, [r3, #12]
 800b4de:	6118      	str	r0, [r3, #16]
 800b4e0:	6158      	str	r0, [r3, #20]
 800b4e2:	6198      	str	r0, [r3, #24]
   buff->size = size;
 800b4e4:	609a      	str	r2, [r3, #8]
   buff->buff = buffdata;
 800b4e6:	6059      	str	r1, [r3, #4]
   buff->magic1 = 0xDEADBEEF;
 800b4e8:	4a04      	ldr	r2, [pc, #16]	; (800b4fc <lwrb_init+0x34>)
 800b4ea:	601a      	str	r2, [r3, #0]
   buff->magic2 = ~0xDEADBEEF;
 800b4ec:	4a04      	ldr	r2, [pc, #16]	; (800b500 <lwrb_init+0x38>)
 800b4ee:	619a      	str	r2, [r3, #24]
   return 1;
 800b4f0:	2001      	movs	r0, #1
 800b4f2:	4770      	bx	lr
      return 0;
 800b4f4:	2000      	movs	r0, #0
 800b4f6:	4770      	bx	lr
 800b4f8:	2000      	movs	r0, #0
 800b4fa:	4770      	bx	lr
 800b4fc:	deadbeef 	.word	0xdeadbeef
 800b500:	21524110 	.word	0x21524110

0800b504 <lwrb_get_full>:
size_t
lwrb_get_full(LWRB_VOLATILE lwrb_t *buff)
{
   size_t w, r, size;

   if (!BUF_IS_VALID(buff))
 800b504:	4603      	mov	r3, r0
 800b506:	b1b0      	cbz	r0, 800b536 <lwrb_get_full+0x32>
 800b508:	6801      	ldr	r1, [r0, #0]
 800b50a:	4a10      	ldr	r2, [pc, #64]	; (800b54c <lwrb_get_full+0x48>)
 800b50c:	4291      	cmp	r1, r2
 800b50e:	d114      	bne.n	800b53a <lwrb_get_full+0x36>
 800b510:	6981      	ldr	r1, [r0, #24]
 800b512:	4a0f      	ldr	r2, [pc, #60]	; (800b550 <lwrb_get_full+0x4c>)
 800b514:	4291      	cmp	r1, r2
 800b516:	d112      	bne.n	800b53e <lwrb_get_full+0x3a>
 800b518:	6842      	ldr	r2, [r0, #4]
 800b51a:	b192      	cbz	r2, 800b542 <lwrb_get_full+0x3e>
 800b51c:	6880      	ldr	r0, [r0, #8]
 800b51e:	b198      	cbz	r0, 800b548 <lwrb_get_full+0x44>
   {
      return 0;
   }

   /* Use temporary values in case they are changed during operations */
   w = buff->w;
 800b520:	691a      	ldr	r2, [r3, #16]
   r = buff->r;
 800b522:	68d9      	ldr	r1, [r3, #12]
   if (w == r)
 800b524:	428a      	cmp	r2, r1
 800b526:	d00e      	beq.n	800b546 <lwrb_get_full+0x42>
   {
      size = 0;
   }
   else if (w > r)
 800b528:	d901      	bls.n	800b52e <lwrb_get_full+0x2a>
   {
      size = w - r;
 800b52a:	1a50      	subs	r0, r2, r1
 800b52c:	4770      	bx	lr
   }
   else
   {
      size = buff->size - (r - w);
 800b52e:	6898      	ldr	r0, [r3, #8]
 800b530:	1a52      	subs	r2, r2, r1
 800b532:	4410      	add	r0, r2
 800b534:	4770      	bx	lr
      return 0;
 800b536:	2000      	movs	r0, #0
 800b538:	4770      	bx	lr
 800b53a:	2000      	movs	r0, #0
 800b53c:	4770      	bx	lr
 800b53e:	2000      	movs	r0, #0
 800b540:	4770      	bx	lr
 800b542:	2000      	movs	r0, #0
 800b544:	4770      	bx	lr
      size = 0;
 800b546:	2000      	movs	r0, #0
   }
   return size;
}
 800b548:	4770      	bx	lr
 800b54a:	bf00      	nop
 800b54c:	deadbeef 	.word	0xdeadbeef
 800b550:	21524110 	.word	0x21524110

0800b554 <lwrb_get_linear_block_read_address>:
 * \return          Linear buffer start address
 */
void *
lwrb_get_linear_block_read_address(LWRB_VOLATILE lwrb_t *buff)
{
   if (!BUF_IS_VALID(buff))
 800b554:	4603      	mov	r3, r0
 800b556:	b178      	cbz	r0, 800b578 <lwrb_get_linear_block_read_address+0x24>
 800b558:	6801      	ldr	r1, [r0, #0]
 800b55a:	4a0b      	ldr	r2, [pc, #44]	; (800b588 <lwrb_get_linear_block_read_address+0x34>)
 800b55c:	4291      	cmp	r1, r2
 800b55e:	d10c      	bne.n	800b57a <lwrb_get_linear_block_read_address+0x26>
 800b560:	6981      	ldr	r1, [r0, #24]
 800b562:	4a0a      	ldr	r2, [pc, #40]	; (800b58c <lwrb_get_linear_block_read_address+0x38>)
 800b564:	4291      	cmp	r1, r2
 800b566:	d10a      	bne.n	800b57e <lwrb_get_linear_block_read_address+0x2a>
 800b568:	6840      	ldr	r0, [r0, #4]
 800b56a:	b158      	cbz	r0, 800b584 <lwrb_get_linear_block_read_address+0x30>
 800b56c:	689a      	ldr	r2, [r3, #8]
 800b56e:	b142      	cbz	r2, 800b582 <lwrb_get_linear_block_read_address+0x2e>
   {
      return NULL;
   }
   return &buff->buff[buff->r];
 800b570:	6858      	ldr	r0, [r3, #4]
 800b572:	68db      	ldr	r3, [r3, #12]
 800b574:	4418      	add	r0, r3
 800b576:	4770      	bx	lr
 800b578:	4770      	bx	lr
      return NULL;
 800b57a:	2000      	movs	r0, #0
 800b57c:	4770      	bx	lr
 800b57e:	2000      	movs	r0, #0
 800b580:	4770      	bx	lr
 800b582:	2000      	movs	r0, #0
}
 800b584:	4770      	bx	lr
 800b586:	bf00      	nop
 800b588:	deadbeef 	.word	0xdeadbeef
 800b58c:	21524110 	.word	0x21524110

0800b590 <lwrb_get_linear_block_read_length>:
size_t
lwrb_get_linear_block_read_length(LWRB_VOLATILE lwrb_t *buff)
{
   size_t w, r, len;

   if (!BUF_IS_VALID(buff))
 800b590:	4603      	mov	r3, r0
 800b592:	b1b0      	cbz	r0, 800b5c2 <lwrb_get_linear_block_read_length+0x32>
 800b594:	6801      	ldr	r1, [r0, #0]
 800b596:	4a10      	ldr	r2, [pc, #64]	; (800b5d8 <lwrb_get_linear_block_read_length+0x48>)
 800b598:	4291      	cmp	r1, r2
 800b59a:	d114      	bne.n	800b5c6 <lwrb_get_linear_block_read_length+0x36>
 800b59c:	6981      	ldr	r1, [r0, #24]
 800b59e:	4a0f      	ldr	r2, [pc, #60]	; (800b5dc <lwrb_get_linear_block_read_length+0x4c>)
 800b5a0:	4291      	cmp	r1, r2
 800b5a2:	d112      	bne.n	800b5ca <lwrb_get_linear_block_read_length+0x3a>
 800b5a4:	6842      	ldr	r2, [r0, #4]
 800b5a6:	b192      	cbz	r2, 800b5ce <lwrb_get_linear_block_read_length+0x3e>
 800b5a8:	6880      	ldr	r0, [r0, #8]
 800b5aa:	b198      	cbz	r0, 800b5d4 <lwrb_get_linear_block_read_length+0x44>
   {
      return 0;
   }

   /* Use temporary values in case they are changed during operations */
   w = buff->w;
 800b5ac:	691a      	ldr	r2, [r3, #16]
   r = buff->r;
 800b5ae:	68d8      	ldr	r0, [r3, #12]
   if (w > r)
 800b5b0:	4282      	cmp	r2, r0
 800b5b2:	d901      	bls.n	800b5b8 <lwrb_get_linear_block_read_length+0x28>
   {
      len = w - r;
 800b5b4:	1a10      	subs	r0, r2, r0
 800b5b6:	4770      	bx	lr
   }
   else if (r > w)
 800b5b8:	4282      	cmp	r2, r0
 800b5ba:	d20a      	bcs.n	800b5d2 <lwrb_get_linear_block_read_length+0x42>
   {
      len = buff->size - r;
 800b5bc:	689b      	ldr	r3, [r3, #8]
 800b5be:	1a18      	subs	r0, r3, r0
 800b5c0:	4770      	bx	lr
      return 0;
 800b5c2:	2000      	movs	r0, #0
 800b5c4:	4770      	bx	lr
 800b5c6:	2000      	movs	r0, #0
 800b5c8:	4770      	bx	lr
 800b5ca:	2000      	movs	r0, #0
 800b5cc:	4770      	bx	lr
 800b5ce:	2000      	movs	r0, #0
 800b5d0:	4770      	bx	lr
   }
   else
   {
      len = 0;
 800b5d2:	2000      	movs	r0, #0
   }
   return len;
}
 800b5d4:	4770      	bx	lr
 800b5d6:	bf00      	nop
 800b5d8:	deadbeef 	.word	0xdeadbeef
 800b5dc:	21524110 	.word	0x21524110

0800b5e0 <lwrb_skip>:
 * \param[in]       len: Number of bytes to skip and mark as read
 * \return          Number of bytes skipped
 */
size_t
lwrb_skip(LWRB_VOLATILE lwrb_t *buff, size_t len)
{
 800b5e0:	b570      	push	{r4, r5, r6, lr}
   size_t full;

   if (!BUF_IS_VALID(buff) || len == 0)
 800b5e2:	b348      	cbz	r0, 800b638 <lwrb_skip+0x58>
 800b5e4:	460d      	mov	r5, r1
 800b5e6:	4606      	mov	r6, r0
 800b5e8:	6802      	ldr	r2, [r0, #0]
 800b5ea:	4b18      	ldr	r3, [pc, #96]	; (800b64c <lwrb_skip+0x6c>)
 800b5ec:	429a      	cmp	r2, r3
 800b5ee:	d125      	bne.n	800b63c <lwrb_skip+0x5c>
 800b5f0:	6982      	ldr	r2, [r0, #24]
 800b5f2:	4b17      	ldr	r3, [pc, #92]	; (800b650 <lwrb_skip+0x70>)
 800b5f4:	429a      	cmp	r2, r3
 800b5f6:	d124      	bne.n	800b642 <lwrb_skip+0x62>
 800b5f8:	6843      	ldr	r3, [r0, #4]
 800b5fa:	b323      	cbz	r3, 800b646 <lwrb_skip+0x66>
 800b5fc:	6884      	ldr	r4, [r0, #8]
 800b5fe:	b1f4      	cbz	r4, 800b63e <lwrb_skip+0x5e>
 800b600:	b909      	cbnz	r1, 800b606 <lwrb_skip+0x26>
   {
      return 0;
 800b602:	460c      	mov	r4, r1
 800b604:	e01b      	b.n	800b63e <lwrb_skip+0x5e>
   }

   full = lwrb_get_full(buff);
 800b606:	f7ff ff7d 	bl	800b504 <lwrb_get_full>
   len = BUF_MIN(len, full);
 800b60a:	462c      	mov	r4, r5
 800b60c:	4285      	cmp	r5, r0
 800b60e:	bf28      	it	cs
 800b610:	4604      	movcs	r4, r0
   buff->r += len;
 800b612:	68f3      	ldr	r3, [r6, #12]
 800b614:	4423      	add	r3, r4
 800b616:	60f3      	str	r3, [r6, #12]
   if (buff->r >= buff->size)
 800b618:	68f2      	ldr	r2, [r6, #12]
 800b61a:	68b3      	ldr	r3, [r6, #8]
 800b61c:	429a      	cmp	r2, r3
 800b61e:	d303      	bcc.n	800b628 <lwrb_skip+0x48>
   {
      buff->r -= buff->size;
 800b620:	68b2      	ldr	r2, [r6, #8]
 800b622:	68f3      	ldr	r3, [r6, #12]
 800b624:	1a9b      	subs	r3, r3, r2
 800b626:	60f3      	str	r3, [r6, #12]
   }
   BUF_SEND_EVT(buff, LWRB_EVT_READ, len);
 800b628:	6973      	ldr	r3, [r6, #20]
 800b62a:	b143      	cbz	r3, 800b63e <lwrb_skip+0x5e>
 800b62c:	6973      	ldr	r3, [r6, #20]
 800b62e:	4622      	mov	r2, r4
 800b630:	2100      	movs	r1, #0
 800b632:	4630      	mov	r0, r6
 800b634:	4798      	blx	r3
 800b636:	e002      	b.n	800b63e <lwrb_skip+0x5e>
      return 0;
 800b638:	2400      	movs	r4, #0
 800b63a:	e000      	b.n	800b63e <lwrb_skip+0x5e>
 800b63c:	2400      	movs	r4, #0
   return len;
}
 800b63e:	4620      	mov	r0, r4
 800b640:	bd70      	pop	{r4, r5, r6, pc}
      return 0;
 800b642:	2400      	movs	r4, #0
 800b644:	e7fb      	b.n	800b63e <lwrb_skip+0x5e>
 800b646:	2400      	movs	r4, #0
 800b648:	e7f9      	b.n	800b63e <lwrb_skip+0x5e>
 800b64a:	bf00      	nop
 800b64c:	deadbeef 	.word	0xdeadbeef
 800b650:	21524110 	.word	0x21524110

0800b654 <md80_PackImpedanceFrame>:
   return (me->local.isEnabled);
}

static void md80_PackImpedanceFrame(tMd80_Device *const me)
{
   me->local.command.toMd80.length = 32u;
 800b654:	2320      	movs	r3, #32
 800b656:	f880 31a9 	strb.w	r3, [r0, #425]	; 0x1a9
   me->local.command.toMd80.data[0] = MD80_FRAME_IMP_CONTROL;
 800b65a:	2312      	movs	r3, #18
 800b65c:	f880 31aa 	strb.w	r3, [r0, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800b660:	2300      	movs	r3, #0
 800b662:	f880 31ab 	strb.w	r3, [r0, #427]	; 0x1ab
   *(float *)&me->local.command.toMd80.data[2] = me->config.impedanceController.kp;
 800b666:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800b668:	f8c0 31ac 	str.w	r3, [r0, #428]	; 0x1ac
   *(float *)&me->local.command.toMd80.data[6] = me->config.impedanceController.kd;
 800b66c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800b66e:	f8c0 31b0 	str.w	r3, [r0, #432]	; 0x1b0
   *(float *)&me->local.command.toMd80.data[10] = me->input.position;
 800b672:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800b674:	f8c0 31b4 	str.w	r3, [r0, #436]	; 0x1b4
   *(float *)&me->local.command.toMd80.data[14] = me->input.velocity;
 800b678:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800b67a:	f8c0 31b8 	str.w	r3, [r0, #440]	; 0x1b8
   *(float *)&me->local.command.toMd80.data[18] = me->input.torque;
 800b67e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800b680:	f8c0 31bc 	str.w	r3, [r0, #444]	; 0x1bc
   *(float *)&me->local.command.toMd80.data[22] = me->config.torqueMax;
 800b684:	6843      	ldr	r3, [r0, #4]
 800b686:	f8c0 31c0 	str.w	r3, [r0, #448]	; 0x1c0
}
 800b68a:	4770      	bx	lr

0800b68c <md80_PackPositionFrame>:

static void md80_PackPositionFrame(tMd80_Device *const me)
{
   me->local.command.toMd80.length = 32;
 800b68c:	2320      	movs	r3, #32
 800b68e:	f880 31a9 	strb.w	r3, [r0, #425]	; 0x1a9
   me->local.command.toMd80.data[0] = MD80_FRAME_POS_CONTROL;
 800b692:	2310      	movs	r3, #16
 800b694:	f880 31aa 	strb.w	r3, [r0, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800b698:	2300      	movs	r3, #0
 800b69a:	f880 31ab 	strb.w	r3, [r0, #427]	; 0x1ab
   *(float *)&me->local.command.toMd80.data[2] = me->config.positionController.kp;
 800b69e:	6a03      	ldr	r3, [r0, #32]
 800b6a0:	f8c0 31ac 	str.w	r3, [r0, #428]	; 0x1ac
   *(float *)&me->local.command.toMd80.data[6] = me->config.positionController.ki;
 800b6a4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800b6a6:	f8c0 31b0 	str.w	r3, [r0, #432]	; 0x1b0
   *(float *)&me->local.command.toMd80.data[10] = me->config.positionController.kd;
 800b6aa:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800b6ac:	f8c0 31b4 	str.w	r3, [r0, #436]	; 0x1b4
   *(float *)&me->local.command.toMd80.data[14] = me->config.positionController.i_windup;
 800b6b0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800b6b2:	f8c0 31b8 	str.w	r3, [r0, #440]	; 0x1b8
   *(float *)&me->local.command.toMd80.data[18] = me->config.velocityMax;
 800b6b6:	6883      	ldr	r3, [r0, #8]
 800b6b8:	f8c0 31bc 	str.w	r3, [r0, #444]	; 0x1bc
   *(float *)&me->local.command.toMd80.data[22] = me->input.position;
 800b6bc:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800b6be:	f8c0 31c0 	str.w	r3, [r0, #448]	; 0x1c0
}
 800b6c2:	4770      	bx	lr

0800b6c4 <md80_PackVelocityFrame>:

static void md80_PackVelocityFrame(tMd80_Device *const me)
{
   me->local.command.toMd80.length = 32;
 800b6c4:	2320      	movs	r3, #32
 800b6c6:	f880 31a9 	strb.w	r3, [r0, #425]	; 0x1a9
   me->local.command.toMd80.data[0] = MD80_FRAME_VEL_CONTROL;
 800b6ca:	2311      	movs	r3, #17
 800b6cc:	f880 31aa 	strb.w	r3, [r0, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	f880 31ab 	strb.w	r3, [r0, #427]	; 0x1ab
   *(float *)&me->local.command.toMd80.data[2] = me->config.velocityController.kp;
 800b6d6:	6903      	ldr	r3, [r0, #16]
 800b6d8:	f8c0 31ac 	str.w	r3, [r0, #428]	; 0x1ac
   *(float *)&me->local.command.toMd80.data[6] = me->config.velocityController.ki;
 800b6dc:	6943      	ldr	r3, [r0, #20]
 800b6de:	f8c0 31b0 	str.w	r3, [r0, #432]	; 0x1b0
   *(float *)&me->local.command.toMd80.data[10] = me->config.velocityController.kd;
 800b6e2:	6983      	ldr	r3, [r0, #24]
 800b6e4:	f8c0 31b4 	str.w	r3, [r0, #436]	; 0x1b4
   *(float *)&me->local.command.toMd80.data[14] = me->config.velocityController.i_windup;
 800b6e8:	69c3      	ldr	r3, [r0, #28]
 800b6ea:	f8c0 31b8 	str.w	r3, [r0, #440]	; 0x1b8
   *(float *)&me->local.command.toMd80.data[18] = me->config.torqueMax;
 800b6ee:	6843      	ldr	r3, [r0, #4]
 800b6f0:	f8c0 31bc 	str.w	r3, [r0, #444]	; 0x1bc
   *(float *)&me->local.command.toMd80.data[22] = me->input.velocity;
 800b6f4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800b6f6:	f8c0 31c0 	str.w	r3, [r0, #448]	; 0x1c0
}
 800b6fa:	4770      	bx	lr

0800b6fc <md80_PackMotionTargetsFrame>:

static void md80_PackMotionTargetsFrame(tMd80_Device *const me)
{
   me->local.command.toMd80.length = 24;
 800b6fc:	2318      	movs	r3, #24
 800b6fe:	f880 31a9 	strb.w	r3, [r0, #425]	; 0x1a9
   me->local.command.toMd80.data[0] = MD80_FRAME_SET_MOTION_TARGETS;
 800b702:	2314      	movs	r3, #20
 800b704:	f880 31aa 	strb.w	r3, [r0, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800b708:	2300      	movs	r3, #0
 800b70a:	f880 31ab 	strb.w	r3, [r0, #427]	; 0x1ab
   *(float *)&me->local.command.toMd80.data[2] = me->input.velocity;
 800b70e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800b710:	f8c0 31ac 	str.w	r3, [r0, #428]	; 0x1ac
   *(float *)&me->local.command.toMd80.data[6] = me->input.position;
 800b714:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800b716:	f8c0 31b0 	str.w	r3, [r0, #432]	; 0x1b0
   *(float *)&me->local.command.toMd80.data[10] = me->input.torque;
 800b71a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800b71c:	f8c0 31b4 	str.w	r3, [r0, #436]	; 0x1b4
   *(float *)&me->local.command.toMd80.data[18] = (true == me->config.isTorqueMaxAdjust) ? me->config.velocityMax : 0;
 800b720:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800b724:	b13b      	cbz	r3, 800b736 <md80_PackMotionTargetsFrame+0x3a>
 800b726:	6882      	ldr	r2, [r0, #8]
 800b728:	f8c0 21bc 	str.w	r2, [r0, #444]	; 0x1bc
   *(float *)&me->local.command.toMd80.data[14] = (true == me->config.isTorqueMaxAdjust) ? me->config.torqueMax : 0;
 800b72c:	b12b      	cbz	r3, 800b73a <md80_PackMotionTargetsFrame+0x3e>
 800b72e:	6843      	ldr	r3, [r0, #4]
 800b730:	f8c0 31b8 	str.w	r3, [r0, #440]	; 0x1b8
}
 800b734:	4770      	bx	lr
   *(float *)&me->local.command.toMd80.data[18] = (true == me->config.isTorqueMaxAdjust) ? me->config.velocityMax : 0;
 800b736:	2200      	movs	r2, #0
 800b738:	e7f6      	b.n	800b728 <md80_PackMotionTargetsFrame+0x2c>
   *(float *)&me->local.command.toMd80.data[14] = (true == me->config.isTorqueMaxAdjust) ? me->config.torqueMax : 0;
 800b73a:	2300      	movs	r3, #0
 800b73c:	e7f8      	b.n	800b730 <md80_PackMotionTargetsFrame+0x34>

0800b73e <md80_UpdateCommandFrame>:
{
 800b73e:	b510      	push	{r4, lr}
 800b740:	4604      	mov	r4, r0
   switch (me->local.mode)
 800b742:	f890 31ed 	ldrb.w	r3, [r0, #493]	; 0x1ed
 800b746:	2b04      	cmp	r3, #4
 800b748:	d80d      	bhi.n	800b766 <md80_UpdateCommandFrame+0x28>
 800b74a:	e8df f003 	tbb	[pc, r3]
 800b74e:	1903      	.short	0x1903
 800b750:	0c2e      	.short	0x0c2e
 800b752:	0d          	.byte	0x0d
 800b753:	00          	.byte	0x00
		  me->local.command.toMd80.length = 2u;
 800b754:	2302      	movs	r3, #2
 800b756:	f880 31a9 	strb.w	r3, [r0, #425]	; 0x1a9
		  me->local.command.toMd80.data[0] = MD80_FRAME_GET_INFO;
 800b75a:	2305      	movs	r3, #5
 800b75c:	f880 31aa 	strb.w	r3, [r0, #426]	; 0x1aa
		  me->local.command.toMd80.data[1] = 0x00;
 800b760:	2300      	movs	r3, #0
 800b762:	f880 31ab 	strb.w	r3, [r0, #427]	; 0x1ab
}
 800b766:	bd10      	pop	{r4, pc}
		  if (true == me->config.isRegularsAdjust)
 800b768:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800b76c:	b12b      	cbz	r3, 800b77a <md80_UpdateCommandFrame+0x3c>
			 md80_PackImpedanceFrame(me);
 800b76e:	f7ff ff71 	bl	800b654 <md80_PackImpedanceFrame>
			 me->config.isRegularsAdjust = false;
 800b772:	2300      	movs	r3, #0
 800b774:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800b778:	e7f5      	b.n	800b766 <md80_UpdateCommandFrame+0x28>
			 md80_PackMotionTargetsFrame(me);
 800b77a:	f7ff ffbf 	bl	800b6fc <md80_PackMotionTargetsFrame>
 800b77e:	e7f2      	b.n	800b766 <md80_UpdateCommandFrame+0x28>
		  if (true == me->config.isRegularsAdjust)
 800b780:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800b784:	b943      	cbnz	r3, 800b798 <md80_UpdateCommandFrame+0x5a>
		  else if (true == me->config.isVelocityRegulatorAdjust)
 800b786:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 800b78a:	b15b      	cbz	r3, 800b7a4 <md80_UpdateCommandFrame+0x66>
			 md80_PackVelocityFrame(me);
 800b78c:	f7ff ff9a 	bl	800b6c4 <md80_PackVelocityFrame>
			 me->config.isVelocityRegulatorAdjust = false;
 800b790:	2300      	movs	r3, #0
 800b792:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800b796:	e7e6      	b.n	800b766 <md80_UpdateCommandFrame+0x28>
			 md80_PackPositionFrame(me);
 800b798:	f7ff ff78 	bl	800b68c <md80_PackPositionFrame>
			 me->config.isRegularsAdjust = false;
 800b79c:	2300      	movs	r3, #0
 800b79e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800b7a2:	e7e0      	b.n	800b766 <md80_UpdateCommandFrame+0x28>
			 md80_PackMotionTargetsFrame(me);
 800b7a4:	f7ff ffaa 	bl	800b6fc <md80_PackMotionTargetsFrame>
 800b7a8:	e7dd      	b.n	800b766 <md80_UpdateCommandFrame+0x28>
		  if (true == me->config.isVelocityRegulatorAdjust)
 800b7aa:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 800b7ae:	b12b      	cbz	r3, 800b7bc <md80_UpdateCommandFrame+0x7e>
			 md80_PackVelocityFrame(me);
 800b7b0:	f7ff ff88 	bl	800b6c4 <md80_PackVelocityFrame>
			 me->config.isVelocityRegulatorAdjust = false;
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800b7ba:	e7d4      	b.n	800b766 <md80_UpdateCommandFrame+0x28>
			 md80_PackMotionTargetsFrame(me);
 800b7bc:	f7ff ff9e 	bl	800b6fc <md80_PackMotionTargetsFrame>
}
 800b7c0:	e7d1      	b.n	800b766 <md80_UpdateCommandFrame+0x28>
	...

0800b7c4 <md80_Transmit>:
{
 800b7c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7c6:	4604      	mov	r4, r0
   uint32_t timeoutTemp = pdMS_TO_TICKS(timeout);
 800b7c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b7cc:	fb03 f601 	mul.w	r6, r3, r1
 800b7d0:	4b19      	ldr	r3, [pc, #100]	; (800b838 <md80_Transmit+0x74>)
 800b7d2:	fba3 3606 	umull	r3, r6, r3, r6
 800b7d6:	09b6      	lsrs	r6, r6, #6
 800b7d8:	4635      	mov	r5, r6
 800b7da:	e000      	b.n	800b7de <md80_Transmit+0x1a>
   } while (timeoutTemp--);
 800b7dc:	461d      	mov	r5, r3
      ret = canM_Send(me->config.canId, me->local.command.toMd80.data, me->local.command.toMd80.length);
 800b7de:	f894 21a9 	ldrb.w	r2, [r4, #425]	; 0x1a9
 800b7e2:	f504 71d5 	add.w	r1, r4, #426	; 0x1aa
 800b7e6:	7820      	ldrb	r0, [r4, #0]
 800b7e8:	f004 fc72 	bl	80100d0 <canM_Send>
      if (ret)
 800b7ec:	4607      	mov	r7, r0
 800b7ee:	b928      	cbnz	r0, 800b7fc <md80_Transmit+0x38>
      vTaskDelay(1);
 800b7f0:	2001      	movs	r0, #1
 800b7f2:	f7fd feaf 	bl	8009554 <vTaskDelay>
   } while (timeoutTemp--);
 800b7f6:	1e6b      	subs	r3, r5, #1
 800b7f8:	2d00      	cmp	r5, #0
 800b7fa:	d1ef      	bne.n	800b7dc <md80_Transmit+0x18>
   if (true == ret)
 800b7fc:	b92f      	cbnz	r7, 800b80a <md80_Transmit+0x46>
}
 800b7fe:	4638      	mov	r0, r7
 800b800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
         vTaskDelay(1);
 800b802:	2001      	movs	r0, #1
 800b804:	f7fd fea6 	bl	8009554 <vTaskDelay>
      while (timeoutTemp--)
 800b808:	462e      	mov	r6, r5
 800b80a:	1e75      	subs	r5, r6, #1
 800b80c:	2e00      	cmp	r6, #0
 800b80e:	d0f6      	beq.n	800b7fe <md80_Transmit+0x3a>
         if (true == canM_Read(&me->local.response.canId, me->local.response.fromMd80.data, (uint8_t *)&me->local.response.fromMd80.length))
 800b810:	f204 12cb 	addw	r2, r4, #459	; 0x1cb
 800b814:	f504 71e6 	add.w	r1, r4, #460	; 0x1cc
 800b818:	f504 70e5 	add.w	r0, r4, #458	; 0x1ca
 800b81c:	f004 fca0 	bl	8010160 <canM_Read>
 800b820:	4607      	mov	r7, r0
 800b822:	2800      	cmp	r0, #0
 800b824:	d0ed      	beq.n	800b802 <md80_Transmit+0x3e>
            ret = (me->local.response.canId == me->config.canId) ? true : false;
 800b826:	f894 21ca 	ldrb.w	r2, [r4, #458]	; 0x1ca
 800b82a:	7823      	ldrb	r3, [r4, #0]
 800b82c:	429a      	cmp	r2, r3
 800b82e:	bf0c      	ite	eq
 800b830:	2701      	moveq	r7, #1
 800b832:	2700      	movne	r7, #0
            if (ret)
 800b834:	d1e5      	bne.n	800b802 <md80_Transmit+0x3e>
 800b836:	e7e2      	b.n	800b7fe <md80_Transmit+0x3a>
 800b838:	10624dd3 	.word	0x10624dd3

0800b83c <md80_Init>:
}
 800b83c:	4770      	bx	lr

0800b83e <md80_UpdateRespondeData>:
   if ((me->config.canId != respFrame->canId) || (respFrame->fromMd80.data[0] != MD80_RESPONSE_DEFAULT))
 800b83e:	7802      	ldrb	r2, [r0, #0]
 800b840:	780b      	ldrb	r3, [r1, #0]
 800b842:	429a      	cmp	r2, r3
 800b844:	d11b      	bne.n	800b87e <md80_UpdateRespondeData+0x40>
 800b846:	788b      	ldrb	r3, [r1, #2]
 800b848:	2ba0      	cmp	r3, #160	; 0xa0
 800b84a:	d118      	bne.n	800b87e <md80_UpdateRespondeData+0x40>
   me->output.errorVector = *(uint16_t *)&respFrame->fromMd80.data[1];
 800b84c:	f8b1 3003 	ldrh.w	r3, [r1, #3]
 800b850:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
   me->output.temperature = respFrame->fromMd80.data[3];
 800b854:	794b      	ldrb	r3, [r1, #5]
 800b856:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
   me->output.position = *(float *)&respFrame->fromMd80.data[4];
 800b85a:	1d8b      	adds	r3, r1, #6
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	6543      	str	r3, [r0, #84]	; 0x54
   me->output.velocity = *(float *)&respFrame->fromMd80.data[8];
 800b860:	f101 030a 	add.w	r3, r1, #10
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	6583      	str	r3, [r0, #88]	; 0x58
   me->output.torque = *(float *)&respFrame->fromMd80.data[12];
 800b868:	f101 030e 	add.w	r3, r1, #14
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	65c3      	str	r3, [r0, #92]	; 0x5c
   me->output.encoderPosition = *(float *)&respFrame->fromMd80.data[16];
 800b870:	f101 0312 	add.w	r3, r1, #18
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	6603      	str	r3, [r0, #96]	; 0x60
   me->output.encoderVelocity = *(float *)&respFrame->fromMd80.data[20];
 800b878:	3116      	adds	r1, #22
 800b87a:	680b      	ldr	r3, [r1, #0]
 800b87c:	6643      	str	r3, [r0, #100]	; 0x64
}
 800b87e:	4770      	bx	lr

0800b880 <md80_ConfigBlink>:
{
 800b880:	b508      	push	{r3, lr}
   me->local.command.toMd80.data[0] = MD80_FRAME_FLASH_LED;
 800b882:	2200      	movs	r2, #0
 800b884:	f880 21aa 	strb.w	r2, [r0, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800b888:	f880 21ab 	strb.w	r2, [r0, #427]	; 0x1ab
   me->local.command.toMd80.length = 2u;
 800b88c:	2202      	movs	r2, #2
 800b88e:	f880 21a9 	strb.w	r2, [r0, #425]	; 0x1a9
   if (true == md80_Transmit(me, 500))
 800b892:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800b896:	f7ff ff95 	bl	800b7c4 <md80_Transmit>
}
 800b89a:	bd08      	pop	{r3, pc}

0800b89c <md80_setupCalibration>:
{
 800b89c:	b508      	push	{r3, lr}
   me->local.command.toMd80.data[0] = MD80_FRAME_CALIBRATION;
 800b89e:	2270      	movs	r2, #112	; 0x70
 800b8a0:	f880 21aa 	strb.w	r2, [r0, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	f880 21ab 	strb.w	r2, [r0, #427]	; 0x1ab
   me->local.command.toMd80.length = 2u;
 800b8aa:	2202      	movs	r2, #2
 800b8ac:	f880 21a9 	strb.w	r2, [r0, #425]	; 0x1a9
   if (true == md80_Transmit(me, 50))
 800b8b0:	2132      	movs	r1, #50	; 0x32
 800b8b2:	f7ff ff87 	bl	800b7c4 <md80_Transmit>
}
 800b8b6:	bd08      	pop	{r3, pc}

0800b8b8 <md80_setupCalibrationOutput>:
{
 800b8b8:	b508      	push	{r3, lr}
   me->local.command.toMd80.data[0] = MD80_FRAME_CALIBRATION_OUTPUT;
 800b8ba:	2271      	movs	r2, #113	; 0x71
 800b8bc:	f880 21aa 	strb.w	r2, [r0, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	f880 21ab 	strb.w	r2, [r0, #427]	; 0x1ab
   me->local.command.toMd80.length = 2u;
 800b8c6:	2202      	movs	r2, #2
 800b8c8:	f880 21a9 	strb.w	r2, [r0, #425]	; 0x1a9
   if (true == md80_Transmit(me, 50))
 800b8cc:	2132      	movs	r1, #50	; 0x32
 800b8ce:	f7ff ff79 	bl	800b7c4 <md80_Transmit>
}
 800b8d2:	bd08      	pop	{r3, pc}

0800b8d4 <md80_Restart>:
{
 800b8d4:	b508      	push	{r3, lr}
   me->local.command.toMd80.data[0] = MD80_FRAME_RESTART;
 800b8d6:	2213      	movs	r2, #19
 800b8d8:	f880 21aa 	strb.w	r2, [r0, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800b8dc:	2200      	movs	r2, #0
 800b8de:	f880 21ab 	strb.w	r2, [r0, #427]	; 0x1ab
   me->local.command.toMd80.length = 2u;
 800b8e2:	2202      	movs	r2, #2
 800b8e4:	f880 21a9 	strb.w	r2, [r0, #425]	; 0x1a9
   if (true == md80_Transmit(me, 50))
 800b8e8:	2132      	movs	r1, #50	; 0x32
 800b8ea:	f7ff ff6b 	bl	800b7c4 <md80_Transmit>
}
 800b8ee:	bd08      	pop	{r3, pc}

0800b8f0 <md80_ConfigMd80Can>:
{
 800b8f0:	b510      	push	{r4, lr}
   me->local.command.toMd80.data[0] = MD80_FRAME_CAN_CONFIG;
 800b8f2:	2420      	movs	r4, #32
 800b8f4:	f880 41aa 	strb.w	r4, [r0, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800b8f8:	2400      	movs	r4, #0
 800b8fa:	f880 41ab 	strb.w	r4, [r0, #427]	; 0x1ab
   *(uint16_t *)&me->local.command.toMd80.data[2] = canM_Devices[me->config.canId].local.init_info.tx_id.id;
 800b8fe:	f890 c000 	ldrb.w	ip, [r0]
 800b902:	4c0e      	ldr	r4, [pc, #56]	; (800b93c <md80_ConfigMd80Can+0x4c>)
 800b904:	f44f 7e16 	mov.w	lr, #600	; 0x258
 800b908:	fb0e 4c0c 	mla	ip, lr, ip, r4
 800b90c:	f8dc 4040 	ldr.w	r4, [ip, #64]	; 0x40
 800b910:	f8a0 41ac 	strh.w	r4, [r0, #428]	; 0x1ac
   *(uint32_t *)&me->local.command.toMd80.data[4] = newBaudrateMbps * 1000000;
 800b914:	4c0a      	ldr	r4, [pc, #40]	; (800b940 <md80_ConfigMd80Can+0x50>)
 800b916:	fb04 f101 	mul.w	r1, r4, r1
 800b91a:	f8c0 11ae 	str.w	r1, [r0, #430]	; 0x1ae
   *(uint16_t *)&me->local.command.toMd80.data[8] = newTimeout;
 800b91e:	f8a0 21b2 	strh.w	r2, [r0, #434]	; 0x1b2
   *(uint16_t *)&me->local.command.toMd80.data[10] = (uint16_t)(true == canTermination) ? 1U : 0U;
 800b922:	b14b      	cbz	r3, 800b938 <md80_ConfigMd80Can+0x48>
 800b924:	2301      	movs	r3, #1
 800b926:	f8a0 31b4 	strh.w	r3, [r0, #436]	; 0x1b4
   me->local.command.toMd80.length = 12u;
 800b92a:	230c      	movs	r3, #12
 800b92c:	f880 31a9 	strb.w	r3, [r0, #425]	; 0x1a9
   if (true == md80_Transmit(me, 100))
 800b930:	2164      	movs	r1, #100	; 0x64
 800b932:	f7ff ff47 	bl	800b7c4 <md80_Transmit>
}
 800b936:	bd10      	pop	{r4, pc}
   *(uint16_t *)&me->local.command.toMd80.data[10] = (uint16_t)(true == canTermination) ? 1U : 0U;
 800b938:	2300      	movs	r3, #0
 800b93a:	e7f4      	b.n	800b926 <md80_ConfigMd80Can+0x36>
 800b93c:	2000016c 	.word	0x2000016c
 800b940:	000f4240 	.word	0x000f4240

0800b944 <md80_ConfigMd80Save>:
{
 800b944:	b508      	push	{r3, lr}
   me->local.command.toMd80.length = 2u;
 800b946:	2202      	movs	r2, #2
 800b948:	f880 21a9 	strb.w	r2, [r0, #425]	; 0x1a9
   me->local.command.toMd80.data[0] = MD80_FRAME_CAN_SAVE;
 800b94c:	2221      	movs	r2, #33	; 0x21
 800b94e:	f880 21aa 	strb.w	r2, [r0, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800b952:	2200      	movs	r2, #0
 800b954:	f880 21ab 	strb.w	r2, [r0, #427]	; 0x1ab
   if (true == md80_Transmit(me, 100))
 800b958:	2164      	movs	r1, #100	; 0x64
 800b95a:	f7ff ff33 	bl	800b7c4 <md80_Transmit>
}
 800b95e:	bd08      	pop	{r3, pc}

0800b960 <md80_SendMotionCommand>:
{
 800b960:	b510      	push	{r4, lr}
 800b962:	4604      	mov	r4, r0
   me->local.command.toMd80.length = 16U;
 800b964:	2310      	movs	r3, #16
 800b966:	f880 31a9 	strb.w	r3, [r0, #425]	; 0x1a9
   me->local.command.toMd80.data[0] = MD80_FRAME_SET_MOTION_TARGETS;
 800b96a:	2314      	movs	r3, #20
 800b96c:	f880 31aa 	strb.w	r3, [r0, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800b970:	2300      	movs	r3, #0
 800b972:	f880 31ab 	strb.w	r3, [r0, #427]	; 0x1ab
   *(float *)&me->local.command.toMd80.data[2] = vel;
 800b976:	edc0 0a6b 	vstr	s1, [r0, #428]	; 0x1ac
   *(float *)&me->local.command.toMd80.data[6] = pos;
 800b97a:	ed80 0a6c 	vstr	s0, [r0, #432]	; 0x1b0
   *(float *)&me->local.command.toMd80.data[10] = torque;
 800b97e:	ed80 1a6d 	vstr	s2, [r0, #436]	; 0x1b4
   if (true == md80_Transmit(me, 100))
 800b982:	2164      	movs	r1, #100	; 0x64
 800b984:	f7ff ff1e 	bl	800b7c4 <md80_Transmit>
 800b988:	b900      	cbnz	r0, 800b98c <md80_SendMotionCommand+0x2c>
}
 800b98a:	bd10      	pop	{r4, pc}
      md80_UpdateRespondeData(me, (tMd80_ResponseFrame *)&me->local.response);
 800b98c:	f504 71e5 	add.w	r1, r4, #458	; 0x1ca
 800b990:	4620      	mov	r0, r4
 800b992:	f7ff ff54 	bl	800b83e <md80_UpdateRespondeData>
}
 800b996:	e7f8      	b.n	800b98a <md80_SendMotionCommand+0x2a>

0800b998 <md80_SetCurrentLimit>:
{
 800b998:	b510      	push	{r4, lr}
 800b99a:	ed2d 8b02 	vpush	{d8}
 800b99e:	4604      	mov	r4, r0
   if (MD80_DRIVER_MAXCURRENT < currentLimit)
 800b9a0:	eddf 7a14 	vldr	s15, [pc, #80]	; 800b9f4 <md80_SetCurrentLimit+0x5c>
 800b9a4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800b9a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9ac:	dc0b      	bgt.n	800b9c6 <md80_SetCurrentLimit+0x2e>
 800b9ae:	eeb0 8a40 	vmov.f32	s16, s0
   else if (MD80_DRIVER_MINCURRENT > currentLimit)
 800b9b2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800b9b6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800b9ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9be:	d504      	bpl.n	800b9ca <md80_SetCurrentLimit+0x32>
      currentLimit = MD80_DRIVER_MINCURRENT;
 800b9c0:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800b9c4:	e001      	b.n	800b9ca <md80_SetCurrentLimit+0x32>
      currentLimit = MD80_DRIVER_MAXCURRENT;
 800b9c6:	ed9f 8a0b 	vldr	s16, [pc, #44]	; 800b9f4 <md80_SetCurrentLimit+0x5c>
   me->local.command.toMd80.data[0] = MD80_FRAME_BASE_CONFIG;
 800b9ca:	2304      	movs	r3, #4
 800b9cc:	f884 31aa 	strb.w	r3, [r4, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	f884 31ab 	strb.w	r3, [r4, #427]	; 0x1ab
   me->local.command.toMd80.length = 6u;
 800b9d6:	2306      	movs	r3, #6
 800b9d8:	f884 31a9 	strb.w	r3, [r4, #425]	; 0x1a9
   *(float *)&me->local.command.toMd80.data[2] = currentLimit;
 800b9dc:	ed84 8a6b 	vstr	s16, [r4, #428]	; 0x1ac
   if (true == md80_Transmit(me, 50))
 800b9e0:	2132      	movs	r1, #50	; 0x32
 800b9e2:	4620      	mov	r0, r4
 800b9e4:	f7ff feee 	bl	800b7c4 <md80_Transmit>
 800b9e8:	b108      	cbz	r0, 800b9ee <md80_SetCurrentLimit+0x56>
      me->config.currentMax = currentLimit;
 800b9ea:	ed84 8a03 	vstr	s16, [r4, #12]
}
 800b9ee:	ecbd 8b02 	vpop	{d8}
 800b9f2:	bd10      	pop	{r4, pc}
 800b9f4:	42200000 	.word	0x42200000

0800b9f8 <md80_ControlMd80Mode>:
{
 800b9f8:	b538      	push	{r3, r4, r5, lr}
 800b9fa:	4604      	mov	r4, r0
 800b9fc:	460d      	mov	r5, r1
   me->local.command.toMd80.data[0] = MD80_FRAME_CONTROL_SELECT;
 800b9fe:	2302      	movs	r3, #2
 800ba00:	f880 31aa 	strb.w	r3, [r0, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800ba04:	2300      	movs	r3, #0
 800ba06:	f880 31ab 	strb.w	r3, [r0, #427]	; 0x1ab
   me->local.command.toMd80.data[2] = (uint8_t)mode;
 800ba0a:	f880 11ac 	strb.w	r1, [r0, #428]	; 0x1ac
   me->local.command.toMd80.length = 3u;
 800ba0e:	2303      	movs	r3, #3
 800ba10:	f880 31a9 	strb.w	r3, [r0, #425]	; 0x1a9
   if (true == md80_Transmit(me, 50))
 800ba14:	2132      	movs	r1, #50	; 0x32
 800ba16:	f7ff fed5 	bl	800b7c4 <md80_Transmit>
 800ba1a:	b108      	cbz	r0, 800ba20 <md80_ControlMd80Mode+0x28>
      me->local.mode = mode;
 800ba1c:	f884 51ed 	strb.w	r5, [r4, #493]	; 0x1ed
}
 800ba20:	bd38      	pop	{r3, r4, r5, pc}

0800ba22 <md80_ControlMd80Enable>:
{
 800ba22:	b538      	push	{r3, r4, r5, lr}
 800ba24:	4604      	mov	r4, r0
 800ba26:	460d      	mov	r5, r1
   me->local.command.toMd80.data[0] = MD80_FRAME_MOTOR_ENABLE;
 800ba28:	2301      	movs	r3, #1
 800ba2a:	f880 31aa 	strb.w	r3, [r0, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800ba2e:	2300      	movs	r3, #0
 800ba30:	f880 31ab 	strb.w	r3, [r0, #427]	; 0x1ab
   me->local.command.toMd80.data[2] = (uint8_t)enable;
 800ba34:	f880 11ac 	strb.w	r1, [r0, #428]	; 0x1ac
   me->local.command.toMd80.length = 3u;
 800ba38:	2303      	movs	r3, #3
 800ba3a:	f880 31a9 	strb.w	r3, [r0, #425]	; 0x1a9
   if (true == md80_Transmit(me, 50))
 800ba3e:	2132      	movs	r1, #50	; 0x32
 800ba40:	f7ff fec0 	bl	800b7c4 <md80_Transmit>
 800ba44:	b108      	cbz	r0, 800ba4a <md80_ControlMd80Enable+0x28>
      me->local.isEnabled = (enable == true) ? true : false;
 800ba46:	f884 51ec 	strb.w	r5, [r4, #492]	; 0x1ec
}
 800ba4a:	bd38      	pop	{r3, r4, r5, pc}

0800ba4c <md80_MainFunction>:
   if ((true == me->config.isMd80Detected) && (true == me->local.isEnabled))
 800ba4c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800ba50:	b19b      	cbz	r3, 800ba7a <md80_MainFunction+0x2e>
{
 800ba52:	b510      	push	{r4, lr}
 800ba54:	4604      	mov	r4, r0
   if ((true == me->config.isMd80Detected) && (true == me->local.isEnabled))
 800ba56:	f890 31ec 	ldrb.w	r3, [r0, #492]	; 0x1ec
 800ba5a:	b903      	cbnz	r3, 800ba5e <md80_MainFunction+0x12>
}
 800ba5c:	bd10      	pop	{r4, pc}
      md80_UpdateCommandFrame(me);
 800ba5e:	f7ff fe6e 	bl	800b73e <md80_UpdateCommandFrame>
      if (true == md80_Transmit(me, 100))
 800ba62:	2164      	movs	r1, #100	; 0x64
 800ba64:	4620      	mov	r0, r4
 800ba66:	f7ff fead 	bl	800b7c4 <md80_Transmit>
 800ba6a:	2800      	cmp	r0, #0
 800ba6c:	d0f6      	beq.n	800ba5c <md80_MainFunction+0x10>
         md80_UpdateRespondeData(me, (tMd80_ResponseFrame *)&me->local.response);
 800ba6e:	f504 71e5 	add.w	r1, r4, #458	; 0x1ca
 800ba72:	4620      	mov	r0, r4
 800ba74:	f7ff fee3 	bl	800b83e <md80_UpdateRespondeData>
}
 800ba78:	e7f0      	b.n	800ba5c <md80_MainFunction+0x10>
 800ba7a:	4770      	bx	lr

0800ba7c <md80_SetPositionControllerParams>:
   me->config.isRegularsAdjust = true;
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
   me->config.positionController.kp = kp;
 800ba82:	ed80 0a08 	vstr	s0, [r0, #32]
   me->config.positionController.ki = ki;
 800ba86:	edc0 0a09 	vstr	s1, [r0, #36]	; 0x24
   me->config.positionController.kd = kd;
 800ba8a:	ed80 1a0a 	vstr	s2, [r0, #40]	; 0x28
   me->config.positionController.i_windup = iWindup;
 800ba8e:	edc0 1a0b 	vstr	s3, [r0, #44]	; 0x2c
}
 800ba92:	4770      	bx	lr

0800ba94 <md80_SetVelocityControllerParams>:
   me->config.velocityController.kp = kp;
 800ba94:	ed80 0a04 	vstr	s0, [r0, #16]
   me->config.velocityController.ki = ki;
 800ba98:	edc0 0a05 	vstr	s1, [r0, #20]
   me->config.velocityController.kd = kd;
 800ba9c:	ed80 1a06 	vstr	s2, [r0, #24]
   me->config.velocityController.i_windup = iWindup;
 800baa0:	edc0 1a07 	vstr	s3, [r0, #28]
   me->config.isVelocityRegulatorAdjust = true;
 800baa4:	2301      	movs	r3, #1
 800baa6:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
}
 800baaa:	4770      	bx	lr

0800baac <md80_SetImpedanceControllerParams>:
   me->config.impedanceController.kp = kp;
 800baac:	ed80 0a0c 	vstr	s0, [r0, #48]	; 0x30
   me->config.impedanceController.kd = kd;
 800bab0:	edc0 0a0d 	vstr	s1, [r0, #52]	; 0x34
   me->config.isRegularsAdjust = true;
 800bab4:	2301      	movs	r3, #1
 800bab6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
}
 800baba:	4770      	bx	lr

0800babc <md80_SetMaxTorque>:
{
 800babc:	ee07 1a90 	vmov	s15, r1
   me->config.torqueMax = maxTorque;
 800bac0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bac4:	edc0 7a01 	vstr	s15, [r0, #4]
   me->config.isTorqueMaxAdjust = true;
 800bac8:	2301      	movs	r3, #1
 800baca:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 800bace:	4770      	bx	lr

0800bad0 <md80_SetMaxVelocity>:
   me->config.velocityMax = maxVelocity;
 800bad0:	ed80 0a02 	vstr	s0, [r0, #8]
   me->config.isVelocityAdjust = true;
 800bad4:	2301      	movs	r3, #1
 800bad6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 800bada:	4770      	bx	lr

0800badc <md80_SetTargetPosition>:
   me->input.position = pos;
 800badc:	ed80 0a12 	vstr	s0, [r0, #72]	; 0x48
}
 800bae0:	4770      	bx	lr
	...

0800bae4 <md80_SetEncoderZero>:
{
 800bae4:	b538      	push	{r3, r4, r5, lr}
 800bae6:	ed2d 8b02 	vpush	{d8}
 800baea:	4604      	mov	r4, r0
   me->local.command.toMd80.data[0] = MD80_FRAME_ZERO_ENCODER;
 800baec:	2303      	movs	r3, #3
 800baee:	f880 31aa 	strb.w	r3, [r0, #426]	; 0x1aa
   me->local.command.toMd80.data[1] = 0x00;
 800baf2:	2300      	movs	r3, #0
 800baf4:	f880 31ab 	strb.w	r3, [r0, #427]	; 0x1ab
   me->local.command.toMd80.length = 2u;
 800baf8:	2302      	movs	r3, #2
 800bafa:	f880 31a9 	strb.w	r3, [r0, #425]	; 0x1a9
   if (true == md80_Transmit(me, 50))
 800bafe:	2132      	movs	r1, #50	; 0x32
 800bb00:	f7ff fe60 	bl	800b7c4 <md80_Transmit>
 800bb04:	4605      	mov	r5, r0
 800bb06:	b918      	cbnz	r0, 800bb10 <md80_SetEncoderZero+0x2c>
}
 800bb08:	4628      	mov	r0, r5
 800bb0a:	ecbd 8b02 	vpop	{d8}
 800bb0e:	bd38      	pop	{r3, r4, r5, pc}
      md80_SendMotionCommand(me, 0.0f, 0.0f, 0.0f);
 800bb10:	ed9f 8a08 	vldr	s16, [pc, #32]	; 800bb34 <md80_SetEncoderZero+0x50>
 800bb14:	eeb0 1a48 	vmov.f32	s2, s16
 800bb18:	eef0 0a48 	vmov.f32	s1, s16
 800bb1c:	eeb0 0a48 	vmov.f32	s0, s16
 800bb20:	4620      	mov	r0, r4
 800bb22:	f7ff ff1d 	bl	800b960 <md80_SendMotionCommand>
      md80_SetTargetPosition(me, 0.0f);
 800bb26:	eeb0 0a48 	vmov.f32	s0, s16
 800bb2a:	4620      	mov	r0, r4
 800bb2c:	f7ff ffd6 	bl	800badc <md80_SetTargetPosition>
      ret = true;
 800bb30:	e7ea      	b.n	800bb08 <md80_SetEncoderZero+0x24>
 800bb32:	bf00      	nop
 800bb34:	00000000 	.word	0x00000000

0800bb38 <md80_IsEnabled>:
}
 800bb38:	f890 01ec 	ldrb.w	r0, [r0, #492]	; 0x1ec
 800bb3c:	4770      	bx	lr
	...

0800bb40 <ESC_download_pre_objecthandler>:
uint32_t ESC_download_pre_objecthandler (uint16_t index,
      uint8_t subindex,
      void * data,
      size_t size,
      uint16_t flags)
{
 800bb40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bb44:	b083      	sub	sp, #12
 800bb46:	4604      	mov	r4, r0
 800bb48:	460d      	mov	r5, r1
 800bb4a:	4616      	mov	r6, r2
 800bb4c:	461f      	mov	r7, r3
 800bb4e:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
   if (IS_RXPDO (index) ||
 800bb52:	f5a0 51b0 	sub.w	r1, r0, #5632	; 0x1600
 800bb56:	b289      	uxth	r1, r1
 800bb58:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800bb5c:	d30d      	bcc.n	800bb7a <ESC_download_pre_objecthandler+0x3a>
       IS_TXPDO (index) ||
 800bb5e:	f5a0 53d0 	sub.w	r3, r0, #6656	; 0x1a00
 800bb62:	b29b      	uxth	r3, r3
   if (IS_RXPDO (index) ||
 800bb64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bb68:	d307      	bcc.n	800bb7a <ESC_download_pre_objecthandler+0x3a>
       IS_TXPDO (index) ||
 800bb6a:	f641 4312 	movw	r3, #7186	; 0x1c12
 800bb6e:	4298      	cmp	r0, r3
 800bb70:	d003      	beq.n	800bb7a <ESC_download_pre_objecthandler+0x3a>
       index == RX_PDO_OBJIDX ||
 800bb72:	f641 4313 	movw	r3, #7187	; 0x1c13
 800bb76:	4298      	cmp	r0, r3
 800bb78:	d102      	bne.n	800bb80 <ESC_download_pre_objecthandler+0x40>
       index == TX_PDO_OBJIDX)
   {
      uint8_t minSub = ((flags & COMPLETE_ACCESS_FLAG) == 0) ? 0 : 1;
      if (subindex > minSub && COE_maxSub (index) != 0)
 800bb7a:	ebb5 3fd8 	cmp.w	r5, r8, lsr #15
 800bb7e:	d80f      	bhi.n	800bba0 <ESC_download_pre_objecthandler+0x60>
      {
         return ABORT_SUBINDEX0_NOT_ZERO;
      }
   }

   if (ESCvar.pre_object_download_hook)
 800bb80:	4b0c      	ldr	r3, [pc, #48]	; (800bbb4 <ESC_download_pre_objecthandler+0x74>)
 800bb82:	f8d3 903c 	ldr.w	r9, [r3, #60]	; 0x3c
 800bb86:	f1b9 0f00 	cmp.w	r9, #0
 800bb8a:	d010      	beq.n	800bbae <ESC_download_pre_objecthandler+0x6e>
   {
      return (ESCvar.pre_object_download_hook) (index,
 800bb8c:	f8cd 8000 	str.w	r8, [sp]
 800bb90:	463b      	mov	r3, r7
 800bb92:	4632      	mov	r2, r6
 800bb94:	4629      	mov	r1, r5
 800bb96:	4620      	mov	r0, r4
 800bb98:	47c8      	blx	r9
            size,
            flags);
   }

   return 0;
}
 800bb9a:	b003      	add	sp, #12
 800bb9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (subindex > minSub && COE_maxSub (index) != 0)
 800bba0:	4620      	mov	r0, r4
 800bba2:	f002 fdad 	bl	800e700 <COE_maxSub>
 800bba6:	2800      	cmp	r0, #0
 800bba8:	d0ea      	beq.n	800bb80 <ESC_download_pre_objecthandler+0x40>
         return ABORT_SUBINDEX0_NOT_ZERO;
 800bbaa:	4803      	ldr	r0, [pc, #12]	; (800bbb8 <ESC_download_pre_objecthandler+0x78>)
 800bbac:	e7f5      	b.n	800bb9a <ESC_download_pre_objecthandler+0x5a>
   return 0;
 800bbae:	2000      	movs	r0, #0
 800bbb0:	e7f3      	b.n	800bb9a <ESC_download_pre_objecthandler+0x5a>
 800bbb2:	bf00      	nop
 800bbb4:	2000814c 	.word	0x2000814c
 800bbb8:	06010003 	.word	0x06010003

0800bbbc <ESC_download_post_objecthandler>:
 * @param[in] index      = index of SDO download request to handle
 * @param[in] sub-index  = sub-index of SDO download request to handle
 * @return SDO abort code, or 0 on success
 */
uint32_t ESC_download_post_objecthandler (uint16_t index, uint8_t subindex, uint16_t flags)
{
 800bbbc:	b508      	push	{r3, lr}
   if (ESCvar.post_object_download_hook != NULL)
 800bbbe:	4b03      	ldr	r3, [pc, #12]	; (800bbcc <ESC_download_post_objecthandler+0x10>)
 800bbc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbc2:	b10b      	cbz	r3, 800bbc8 <ESC_download_post_objecthandler+0xc>
   {
      return (ESCvar.post_object_download_hook)(index, subindex, flags);
 800bbc4:	4798      	blx	r3
   }

   return 0;
}
 800bbc6:	bd08      	pop	{r3, pc}
   return 0;
 800bbc8:	2000      	movs	r0, #0
 800bbca:	e7fc      	b.n	800bbc6 <ESC_download_post_objecthandler+0xa>
 800bbcc:	2000814c 	.word	0x2000814c

0800bbd0 <ESC_upload_pre_objecthandler>:
uint32_t ESC_upload_pre_objecthandler (uint16_t index,
      uint8_t subindex,
      void * data,
      size_t *size,
      uint16_t flags)
{
 800bbd0:	b530      	push	{r4, r5, lr}
 800bbd2:	b083      	sub	sp, #12
   if (ESCvar.pre_object_upload_hook != NULL)
 800bbd4:	4c05      	ldr	r4, [pc, #20]	; (800bbec <ESC_upload_pre_objecthandler+0x1c>)
 800bbd6:	6c64      	ldr	r4, [r4, #68]	; 0x44
 800bbd8:	b12c      	cbz	r4, 800bbe6 <ESC_upload_pre_objecthandler+0x16>
   {
      return (ESCvar.pre_object_upload_hook) (index,
 800bbda:	f8bd 5018 	ldrh.w	r5, [sp, #24]
 800bbde:	9500      	str	r5, [sp, #0]
 800bbe0:	47a0      	blx	r4
            size,
            flags);
   }

   return 0;
}
 800bbe2:	b003      	add	sp, #12
 800bbe4:	bd30      	pop	{r4, r5, pc}
   return 0;
 800bbe6:	2000      	movs	r0, #0
 800bbe8:	e7fb      	b.n	800bbe2 <ESC_upload_pre_objecthandler+0x12>
 800bbea:	bf00      	nop
 800bbec:	2000814c 	.word	0x2000814c

0800bbf0 <ESC_upload_post_objecthandler>:
 * @param[in] index      = index of SDO upload request to handle
 * @param[in] sub-index  = sub-index of SDO upload request to handle
 * @return SDO abort code, or 0 on success
 */
uint32_t ESC_upload_post_objecthandler (uint16_t index, uint8_t subindex, uint16_t flags)
{
 800bbf0:	b508      	push	{r3, lr}
   if (ESCvar.post_object_upload_hook != NULL)
 800bbf2:	4b03      	ldr	r3, [pc, #12]	; (800bc00 <ESC_upload_post_objecthandler+0x10>)
 800bbf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bbf6:	b10b      	cbz	r3, 800bbfc <ESC_upload_post_objecthandler+0xc>
   {
      return (ESCvar.post_object_upload_hook)(index, subindex, flags);
 800bbf8:	4798      	blx	r3
   }

   return 0;
}
 800bbfa:	bd08      	pop	{r3, pc}
   return 0;
 800bbfc:	2000      	movs	r0, #0
 800bbfe:	e7fc      	b.n	800bbfa <ESC_upload_post_objecthandler+0xa>
 800bc00:	2000814c 	.word	0x2000814c

0800bc04 <APP_safeoutput>:

/** Hook called from the slave stack ESC_stopoutputs to act on state changes
 * forcing us to stop outputs. Here we can set them to a safe state.
 */
void APP_safeoutput (void)
{
 800bc04:	b508      	push	{r3, lr}
   DPRINT ("APP_safeoutput\n");

   if(ESCvar.safeoutput_override != NULL)
 800bc06:	4b02      	ldr	r3, [pc, #8]	; (800bc10 <APP_safeoutput+0xc>)
 800bc08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc0a:	b103      	cbz	r3, 800bc0e <APP_safeoutput+0xa>
   {
      (ESCvar.safeoutput_override)();
 800bc0c:	4798      	blx	r3
   }
}
 800bc0e:	bd08      	pop	{r3, pc}
 800bc10:	2000814c 	.word	0x2000814c

0800bc14 <TXPDO_update>:

/** Write local process data to Sync Manager 3, Master Inputs.
 */
void TXPDO_update (void)
{
 800bc14:	b538      	push	{r3, r4, r5, lr}
	//TODO TOUCH HERE
   if(ESCvar.txpdo_override != NULL)
 800bc16:	4b0a      	ldr	r3, [pc, #40]	; (800bc40 <TXPDO_update+0x2c>)
 800bc18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc1a:	b10b      	cbz	r3, 800bc20 <TXPDO_update+0xc>
   {
      (ESCvar.txpdo_override)();
 800bc1c:	4798      	blx	r3
      {
         COE_pdoPack (txpdo, ESCvar.sm3mappings, SMmap3);
      }
      ESC_write (ESC_SM3_sma, txpdo, ESCvar.ESC_SM3_sml);
   }
}
 800bc1e:	bd38      	pop	{r3, r4, r5, pc}
         COE_pdoPack (txpdo, ESCvar.sm3mappings, SMmap3);
 800bc20:	4d07      	ldr	r5, [pc, #28]	; (800bc40 <TXPDO_update+0x2c>)
 800bc22:	4c08      	ldr	r4, [pc, #32]	; (800bc44 <TXPDO_update+0x30>)
 800bc24:	4a08      	ldr	r2, [pc, #32]	; (800bc48 <TXPDO_update+0x34>)
 800bc26:	f8d5 10b0 	ldr.w	r1, [r5, #176]	; 0xb0
 800bc2a:	4620      	mov	r0, r4
 800bc2c:	f002 fcf4 	bl	800e618 <COE_pdoPack>
      ESC_write (ESC_SM3_sma, txpdo, ESCvar.ESC_SM3_sml);
 800bc30:	f8b5 207a 	ldrh.w	r2, [r5, #122]	; 0x7a
 800bc34:	4621      	mov	r1, r4
 800bc36:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 800bc3a:	f002 ff29 	bl	800ea90 <ESC_write>
}
 800bc3e:	e7ee      	b.n	800bc1e <TXPDO_update+0xa>
 800bc40:	2000814c 	.word	0x2000814c
 800bc44:	20009640 	.word	0x20009640
 800bc48:	2000907c 	.word	0x2000907c

0800bc4c <RXPDO_update>:

/** Read Sync Manager 2 to local process data, Master Outputs.
 */
void RXPDO_update (void)
{
 800bc4c:	b538      	push	{r3, r4, r5, lr}
   if(ESCvar.rxpdo_override != NULL)
 800bc4e:	4b0a      	ldr	r3, [pc, #40]	; (800bc78 <RXPDO_update+0x2c>)
 800bc50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc52:	b10b      	cbz	r3, 800bc58 <RXPDO_update+0xc>
   {
      (ESCvar.rxpdo_override)();
 800bc54:	4798      	blx	r3
      if (MAX_MAPPINGS_SM2 > 0)
      {
         COE_pdoUnpack (rxpdo, ESCvar.sm2mappings, SMmap2);
      }
   }
}
 800bc56:	bd38      	pop	{r3, r4, r5, pc}
      ESC_read (ESC_SM2_sma, rxpdo, ESCvar.ESC_SM2_sml);
 800bc58:	4d07      	ldr	r5, [pc, #28]	; (800bc78 <RXPDO_update+0x2c>)
 800bc5a:	4c08      	ldr	r4, [pc, #32]	; (800bc7c <RXPDO_update+0x30>)
 800bc5c:	f8b5 2078 	ldrh.w	r2, [r5, #120]	; 0x78
 800bc60:	4621      	mov	r1, r4
 800bc62:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 800bc66:	f002 fed7 	bl	800ea18 <ESC_read>
         COE_pdoUnpack (rxpdo, ESCvar.sm2mappings, SMmap2);
 800bc6a:	4a05      	ldr	r2, [pc, #20]	; (800bc80 <RXPDO_update+0x34>)
 800bc6c:	f8d5 10ac 	ldr.w	r1, [r5, #172]	; 0xac
 800bc70:	4620      	mov	r0, r4
 800bc72:	f002 fd0d 	bl	800e690 <COE_pdoUnpack>
}
 800bc76:	e7ee      	b.n	800bc56 <RXPDO_update+0xa>
 800bc78:	2000814c 	.word	0x2000814c
 800bc7c:	20009440 	.word	0x20009440
 800bc80:	20008e3c 	.word	0x20008e3c

0800bc84 <DIG_process>:
/* Function to update local I/O, call read ethercat outputs, call
 * write ethercat inputs. Implement watch-dog counter to count-out if we have
 * made state change affecting the App.state.
 */
void DIG_process (uint8_t flags)
{
 800bc84:	b510      	push	{r4, lr}
 800bc86:	4604      	mov	r4, r0
   /* Handle watchdog */
   if((flags & DIG_PROCESS_WD_FLAG) > 0)
 800bc88:	f010 0f04 	tst.w	r0, #4
 800bc8c:	d10d      	bne.n	800bcaa <DIG_process+0x26>
         CC_ATOMIC_SET(watchdog, ESCvar.watchdogcnt);
      }
   }

   /* Handle Outputs */
   if ((flags & DIG_PROCESS_OUTPUTS_FLAG) > 0)
 800bc8e:	f014 0f02 	tst.w	r4, #2
 800bc92:	d14e      	bne.n	800bd32 <DIG_process+0xae>
         ESC_read (ESC_SM2_sma, rxpdo, ESCvar.ESC_SM2_sml);
      }
   }

   /* Call application */
   if ((flags & DIG_PROCESS_APP_HOOK_FLAG) > 0)
 800bc94:	f014 0f08 	tst.w	r4, #8
 800bc98:	d003      	beq.n	800bca2 <DIG_process+0x1e>
   {
      /* Call application callback if set */
      if (ESCvar.application_hook != NULL)
 800bc9a:	4b43      	ldr	r3, [pc, #268]	; (800bda8 <DIG_process+0x124>)
 800bc9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc9e:	b103      	cbz	r3, 800bca2 <DIG_process+0x1e>
      {
         (ESCvar.application_hook)();
 800bca0:	4798      	blx	r3
      }
   }

   /* Handle Inputs */
   if ((flags & DIG_PROCESS_INPUTS_FLAG) > 0)
 800bca2:	f014 0f01 	tst.w	r4, #1
 800bca6:	d171      	bne.n	800bd8c <DIG_process+0x108>
         /* Update inputs */
         cb_get_inputs();
         TXPDO_update();
      }
   }
}
 800bca8:	bd10      	pop	{r4, pc}
      if (CC_ATOMIC_GET(watchdog) > 0)
 800bcaa:	f3bf 8f5b 	dmb	ish
 800bcae:	4b3f      	ldr	r3, [pc, #252]	; (800bdac <DIG_process+0x128>)
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	f3bf 8f5b 	dmb	ish
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	dd0b      	ble.n	800bcd2 <DIG_process+0x4e>
         CC_ATOMIC_SUB(watchdog, 1);
 800bcba:	4b3c      	ldr	r3, [pc, #240]	; (800bdac <DIG_process+0x128>)
 800bcbc:	f3bf 8f5b 	dmb	ish
 800bcc0:	e853 1f00 	ldrex	r1, [r3]
 800bcc4:	3901      	subs	r1, #1
 800bcc6:	e843 1200 	strex	r2, r1, [r3]
 800bcca:	2a00      	cmp	r2, #0
 800bccc:	d1f8      	bne.n	800bcc0 <DIG_process+0x3c>
 800bcce:	f3bf 8f5b 	dmb	ish
      if ((CC_ATOMIC_GET(watchdog) <= 0) &&
 800bcd2:	f3bf 8f5b 	dmb	ish
 800bcd6:	4b35      	ldr	r3, [pc, #212]	; (800bdac <DIG_process+0x128>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	f3bf 8f5b 	dmb	ish
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	dd13      	ble.n	800bd0a <DIG_process+0x86>
      else if(((CC_ATOMIC_GET(ESCvar.App.state) & APPSTATE_OUTPUT) == 0))
 800bce2:	f3bf 8f5b 	dmb	ish
 800bce6:	4b30      	ldr	r3, [pc, #192]	; (800bda8 <DIG_process+0x124>)
 800bce8:	f893 30e9 	ldrb.w	r3, [r3, #233]	; 0xe9
 800bcec:	f3bf 8f5b 	dmb	ish
 800bcf0:	f013 0f02 	tst.w	r3, #2
 800bcf4:	d1cb      	bne.n	800bc8e <DIG_process+0xa>
         CC_ATOMIC_SET(watchdog, ESCvar.watchdogcnt);
 800bcf6:	4b2c      	ldr	r3, [pc, #176]	; (800bda8 <DIG_process+0x124>)
 800bcf8:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 800bcfc:	f3bf 8f5b 	dmb	ish
 800bd00:	4b2a      	ldr	r3, [pc, #168]	; (800bdac <DIG_process+0x128>)
 800bd02:	601a      	str	r2, [r3, #0]
 800bd04:	f3bf 8f5b 	dmb	ish
 800bd08:	e7c1      	b.n	800bc8e <DIG_process+0xa>
          ((CC_ATOMIC_GET(ESCvar.App.state) & APPSTATE_OUTPUT) > 0) &&
 800bd0a:	f3bf 8f5b 	dmb	ish
 800bd0e:	4b26      	ldr	r3, [pc, #152]	; (800bda8 <DIG_process+0x124>)
 800bd10:	f893 30e9 	ldrb.w	r3, [r3, #233]	; 0xe9
 800bd14:	f3bf 8f5b 	dmb	ish
      if ((CC_ATOMIC_GET(watchdog) <= 0) &&
 800bd18:	f013 0f02 	tst.w	r3, #2
 800bd1c:	d0e1      	beq.n	800bce2 <DIG_process+0x5e>
           (ESCvar.ESC_SM2_sml > 0))
 800bd1e:	4b22      	ldr	r3, [pc, #136]	; (800bda8 <DIG_process+0x124>)
 800bd20:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
          ((CC_ATOMIC_GET(ESCvar.App.state) & APPSTATE_OUTPUT) > 0) &&
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d0dc      	beq.n	800bce2 <DIG_process+0x5e>
         ESC_ALstatusgotoerror((ESCsafeop | ESCerror), ALERR_WATCHDOG);
 800bd28:	211b      	movs	r1, #27
 800bd2a:	2014      	movs	r0, #20
 800bd2c:	f000 fdb2 	bl	800c894 <ESC_ALstatusgotoerror>
 800bd30:	e7ad      	b.n	800bc8e <DIG_process+0xa>
      if(((CC_ATOMIC_GET(ESCvar.App.state) & APPSTATE_OUTPUT) > 0) &&
 800bd32:	f3bf 8f5b 	dmb	ish
 800bd36:	4b1c      	ldr	r3, [pc, #112]	; (800bda8 <DIG_process+0x124>)
 800bd38:	f893 30e9 	ldrb.w	r3, [r3, #233]	; 0xe9
 800bd3c:	f3bf 8f5b 	dmb	ish
 800bd40:	f013 0f02 	tst.w	r3, #2
 800bd44:	d005      	beq.n	800bd52 <DIG_process+0xce>
         (ESCvar.ALevent & ESCREG_ALEVENT_SM2))
 800bd46:	4b18      	ldr	r3, [pc, #96]	; (800bda8 <DIG_process+0x124>)
 800bd48:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
      if(((CC_ATOMIC_GET(ESCvar.App.state) & APPSTATE_OUTPUT) > 0) &&
 800bd4c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800bd50:	d10e      	bne.n	800bd70 <DIG_process+0xec>
      else if (ESCvar.ALevent & ESCREG_ALEVENT_SM2)
 800bd52:	4b15      	ldr	r3, [pc, #84]	; (800bda8 <DIG_process+0x124>)
 800bd54:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800bd58:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800bd5c:	d09a      	beq.n	800bc94 <DIG_process+0x10>
         ESC_read (ESC_SM2_sma, rxpdo, ESCvar.ESC_SM2_sml);
 800bd5e:	4b12      	ldr	r3, [pc, #72]	; (800bda8 <DIG_process+0x124>)
 800bd60:	f8b3 2078 	ldrh.w	r2, [r3, #120]	; 0x78
 800bd64:	4912      	ldr	r1, [pc, #72]	; (800bdb0 <DIG_process+0x12c>)
 800bd66:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 800bd6a:	f002 fe55 	bl	800ea18 <ESC_read>
 800bd6e:	e791      	b.n	800bc94 <DIG_process+0x10>
         RXPDO_update();
 800bd70:	f7ff ff6c 	bl	800bc4c <RXPDO_update>
         CC_ATOMIC_SET(watchdog, ESCvar.watchdogcnt);
 800bd74:	4b0c      	ldr	r3, [pc, #48]	; (800bda8 <DIG_process+0x124>)
 800bd76:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 800bd7a:	f3bf 8f5b 	dmb	ish
 800bd7e:	4b0b      	ldr	r3, [pc, #44]	; (800bdac <DIG_process+0x128>)
 800bd80:	601a      	str	r2, [r3, #0]
 800bd82:	f3bf 8f5b 	dmb	ish
         cb_set_outputs();
 800bd86:	f004 fb38 	bl	80103fa <cb_set_outputs>
 800bd8a:	e783      	b.n	800bc94 <DIG_process+0x10>
      if(CC_ATOMIC_GET(ESCvar.App.state) > 0)
 800bd8c:	f3bf 8f5b 	dmb	ish
 800bd90:	4b05      	ldr	r3, [pc, #20]	; (800bda8 <DIG_process+0x124>)
 800bd92:	f893 30e9 	ldrb.w	r3, [r3, #233]	; 0xe9
 800bd96:	f3bf 8f5b 	dmb	ish
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d084      	beq.n	800bca8 <DIG_process+0x24>
         cb_get_inputs();
 800bd9e:	f004 fb2b 	bl	80103f8 <cb_get_inputs>
         TXPDO_update();
 800bda2:	f7ff ff37 	bl	800bc14 <TXPDO_update>
}
 800bda6:	e77f      	b.n	800bca8 <DIG_process+0x24>
 800bda8:	2000814c 	.word	0x2000814c
 800bdac:	20009840 	.word	0x20009840
 800bdb0:	20009440 	.word	0x20009440

0800bdb4 <ecat_slv_poll>:
 * when only SM2/DC interrupt is active.
 * Read and handle events for the EtherCAT state, status, mailbox and eeprom.
 */
//#define testSend
void ecat_slv_poll (void)
{
 800bdb4:	b510      	push	{r4, lr}

   /* Read local time from ESC*/
#ifdef testSend
	sendMessage(ETHCat,1,0);
#endif
   ESC_read (ESCREG_LOCALTIME, (void *) &ESCvar.Time, sizeof (ESCvar.Time));
 800bdb6:	4c0e      	ldr	r4, [pc, #56]	; (800bdf0 <ecat_slv_poll+0x3c>)
 800bdb8:	2204      	movs	r2, #4
 800bdba:	f104 01e0 	add.w	r1, r4, #224	; 0xe0
 800bdbe:	f44f 6011 	mov.w	r0, #2320	; 0x910
 800bdc2:	f002 fe29 	bl	800ea18 <ESC_read>
   ESCvar.Time = etohl (ESCvar.Time);
 800bdc6:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 800bdca:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
#ifdef testSend
   sendMessage(ETHCat,1,1);
#endif
   //cdc_printf("poll %u, %u %u\n", ESCvar.Time, (uint32_t)(reader>>32)  , (uint32_t)(reader&0xffffffff ));
   /* Check the state machine */
   ESC_state();
 800bdce:	f000 fe29 	bl	800ca24 <ESC_state>
#ifdef testSend
   sendMessage(ETHCat,1,2);
#endif
   /* Check the SM activation event */
   ESC_sm_act_event();
 800bdd2:	f000 fd9d 	bl	800c910 <ESC_sm_act_event>
#ifdef testSend
   sendMessage(ETHCat,1,3);
#endif
   /* Check mailboxes */
   if (ESC_mbxprocess())
 800bdd6:	f000 fb27 	bl	800c428 <ESC_mbxprocess>
 800bdda:	b920      	cbnz	r0, 800bde6 <ecat_slv_poll+0x32>
#if USE_EOE
   ESC_eoeprocess_tx();
#endif

   /* Call emulated eeprom handler if set */
   if (ESCvar.esc_hw_eep_handler != NULL)
 800bddc:	4b04      	ldr	r3, [pc, #16]	; (800bdf0 <ecat_slv_poll+0x3c>)
 800bdde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bde0:	b103      	cbz	r3, 800bde4 <ecat_slv_poll+0x30>
   {
      (ESCvar.esc_hw_eep_handler)();
 800bde2:	4798      	blx	r3
   }

}
 800bde4:	bd10      	pop	{r4, pc}
      ESC_coeprocess();
 800bde6:	f002 fb39 	bl	800e45c <ESC_coeprocess>
      ESC_xoeprocess();
 800bdea:	f000 fc03 	bl	800c5f4 <ESC_xoeprocess>
 800bdee:	e7f5      	b.n	800bddc <ecat_slv_poll+0x28>
 800bdf0:	2000814c 	.word	0x2000814c

0800bdf4 <ecat_slv>:

/*
 * Poll all events in a free-run application
 */
void ecat_slv (void)
{
 800bdf4:	b508      	push	{r3, lr}
   ecat_slv_poll();
 800bdf6:	f7ff ffdd 	bl	800bdb4 <ecat_slv_poll>
   DIG_process(DIG_PROCESS_WD_FLAG | DIG_PROCESS_OUTPUTS_FLAG |
 800bdfa:	200f      	movs	r0, #15
 800bdfc:	f7ff ff42 	bl	800bc84 <DIG_process>
         DIG_PROCESS_APP_HOOK_FLAG | DIG_PROCESS_INPUTS_FLAG);
}
 800be00:	bd08      	pop	{r3, pc}
	...

0800be04 <ecat_slv_init>:

/*
 * Initialize the slave stack.
 */
void ecat_slv_init (esc_cfg_t * config)
{
 800be04:	b510      	push	{r4, lr}
 800be06:	4604      	mov	r4, r0
   DPRINT ("Slave stack init started\n\n");

   /* Init watchdog */
   watchdog = config->watchdog_cnt;
 800be08:	6882      	ldr	r2, [r0, #8]
 800be0a:	4b11      	ldr	r3, [pc, #68]	; (800be50 <ecat_slv_init+0x4c>)
 800be0c:	601a      	str	r2, [r3, #0]

   /* Call stack configuration */
   ESC_config (config);
 800be0e:	f000 ffdd 	bl	800cdcc <ESC_config>
   /* Call HW init */
   ESC_init (config);
 800be12:	4620      	mov	r0, r4
 800be14:	f002 fe78 	bl	800eb08 <ESC_init>

   /*  wait until ESC is started up */
   while ((ESCvar.DLstatus & 0x0001) == 0)
 800be18:	e005      	b.n	800be26 <ecat_slv_init+0x22>
   {
      ESC_read (ESCREG_DLSTATUS, (void *) &ESCvar.DLstatus,
 800be1a:	2202      	movs	r2, #2
 800be1c:	490d      	ldr	r1, [pc, #52]	; (800be54 <ecat_slv_init+0x50>)
 800be1e:	f44f 7088 	mov.w	r0, #272	; 0x110
 800be22:	f002 fdf9 	bl	800ea18 <ESC_read>
   while ((ESCvar.DLstatus & 0x0001) == 0)
 800be26:	4b0c      	ldr	r3, [pc, #48]	; (800be58 <ecat_slv_init+0x54>)
 800be28:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 800be2c:	f013 0f01 	tst.w	r3, #1
 800be30:	d0f3      	beq.n	800be1a <ecat_slv_init+0x16>
   /* Init EoE */
   EOE_init ();
#endif

   /* reset ESC to init state */
   ESC_ALstatus (ESCinit);
 800be32:	2001      	movs	r0, #1
 800be34:	f000 f86e 	bl	800bf14 <ESC_ALstatus>
   ESC_ALerror (ALERR_NONE);
 800be38:	2000      	movs	r0, #0
 800be3a:	f000 f837 	bl	800beac <ESC_ALerror>
   ESC_stopmbx ();
 800be3e:	f000 f9cd 	bl	800c1dc <ESC_stopmbx>
   ESC_stopinput ();
 800be42:	f000 fcd7 	bl	800c7f4 <ESC_stopinput>
   ESC_stopoutput ();
 800be46:	f000 fd0f 	bl	800c868 <ESC_stopoutput>
   /* Init Object Dictionary default values */
   COE_initDefaultValues ();
 800be4a:	f002 fbaf 	bl	800e5ac <COE_initDefaultValues>
}
 800be4e:	bd10      	pop	{r4, pc}
 800be50:	20009840 	.word	0x20009840
 800be54:	200081d2 	.word	0x200081d2
 800be58:	2000814c 	.word	0x2000814c

0800be5c <ESC_check_id_request>:
   }
}

static bool ESC_check_id_request (uint16_t ALcontrol, uint8_t * an)
{
   if ((ALcontrol & ESCREG_AL_ID_REQUEST) != 0)
 800be5c:	f010 0f20 	tst.w	r0, #32
 800be60:	d01f      	beq.n	800bea2 <ESC_check_id_request+0x46>
   {
      uint8_t state = ALcontrol & ESCREG_AL_ERRACKMASK;
 800be62:	b2c3      	uxtb	r3, r0
 800be64:	f000 000f 	and.w	r0, r0, #15

      if ((state != ESCboot) &&
 800be68:	2803      	cmp	r0, #3
 800be6a:	d01c      	beq.n	800bea6 <ESC_check_id_request+0x4a>
 800be6c:	f013 0f0c 	tst.w	r3, #12
 800be70:	d006      	beq.n	800be80 <ESC_check_id_request+0x24>
          ((state < ESCsafeop) || (*an == ESCsafeop) || (*an == ESCop)))
 800be72:	780b      	ldrb	r3, [r1, #0]
 800be74:	2b04      	cmp	r3, #4
 800be76:	d003      	beq.n	800be80 <ESC_check_id_request+0x24>
 800be78:	2b08      	cmp	r3, #8
 800be7a:	d001      	beq.n	800be80 <ESC_check_id_request+0x24>

         return (ALstatuscode == ALERR_NONE);
      }
   }

   return false;
 800be7c:	2000      	movs	r0, #0
}
 800be7e:	4770      	bx	lr
{
 800be80:	b500      	push	{lr}
 800be82:	b083      	sub	sp, #12
         ESC_read (ESCREG_ALERROR,
 800be84:	2202      	movs	r2, #2
 800be86:	f10d 0106 	add.w	r1, sp, #6
 800be8a:	f44f 709a 	mov.w	r0, #308	; 0x134
 800be8e:	f002 fdc3 	bl	800ea18 <ESC_read>
         return (ALstatuscode == ALERR_NONE);
 800be92:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 800be96:	fab0 f080 	clz	r0, r0
 800be9a:	0940      	lsrs	r0, r0, #5
}
 800be9c:	b003      	add	sp, #12
 800be9e:	f85d fb04 	ldr.w	pc, [sp], #4
   return false;
 800bea2:	2000      	movs	r0, #0
 800bea4:	4770      	bx	lr
 800bea6:	2000      	movs	r0, #0
 800bea8:	4770      	bx	lr
	...

0800beac <ESC_ALerror>:
{
 800beac:	b500      	push	{lr}
 800beae:	b083      	sub	sp, #12
   ESCvar.ALerror = errornumber;
 800beb0:	4b07      	ldr	r3, [pc, #28]	; (800bed0 <ESC_ALerror+0x24>)
 800beb2:	f8a3 0084 	strh.w	r0, [r3, #132]	; 0x84
   dummy = htoes (errornumber);
 800beb6:	f8ad 0006 	strh.w	r0, [sp, #6]
   ESC_write (ESCREG_ALERROR, &dummy, sizeof (dummy));
 800beba:	2202      	movs	r2, #2
 800bebc:	f10d 0106 	add.w	r1, sp, #6
 800bec0:	f44f 709a 	mov.w	r0, #308	; 0x134
 800bec4:	f002 fde4 	bl	800ea90 <ESC_write>
}
 800bec8:	b003      	add	sp, #12
 800beca:	f85d fb04 	ldr.w	pc, [sp], #4
 800bece:	bf00      	nop
 800bed0:	2000814c 	.word	0x2000814c

0800bed4 <ESC_load_device_id>:

static uint8_t ESC_load_device_id (void)
{
 800bed4:	b500      	push	{lr}
 800bed6:	b083      	sub	sp, #12
   uint16_t device_id;

   if (ESCvar.get_device_id != NULL)
 800bed8:	4b0d      	ldr	r3, [pc, #52]	; (800bf10 <ESC_load_device_id+0x3c>)
 800beda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bedc:	b16b      	cbz	r3, 800befa <ESC_load_device_id+0x26>
   {
      if (ESCvar.get_device_id (&device_id) != 0)
 800bede:	f10d 0006 	add.w	r0, sp, #6
 800bee2:	4798      	blx	r3
 800bee4:	b110      	cbz	r0, 800beec <ESC_load_device_id+0x18>
      {
         device_id = 0;
 800bee6:	2300      	movs	r3, #0
 800bee8:	f8ad 3006 	strh.w	r3, [sp, #6]
      ESC_read (ESCREG_CONF_STATION_ALIAS,
                (void *)&device_id,
                sizeof (device_id));
   }

   if (device_id != 0)
 800beec:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 800bef0:	b950      	cbnz	r0, 800bf08 <ESC_load_device_id+0x34>
      ESC_ALerror (device_id);

      return ESCREG_AL_ID_REQUEST;
   }

   return 0;
 800bef2:	2000      	movs	r0, #0
}
 800bef4:	b003      	add	sp, #12
 800bef6:	f85d fb04 	ldr.w	pc, [sp], #4
      ESC_read (ESCREG_CONF_STATION_ALIAS,
 800befa:	2202      	movs	r2, #2
 800befc:	f10d 0106 	add.w	r1, sp, #6
 800bf00:	2012      	movs	r0, #18
 800bf02:	f002 fd89 	bl	800ea18 <ESC_read>
 800bf06:	e7f1      	b.n	800beec <ESC_load_device_id+0x18>
      ESC_ALerror (device_id);
 800bf08:	f7ff ffd0 	bl	800beac <ESC_ALerror>
      return ESCREG_AL_ID_REQUEST;
 800bf0c:	2020      	movs	r0, #32
 800bf0e:	e7f1      	b.n	800bef4 <ESC_load_device_id+0x20>
 800bf10:	2000814c 	.word	0x2000814c

0800bf14 <ESC_ALstatus>:
{
 800bf14:	b500      	push	{lr}
 800bf16:	b083      	sub	sp, #12
   ESCvar.ALstatus = status;
 800bf18:	4b07      	ldr	r3, [pc, #28]	; (800bf38 <ESC_ALstatus+0x24>)
 800bf1a:	f8a3 0080 	strh.w	r0, [r3, #128]	; 0x80
   dummy = htoes ((uint16_t) status);
 800bf1e:	f8ad 0006 	strh.w	r0, [sp, #6]
   ESC_write (ESCREG_ALSTATUS, &dummy, sizeof (dummy));
 800bf22:	2202      	movs	r2, #2
 800bf24:	f10d 0106 	add.w	r1, sp, #6
 800bf28:	f44f 7098 	mov.w	r0, #304	; 0x130
 800bf2c:	f002 fdb0 	bl	800ea90 <ESC_write>
}
 800bf30:	b003      	add	sp, #12
 800bf32:	f85d fb04 	ldr.w	pc, [sp], #4
 800bf36:	bf00      	nop
 800bf38:	2000814c 	.word	0x2000814c

0800bf3c <ESC_ALeventmaskwrite>:
{
 800bf3c:	b500      	push	{lr}
 800bf3e:	b083      	sub	sp, #12
   aleventmask = htoel(mask);
 800bf40:	9001      	str	r0, [sp, #4]
   ESC_write (ESCREG_ALEVENTMASK, &aleventmask, sizeof(aleventmask));
 800bf42:	2204      	movs	r2, #4
 800bf44:	eb0d 0102 	add.w	r1, sp, r2
 800bf48:	f44f 7001 	mov.w	r0, #516	; 0x204
 800bf4c:	f002 fda0 	bl	800ea90 <ESC_write>
}
 800bf50:	b003      	add	sp, #12
 800bf52:	f85d fb04 	ldr.w	pc, [sp], #4

0800bf56 <ESC_SMack>:
{
 800bf56:	b500      	push	{lr}
 800bf58:	b083      	sub	sp, #12
   ESC_read ((uint16_t)(ESCREG_SM0ACTIVATE + (n << 3)), &dummy, 1);
 800bf5a:	00c0      	lsls	r0, r0, #3
 800bf5c:	2201      	movs	r2, #1
 800bf5e:	f10d 0107 	add.w	r1, sp, #7
 800bf62:	f600 0006 	addw	r0, r0, #2054	; 0x806
 800bf66:	f002 fd57 	bl	800ea18 <ESC_read>
}
 800bf6a:	b003      	add	sp, #12
 800bf6c:	f85d fb04 	ldr.w	pc, [sp], #4

0800bf70 <ESC_SMstatus>:
{
 800bf70:	b508      	push	{r3, lr}
   sm = (_ESCsm2 *)&ESCvar.SM[n];
 800bf72:	f100 0317 	add.w	r3, r0, #23
 800bf76:	4905      	ldr	r1, [pc, #20]	; (800bf8c <ESC_SMstatus+0x1c>)
 800bf78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
   ESC_read ((uint16_t)(ESCREG_SM0STATUS + (n << 3)), &(sm->Status), 1);
 800bf7c:	00c0      	lsls	r0, r0, #3
 800bf7e:	2201      	movs	r2, #1
 800bf80:	3109      	adds	r1, #9
 800bf82:	f600 0005 	addw	r0, r0, #2053	; 0x805
 800bf86:	f002 fd47 	bl	800ea18 <ESC_read>
}
 800bf8a:	bd08      	pop	{r3, pc}
 800bf8c:	2000814c 	.word	0x2000814c

0800bf90 <ESC_SMwritepdi>:
{
 800bf90:	b508      	push	{r3, lr}
   sm = (_ESCsm2 *)&ESCvar.SM[n];
 800bf92:	f100 0317 	add.w	r3, r0, #23
 800bf96:	4905      	ldr	r1, [pc, #20]	; (800bfac <ESC_SMwritepdi+0x1c>)
 800bf98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
   ESC_write ((uint16_t)(ESCREG_SM0PDI + (n << 3)), &(sm->ActPDI), 1);
 800bf9c:	00c0      	lsls	r0, r0, #3
 800bf9e:	2201      	movs	r2, #1
 800bfa0:	310b      	adds	r1, #11
 800bfa2:	f600 0007 	addw	r0, r0, #2055	; 0x807
 800bfa6:	f002 fd73 	bl	800ea90 <ESC_write>
}
 800bfaa:	bd08      	pop	{r3, pc}
 800bfac:	2000814c 	.word	0x2000814c

0800bfb0 <ESC_SMenable>:
{
 800bfb0:	b508      	push	{r3, lr}
   sm = (_ESCsm2 *)&ESCvar.SM[n];
 800bfb2:	f100 0217 	add.w	r2, r0, #23
 800bfb6:	4b05      	ldr	r3, [pc, #20]	; (800bfcc <ESC_SMenable+0x1c>)
 800bfb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   sm->ActPDI &= (uint8_t)~ESCREG_SMENABLE_BIT;
 800bfbc:	7ada      	ldrb	r2, [r3, #11]
 800bfbe:	f022 0201 	bic.w	r2, r2, #1
 800bfc2:	72da      	strb	r2, [r3, #11]
   ESC_SMwritepdi (n);
 800bfc4:	f7ff ffe4 	bl	800bf90 <ESC_SMwritepdi>
}
 800bfc8:	bd08      	pop	{r3, pc}
 800bfca:	bf00      	nop
 800bfcc:	2000814c 	.word	0x2000814c

0800bfd0 <ESC_SMdisable>:
{
 800bfd0:	b508      	push	{r3, lr}
   sm = (_ESCsm2 *)&ESCvar.SM[n];
 800bfd2:	f100 0217 	add.w	r2, r0, #23
 800bfd6:	4b05      	ldr	r3, [pc, #20]	; (800bfec <ESC_SMdisable+0x1c>)
 800bfd8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   sm->ActPDI |= ESCREG_SMENABLE_BIT;
 800bfdc:	7ada      	ldrb	r2, [r3, #11]
 800bfde:	f042 0201 	orr.w	r2, r2, #1
 800bfe2:	72da      	strb	r2, [r3, #11]
   ESC_SMwritepdi (n);
 800bfe4:	f7ff ffd4 	bl	800bf90 <ESC_SMwritepdi>
}
 800bfe8:	bd08      	pop	{r3, pc}
 800bfea:	bf00      	nop
 800bfec:	2000814c 	.word	0x2000814c

0800bff0 <ESC_address>:
{
 800bff0:	b508      	push	{r3, lr}
   ESC_read (ESCREG_ADDRESS, (void *) &ESCvar.address, sizeof (ESCvar.address));
 800bff2:	2202      	movs	r2, #2
 800bff4:	4902      	ldr	r1, [pc, #8]	; (800c000 <ESC_address+0x10>)
 800bff6:	2010      	movs	r0, #16
 800bff8:	f002 fd0e 	bl	800ea18 <ESC_read>
}
 800bffc:	bd08      	pop	{r3, pc}
 800bffe:	bf00      	nop
 800c000:	200081d4 	.word	0x200081d4

0800c004 <ESC_SYNCactivation>:
{
 800c004:	b500      	push	{lr}
 800c006:	b083      	sub	sp, #12
   ESC_read (ESCREG_SYNC_ACT, &activation, sizeof(activation));
 800c008:	2201      	movs	r2, #1
 800c00a:	f10d 0107 	add.w	r1, sp, #7
 800c00e:	f640 1081 	movw	r0, #2433	; 0x981
 800c012:	f002 fd01 	bl	800ea18 <ESC_read>
}
 800c016:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800c01a:	b003      	add	sp, #12
 800c01c:	f85d fb04 	ldr.w	pc, [sp], #4

0800c020 <ESC_checkDC>:
{
 800c020:	b508      	push	{r3, lr}
   uint8_t sync_act = ESC_SYNCactivation();
 800c022:	f7ff ffef 	bl	800c004 <ESC_SYNCactivation>
   if((sync_act & (ESCREG_SYNC_ACT_ACTIVATED | ESCREG_SYNC_AUTO_ACTIVATED)) > 0)
 800c026:	f010 0f09 	tst.w	r0, #9
 800c02a:	d004      	beq.n	800c036 <ESC_checkDC+0x16>
      if(ESCvar.esc_check_dc_handler != NULL)
 800c02c:	4b06      	ldr	r3, [pc, #24]	; (800c048 <ESC_checkDC+0x28>)
 800c02e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c030:	b143      	cbz	r3, 800c044 <ESC_checkDC+0x24>
         ret = (ESCvar.esc_check_dc_handler)();
 800c032:	4798      	blx	r3
 800c034:	e005      	b.n	800c042 <ESC_checkDC+0x22>
      ESCvar.dcsync = 0;
 800c036:	4b04      	ldr	r3, [pc, #16]	; (800c048 <ESC_checkDC+0x28>)
 800c038:	2000      	movs	r0, #0
 800c03a:	f883 007c 	strb.w	r0, [r3, #124]	; 0x7c
      ESCvar.synccounter = 0;
 800c03e:	f883 00e8 	strb.w	r0, [r3, #232]	; 0xe8
}
 800c042:	bd08      	pop	{r3, pc}
      ret = ALERR_DCINVALIDSYNCCFG;
 800c044:	2030      	movs	r0, #48	; 0x30
 800c046:	e7fc      	b.n	800c042 <ESC_checkDC+0x22>
 800c048:	2000814c 	.word	0x2000814c

0800c04c <ESC_checkmbx>:
{
 800c04c:	b538      	push	{r3, r4, r5, lr}
 800c04e:	4605      	mov	r5, r0
   ESC_read (ESCREG_SM0, (void *) &ESCvar.SM[0], sizeof (ESCvar.SM[0]));
 800c050:	4c2b      	ldr	r4, [pc, #172]	; (800c100 <ESC_checkmbx+0xb4>)
 800c052:	2208      	movs	r2, #8
 800c054:	4621      	mov	r1, r4
 800c056:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c05a:	f002 fcdd 	bl	800ea18 <ESC_read>
   ESC_read (ESCREG_SM1, (void *) &ESCvar.SM[1], sizeof (ESCvar.SM[1]));
 800c05e:	2208      	movs	r2, #8
 800c060:	18a1      	adds	r1, r4, r2
 800c062:	f640 0008 	movw	r0, #2056	; 0x808
 800c066:	f002 fcd7 	bl	800ea18 <ESC_read>
   if ((etohs (SM->PSA) != ESC_MBX0_sma) || (etohs (SM->Length) != ESC_MBX0_sml)
 800c06a:	f834 19bc 	ldrh.w	r1, [r4], #-188
 800c06e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800c070:	881a      	ldrh	r2, [r3, #0]
 800c072:	4291      	cmp	r1, r2
 800c074:	d12c      	bne.n	800c0d0 <ESC_checkmbx+0x84>
 800c076:	4a23      	ldr	r2, [pc, #140]	; (800c104 <ESC_checkmbx+0xb8>)
 800c078:	f8b2 10be 	ldrh.w	r1, [r2, #190]	; 0xbe
 800c07c:	885a      	ldrh	r2, [r3, #2]
 800c07e:	4291      	cmp	r1, r2
 800c080:	d126      	bne.n	800c0d0 <ESC_checkmbx+0x84>
       || (SM->Command != ESC_MBX0_smc) || (ESCvar.SM[0].ECsm == 0))
 800c082:	4a20      	ldr	r2, [pc, #128]	; (800c104 <ESC_checkmbx+0xb8>)
 800c084:	f892 20c0 	ldrb.w	r2, [r2, #192]	; 0xc0
 800c088:	799b      	ldrb	r3, [r3, #6]
 800c08a:	429a      	cmp	r2, r3
 800c08c:	d120      	bne.n	800c0d0 <ESC_checkmbx+0x84>
 800c08e:	4b1d      	ldr	r3, [pc, #116]	; (800c104 <ESC_checkmbx+0xb8>)
 800c090:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 800c094:	f013 0f01 	tst.w	r3, #1
 800c098:	d01a      	beq.n	800c0d0 <ESC_checkmbx+0x84>
   if ((etohs (SM->PSA) != ESC_MBX1_sma) || (etohs (SM->Length) != ESC_MBX1_sml)
 800c09a:	4b1a      	ldr	r3, [pc, #104]	; (800c104 <ESC_checkmbx+0xb8>)
 800c09c:	f8b3 10c4 	ldrh.w	r1, [r3, #196]	; 0xc4
 800c0a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c0a2:	881a      	ldrh	r2, [r3, #0]
 800c0a4:	4291      	cmp	r1, r2
 800c0a6:	d11f      	bne.n	800c0e8 <ESC_checkmbx+0x9c>
 800c0a8:	4a16      	ldr	r2, [pc, #88]	; (800c104 <ESC_checkmbx+0xb8>)
 800c0aa:	f8b2 10c6 	ldrh.w	r1, [r2, #198]	; 0xc6
 800c0ae:	885a      	ldrh	r2, [r3, #2]
 800c0b0:	4291      	cmp	r1, r2
 800c0b2:	d119      	bne.n	800c0e8 <ESC_checkmbx+0x9c>
       || (SM->Command != ESC_MBX1_smc) || (ESCvar.SM[1].ECsm == 0))
 800c0b4:	4a13      	ldr	r2, [pc, #76]	; (800c104 <ESC_checkmbx+0xb8>)
 800c0b6:	f892 20c8 	ldrb.w	r2, [r2, #200]	; 0xc8
 800c0ba:	799b      	ldrb	r3, [r3, #6]
 800c0bc:	429a      	cmp	r2, r3
 800c0be:	d113      	bne.n	800c0e8 <ESC_checkmbx+0x9c>
 800c0c0:	4b10      	ldr	r3, [pc, #64]	; (800c104 <ESC_checkmbx+0xb8>)
 800c0c2:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 800c0c6:	f013 0f01 	tst.w	r3, #1
 800c0ca:	d00d      	beq.n	800c0e8 <ESC_checkmbx+0x9c>
   return state;
 800c0cc:	4628      	mov	r0, r5
 800c0ce:	e00a      	b.n	800c0e6 <ESC_checkmbx+0x9a>
      ESCvar.SMtestresult = SMRESULT_ERRSM0;
 800c0d0:	2401      	movs	r4, #1
 800c0d2:	4b0c      	ldr	r3, [pc, #48]	; (800c104 <ESC_checkmbx+0xb8>)
 800c0d4:	f883 40b4 	strb.w	r4, [r3, #180]	; 0xb4
      ESC_SMdisable (0);
 800c0d8:	2000      	movs	r0, #0
 800c0da:	f7ff ff79 	bl	800bfd0 <ESC_SMdisable>
      ESC_SMdisable (1);
 800c0de:	4620      	mov	r0, r4
 800c0e0:	f7ff ff76 	bl	800bfd0 <ESC_SMdisable>
      return (uint8_t) (ESCinit | ESCerror);      //fail state change
 800c0e4:	2011      	movs	r0, #17
}
 800c0e6:	bd38      	pop	{r3, r4, r5, pc}
      ESCvar.SMtestresult = SMRESULT_ERRSM1;
 800c0e8:	4b06      	ldr	r3, [pc, #24]	; (800c104 <ESC_checkmbx+0xb8>)
 800c0ea:	2202      	movs	r2, #2
 800c0ec:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
      ESC_SMdisable (0);
 800c0f0:	2000      	movs	r0, #0
 800c0f2:	f7ff ff6d 	bl	800bfd0 <ESC_SMdisable>
      ESC_SMdisable (1);
 800c0f6:	2001      	movs	r0, #1
 800c0f8:	f7ff ff6a 	bl	800bfd0 <ESC_SMdisable>
      return ESCinit | ESCerror;        //fail state change
 800c0fc:	2011      	movs	r0, #17
 800c0fe:	e7f2      	b.n	800c0e6 <ESC_checkmbx+0x9a>
 800c100:	20008208 	.word	0x20008208
 800c104:	2000814c 	.word	0x2000814c

0800c108 <ESC_startmbx>:
{
 800c108:	b510      	push	{r4, lr}
 800c10a:	4604      	mov	r4, r0
   ESCvar.activembxsize = MBXSIZE;
 800c10c:	4b17      	ldr	r3, [pc, #92]	; (800c16c <ESC_startmbx+0x64>)
 800c10e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c112:	66da      	str	r2, [r3, #108]	; 0x6c
   ESCvar.activemb0 = &ESCvar.mb[0];
 800c114:	1d1a      	adds	r2, r3, #4
 800c116:	671a      	str	r2, [r3, #112]	; 0x70
   ESCvar.activemb1 = &ESCvar.mb[1];
 800c118:	f103 020c 	add.w	r2, r3, #12
 800c11c:	675a      	str	r2, [r3, #116]	; 0x74
   ESC_SMenable (0);
 800c11e:	2000      	movs	r0, #0
 800c120:	f7ff ff46 	bl	800bfb0 <ESC_SMenable>
   ESC_SMenable (1);
 800c124:	2001      	movs	r0, #1
 800c126:	f7ff ff43 	bl	800bfb0 <ESC_SMenable>
   ESC_SMstatus (0);
 800c12a:	2000      	movs	r0, #0
 800c12c:	f7ff ff20 	bl	800bf70 <ESC_SMstatus>
   ESC_SMstatus (1);
 800c130:	2001      	movs	r0, #1
 800c132:	f7ff ff1d 	bl	800bf70 <ESC_SMstatus>
   if ((state = ESC_checkmbx (state)) & ESCerror)
 800c136:	4620      	mov	r0, r4
 800c138:	f7ff ff88 	bl	800c04c <ESC_checkmbx>
 800c13c:	4604      	mov	r4, r0
 800c13e:	f010 0f10 	tst.w	r0, #16
 800c142:	d10b      	bne.n	800c15c <ESC_startmbx+0x54>
      ESCvar.toggle = ESCvar.SM[1].ECrep;       //sync repeat request toggle state
 800c144:	4b09      	ldr	r3, [pc, #36]	; (800c16c <ESC_startmbx+0x64>)
 800c146:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800c14a:	f3c2 0240 	ubfx	r2, r2, #1, #1
 800c14e:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
      ESCvar.MBXrun = 1;
 800c152:	2201      	movs	r2, #1
 800c154:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
}
 800c158:	4620      	mov	r0, r4
 800c15a:	bd10      	pop	{r4, pc}
      ESC_ALerror (ALERR_INVALIDMBXCONFIG);
 800c15c:	2016      	movs	r0, #22
 800c15e:	f7ff fea5 	bl	800beac <ESC_ALerror>
      ESCvar.MBXrun = 0;
 800c162:	4b02      	ldr	r3, [pc, #8]	; (800c16c <ESC_startmbx+0x64>)
 800c164:	2200      	movs	r2, #0
 800c166:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 800c16a:	e7f5      	b.n	800c158 <ESC_startmbx+0x50>
 800c16c:	2000814c 	.word	0x2000814c

0800c170 <ESC_startmbxboot>:
{
 800c170:	b510      	push	{r4, lr}
 800c172:	4604      	mov	r4, r0
   ESCvar.activembxsize = MBXSIZEBOOT;
 800c174:	4b18      	ldr	r3, [pc, #96]	; (800c1d8 <ESC_startmbxboot+0x68>)
 800c176:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c17a:	66da      	str	r2, [r3, #108]	; 0x6c
   ESCvar.activemb0 = &ESCvar.mbboot[0];
 800c17c:	f103 0214 	add.w	r2, r3, #20
 800c180:	671a      	str	r2, [r3, #112]	; 0x70
   ESCvar.activemb1 = &ESCvar.mbboot[1];
 800c182:	f103 021c 	add.w	r2, r3, #28
 800c186:	675a      	str	r2, [r3, #116]	; 0x74
   ESC_SMenable (0);
 800c188:	2000      	movs	r0, #0
 800c18a:	f7ff ff11 	bl	800bfb0 <ESC_SMenable>
   ESC_SMenable (1);
 800c18e:	2001      	movs	r0, #1
 800c190:	f7ff ff0e 	bl	800bfb0 <ESC_SMenable>
   ESC_SMstatus (0);
 800c194:	2000      	movs	r0, #0
 800c196:	f7ff feeb 	bl	800bf70 <ESC_SMstatus>
   ESC_SMstatus (1);
 800c19a:	2001      	movs	r0, #1
 800c19c:	f7ff fee8 	bl	800bf70 <ESC_SMstatus>
   if ((state = ESC_checkmbx (state)) & ESCerror)
 800c1a0:	4620      	mov	r0, r4
 800c1a2:	f7ff ff53 	bl	800c04c <ESC_checkmbx>
 800c1a6:	4604      	mov	r4, r0
 800c1a8:	f010 0f10 	tst.w	r0, #16
 800c1ac:	d10b      	bne.n	800c1c6 <ESC_startmbxboot+0x56>
      ESCvar.toggle = ESCvar.SM[1].ECrep;       //sync repeat request toggle state
 800c1ae:	4b0a      	ldr	r3, [pc, #40]	; (800c1d8 <ESC_startmbxboot+0x68>)
 800c1b0:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800c1b4:	f3c2 0240 	ubfx	r2, r2, #1, #1
 800c1b8:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
      ESCvar.MBXrun = 1;
 800c1bc:	2201      	movs	r2, #1
 800c1be:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
}
 800c1c2:	4620      	mov	r0, r4
 800c1c4:	bd10      	pop	{r4, pc}
      ESC_ALerror (ALERR_INVALIDBOOTMBXCONFIG);
 800c1c6:	2015      	movs	r0, #21
 800c1c8:	f7ff fe70 	bl	800beac <ESC_ALerror>
      ESCvar.MBXrun = 0;
 800c1cc:	4b02      	ldr	r3, [pc, #8]	; (800c1d8 <ESC_startmbxboot+0x68>)
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 800c1d4:	e7f5      	b.n	800c1c2 <ESC_startmbxboot+0x52>
 800c1d6:	bf00      	nop
 800c1d8:	2000814c 	.word	0x2000814c

0800c1dc <ESC_stopmbx>:
{
 800c1dc:	b510      	push	{r4, lr}
   ESCvar.MBXrun = 0;
 800c1de:	2400      	movs	r4, #0
 800c1e0:	4b17      	ldr	r3, [pc, #92]	; (800c240 <ESC_stopmbx+0x64>)
 800c1e2:	f883 4068 	strb.w	r4, [r3, #104]	; 0x68
   ESC_SMdisable (0);
 800c1e6:	4620      	mov	r0, r4
 800c1e8:	f7ff fef2 	bl	800bfd0 <ESC_SMdisable>
   ESC_SMdisable (1);
 800c1ec:	2001      	movs	r0, #1
 800c1ee:	f7ff feef 	bl	800bfd0 <ESC_SMdisable>
   for (n = 0; n < ESC_MBXBUFFERS; n++)
 800c1f2:	4620      	mov	r0, r4
 800c1f4:	e004      	b.n	800c200 <ESC_stopmbx+0x24>
      MBXcontrol[n].state = MBXstate_idle;
 800c1f6:	4b13      	ldr	r3, [pc, #76]	; (800c244 <ESC_stopmbx+0x68>)
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	541a      	strb	r2, [r3, r0]
   for (n = 0; n < ESC_MBXBUFFERS; n++)
 800c1fc:	3001      	adds	r0, #1
 800c1fe:	b2c0      	uxtb	r0, r0
 800c200:	2802      	cmp	r0, #2
 800c202:	d9f8      	bls.n	800c1f6 <ESC_stopmbx+0x1a>
   ESCvar.mbxoutpost = 0;
 800c204:	4b0e      	ldr	r3, [pc, #56]	; (800c240 <ESC_stopmbx+0x64>)
 800c206:	2200      	movs	r2, #0
 800c208:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
   ESCvar.mbxbackup = 0;
 800c20c:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
   ESCvar.xoe = 0;
 800c210:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
   ESCvar.mbxfree = 1;
 800c214:	2101      	movs	r1, #1
 800c216:	f883 1090 	strb.w	r1, [r3, #144]	; 0x90
   ESCvar.toggle = 0;
 800c21a:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
   ESCvar.mbxincnt = 0;
 800c21e:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
   ESCvar.segmented = 0;
 800c222:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
   ESCvar.frags = 0;
 800c226:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
   ESCvar.fragsleft = 0;
 800c22a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
   ESCvar.txcue = 0;
 800c22e:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
   ESCvar.index = 0;
 800c232:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
   ESCvar.subindex = 0;
 800c236:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
   ESCvar.flags = 0;
 800c23a:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
}
 800c23e:	bd10      	pop	{r4, pc}
 800c240:	2000814c 	.word	0x2000814c
 800c244:	20008e38 	.word	0x20008e38

0800c248 <ESC_readmbx>:
{
 800c248:	b530      	push	{r4, r5, lr}
 800c24a:	b083      	sub	sp, #12
   ESC_read (ESC_MBX0_sma, MB, ESC_MBXHSIZE);
 800c24c:	4c17      	ldr	r4, [pc, #92]	; (800c2ac <ESC_readmbx+0x64>)
 800c24e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800c250:	4d17      	ldr	r5, [pc, #92]	; (800c2b0 <ESC_readmbx+0x68>)
 800c252:	2206      	movs	r2, #6
 800c254:	4629      	mov	r1, r5
 800c256:	8818      	ldrh	r0, [r3, #0]
 800c258:	f002 fbde 	bl	800ea18 <ESC_read>
   length = etohs (MB->header.length);
 800c25c:	882b      	ldrh	r3, [r5, #0]
 800c25e:	b298      	uxth	r0, r3
 800c260:	f8ad 3006 	strh.w	r3, [sp, #6]
   if (length > (ESC_MBX0_sml - ESC_MBXHSIZE))
 800c264:	6f22      	ldr	r2, [r4, #112]	; 0x70
 800c266:	8853      	ldrh	r3, [r2, #2]
 800c268:	1f99      	subs	r1, r3, #6
 800c26a:	4288      	cmp	r0, r1
 800c26c:	d901      	bls.n	800c272 <ESC_readmbx+0x2a>
      length = (uint16_t)(ESC_MBX0_sml - ESC_MBXHSIZE);
 800c26e:	f8ad 1006 	strh.w	r1, [sp, #6]
   ESC_read ((uint16_t)(ESC_MBX0_sma + ESC_MBXHSIZE), MB->b, length);
 800c272:	8810      	ldrh	r0, [r2, #0]
 800c274:	3006      	adds	r0, #6
 800c276:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800c27a:	490e      	ldr	r1, [pc, #56]	; (800c2b4 <ESC_readmbx+0x6c>)
 800c27c:	b280      	uxth	r0, r0
 800c27e:	f002 fbcb 	bl	800ea18 <ESC_read>
   if (length + ESC_MBXHSIZE < ESC_MBX0_sml)
 800c282:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800c286:	3306      	adds	r3, #6
 800c288:	4a08      	ldr	r2, [pc, #32]	; (800c2ac <ESC_readmbx+0x64>)
 800c28a:	6f10      	ldr	r0, [r2, #112]	; 0x70
 800c28c:	8842      	ldrh	r2, [r0, #2]
 800c28e:	4293      	cmp	r3, r2
 800c290:	d304      	bcc.n	800c29c <ESC_readmbx+0x54>
   MBXcontrol[0].state = MBXstate_inclaim;
 800c292:	4b09      	ldr	r3, [pc, #36]	; (800c2b8 <ESC_readmbx+0x70>)
 800c294:	2201      	movs	r2, #1
 800c296:	701a      	strb	r2, [r3, #0]
}
 800c298:	b003      	add	sp, #12
 800c29a:	bd30      	pop	{r4, r5, pc}
      ESC_read (ESC_MBX0_sme, &length, 1);
 800c29c:	2201      	movs	r2, #1
 800c29e:	f10d 0106 	add.w	r1, sp, #6
 800c2a2:	8880      	ldrh	r0, [r0, #4]
 800c2a4:	f002 fbb8 	bl	800ea18 <ESC_read>
 800c2a8:	e7f3      	b.n	800c292 <ESC_readmbx+0x4a>
 800c2aa:	bf00      	nop
 800c2ac:	2000814c 	.word	0x2000814c
 800c2b0:	20008838 	.word	0x20008838
 800c2b4:	2000883e 	.word	0x2000883e
 800c2b8:	20008e38 	.word	0x20008e38

0800c2bc <ESC_writembx>:
{
 800c2bc:	b510      	push	{r4, lr}
 800c2be:	b082      	sub	sp, #8
   _MBXh *MBh = (_MBXh *)&MBX[n * ESC_MBXSIZE];
 800c2c0:	4a13      	ldr	r2, [pc, #76]	; (800c310 <ESC_writembx+0x54>)
 800c2c2:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
 800c2c4:	fb03 f000 	mul.w	r0, r3, r0
 800c2c8:	4b12      	ldr	r3, [pc, #72]	; (800c314 <ESC_writembx+0x58>)
 800c2ca:	18c1      	adds	r1, r0, r3
   uint8_t dummy = 0;
 800c2cc:	2400      	movs	r4, #0
 800c2ce:	f88d 4007 	strb.w	r4, [sp, #7]
   length = etohs (MBh->length);
 800c2d2:	5a1b      	ldrh	r3, [r3, r0]
   if (length > (ESC_MBX1_sml - ESC_MBXHSIZE))
 800c2d4:	6f50      	ldr	r0, [r2, #116]	; 0x74
 800c2d6:	8842      	ldrh	r2, [r0, #2]
 800c2d8:	1f94      	subs	r4, r2, #6
 800c2da:	42a3      	cmp	r3, r4
 800c2dc:	d900      	bls.n	800c2e0 <ESC_writembx+0x24>
      length = (uint16_t)(ESC_MBX1_sml - ESC_MBXHSIZE);
 800c2de:	b2a3      	uxth	r3, r4
   ESC_write (ESC_MBX1_sma, MBh, (uint16_t)(ESC_MBXHSIZE + length));
 800c2e0:	1d9c      	adds	r4, r3, #6
 800c2e2:	b2a2      	uxth	r2, r4
 800c2e4:	8800      	ldrh	r0, [r0, #0]
 800c2e6:	f002 fbd3 	bl	800ea90 <ESC_write>
   if (length + ESC_MBXHSIZE < ESC_MBX1_sml)
 800c2ea:	4b09      	ldr	r3, [pc, #36]	; (800c310 <ESC_writembx+0x54>)
 800c2ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c2ee:	885a      	ldrh	r2, [r3, #2]
 800c2f0:	4294      	cmp	r4, r2
 800c2f2:	d305      	bcc.n	800c300 <ESC_writembx+0x44>
   ESCvar.mbxfree = 0;
 800c2f4:	4b06      	ldr	r3, [pc, #24]	; (800c310 <ESC_writembx+0x54>)
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
}
 800c2fc:	b002      	add	sp, #8
 800c2fe:	bd10      	pop	{r4, pc}
      ESC_write (ESC_MBX1_sme, &dummy, 1);
 800c300:	2201      	movs	r2, #1
 800c302:	f10d 0107 	add.w	r1, sp, #7
 800c306:	8898      	ldrh	r0, [r3, #4]
 800c308:	f002 fbc2 	bl	800ea90 <ESC_write>
 800c30c:	e7f2      	b.n	800c2f4 <ESC_writembx+0x38>
 800c30e:	bf00      	nop
 800c310:	2000814c 	.word	0x2000814c
 800c314:	20008838 	.word	0x20008838

0800c318 <ESC_ackmbxread>:
{
 800c318:	b510      	push	{r4, lr}
 800c31a:	b082      	sub	sp, #8
   uint8_t dummy = 0;
 800c31c:	2300      	movs	r3, #0
 800c31e:	f88d 3007 	strb.w	r3, [sp, #7]
   ESC_write (ESC_MBX1_sma, &dummy, 1);
 800c322:	4c06      	ldr	r4, [pc, #24]	; (800c33c <ESC_ackmbxread+0x24>)
 800c324:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800c326:	2201      	movs	r2, #1
 800c328:	f10d 0107 	add.w	r1, sp, #7
 800c32c:	8818      	ldrh	r0, [r3, #0]
 800c32e:	f002 fbaf 	bl	800ea90 <ESC_write>
   ESCvar.mbxfree = 1;
 800c332:	2301      	movs	r3, #1
 800c334:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
}
 800c338:	b002      	add	sp, #8
 800c33a:	bd10      	pop	{r4, pc}
 800c33c:	2000814c 	.word	0x2000814c

0800c340 <ESC_claimbuffer>:
   uint8_t n = ESC_MBXBUFFERS - 1;
 800c340:	2002      	movs	r0, #2
   while ((n > 0) && (MBXcontrol[n].state))
 800c342:	e001      	b.n	800c348 <ESC_claimbuffer+0x8>
      n--;
 800c344:	3801      	subs	r0, #1
 800c346:	b2c0      	uxtb	r0, r0
   while ((n > 0) && (MBXcontrol[n].state))
 800c348:	b118      	cbz	r0, 800c352 <ESC_claimbuffer+0x12>
 800c34a:	4b1a      	ldr	r3, [pc, #104]	; (800c3b4 <ESC_claimbuffer+0x74>)
 800c34c:	5c1b      	ldrb	r3, [r3, r0]
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d1f8      	bne.n	800c344 <ESC_claimbuffer+0x4>
   if (n)
 800c352:	b368      	cbz	r0, 800c3b0 <ESC_claimbuffer+0x70>
      MBXcontrol[n].state = MBXstate_outclaim;
 800c354:	4b17      	ldr	r3, [pc, #92]	; (800c3b4 <ESC_claimbuffer+0x74>)
 800c356:	2202      	movs	r2, #2
 800c358:	541a      	strb	r2, [r3, r0]
      MBh = (_MBXh *)&MBX[n * ESC_MBXSIZE];
 800c35a:	4917      	ldr	r1, [pc, #92]	; (800c3b8 <ESC_claimbuffer+0x78>)
 800c35c:	6eca      	ldr	r2, [r1, #108]	; 0x6c
 800c35e:	4b17      	ldr	r3, [pc, #92]	; (800c3bc <ESC_claimbuffer+0x7c>)
 800c360:	fb02 3300 	mla	r3, r2, r0, r3
      ESCvar.mbxcnt++;
 800c364:	f891 208a 	ldrb.w	r2, [r1, #138]	; 0x8a
 800c368:	3201      	adds	r2, #1
 800c36a:	b2d2      	uxtb	r2, r2
 800c36c:	f881 208a 	strb.w	r2, [r1, #138]	; 0x8a
      ESCvar.mbxcnt = (ESCvar.mbxcnt & 0x07);
 800c370:	f002 0207 	and.w	r2, r2, #7
 800c374:	f881 208a 	strb.w	r2, [r1, #138]	; 0x8a
      if (ESCvar.mbxcnt == 0)
 800c378:	b91a      	cbnz	r2, 800c382 <ESC_claimbuffer+0x42>
         ESCvar.mbxcnt = 1;
 800c37a:	460a      	mov	r2, r1
 800c37c:	2101      	movs	r1, #1
 800c37e:	f882 108a 	strb.w	r1, [r2, #138]	; 0x8a
      MBh->address = htoes (0x0000);      // destination is master
 800c382:	2200      	movs	r2, #0
 800c384:	709a      	strb	r2, [r3, #2]
 800c386:	70da      	strb	r2, [r3, #3]
      MBh->channel = 0;
 800c388:	7919      	ldrb	r1, [r3, #4]
 800c38a:	f362 0105 	bfi	r1, r2, #0, #6
 800c38e:	7119      	strb	r1, [r3, #4]
      MBh->priority = 0;
 800c390:	b2c9      	uxtb	r1, r1
 800c392:	f362 1187 	bfi	r1, r2, #6, #2
 800c396:	7119      	strb	r1, [r3, #4]
      MBh->mbxcnt = ESCvar.mbxcnt & 0xFU;
 800c398:	4a07      	ldr	r2, [pc, #28]	; (800c3b8 <ESC_claimbuffer+0x78>)
 800c39a:	f892 c08a 	ldrb.w	ip, [r2, #138]	; 0x8a
 800c39e:	7959      	ldrb	r1, [r3, #5]
 800c3a0:	f36c 1107 	bfi	r1, ip, #4, #4
 800c3a4:	7159      	strb	r1, [r3, #5]
      ESCvar.txcue++;
 800c3a6:	f892 308f 	ldrb.w	r3, [r2, #143]	; 0x8f
 800c3aa:	3301      	adds	r3, #1
 800c3ac:	f882 308f 	strb.w	r3, [r2, #143]	; 0x8f
}
 800c3b0:	4770      	bx	lr
 800c3b2:	bf00      	nop
 800c3b4:	20008e38 	.word	0x20008e38
 800c3b8:	2000814c 	.word	0x2000814c
 800c3bc:	20008838 	.word	0x20008838

0800c3c0 <ESC_outreqbuffer>:
   uint8_t n = ESC_MBXBUFFERS - 1;
 800c3c0:	2002      	movs	r0, #2
   while ((n > 0) && (MBXcontrol[n].state != MBXstate_outreq))
 800c3c2:	e001      	b.n	800c3c8 <ESC_outreqbuffer+0x8>
      n--;
 800c3c4:	3801      	subs	r0, #1
 800c3c6:	b2c0      	uxtb	r0, r0
   while ((n > 0) && (MBXcontrol[n].state != MBXstate_outreq))
 800c3c8:	b118      	cbz	r0, 800c3d2 <ESC_outreqbuffer+0x12>
 800c3ca:	4b02      	ldr	r3, [pc, #8]	; (800c3d4 <ESC_outreqbuffer+0x14>)
 800c3cc:	5c1b      	ldrb	r3, [r3, r0]
 800c3ce:	2b03      	cmp	r3, #3
 800c3d0:	d1f8      	bne.n	800c3c4 <ESC_outreqbuffer+0x4>
}
 800c3d2:	4770      	bx	lr
 800c3d4:	20008e38 	.word	0x20008e38

0800c3d8 <MBX_error>:
{
 800c3d8:	b510      	push	{r4, lr}
 800c3da:	4604      	mov	r4, r0
   MBXout = ESC_claimbuffer ();
 800c3dc:	f7ff ffb0 	bl	800c340 <ESC_claimbuffer>
   if (MBXout)
 800c3e0:	b1d0      	cbz	r0, 800c418 <MBX_error+0x40>
 800c3e2:	4601      	mov	r1, r0
      mbxerr = (_MBXerr *) &MBX[MBXout * ESC_MBXSIZE];
 800c3e4:	4b0d      	ldr	r3, [pc, #52]	; (800c41c <MBX_error+0x44>)
 800c3e6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800c3e8:	fb00 f202 	mul.w	r2, r0, r2
 800c3ec:	480c      	ldr	r0, [pc, #48]	; (800c420 <MBX_error+0x48>)
 800c3ee:	1813      	adds	r3, r2, r0
      mbxerr->mbxheader.length = htoes ((uint16_t) 0x04);
 800c3f0:	f04f 0c00 	mov.w	ip, #0
 800c3f4:	f04f 0e04 	mov.w	lr, #4
 800c3f8:	f800 e002 	strb.w	lr, [r0, r2]
 800c3fc:	f883 c001 	strb.w	ip, [r3, #1]
      mbxerr->mbxheader.mbxtype = MBXERR;
 800c400:	795a      	ldrb	r2, [r3, #5]
 800c402:	f36c 0203 	bfi	r2, ip, #0, #4
 800c406:	715a      	strb	r2, [r3, #5]
      mbxerr->type = htoes ((uint16_t) 0x01);
 800c408:	2201      	movs	r2, #1
 800c40a:	719a      	strb	r2, [r3, #6]
 800c40c:	f883 c007 	strb.w	ip, [r3, #7]
      mbxerr->detail = htoes (error);
 800c410:	811c      	strh	r4, [r3, #8]
      MBXcontrol[MBXout].state = MBXstate_outreq;
 800c412:	4b04      	ldr	r3, [pc, #16]	; (800c424 <MBX_error+0x4c>)
 800c414:	2203      	movs	r2, #3
 800c416:	545a      	strb	r2, [r3, r1]
}
 800c418:	bd10      	pop	{r4, pc}
 800c41a:	bf00      	nop
 800c41c:	2000814c 	.word	0x2000814c
 800c420:	20008838 	.word	0x20008838
 800c424:	20008e38 	.word	0x20008e38

0800c428 <ESC_mbxprocess>:
   if (ESCvar.MBXrun == 0)
 800c428:	4b6f      	ldr	r3, [pc, #444]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c42a:	f893 0068 	ldrb.w	r0, [r3, #104]	; 0x68
 800c42e:	2800      	cmp	r0, #0
 800c430:	f000 80d8 	beq.w	800c5e4 <ESC_mbxprocess+0x1bc>
{
 800c434:	b510      	push	{r4, lr}
   if (ESCvar.ALevent & (ESCREG_ALEVENT_SM0 | ESCREG_ALEVENT_SM1))
 800c436:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c43a:	f413 7f40 	tst.w	r3, #768	; 0x300
 800c43e:	d12f      	bne.n	800c4a0 <ESC_mbxprocess+0x78>
   if (ESCvar.mbxoutpost && (ESCvar.ALevent & ESCREG_ALEVENT_SM1))
 800c440:	4b69      	ldr	r3, [pc, #420]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c442:	f893 108c 	ldrb.w	r1, [r3, #140]	; 0x8c
 800c446:	b121      	cbz	r1, 800c452 <ESC_mbxprocess+0x2a>
 800c448:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c44c:	f413 7f00 	tst.w	r3, #512	; 0x200
 800c450:	d12d      	bne.n	800c4ae <ESC_mbxprocess+0x86>
   if (ESCvar.SM[1].ECrep != ESCvar.toggle)
 800c452:	4a65      	ldr	r2, [pc, #404]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c454:	f892 30ca 	ldrb.w	r3, [r2, #202]	; 0xca
 800c458:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800c45c:	f892 20aa 	ldrb.w	r2, [r2, #170]	; 0xaa
 800c460:	4293      	cmp	r3, r2
 800c462:	d059      	beq.n	800c518 <ESC_mbxprocess+0xf0>
      if (ESCvar.mbxoutpost || ESCvar.mbxbackup)
 800c464:	4b60      	ldr	r3, [pc, #384]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c466:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 800c46a:	b1bb      	cbz	r3, 800c49c <ESC_mbxprocess+0x74>
         if (ESCvar.mbxoutpost == 0)
 800c46c:	2900      	cmp	r1, #0
 800c46e:	d142      	bne.n	800c4f6 <ESC_mbxprocess+0xce>
            ESC_writembx (ESCvar.mbxbackup);
 800c470:	4b5d      	ldr	r3, [pc, #372]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c472:	f893 008d 	ldrb.w	r0, [r3, #141]	; 0x8d
 800c476:	f7ff ff21 	bl	800c2bc <ESC_writembx>
         ESCvar.toggle = ESCvar.SM[1].ECrep;
 800c47a:	4b5b      	ldr	r3, [pc, #364]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c47c:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800c480:	f3c2 0140 	ubfx	r1, r2, #1, #1
 800c484:	460a      	mov	r2, r1
 800c486:	f883 10aa 	strb.w	r1, [r3, #170]	; 0xaa
         ESCvar.SM[1].PDIrep = ESCvar.toggle & 0x1U;
 800c48a:	f893 10cb 	ldrb.w	r1, [r3, #203]	; 0xcb
 800c48e:	f362 0141 	bfi	r1, r2, #1, #1
 800c492:	f883 10cb 	strb.w	r1, [r3, #203]	; 0xcb
         ESC_SMwritepdi (1);
 800c496:	2001      	movs	r0, #1
 800c498:	f7ff fd7a 	bl	800bf90 <ESC_SMwritepdi>
      return 0;
 800c49c:	2000      	movs	r0, #0
}
 800c49e:	bd10      	pop	{r4, pc}
      ESC_SMstatus (0);
 800c4a0:	2000      	movs	r0, #0
 800c4a2:	f7ff fd65 	bl	800bf70 <ESC_SMstatus>
      ESC_SMstatus (1);
 800c4a6:	2001      	movs	r0, #1
 800c4a8:	f7ff fd62 	bl	800bf70 <ESC_SMstatus>
 800c4ac:	e7c8      	b.n	800c440 <ESC_mbxprocess+0x18>
      ESC_ackmbxread ();
 800c4ae:	f7ff ff33 	bl	800c318 <ESC_ackmbxread>
      if (ESCvar.mbxbackup)
 800c4b2:	4b4d      	ldr	r3, [pc, #308]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c4b4:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 800c4b8:	b113      	cbz	r3, 800c4c0 <ESC_mbxprocess+0x98>
         MBXcontrol[ESCvar.mbxbackup].state = MBXstate_idle;
 800c4ba:	4a4c      	ldr	r2, [pc, #304]	; (800c5ec <ESC_mbxprocess+0x1c4>)
 800c4bc:	2100      	movs	r1, #0
 800c4be:	54d1      	strb	r1, [r2, r3]
      if (MBXcontrol[ESCvar.mbxoutpost].state == MBXstate_again)
 800c4c0:	4b49      	ldr	r3, [pc, #292]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c4c2:	f893 008c 	ldrb.w	r0, [r3, #140]	; 0x8c
 800c4c6:	4b49      	ldr	r3, [pc, #292]	; (800c5ec <ESC_mbxprocess+0x1c4>)
 800c4c8:	5c1b      	ldrb	r3, [r3, r0]
 800c4ca:	2b06      	cmp	r3, #6
 800c4cc:	d010      	beq.n	800c4f0 <ESC_mbxprocess+0xc8>
      MBXcontrol[ESCvar.mbxoutpost].state = MBXstate_backup;
 800c4ce:	4b46      	ldr	r3, [pc, #280]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c4d0:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 800c4d4:	4945      	ldr	r1, [pc, #276]	; (800c5ec <ESC_mbxprocess+0x1c4>)
 800c4d6:	2005      	movs	r0, #5
 800c4d8:	5488      	strb	r0, [r1, r2]
      ESCvar.mbxbackup = ESCvar.mbxoutpost;
 800c4da:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
      ESCvar.mbxoutpost = 0;
 800c4de:	2200      	movs	r2, #0
 800c4e0:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      if(ESCvar.xoe > 0)
 800c4e4:	f893 008e 	ldrb.w	r0, [r3, #142]	; 0x8e
 800c4e8:	2800      	cmp	r0, #0
 800c4ea:	d0d8      	beq.n	800c49e <ESC_mbxprocess+0x76>
         return 1;
 800c4ec:	2001      	movs	r0, #1
 800c4ee:	e7d6      	b.n	800c49e <ESC_mbxprocess+0x76>
         ESC_writembx (ESCvar.mbxoutpost);
 800c4f0:	f7ff fee4 	bl	800c2bc <ESC_writembx>
 800c4f4:	e7eb      	b.n	800c4ce <ESC_mbxprocess+0xa6>
            ESC_SMdisable (1);
 800c4f6:	2001      	movs	r0, #1
 800c4f8:	f7ff fd6a 	bl	800bfd0 <ESC_SMdisable>
            MBXcontrol[ESCvar.mbxoutpost].state = MBXstate_again;
 800c4fc:	4c3a      	ldr	r4, [pc, #232]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c4fe:	f894 308c 	ldrb.w	r3, [r4, #140]	; 0x8c
 800c502:	4a3a      	ldr	r2, [pc, #232]	; (800c5ec <ESC_mbxprocess+0x1c4>)
 800c504:	2106      	movs	r1, #6
 800c506:	54d1      	strb	r1, [r2, r3]
            ESC_SMenable (1);
 800c508:	2001      	movs	r0, #1
 800c50a:	f7ff fd51 	bl	800bfb0 <ESC_SMenable>
            ESC_writembx (ESCvar.mbxbackup);
 800c50e:	f894 008d 	ldrb.w	r0, [r4, #141]	; 0x8d
 800c512:	f7ff fed3 	bl	800c2bc <ESC_writembx>
 800c516:	e7b0      	b.n	800c47a <ESC_mbxprocess+0x52>
   if (ESCvar.txcue && (ESCvar.mbxfree || !ESCvar.SM[1].MBXstat))
 800c518:	4b33      	ldr	r3, [pc, #204]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c51a:	f893 308f 	ldrb.w	r3, [r3, #143]	; 0x8f
 800c51e:	b173      	cbz	r3, 800c53e <ESC_mbxprocess+0x116>
 800c520:	4b31      	ldr	r3, [pc, #196]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c522:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800c526:	b92b      	cbnz	r3, 800c534 <ESC_mbxprocess+0x10c>
 800c528:	4b2f      	ldr	r3, [pc, #188]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c52a:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800c52e:	f013 0f08 	tst.w	r3, #8
 800c532:	d104      	bne.n	800c53e <ESC_mbxprocess+0x116>
      mbxhandle = ESC_outreqbuffer ();
 800c534:	f7ff ff44 	bl	800c3c0 <ESC_outreqbuffer>
      if (mbxhandle)
 800c538:	4604      	mov	r4, r0
 800c53a:	2800      	cmp	r0, #0
 800c53c:	d131      	bne.n	800c5a2 <ESC_mbxprocess+0x17a>
   if ((ESCvar.SM[0].MBXstat != 0) && (MBXcontrol[0].state == 0)
 800c53e:	4b2a      	ldr	r3, [pc, #168]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c540:	f893 00c1 	ldrb.w	r0, [r3, #193]	; 0xc1
 800c544:	f010 0008 	ands.w	r0, r0, #8
 800c548:	d0a9      	beq.n	800c49e <ESC_mbxprocess+0x76>
 800c54a:	4b28      	ldr	r3, [pc, #160]	; (800c5ec <ESC_mbxprocess+0x1c4>)
 800c54c:	7818      	ldrb	r0, [r3, #0]
 800c54e:	2800      	cmp	r0, #0
 800c550:	d146      	bne.n	800c5e0 <ESC_mbxprocess+0x1b8>
         && (ESCvar.mbxoutpost == 0) && (ESCvar.xoe == 0))
 800c552:	4b25      	ldr	r3, [pc, #148]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c554:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c558:	f013 1fff 	tst.w	r3, #16711935	; 0xff00ff
 800c55c:	d19f      	bne.n	800c49e <ESC_mbxprocess+0x76>
      ESC_readmbx ();
 800c55e:	f7ff fe73 	bl	800c248 <ESC_readmbx>
      ESCvar.SM[0].MBXstat = 0;
 800c562:	4b21      	ldr	r3, [pc, #132]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c564:	f893 20c1 	ldrb.w	r2, [r3, #193]	; 0xc1
 800c568:	f36f 02c3 	bfc	r2, #3, #1
 800c56c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
      if (etohs (MBh->length) == 0)
 800c570:	4b1f      	ldr	r3, [pc, #124]	; (800c5f0 <ESC_mbxprocess+0x1c8>)
 800c572:	881b      	ldrh	r3, [r3, #0]
 800c574:	b34b      	cbz	r3, 800c5ca <ESC_mbxprocess+0x1a2>
      if ((MBh->mbxcnt != 0) && (MBh->mbxcnt == ESCvar.mbxincnt))
 800c576:	4b1e      	ldr	r3, [pc, #120]	; (800c5f0 <ESC_mbxprocess+0x1c8>)
 800c578:	795b      	ldrb	r3, [r3, #5]
 800c57a:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 800c57e:	d007      	beq.n	800c590 <ESC_mbxprocess+0x168>
 800c580:	4b1b      	ldr	r3, [pc, #108]	; (800c5f0 <ESC_mbxprocess+0x1c8>)
 800c582:	795a      	ldrb	r2, [r3, #5]
 800c584:	4b18      	ldr	r3, [pc, #96]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c586:	f893 308b 	ldrb.w	r3, [r3, #139]	; 0x8b
 800c58a:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
 800c58e:	d023      	beq.n	800c5d8 <ESC_mbxprocess+0x1b0>
      ESCvar.mbxincnt = MBh->mbxcnt;
 800c590:	4b17      	ldr	r3, [pc, #92]	; (800c5f0 <ESC_mbxprocess+0x1c8>)
 800c592:	795b      	ldrb	r3, [r3, #5]
 800c594:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800c598:	4a13      	ldr	r2, [pc, #76]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c59a:	f882 308b 	strb.w	r3, [r2, #139]	; 0x8b
      return 1;
 800c59e:	2001      	movs	r0, #1
 800c5a0:	e77d      	b.n	800c49e <ESC_mbxprocess+0x76>
         ESC_writembx (mbxhandle);
 800c5a2:	f7ff fe8b 	bl	800c2bc <ESC_writembx>
         ESC_SMstatus (1);
 800c5a6:	2001      	movs	r0, #1
 800c5a8:	f7ff fce2 	bl	800bf70 <ESC_SMstatus>
         MBXcontrol[mbxhandle].state = MBXstate_outpost;
 800c5ac:	4b0f      	ldr	r3, [pc, #60]	; (800c5ec <ESC_mbxprocess+0x1c4>)
 800c5ae:	2204      	movs	r2, #4
 800c5b0:	551a      	strb	r2, [r3, r4]
         ESCvar.mbxoutpost = mbxhandle;
 800c5b2:	4b0d      	ldr	r3, [pc, #52]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c5b4:	f883 408c 	strb.w	r4, [r3, #140]	; 0x8c
         if (ESCvar.txcue)
 800c5b8:	f893 308f 	ldrb.w	r3, [r3, #143]	; 0x8f
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d0be      	beq.n	800c53e <ESC_mbxprocess+0x116>
            ESCvar.txcue--;
 800c5c0:	3b01      	subs	r3, #1
 800c5c2:	4a09      	ldr	r2, [pc, #36]	; (800c5e8 <ESC_mbxprocess+0x1c0>)
 800c5c4:	f882 308f 	strb.w	r3, [r2, #143]	; 0x8f
 800c5c8:	e7b9      	b.n	800c53e <ESC_mbxprocess+0x116>
         MBX_error (MBXERR_INVALIDHEADER);
 800c5ca:	2005      	movs	r0, #5
 800c5cc:	f7ff ff04 	bl	800c3d8 <MBX_error>
         MBXcontrol[0].state = MBXstate_idle;
 800c5d0:	4b06      	ldr	r3, [pc, #24]	; (800c5ec <ESC_mbxprocess+0x1c4>)
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	701a      	strb	r2, [r3, #0]
 800c5d6:	e7ce      	b.n	800c576 <ESC_mbxprocess+0x14e>
         MBXcontrol[0].state = MBXstate_idle;
 800c5d8:	4b04      	ldr	r3, [pc, #16]	; (800c5ec <ESC_mbxprocess+0x1c4>)
 800c5da:	2200      	movs	r2, #0
 800c5dc:	701a      	strb	r2, [r3, #0]
 800c5de:	e7d7      	b.n	800c590 <ESC_mbxprocess+0x168>
   return 0;
 800c5e0:	2000      	movs	r0, #0
 800c5e2:	e75c      	b.n	800c49e <ESC_mbxprocess+0x76>
}
 800c5e4:	4770      	bx	lr
 800c5e6:	bf00      	nop
 800c5e8:	2000814c 	.word	0x2000814c
 800c5ec:	20008e38 	.word	0x20008e38
 800c5f0:	20008838 	.word	0x20008838

0800c5f4 <ESC_xoeprocess>:
{
 800c5f4:	b508      	push	{r3, lr}
   if (ESCvar.MBXrun == 0)
 800c5f6:	4b10      	ldr	r3, [pc, #64]	; (800c638 <ESC_xoeprocess+0x44>)
 800c5f8:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800c5fc:	b13b      	cbz	r3, 800c60e <ESC_xoeprocess+0x1a>
   if ((ESCvar.xoe == 0) && (MBXcontrol[0].state == MBXstate_inclaim))
 800c5fe:	4b0e      	ldr	r3, [pc, #56]	; (800c638 <ESC_xoeprocess+0x44>)
 800c600:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 800c604:	b91b      	cbnz	r3, 800c60e <ESC_xoeprocess+0x1a>
 800c606:	4b0d      	ldr	r3, [pc, #52]	; (800c63c <ESC_xoeprocess+0x48>)
 800c608:	781b      	ldrb	r3, [r3, #0]
 800c60a:	2b01      	cmp	r3, #1
 800c60c:	d000      	beq.n	800c610 <ESC_xoeprocess+0x1c>
}
 800c60e:	bd08      	pop	{r3, pc}
      if ((mbh->mbxtype == 0) || (etohs (mbh->length) == 0))
 800c610:	4b0b      	ldr	r3, [pc, #44]	; (800c640 <ESC_xoeprocess+0x4c>)
 800c612:	795b      	ldrb	r3, [r3, #5]
 800c614:	f013 0f0f 	tst.w	r3, #15
 800c618:	d002      	beq.n	800c620 <ESC_xoeprocess+0x2c>
 800c61a:	4b09      	ldr	r3, [pc, #36]	; (800c640 <ESC_xoeprocess+0x4c>)
 800c61c:	881b      	ldrh	r3, [r3, #0]
 800c61e:	b933      	cbnz	r3, 800c62e <ESC_xoeprocess+0x3a>
         MBX_error (MBXERR_INVALIDHEADER);
 800c620:	2005      	movs	r0, #5
 800c622:	f7ff fed9 	bl	800c3d8 <MBX_error>
      MBXcontrol[0].state = MBXstate_idle;
 800c626:	4b05      	ldr	r3, [pc, #20]	; (800c63c <ESC_xoeprocess+0x48>)
 800c628:	2200      	movs	r2, #0
 800c62a:	701a      	strb	r2, [r3, #0]
 800c62c:	e7ef      	b.n	800c60e <ESC_xoeprocess+0x1a>
         MBX_error (MBXERR_UNSUPPORTEDPROTOCOL);
 800c62e:	2002      	movs	r0, #2
 800c630:	f7ff fed2 	bl	800c3d8 <MBX_error>
 800c634:	e7f7      	b.n	800c626 <ESC_xoeprocess+0x32>
 800c636:	bf00      	nop
 800c638:	2000814c 	.word	0x2000814c
 800c63c:	20008e38 	.word	0x20008e38
 800c640:	20008838 	.word	0x20008838

0800c644 <ESC_checkSM23>:
{
 800c644:	b538      	push	{r3, r4, r5, lr}
 800c646:	4605      	mov	r5, r0
   ESC_read (ESCREG_SM2, (void *) &ESCvar.SM[2], sizeof (ESCvar.SM[2]));
 800c648:	4c38      	ldr	r4, [pc, #224]	; (800c72c <ESC_checkSM23+0xe8>)
 800c64a:	2208      	movs	r2, #8
 800c64c:	4621      	mov	r1, r4
 800c64e:	f44f 6001 	mov.w	r0, #2064	; 0x810
 800c652:	f002 f9e1 	bl	800ea18 <ESC_read>
   if ((etohs (SM->PSA) != ESC_SM2_sma) ||
 800c656:	8823      	ldrh	r3, [r4, #0]
 800c658:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 800c65c:	d139      	bne.n	800c6d2 <ESC_checkSM23+0x8e>
       (SM->Command != ESC_SM2_smc))
 800c65e:	f1a4 03cc 	sub.w	r3, r4, #204	; 0xcc
 800c662:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
   if ((etohs (SM->PSA) != ESC_SM2_sma) ||
 800c666:	2b24      	cmp	r3, #36	; 0x24
 800c668:	d133      	bne.n	800c6d2 <ESC_checkSM23+0x8e>
   else if (etohs (SM->Length) != ESCvar.ESC_SM2_sml)
 800c66a:	4a31      	ldr	r2, [pc, #196]	; (800c730 <ESC_checkSM23+0xec>)
 800c66c:	f8b2 30ce 	ldrh.w	r3, [r2, #206]	; 0xce
 800c670:	f8b2 2078 	ldrh.w	r2, [r2, #120]	; 0x78
 800c674:	4293      	cmp	r3, r2
 800c676:	d132      	bne.n	800c6de <ESC_checkSM23+0x9a>
            ((SM->ActESC & ESCREG_SYNC_ACT_ACTIVATED) == 0) &&
 800c678:	492d      	ldr	r1, [pc, #180]	; (800c730 <ESC_checkSM23+0xec>)
 800c67a:	f891 10d2 	ldrb.w	r1, [r1, #210]	; 0xd2
   else if (((ESC_SM2_act & ESCREG_SYNC_ACT_ACTIVATED) > 0) &&
 800c67e:	f011 0f01 	tst.w	r1, #1
 800c682:	d100      	bne.n	800c686 <ESC_checkSM23+0x42>
            ((SM->ActESC & ESCREG_SYNC_ACT_ACTIVATED) == 0) &&
 800c684:	bb8a      	cbnz	r2, 800c6ea <ESC_checkSM23+0xa6>
   if ((ESC_SM2_sma + (etohs (SM->Length) * 3)) > ESC_SM3_sma)
 800c686:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800c68a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c68e:	dc32      	bgt.n	800c6f6 <ESC_checkSM23+0xb2>
   ESC_read (ESCREG_SM3, (void *) &ESCvar.SM[3], sizeof (ESCvar.SM[3]));
 800c690:	4c28      	ldr	r4, [pc, #160]	; (800c734 <ESC_checkSM23+0xf0>)
 800c692:	2208      	movs	r2, #8
 800c694:	4621      	mov	r1, r4
 800c696:	f640 0018 	movw	r0, #2072	; 0x818
 800c69a:	f002 f9bd 	bl	800ea18 <ESC_read>
   if ((etohs (SM->PSA) != ESC_SM3_sma) ||
 800c69e:	8823      	ldrh	r3, [r4, #0]
 800c6a0:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 800c6a4:	d12d      	bne.n	800c702 <ESC_checkSM23+0xbe>
       (SM->Command != ESC_SM3_smc))
 800c6a6:	f1a4 03d4 	sub.w	r3, r4, #212	; 0xd4
 800c6aa:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
   if ((etohs (SM->PSA) != ESC_SM3_sma) ||
 800c6ae:	2b20      	cmp	r3, #32
 800c6b0:	d127      	bne.n	800c702 <ESC_checkSM23+0xbe>
   else if (etohs (SM->Length) != ESCvar.ESC_SM3_sml)
 800c6b2:	4b1f      	ldr	r3, [pc, #124]	; (800c730 <ESC_checkSM23+0xec>)
 800c6b4:	f8b3 20d6 	ldrh.w	r2, [r3, #214]	; 0xd6
 800c6b8:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	d126      	bne.n	800c70e <ESC_checkSM23+0xca>
            ((SM->ActESC & ESCREG_SYNC_ACT_ACTIVATED) == 0) &&
 800c6c0:	4a1b      	ldr	r2, [pc, #108]	; (800c730 <ESC_checkSM23+0xec>)
 800c6c2:	f892 20da 	ldrb.w	r2, [r2, #218]	; 0xda
   else if (((ESC_SM3_act & ESCREG_SYNC_ACT_ACTIVATED) > 0) &&
 800c6c6:	f012 0f01 	tst.w	r2, #1
 800c6ca:	d12c      	bne.n	800c726 <ESC_checkSM23+0xe2>
            ((SM->ActESC & ESCREG_SYNC_ACT_ACTIVATED) == 0) &&
 800c6cc:	bb2b      	cbnz	r3, 800c71a <ESC_checkSM23+0xd6>
   return state;
 800c6ce:	4628      	mov	r0, r5
 800c6d0:	e004      	b.n	800c6dc <ESC_checkSM23+0x98>
      ESCvar.SMtestresult = SMRESULT_ERRSM2;
 800c6d2:	4b17      	ldr	r3, [pc, #92]	; (800c730 <ESC_checkSM23+0xec>)
 800c6d4:	2204      	movs	r2, #4
 800c6d6:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
      return (ESCpreop | ESCerror);
 800c6da:	2012      	movs	r0, #18
}
 800c6dc:	bd38      	pop	{r3, r4, r5, pc}
      ESCvar.SMtestresult = SMRESULT_ERRSM2;
 800c6de:	4b14      	ldr	r3, [pc, #80]	; (800c730 <ESC_checkSM23+0xec>)
 800c6e0:	2204      	movs	r2, #4
 800c6e2:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
      return (ESCpreop | ESCerror);
 800c6e6:	2012      	movs	r0, #18
 800c6e8:	e7f8      	b.n	800c6dc <ESC_checkSM23+0x98>
      ESCvar.SMtestresult = SMRESULT_ERRSM2;
 800c6ea:	4b11      	ldr	r3, [pc, #68]	; (800c730 <ESC_checkSM23+0xec>)
 800c6ec:	2204      	movs	r2, #4
 800c6ee:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
      return (ESCpreop | ESCerror);
 800c6f2:	2012      	movs	r0, #18
 800c6f4:	e7f2      	b.n	800c6dc <ESC_checkSM23+0x98>
      ESCvar.SMtestresult = SMRESULT_ERRSM2;
 800c6f6:	4b0e      	ldr	r3, [pc, #56]	; (800c730 <ESC_checkSM23+0xec>)
 800c6f8:	2204      	movs	r2, #4
 800c6fa:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
      return (ESCpreop | ESCerror);
 800c6fe:	2012      	movs	r0, #18
 800c700:	e7ec      	b.n	800c6dc <ESC_checkSM23+0x98>
      ESCvar.SMtestresult = SMRESULT_ERRSM3;
 800c702:	4b0b      	ldr	r3, [pc, #44]	; (800c730 <ESC_checkSM23+0xec>)
 800c704:	2208      	movs	r2, #8
 800c706:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
      return (ESCpreop | ESCerror);
 800c70a:	2012      	movs	r0, #18
 800c70c:	e7e6      	b.n	800c6dc <ESC_checkSM23+0x98>
      ESCvar.SMtestresult = SMRESULT_ERRSM3;
 800c70e:	4b08      	ldr	r3, [pc, #32]	; (800c730 <ESC_checkSM23+0xec>)
 800c710:	2208      	movs	r2, #8
 800c712:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
      return (ESCpreop | ESCerror);
 800c716:	2012      	movs	r0, #18
 800c718:	e7e0      	b.n	800c6dc <ESC_checkSM23+0x98>
      ESCvar.SMtestresult = SMRESULT_ERRSM3;
 800c71a:	4b05      	ldr	r3, [pc, #20]	; (800c730 <ESC_checkSM23+0xec>)
 800c71c:	2208      	movs	r2, #8
 800c71e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
      return (ESCpreop | ESCerror);
 800c722:	2012      	movs	r0, #18
 800c724:	e7da      	b.n	800c6dc <ESC_checkSM23+0x98>
   return state;
 800c726:	4628      	mov	r0, r5
 800c728:	e7d8      	b.n	800c6dc <ESC_checkSM23+0x98>
 800c72a:	bf00      	nop
 800c72c:	20008218 	.word	0x20008218
 800c730:	2000814c 	.word	0x2000814c
 800c734:	20008220 	.word	0x20008220

0800c738 <ESC_startinput>:
{
 800c738:	b510      	push	{r4, lr}
   state = ESC_checkSM23 (state);
 800c73a:	f7ff ff83 	bl	800c644 <ESC_checkSM23>
 800c73e:	4604      	mov	r4, r0
   if (state != (ESCpreop | ESCerror))
 800c740:	2812      	cmp	r0, #18
 800c742:	d015      	beq.n	800c770 <ESC_startinput+0x38>
      if (ESCvar.ESC_SM3_sml > 0)
 800c744:	4b29      	ldr	r3, [pc, #164]	; (800c7ec <ESC_startinput+0xb4>)
 800c746:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 800c74a:	b96b      	cbnz	r3, 800c768 <ESC_startinput+0x30>
      CC_ATOMIC_SET(ESCvar.App.state, APPSTATE_INPUT);
 800c74c:	f3bf 8f5b 	dmb	ish
 800c750:	4b27      	ldr	r3, [pc, #156]	; (800c7f0 <ESC_startinput+0xb8>)
 800c752:	2201      	movs	r2, #1
 800c754:	701a      	strb	r2, [r3, #0]
 800c756:	f3bf 8f5b 	dmb	ish
   if (ESCvar.use_interrupt == 0)
 800c75a:	4b24      	ldr	r3, [pc, #144]	; (800c7ec <ESC_startinput+0xb4>)
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	b10b      	cbz	r3, 800c764 <ESC_startinput+0x2c>
   if (state != (ESCpreop | ESCerror))
 800c760:	2c12      	cmp	r4, #18
 800c762:	d119      	bne.n	800c798 <ESC_startinput+0x60>
}
 800c764:	4620      	mov	r0, r4
 800c766:	bd10      	pop	{r4, pc}
         ESC_SMenable (3);
 800c768:	2003      	movs	r0, #3
 800c76a:	f7ff fc21 	bl	800bfb0 <ESC_SMenable>
 800c76e:	e7ed      	b.n	800c74c <ESC_startinput+0x14>
      ESC_SMdisable (2);
 800c770:	2002      	movs	r0, #2
 800c772:	f7ff fc2d 	bl	800bfd0 <ESC_SMdisable>
      ESC_SMdisable (3);
 800c776:	2003      	movs	r0, #3
 800c778:	f7ff fc2a 	bl	800bfd0 <ESC_SMdisable>
      if (ESCvar.SMtestresult & SMRESULT_ERRSM3)
 800c77c:	4b1b      	ldr	r3, [pc, #108]	; (800c7ec <ESC_startinput+0xb4>)
 800c77e:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 800c782:	f013 0f08 	tst.w	r3, #8
 800c786:	d003      	beq.n	800c790 <ESC_startinput+0x58>
         ESC_ALerror (ALERR_INVALIDINPUTSM);
 800c788:	201e      	movs	r0, #30
 800c78a:	f7ff fb8f 	bl	800beac <ESC_ALerror>
 800c78e:	e7e4      	b.n	800c75a <ESC_startinput+0x22>
         ESC_ALerror (ALERR_INVALIDOUTPUTSM);
 800c790:	201d      	movs	r0, #29
 800c792:	f7ff fb8b 	bl	800beac <ESC_ALerror>
 800c796:	e7e0      	b.n	800c75a <ESC_startinput+0x22>
      dc_check_result = ESC_checkDC();
 800c798:	f7ff fc42 	bl	800c020 <ESC_checkDC>
      if(dc_check_result > 0)
 800c79c:	b988      	cbnz	r0, 800c7c2 <ESC_startinput+0x8a>
         if (ESCvar.esc_hw_interrupt_enable != NULL)
 800c79e:	4b13      	ldr	r3, [pc, #76]	; (800c7ec <ESC_startinput+0xb4>)
 800c7a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d0de      	beq.n	800c764 <ESC_startinput+0x2c>
            if (ESCvar.ESC_SM2_sml == 0)
 800c7a6:	4a11      	ldr	r2, [pc, #68]	; (800c7ec <ESC_startinput+0xb4>)
 800c7a8:	f8b2 2078 	ldrh.w	r2, [r2, #120]	; 0x78
 800c7ac:	b9d2      	cbnz	r2, 800c7e4 <ESC_startinput+0xac>
               int_mask = ESCREG_ALEVENT_SM3;
 800c7ae:	f44f 6000 	mov.w	r0, #2048	; 0x800
            if (ESCvar.dcsync > 0)
 800c7b2:	4a0e      	ldr	r2, [pc, #56]	; (800c7ec <ESC_startinput+0xb4>)
 800c7b4:	f892 207c 	ldrb.w	r2, [r2, #124]	; 0x7c
 800c7b8:	b10a      	cbz	r2, 800c7be <ESC_startinput+0x86>
               int_mask |= ESCREG_ALEVENT_DC_SYNC0;
 800c7ba:	f040 0004 	orr.w	r0, r0, #4
            ESCvar.esc_hw_interrupt_enable (int_mask);
 800c7be:	4798      	blx	r3
 800c7c0:	e7d0      	b.n	800c764 <ESC_startinput+0x2c>
         ESC_ALerror (dc_check_result);
 800c7c2:	f7ff fb73 	bl	800beac <ESC_ALerror>
         ESC_SMdisable (2);
 800c7c6:	2002      	movs	r0, #2
 800c7c8:	f7ff fc02 	bl	800bfd0 <ESC_SMdisable>
         ESC_SMdisable (3);
 800c7cc:	2003      	movs	r0, #3
 800c7ce:	f7ff fbff 	bl	800bfd0 <ESC_SMdisable>
         CC_ATOMIC_SET(ESCvar.App.state, APPSTATE_IDLE);
 800c7d2:	f3bf 8f5b 	dmb	ish
 800c7d6:	4b06      	ldr	r3, [pc, #24]	; (800c7f0 <ESC_startinput+0xb8>)
 800c7d8:	2200      	movs	r2, #0
 800c7da:	701a      	strb	r2, [r3, #0]
 800c7dc:	f3bf 8f5b 	dmb	ish
         state = (ESCpreop | ESCerror);
 800c7e0:	2412      	movs	r4, #18
 800c7e2:	e7bf      	b.n	800c764 <ESC_startinput+0x2c>
               int_mask = ESCREG_ALEVENT_SM2;
 800c7e4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800c7e8:	e7e3      	b.n	800c7b2 <ESC_startinput+0x7a>
 800c7ea:	bf00      	nop
 800c7ec:	2000814c 	.word	0x2000814c
 800c7f0:	20008235 	.word	0x20008235

0800c7f4 <ESC_stopinput>:
{
 800c7f4:	b510      	push	{r4, lr}
   CC_ATOMIC_SET(ESCvar.App.state, APPSTATE_IDLE);
 800c7f6:	4c0c      	ldr	r4, [pc, #48]	; (800c828 <ESC_stopinput+0x34>)
 800c7f8:	f3bf 8f5b 	dmb	ish
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	7023      	strb	r3, [r4, #0]
 800c800:	f3bf 8f5b 	dmb	ish
   ESC_SMdisable (3);
 800c804:	2003      	movs	r0, #3
 800c806:	f7ff fbe3 	bl	800bfd0 <ESC_SMdisable>
   ESC_SMdisable (2);
 800c80a:	2002      	movs	r0, #2
 800c80c:	f7ff fbe0 	bl	800bfd0 <ESC_SMdisable>
   if ((ESCvar.use_interrupt != 0) &&
 800c810:	f854 3ce9 	ldr.w	r3, [r4, #-233]
 800c814:	b133      	cbz	r3, 800c824 <ESC_stopinput+0x30>
         (ESCvar.esc_hw_interrupt_disable != NULL))
 800c816:	f1a4 03e9 	sub.w	r3, r4, #233	; 0xe9
 800c81a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
   if ((ESCvar.use_interrupt != 0) &&
 800c81c:	b113      	cbz	r3, 800c824 <ESC_stopinput+0x30>
      ESCvar.esc_hw_interrupt_disable (ESCREG_ALEVENT_DC_SYNC0 |
 800c81e:	f640 4004 	movw	r0, #3076	; 0xc04
 800c822:	4798      	blx	r3
}
 800c824:	bd10      	pop	{r4, pc}
 800c826:	bf00      	nop
 800c828:	20008235 	.word	0x20008235

0800c82c <ESC_startoutput>:
{
 800c82c:	b510      	push	{r4, lr}
 800c82e:	4604      	mov	r4, r0
   if (ESCvar.ESC_SM2_sml > 0)
 800c830:	4b0b      	ldr	r3, [pc, #44]	; (800c860 <ESC_startoutput+0x34>)
 800c832:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 800c836:	b973      	cbnz	r3, 800c856 <ESC_startoutput+0x2a>
   CC_ATOMIC_OR(ESCvar.App.state, APPSTATE_OUTPUT);
 800c838:	4b0a      	ldr	r3, [pc, #40]	; (800c864 <ESC_startoutput+0x38>)
 800c83a:	f3bf 8f5b 	dmb	ish
 800c83e:	e8d3 1f4f 	ldrexb	r1, [r3]
 800c842:	f041 0102 	orr.w	r1, r1, #2
 800c846:	e8c3 1f42 	strexb	r2, r1, [r3]
 800c84a:	2a00      	cmp	r2, #0
 800c84c:	d1f7      	bne.n	800c83e <ESC_startoutput+0x12>
 800c84e:	f3bf 8f5b 	dmb	ish
}
 800c852:	4620      	mov	r0, r4
 800c854:	bd10      	pop	{r4, pc}
      ESC_SMenable (2);
 800c856:	2002      	movs	r0, #2
 800c858:	f7ff fbaa 	bl	800bfb0 <ESC_SMenable>
 800c85c:	e7ec      	b.n	800c838 <ESC_startoutput+0xc>
 800c85e:	bf00      	nop
 800c860:	2000814c 	.word	0x2000814c
 800c864:	20008235 	.word	0x20008235

0800c868 <ESC_stopoutput>:
{
 800c868:	b508      	push	{r3, lr}
   CC_ATOMIC_AND(ESCvar.App.state, APPSTATE_INPUT);
 800c86a:	4b09      	ldr	r3, [pc, #36]	; (800c890 <ESC_stopoutput+0x28>)
 800c86c:	f3bf 8f5b 	dmb	ish
 800c870:	e8d3 1f4f 	ldrexb	r1, [r3]
 800c874:	f001 0101 	and.w	r1, r1, #1
 800c878:	e8c3 1f42 	strexb	r2, r1, [r3]
 800c87c:	2a00      	cmp	r2, #0
 800c87e:	d1f7      	bne.n	800c870 <ESC_stopoutput+0x8>
 800c880:	f3bf 8f5b 	dmb	ish
   ESC_SMdisable (2);
 800c884:	2002      	movs	r0, #2
 800c886:	f7ff fba3 	bl	800bfd0 <ESC_SMdisable>
   APP_safeoutput ();
 800c88a:	f7ff f9bb 	bl	800bc04 <APP_safeoutput>
}
 800c88e:	bd08      	pop	{r3, pc}
 800c890:	20008235 	.word	0x20008235

0800c894 <ESC_ALstatusgotoerror>:
   if(status & ESCop)
 800c894:	f010 0f08 	tst.w	r0, #8
 800c898:	d135      	bne.n	800c906 <ESC_ALstatusgotoerror+0x72>
{
 800c89a:	b530      	push	{r4, r5, lr}
 800c89c:	b083      	sub	sp, #12
 800c89e:	4604      	mov	r4, r0
 800c8a0:	460d      	mov	r5, r1
   as = ESCvar.ALstatus & ESCREG_AL_ERRACKMASK;
 800c8a2:	4a19      	ldr	r2, [pc, #100]	; (800c908 <ESC_ALstatusgotoerror+0x74>)
 800c8a4:	f8b2 3080 	ldrh.w	r3, [r2, #128]	; 0x80
 800c8a8:	f003 030f 	and.w	r3, r3, #15
 800c8ac:	f88d 3006 	strb.w	r3, [sp, #6]
   an = as;
 800c8b0:	f88d 3007 	strb.w	r3, [sp, #7]
   as = (uint8_t)(((status & ESCREG_AL_ERRACKMASK) << 4) | (as & 0x0f));
 800c8b4:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800c8b8:	f88d 3006 	strb.w	r3, [sp, #6]
   if (ESCvar.pre_state_change_hook != NULL)
 800c8bc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800c8be:	b123      	cbz	r3, 800c8ca <ESC_ALstatusgotoerror+0x36>
      ESCvar.pre_state_change_hook (&as, &an);
 800c8c0:	f10d 0107 	add.w	r1, sp, #7
 800c8c4:	f10d 0006 	add.w	r0, sp, #6
 800c8c8:	4798      	blx	r3
   if ((CC_ATOMIC_GET(ESCvar.App.state) & APPSTATE_OUTPUT) > 0)
 800c8ca:	f3bf 8f5b 	dmb	ish
 800c8ce:	4b0f      	ldr	r3, [pc, #60]	; (800c90c <ESC_ALstatusgotoerror+0x78>)
 800c8d0:	781b      	ldrb	r3, [r3, #0]
 800c8d2:	f3bf 8f5b 	dmb	ish
 800c8d6:	f013 0f02 	tst.w	r3, #2
 800c8da:	d111      	bne.n	800c900 <ESC_ALstatusgotoerror+0x6c>
   ESC_ALerror(errornumber);
 800c8dc:	4628      	mov	r0, r5
 800c8de:	f7ff fae5 	bl	800beac <ESC_ALerror>
   ESC_ALstatus(status);
 800c8e2:	4620      	mov	r0, r4
 800c8e4:	f7ff fb16 	bl	800bf14 <ESC_ALstatus>
   an = status;
 800c8e8:	f88d 4007 	strb.w	r4, [sp, #7]
   if (ESCvar.post_state_change_hook != NULL)
 800c8ec:	4b06      	ldr	r3, [pc, #24]	; (800c908 <ESC_ALstatusgotoerror+0x74>)
 800c8ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8f0:	b123      	cbz	r3, 800c8fc <ESC_ALstatusgotoerror+0x68>
      ESCvar.post_state_change_hook (&as, &an);
 800c8f2:	f10d 0107 	add.w	r1, sp, #7
 800c8f6:	f10d 0006 	add.w	r0, sp, #6
 800c8fa:	4798      	blx	r3
}
 800c8fc:	b003      	add	sp, #12
 800c8fe:	bd30      	pop	{r4, r5, pc}
      ESC_stopoutput();
 800c900:	f7ff ffb2 	bl	800c868 <ESC_stopoutput>
 800c904:	e7ea      	b.n	800c8dc <ESC_ALstatusgotoerror+0x48>
 800c906:	4770      	bx	lr
 800c908:	2000814c 	.word	0x2000814c
 800c90c:	20008235 	.word	0x20008235

0800c910 <ESC_sm_act_event>:
{
 800c910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   if ((ESCvar.ALevent & ESCREG_ALEVENT_SMCHANGE) == 0)
 800c912:	4b42      	ldr	r3, [pc, #264]	; (800ca1c <ESC_sm_act_event+0x10c>)
 800c914:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c918:	f013 0f10 	tst.w	r3, #16
 800c91c:	d034      	beq.n	800c988 <ESC_sm_act_event+0x78>
   ac = ESCvar.ALcontrol & ESCREG_AL_STATEMASK;
 800c91e:	4b3f      	ldr	r3, [pc, #252]	; (800ca1c <ESC_sm_act_event+0x10c>)
 800c920:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 800c924:	f002 051f 	and.w	r5, r2, #31
   as = ESCvar.ALstatus & ESCREG_AL_STATEMASK;
 800c928:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c92c:	f003 041f 	and.w	r4, r3, #31
   if (((ac & ESCerror) || (ac == ESCinit)))
 800c930:	f012 0f10 	tst.w	r2, #16
 800c934:	d103      	bne.n	800c93e <ESC_sm_act_event+0x2e>
 800c936:	2d01      	cmp	r5, #1
 800c938:	d001      	beq.n	800c93e <ESC_sm_act_event+0x2e>
   an = as;
 800c93a:	4626      	mov	r6, r4
 800c93c:	e003      	b.n	800c946 <ESC_sm_act_event+0x36>
      ac &= ESCREG_AL_ERRACKMASK;
 800c93e:	f002 050f 	and.w	r5, r2, #15
      an &= ESCREG_AL_ERRACKMASK;
 800c942:	f003 060f 	and.w	r6, r3, #15
   if ((as & ESCREG_AL_ALLBUTINITMASK) &&
 800c946:	f013 0f0e 	tst.w	r3, #14
 800c94a:	d005      	beq.n	800c958 <ESC_sm_act_event+0x48>
 800c94c:	2c03      	cmp	r4, #3
 800c94e:	d003      	beq.n	800c958 <ESC_sm_act_event+0x48>
       ((as == ESCboot) == 0) && ESCvar.MBXrun)
 800c950:	4b32      	ldr	r3, [pc, #200]	; (800ca1c <ESC_sm_act_event+0x10c>)
 800c952:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800c956:	b9c3      	cbnz	r3, 800c98a <ESC_sm_act_event+0x7a>
      ESC_SMack (0);
 800c958:	2000      	movs	r0, #0
 800c95a:	f7ff fafc 	bl	800bf56 <ESC_SMack>
      ESC_SMack (1);
 800c95e:	2001      	movs	r0, #1
 800c960:	f7ff faf9 	bl	800bf56 <ESC_SMack>
      ESC_SMack (2);
 800c964:	2002      	movs	r0, #2
 800c966:	f7ff faf6 	bl	800bf56 <ESC_SMack>
      ESC_SMack (3);
 800c96a:	2003      	movs	r0, #3
 800c96c:	f7ff faf3 	bl	800bf56 <ESC_SMack>
      ESC_SMack (4);
 800c970:	2004      	movs	r0, #4
 800c972:	f7ff faf0 	bl	800bf56 <ESC_SMack>
      ESC_SMack (5);
 800c976:	2005      	movs	r0, #5
 800c978:	f7ff faed 	bl	800bf56 <ESC_SMack>
      ESC_SMack (6);
 800c97c:	2006      	movs	r0, #6
 800c97e:	f7ff faea 	bl	800bf56 <ESC_SMack>
      ESC_SMack (7);
 800c982:	2007      	movs	r0, #7
 800c984:	f7ff fae7 	bl	800bf56 <ESC_SMack>
}
 800c988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ax = ESC_checkmbx (as);
 800c98a:	4620      	mov	r0, r4
 800c98c:	f7ff fb5e 	bl	800c04c <ESC_checkmbx>
 800c990:	4607      	mov	r7, r0
      ax23 = ESC_checkSM23 (as);
 800c992:	4620      	mov	r0, r4
 800c994:	f7ff fe56 	bl	800c644 <ESC_checkSM23>
 800c998:	4604      	mov	r4, r0
      if ((an & ESCerror) && ((ac & ESCerror) == 0))
 800c99a:	f016 0f10 	tst.w	r6, #16
 800c99e:	d002      	beq.n	800c9a6 <ESC_sm_act_event+0x96>
 800c9a0:	f015 0f10 	tst.w	r5, #16
 800c9a4:	d0f0      	beq.n	800c988 <ESC_sm_act_event+0x78>
      else if (ax == (ESCinit | ESCerror))
 800c9a6:	2f11      	cmp	r7, #17
 800c9a8:	d01a      	beq.n	800c9e0 <ESC_sm_act_event+0xd0>
      else if (CC_ATOMIC_GET(ESCvar.App.state) && (ax23 == (ESCpreop | ESCerror)))
 800c9aa:	f3bf 8f5b 	dmb	ish
 800c9ae:	4b1c      	ldr	r3, [pc, #112]	; (800ca20 <ESC_sm_act_event+0x110>)
 800c9b0:	781b      	ldrb	r3, [r3, #0]
 800c9b2:	f3bf 8f5b 	dmb	ish
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d0e6      	beq.n	800c988 <ESC_sm_act_event+0x78>
 800c9ba:	2c12      	cmp	r4, #18
 800c9bc:	d1e4      	bne.n	800c988 <ESC_sm_act_event+0x78>
         ESC_stopoutput ();
 800c9be:	f7ff ff53 	bl	800c868 <ESC_stopoutput>
         ESC_stopinput ();
 800c9c2:	f7ff ff17 	bl	800c7f4 <ESC_stopinput>
         if (ESCvar.SMtestresult & SMRESULT_ERRSM3)
 800c9c6:	4b15      	ldr	r3, [pc, #84]	; (800ca1c <ESC_sm_act_event+0x10c>)
 800c9c8:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 800c9cc:	f013 0f08 	tst.w	r3, #8
 800c9d0:	d01f      	beq.n	800ca12 <ESC_sm_act_event+0x102>
            ESC_ALerror (ALERR_INVALIDINPUTSM);
 800c9d2:	201e      	movs	r0, #30
 800c9d4:	f7ff fa6a 	bl	800beac <ESC_ALerror>
         ESC_ALstatus (ax23);
 800c9d8:	4620      	mov	r0, r4
 800c9da:	f7ff fa9b 	bl	800bf14 <ESC_ALstatus>
 800c9de:	e7d3      	b.n	800c988 <ESC_sm_act_event+0x78>
         if (CC_ATOMIC_GET(ESCvar.App.state))
 800c9e0:	f3bf 8f5b 	dmb	ish
 800c9e4:	4b0e      	ldr	r3, [pc, #56]	; (800ca20 <ESC_sm_act_event+0x110>)
 800c9e6:	781b      	ldrb	r3, [r3, #0]
 800c9e8:	f3bf 8f5b 	dmb	ish
 800c9ec:	b963      	cbnz	r3, 800ca08 <ESC_sm_act_event+0xf8>
         ESC_stopmbx ();
 800c9ee:	f7ff fbf5 	bl	800c1dc <ESC_stopmbx>
         ESC_ALerror (ALERR_INVALIDMBXCONFIG);
 800c9f2:	2016      	movs	r0, #22
 800c9f4:	f7ff fa5a 	bl	800beac <ESC_ALerror>
         ESCvar.MBXrun = 0;
 800c9f8:	4b08      	ldr	r3, [pc, #32]	; (800ca1c <ESC_sm_act_event+0x10c>)
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
         ESC_ALstatus (ax);
 800ca00:	4638      	mov	r0, r7
 800ca02:	f7ff fa87 	bl	800bf14 <ESC_ALstatus>
         return;
 800ca06:	e7bf      	b.n	800c988 <ESC_sm_act_event+0x78>
            ESC_stopoutput ();
 800ca08:	f7ff ff2e 	bl	800c868 <ESC_stopoutput>
            ESC_stopinput ();
 800ca0c:	f7ff fef2 	bl	800c7f4 <ESC_stopinput>
 800ca10:	e7ed      	b.n	800c9ee <ESC_sm_act_event+0xde>
            ESC_ALerror (ALERR_INVALIDOUTPUTSM);
 800ca12:	201d      	movs	r0, #29
 800ca14:	f7ff fa4a 	bl	800beac <ESC_ALerror>
 800ca18:	e7de      	b.n	800c9d8 <ESC_sm_act_event+0xc8>
 800ca1a:	bf00      	nop
 800ca1c:	2000814c 	.word	0x2000814c
 800ca20:	20008235 	.word	0x20008235

0800ca24 <ESC_state>:
void ESC_state (void)
{
   uint8_t ac, an, as;

   /* Do we have a state change request pending */
   if (ESCvar.ALevent & ESCREG_ALEVENT_CONTROL)
 800ca24:	4ba5      	ldr	r3, [pc, #660]	; (800ccbc <ESC_state+0x298>)
 800ca26:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800ca2a:	f013 0f01 	tst.w	r3, #1
 800ca2e:	d100      	bne.n	800ca32 <ESC_state+0xe>
 800ca30:	4770      	bx	lr
{
 800ca32:	b530      	push	{r4, r5, lr}
 800ca34:	b083      	sub	sp, #12
   {
      ESC_read (ESCREG_ALCONTROL, (void *) &ESCvar.ALcontrol,
 800ca36:	4ca2      	ldr	r4, [pc, #648]	; (800ccc0 <ESC_state+0x29c>)
 800ca38:	2202      	movs	r2, #2
 800ca3a:	4621      	mov	r1, r4
 800ca3c:	f44f 7090 	mov.w	r0, #288	; 0x120
 800ca40:	f001 ffea 	bl	800ea18 <ESC_read>
                sizeof (ESCvar.ALcontrol));
      ESCvar.ALcontrol = etohs (ESCvar.ALcontrol);
 800ca44:	4621      	mov	r1, r4
   {
      /* nothing to do */
      return;
   }
   /* Mask state request bits + Error ACK */
   ac = ESCvar.ALcontrol & ESCREG_AL_STATEMASK;
 800ca46:	f811 2982 	ldrb.w	r2, [r1], #-130
 800ca4a:	f002 041f 	and.w	r4, r2, #31
   as = ESCvar.ALstatus & ESCREG_AL_STATEMASK;
 800ca4e:	f8b1 3080 	ldrh.w	r3, [r1, #128]	; 0x80
 800ca52:	f003 031f 	and.w	r3, r3, #31
 800ca56:	f88d 3006 	strb.w	r3, [sp, #6]
   an = as;
 800ca5a:	f88d 3007 	strb.w	r3, [sp, #7]
   if (((ac & ESCerror) || (ac == ESCinit)))
 800ca5e:	f012 0f10 	tst.w	r2, #16
 800ca62:	d101      	bne.n	800ca68 <ESC_state+0x44>
 800ca64:	2c01      	cmp	r4, #1
 800ca66:	d105      	bne.n	800ca74 <ESC_state+0x50>
   {
      /* if error bit confirmed reset */
      ac &= ESCREG_AL_ERRACKMASK;
 800ca68:	f002 040f 	and.w	r4, r2, #15
      an &= ESCREG_AL_ERRACKMASK;
 800ca6c:	f003 020f 	and.w	r2, r3, #15
 800ca70:	f88d 2007 	strb.w	r2, [sp, #7]
   }

   /* Error state not acked, leave original */
   if ((an & ESCerror) && ((ac & ESCerror) == 0))
 800ca74:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ca78:	f012 0f10 	tst.w	r2, #16
 800ca7c:	d003      	beq.n	800ca86 <ESC_state+0x62>
 800ca7e:	f014 0f10 	tst.w	r4, #16
 800ca82:	f000 80b6 	beq.w	800cbf2 <ESC_state+0x1ce>
   {
      return;
   }

   /* Mask high bits ALcommand, low bits ALstatus */
   as = (uint8_t)((ac << 4) | (as & 0x0f));
 800ca86:	f003 030f 	and.w	r3, r3, #15
 800ca8a:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 800ca8e:	f88d 3006 	strb.w	r3, [sp, #6]

   /* Call post state change hook case it have been configured  */
   if (ESCvar.pre_state_change_hook != NULL)
 800ca92:	4b8a      	ldr	r3, [pc, #552]	; (800ccbc <ESC_state+0x298>)
 800ca94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca96:	b123      	cbz	r3, 800caa2 <ESC_state+0x7e>
   {
      ESCvar.pre_state_change_hook (&as, &an);
 800ca98:	f10d 0107 	add.w	r1, sp, #7
 800ca9c:	f10d 0006 	add.w	r0, sp, #6
 800caa0:	4798      	blx	r3
   }

   /* Switch through the state change requested via AlControl from
    * current state read in AL status
    */
   switch (as)
 800caa2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800caa6:	3b11      	subs	r3, #17
 800caa8:	2b77      	cmp	r3, #119	; 0x77
 800caaa:	f200 815a 	bhi.w	800cd62 <ESC_state+0x33e>
 800caae:	e8df f013 	tbh	[pc, r3, lsl #1]
 800cab2:	007f      	.short	0x007f
 800cab4:	00c800c2 	.word	0x00c800c2
 800cab8:	015800ba 	.word	0x015800ba
 800cabc:	01580158 	.word	0x01580158
 800cac0:	015800b0 	.word	0x015800b0
 800cac4:	01580158 	.word	0x01580158
 800cac8:	01580158 	.word	0x01580158
 800cacc:	01580158 	.word	0x01580158
 800cad0:	00780158 	.word	0x00780158
 800cad4:	00ce007f 	.word	0x00ce007f
 800cad8:	01580127 	.word	0x01580127
 800cadc:	01580158 	.word	0x01580158
 800cae0:	0158011f 	.word	0x0158011f
 800cae4:	01580158 	.word	0x01580158
 800cae8:	01580158 	.word	0x01580158
 800caec:	01580158 	.word	0x01580158
 800caf0:	00a20158 	.word	0x00a20158
 800caf4:	00a200ce 	.word	0x00a200ce
 800caf8:	0158012d 	.word	0x0158012d
 800cafc:	01580158 	.word	0x01580158
 800cb00:	0158013a 	.word	0x0158013a
 800cb04:	01580158 	.word	0x01580158
 800cb08:	01580158 	.word	0x01580158
 800cb0c:	01580158 	.word	0x01580158
 800cb10:	00aa0158 	.word	0x00aa0158
 800cb14:	00ce00d5 	.word	0x00ce00d5
 800cb18:	015800d5 	.word	0x015800d5
 800cb1c:	01580158 	.word	0x01580158
 800cb20:	01580152 	.word	0x01580152
 800cb24:	01580158 	.word	0x01580158
 800cb28:	01580158 	.word	0x01580158
 800cb2c:	01580158 	.word	0x01580158
 800cb30:	01580158 	.word	0x01580158
 800cb34:	01580158 	.word	0x01580158
 800cb38:	01580158 	.word	0x01580158
 800cb3c:	01580158 	.word	0x01580158
 800cb40:	01580158 	.word	0x01580158
 800cb44:	01580158 	.word	0x01580158
 800cb48:	01580158 	.word	0x01580158
 800cb4c:	01580158 	.word	0x01580158
 800cb50:	01580158 	.word	0x01580158
 800cb54:	01580158 	.word	0x01580158
 800cb58:	01580158 	.word	0x01580158
 800cb5c:	01580158 	.word	0x01580158
 800cb60:	01580158 	.word	0x01580158
 800cb64:	01580158 	.word	0x01580158
 800cb68:	01580158 	.word	0x01580158
 800cb6c:	01580158 	.word	0x01580158
 800cb70:	01580158 	.word	0x01580158
 800cb74:	01580158 	.word	0x01580158
 800cb78:	01580158 	.word	0x01580158
 800cb7c:	01580158 	.word	0x01580158
 800cb80:	01580158 	.word	0x01580158
 800cb84:	01580158 	.word	0x01580158
 800cb88:	01580158 	.word	0x01580158
 800cb8c:	01580158 	.word	0x01580158
 800cb90:	00aa0158 	.word	0x00aa0158
 800cb94:	00ce0118 	.word	0x00ce0118
 800cb98:	01580134 	.word	0x01580134
 800cb9c:	01580158 	.word	0x01580158
 800cba0:	007f      	.short	0x007f
         break;
      }
      case INIT_TO_PREOP:
      {
         /* get station address */
         ESC_address ();
 800cba2:	f7ff fa25 	bl	800bff0 <ESC_address>
         an = ESC_startmbx (ac);
 800cba6:	4620      	mov	r0, r4
 800cba8:	f7ff faae 	bl	800c108 <ESC_startmbx>
 800cbac:	f88d 0007 	strb.w	r0, [sp, #7]
         break;
      }
   }

   /* Call post state change hook case it have been configured  */
   if (ESCvar.post_state_change_hook != NULL)
 800cbb0:	4b42      	ldr	r3, [pc, #264]	; (800ccbc <ESC_state+0x298>)
 800cbb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbb4:	b123      	cbz	r3, 800cbc0 <ESC_state+0x19c>
   {
      ESCvar.post_state_change_hook (&as, &an);
 800cbb6:	f10d 0107 	add.w	r1, sp, #7
 800cbba:	f10d 0006 	add.w	r0, sp, #6
 800cbbe:	4798      	blx	r3
   }

   if (!(an & ESCerror) && (ESCvar.ALerror))
 800cbc0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cbc4:	f013 0f10 	tst.w	r3, #16
 800cbc8:	d105      	bne.n	800cbd6 <ESC_state+0x1b2>
 800cbca:	4b3c      	ldr	r3, [pc, #240]	; (800ccbc <ESC_state+0x298>)
 800cbcc:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	f040 80ed 	bne.w	800cdb0 <ESC_state+0x38c>
   {
      /* clear error */
      ESC_ALerror (ALERR_NONE);
   }

   if (ESC_check_id_request (ESCvar.ALcontrol, &an))
 800cbd6:	f10d 0107 	add.w	r1, sp, #7
 800cbda:	4b38      	ldr	r3, [pc, #224]	; (800ccbc <ESC_state+0x298>)
 800cbdc:	f8b3 0082 	ldrh.w	r0, [r3, #130]	; 0x82
 800cbe0:	f7ff f93c 	bl	800be5c <ESC_check_id_request>
 800cbe4:	2800      	cmp	r0, #0
 800cbe6:	f040 80e7 	bne.w	800cdb8 <ESC_state+0x394>
   {
      an |= ESC_load_device_id ();
   }

   ESC_ALstatus (an);
 800cbea:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800cbee:	f7ff f991 	bl	800bf14 <ESC_ALstatus>

#ifdef ESC_DEBUG
   DPRINT ("state %s\n", ESC_state_to_string (an & 0xF));
#endif
}
 800cbf2:	b003      	add	sp, #12
 800cbf4:	bd30      	pop	{r4, r5, pc}
         ESC_address ();
 800cbf6:	f7ff f9fb 	bl	800bff0 <ESC_address>
         an = ESC_startmbxboot (ac);
 800cbfa:	4620      	mov	r0, r4
 800cbfc:	f7ff fab8 	bl	800c170 <ESC_startmbxboot>
 800cc00:	f88d 0007 	strb.w	r0, [sp, #7]
         break;
 800cc04:	e7d4      	b.n	800cbb0 <ESC_state+0x18c>
         an = ESCinit | ESCerror;
 800cc06:	2011      	movs	r0, #17
 800cc08:	f88d 0007 	strb.w	r0, [sp, #7]
         ESC_ALerror (ALERR_INVALIDSTATECHANGE);
 800cc0c:	f7ff f94e 	bl	800beac <ESC_ALerror>
         break;
 800cc10:	e7ce      	b.n	800cbb0 <ESC_state+0x18c>
         ESC_stopoutput ();
 800cc12:	f7ff fe29 	bl	800c868 <ESC_stopoutput>
         ESC_stopinput ();
 800cc16:	f7ff fded 	bl	800c7f4 <ESC_stopinput>
         ESC_stopmbx ();
 800cc1a:	f7ff fadf 	bl	800c1dc <ESC_stopmbx>
         an = ESCinit;
 800cc1e:	2301      	movs	r3, #1
 800cc20:	f88d 3007 	strb.w	r3, [sp, #7]
         break;
 800cc24:	e7c4      	b.n	800cbb0 <ESC_state+0x18c>
         ESC_stopinput ();
 800cc26:	f7ff fde5 	bl	800c7f4 <ESC_stopinput>
         ESC_stopmbx ();
 800cc2a:	f7ff fad7 	bl	800c1dc <ESC_stopmbx>
         an = ESCinit;
 800cc2e:	2301      	movs	r3, #1
 800cc30:	f88d 3007 	strb.w	r3, [sp, #7]
         break;
 800cc34:	e7bc      	b.n	800cbb0 <ESC_state+0x18c>
         ESC_stopmbx ();
 800cc36:	f7ff fad1 	bl	800c1dc <ESC_stopmbx>
         an = ESCinit;
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	f88d 3007 	strb.w	r3, [sp, #7]
         break;
 800cc40:	e7b6      	b.n	800cbb0 <ESC_state+0x18c>
         ESC_stopmbx ();
 800cc42:	f7ff facb 	bl	800c1dc <ESC_stopmbx>
         an = ESCinit;
 800cc46:	2301      	movs	r3, #1
 800cc48:	f88d 3007 	strb.w	r3, [sp, #7]
         break;
 800cc4c:	e7b0      	b.n	800cbb0 <ESC_state+0x18c>
         an = ESCpreop | ESCerror;
 800cc4e:	2312      	movs	r3, #18
 800cc50:	f88d 3007 	strb.w	r3, [sp, #7]
         ESC_ALerror (ALERR_INVALIDSTATECHANGE);
 800cc54:	2011      	movs	r0, #17
 800cc56:	f7ff f929 	bl	800beac <ESC_ALerror>
         break;
 800cc5a:	e7a9      	b.n	800cbb0 <ESC_state+0x18c>
         ESCvar.ESC_SM2_sml = sizeOfPDO (RX_PDO_OBJIDX, &ESCvar.sm2mappings,
 800cc5c:	4d19      	ldr	r5, [pc, #100]	; (800ccc4 <ESC_state+0x2a0>)
 800cc5e:	2330      	movs	r3, #48	; 0x30
 800cc60:	4a19      	ldr	r2, [pc, #100]	; (800ccc8 <ESC_state+0x2a4>)
 800cc62:	4629      	mov	r1, r5
 800cc64:	f641 4012 	movw	r0, #7186	; 0x1c12
 800cc68:	f001 fb34 	bl	800e2d4 <sizeOfPDO>
 800cc6c:	f825 0c34 	strh.w	r0, [r5, #-52]
 800cc70:	3dac      	subs	r5, #172	; 0xac
         if (ESCvar.sm2mappings < 0)
 800cc72:	f8d5 30ac 	ldr.w	r3, [r5, #172]	; 0xac
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	db19      	blt.n	800ccae <ESC_state+0x28a>
         ESCvar.ESC_SM3_sml = sizeOfPDO (TX_PDO_OBJIDX, &ESCvar.sm3mappings,
 800cc7a:	4d14      	ldr	r5, [pc, #80]	; (800cccc <ESC_state+0x2a8>)
 800cc7c:	2350      	movs	r3, #80	; 0x50
 800cc7e:	4a14      	ldr	r2, [pc, #80]	; (800ccd0 <ESC_state+0x2ac>)
 800cc80:	4629      	mov	r1, r5
 800cc82:	f641 4013 	movw	r0, #7187	; 0x1c13
 800cc86:	f001 fb25 	bl	800e2d4 <sizeOfPDO>
 800cc8a:	f825 0c36 	strh.w	r0, [r5, #-54]
 800cc8e:	3db0      	subs	r5, #176	; 0xb0
         if (ESCvar.sm3mappings < 0)
 800cc90:	f8d5 30b0 	ldr.w	r3, [r5, #176]	; 0xb0
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	db1d      	blt.n	800ccd4 <ESC_state+0x2b0>
         an = ESC_startinput (ac);
 800cc98:	4620      	mov	r0, r4
 800cc9a:	f7ff fd4d 	bl	800c738 <ESC_startinput>
 800cc9e:	f88d 0007 	strb.w	r0, [sp, #7]
         if (an == ac)
 800cca2:	42a0      	cmp	r0, r4
 800cca4:	d184      	bne.n	800cbb0 <ESC_state+0x18c>
            ESC_SMenable (2);
 800cca6:	2002      	movs	r0, #2
 800cca8:	f7ff f982 	bl	800bfb0 <ESC_SMenable>
 800ccac:	e780      	b.n	800cbb0 <ESC_state+0x18c>
            an = ESCpreop | ESCerror;
 800ccae:	2312      	movs	r3, #18
 800ccb0:	f88d 3007 	strb.w	r3, [sp, #7]
            ESC_ALerror (ALERR_INVALIDOUTPUTSM);
 800ccb4:	201d      	movs	r0, #29
 800ccb6:	f7ff f8f9 	bl	800beac <ESC_ALerror>
            break;
 800ccba:	e779      	b.n	800cbb0 <ESC_state+0x18c>
 800ccbc:	2000814c 	.word	0x2000814c
 800ccc0:	200081ce 	.word	0x200081ce
 800ccc4:	200081f8 	.word	0x200081f8
 800ccc8:	20008e3c 	.word	0x20008e3c
 800cccc:	200081fc 	.word	0x200081fc
 800ccd0:	2000907c 	.word	0x2000907c
            an = ESCpreop | ESCerror;
 800ccd4:	2312      	movs	r3, #18
 800ccd6:	f88d 3007 	strb.w	r3, [sp, #7]
            ESC_ALerror (ALERR_INVALIDINPUTSM);
 800ccda:	201e      	movs	r0, #30
 800ccdc:	f7ff f8e6 	bl	800beac <ESC_ALerror>
            break;
 800cce0:	e766      	b.n	800cbb0 <ESC_state+0x18c>
         an = ESCpreop | ESCerror;
 800cce2:	2312      	movs	r3, #18
 800cce4:	f88d 3007 	strb.w	r3, [sp, #7]
         ESC_ALerror (ALERR_INVALIDSTATECHANGE);
 800cce8:	2011      	movs	r0, #17
 800ccea:	f7ff f8df 	bl	800beac <ESC_ALerror>
         break;
 800ccee:	e75f      	b.n	800cbb0 <ESC_state+0x18c>
         ESC_stopoutput ();
 800ccf0:	f7ff fdba 	bl	800c868 <ESC_stopoutput>
         ESC_stopinput ();
 800ccf4:	f7ff fd7e 	bl	800c7f4 <ESC_stopinput>
         an = ESCpreop;
 800ccf8:	2302      	movs	r3, #2
 800ccfa:	f88d 3007 	strb.w	r3, [sp, #7]
         break;
 800ccfe:	e757      	b.n	800cbb0 <ESC_state+0x18c>
         ESC_stopinput ();
 800cd00:	f7ff fd78 	bl	800c7f4 <ESC_stopinput>
         an = ESCpreop;
 800cd04:	2302      	movs	r3, #2
 800cd06:	f88d 3007 	strb.w	r3, [sp, #7]
         break;
 800cd0a:	e751      	b.n	800cbb0 <ESC_state+0x18c>
         an = ESCsafeop | ESCerror;
 800cd0c:	2314      	movs	r3, #20
 800cd0e:	f88d 3007 	strb.w	r3, [sp, #7]
         ESC_ALerror (ALERR_INVALIDSTATECHANGE);
 800cd12:	2011      	movs	r0, #17
 800cd14:	f7ff f8ca 	bl	800beac <ESC_ALerror>
         break;
 800cd18:	e74a      	b.n	800cbb0 <ESC_state+0x18c>
         an = ESC_startoutput (ac);
 800cd1a:	4620      	mov	r0, r4
 800cd1c:	f7ff fd86 	bl	800c82c <ESC_startoutput>
 800cd20:	f88d 0007 	strb.w	r0, [sp, #7]
         break;
 800cd24:	e744      	b.n	800cbb0 <ESC_state+0x18c>
         an = ESCsafeop | ESCerror;
 800cd26:	2314      	movs	r3, #20
 800cd28:	f88d 3007 	strb.w	r3, [sp, #7]
         ESC_ALerror (ALERR_INVALIDSTATECHANGE);
 800cd2c:	2011      	movs	r0, #17
 800cd2e:	f7ff f8bd 	bl	800beac <ESC_ALerror>
         ESC_stopoutput ();
 800cd32:	f7ff fd99 	bl	800c868 <ESC_stopoutput>
         if (ESCvar.ESC_SM2_sml == 0 && ESCvar.ESC_SM3_sml > 0)
 800cd36:	4b24      	ldr	r3, [pc, #144]	; (800cdc8 <ESC_state+0x3a4>)
 800cd38:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	f47f af37 	bne.w	800cbb0 <ESC_state+0x18c>
 800cd42:	4b21      	ldr	r3, [pc, #132]	; (800cdc8 <ESC_state+0x3a4>)
 800cd44:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	f43f af31 	beq.w	800cbb0 <ESC_state+0x18c>
            ESC_SMdisable (3);
 800cd4e:	2003      	movs	r0, #3
 800cd50:	f7ff f93e 	bl	800bfd0 <ESC_SMdisable>
 800cd54:	e72c      	b.n	800cbb0 <ESC_state+0x18c>
         an = ESCsafeop;
 800cd56:	2304      	movs	r3, #4
 800cd58:	f88d 3007 	strb.w	r3, [sp, #7]
         ESC_stopoutput ();
 800cd5c:	f7ff fd84 	bl	800c868 <ESC_stopoutput>
         break;
 800cd60:	e726      	b.n	800cbb0 <ESC_state+0x18c>
         if (an == ESCop)
 800cd62:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cd66:	2b08      	cmp	r3, #8
 800cd68:	d00d      	beq.n	800cd86 <ESC_state+0x362>
         if (as == ESCsafeop)
 800cd6a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800cd6e:	2b04      	cmp	r3, #4
 800cd70:	d01b      	beq.n	800cdaa <ESC_state+0x386>
         an |= ESCerror;
 800cd72:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cd76:	f043 0310 	orr.w	r3, r3, #16
 800cd7a:	f88d 3007 	strb.w	r3, [sp, #7]
         ESC_ALerror (ALERR_UNKNOWNSTATE);
 800cd7e:	2012      	movs	r0, #18
 800cd80:	f7ff f894 	bl	800beac <ESC_ALerror>
         break;
 800cd84:	e714      	b.n	800cbb0 <ESC_state+0x18c>
            ESC_stopoutput ();
 800cd86:	f7ff fd6f 	bl	800c868 <ESC_stopoutput>
            if (ESCvar.ESC_SM2_sml == 0 && ESCvar.ESC_SM3_sml > 0)
 800cd8a:	4b0f      	ldr	r3, [pc, #60]	; (800cdc8 <ESC_state+0x3a4>)
 800cd8c:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 800cd90:	b91b      	cbnz	r3, 800cd9a <ESC_state+0x376>
 800cd92:	4b0d      	ldr	r3, [pc, #52]	; (800cdc8 <ESC_state+0x3a4>)
 800cd94:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 800cd98:	b91b      	cbnz	r3, 800cda2 <ESC_state+0x37e>
            an = ESCsafeop;
 800cd9a:	2304      	movs	r3, #4
 800cd9c:	f88d 3007 	strb.w	r3, [sp, #7]
 800cda0:	e7e3      	b.n	800cd6a <ESC_state+0x346>
               ESC_SMdisable (3);
 800cda2:	2003      	movs	r0, #3
 800cda4:	f7ff f914 	bl	800bfd0 <ESC_SMdisable>
 800cda8:	e7f7      	b.n	800cd9a <ESC_state+0x376>
            ESC_stopinput ();
 800cdaa:	f7ff fd23 	bl	800c7f4 <ESC_stopinput>
 800cdae:	e7e0      	b.n	800cd72 <ESC_state+0x34e>
      ESC_ALerror (ALERR_NONE);
 800cdb0:	2000      	movs	r0, #0
 800cdb2:	f7ff f87b 	bl	800beac <ESC_ALerror>
 800cdb6:	e70e      	b.n	800cbd6 <ESC_state+0x1b2>
      an |= ESC_load_device_id ();
 800cdb8:	f7ff f88c 	bl	800bed4 <ESC_load_device_id>
 800cdbc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cdc0:	4318      	orrs	r0, r3
 800cdc2:	f88d 0007 	strb.w	r0, [sp, #7]
 800cdc6:	e710      	b.n	800cbea <ESC_state+0x1c6>
 800cdc8:	2000814c 	.word	0x2000814c

0800cdcc <ESC_config>:
 *
 * @param[in] cfg   = Pointer to the Application configuration variable
 * holding application specific details. Data is copied.
 */
void ESC_config (esc_cfg_t * cfg)
{
 800cdcc:	4602      	mov	r2, r0
   static sm_cfg_t mb1 = {MBX1_sma, MBX1_sml, MBX1_sme, MBX1_smc, 0};
   static sm_cfg_t mbboot0 = {MBX0_sma_b, MBX0_sml_b, MBX0_sme_b, MBX0_smc_b, 0};
   static sm_cfg_t mbboot1 = {MBX1_sma_b, MBX1_sml_b, MBX1_sme_b, MBX1_smc_b, 0};

   /* Configure stack */
   ESCvar.use_interrupt = cfg->use_interrupt;
 800cdce:	6841      	ldr	r1, [r0, #4]
 800cdd0:	4b20      	ldr	r3, [pc, #128]	; (800ce54 <ESC_config+0x88>)
 800cdd2:	6019      	str	r1, [r3, #0]
   ESCvar.watchdogcnt = cfg->watchdog_cnt;
 800cdd4:	6881      	ldr	r1, [r0, #8]
 800cdd6:	f8c3 10dc 	str.w	r1, [r3, #220]	; 0xdc

   ESCvar.mb[0] = mb0;
 800cdda:	491f      	ldr	r1, [pc, #124]	; (800ce58 <ESC_config+0x8c>)
 800cddc:	f103 0c04 	add.w	ip, r3, #4
 800cde0:	c903      	ldmia	r1, {r0, r1}
 800cde2:	e88c 0003 	stmia.w	ip, {r0, r1}
   ESCvar.mb[1] = mb1;
 800cde6:	491d      	ldr	r1, [pc, #116]	; (800ce5c <ESC_config+0x90>)
 800cde8:	f103 0c0c 	add.w	ip, r3, #12
 800cdec:	c903      	ldmia	r1, {r0, r1}
 800cdee:	e88c 0003 	stmia.w	ip, {r0, r1}
   ESCvar.mbboot[0] = mbboot0;
 800cdf2:	491b      	ldr	r1, [pc, #108]	; (800ce60 <ESC_config+0x94>)
 800cdf4:	f103 0c14 	add.w	ip, r3, #20
 800cdf8:	c903      	ldmia	r1, {r0, r1}
 800cdfa:	e88c 0003 	stmia.w	ip, {r0, r1}
   ESCvar.mbboot[1] = mbboot1;
 800cdfe:	4919      	ldr	r1, [pc, #100]	; (800ce64 <ESC_config+0x98>)
 800ce00:	f103 0c1c 	add.w	ip, r3, #28
 800ce04:	c903      	ldmia	r1, {r0, r1}
 800ce06:	e88c 0003 	stmia.w	ip, {r0, r1}

   ESCvar.skip_default_initialization = cfg->skip_default_initialization;
 800ce0a:	7b11      	ldrb	r1, [r2, #12]
 800ce0c:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
   ESCvar.set_defaults_hook = cfg->set_defaults_hook;
 800ce10:	6911      	ldr	r1, [r2, #16]
 800ce12:	6299      	str	r1, [r3, #40]	; 0x28
   ESCvar.pre_state_change_hook = cfg->pre_state_change_hook;
 800ce14:	6951      	ldr	r1, [r2, #20]
 800ce16:	62d9      	str	r1, [r3, #44]	; 0x2c
   ESCvar.post_state_change_hook = cfg->post_state_change_hook;
 800ce18:	6991      	ldr	r1, [r2, #24]
 800ce1a:	6319      	str	r1, [r3, #48]	; 0x30
   ESCvar.application_hook = cfg->application_hook;
 800ce1c:	69d1      	ldr	r1, [r2, #28]
 800ce1e:	6359      	str	r1, [r3, #52]	; 0x34
   ESCvar.safeoutput_override = cfg->safeoutput_override;
 800ce20:	6a11      	ldr	r1, [r2, #32]
 800ce22:	6399      	str	r1, [r3, #56]	; 0x38
   ESCvar.pre_object_download_hook = cfg->pre_object_download_hook;
 800ce24:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800ce26:	63d9      	str	r1, [r3, #60]	; 0x3c
   ESCvar.post_object_download_hook = cfg->post_object_download_hook;
 800ce28:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800ce2a:	6419      	str	r1, [r3, #64]	; 0x40
   ESCvar.pre_object_upload_hook = cfg->pre_object_upload_hook;
 800ce2c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800ce2e:	6459      	str	r1, [r3, #68]	; 0x44
   ESCvar.post_object_upload_hook = cfg->post_object_upload_hook;
 800ce30:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800ce32:	6499      	str	r1, [r3, #72]	; 0x48
   ESCvar.rxpdo_override = cfg->rxpdo_override;
 800ce34:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800ce36:	64d9      	str	r1, [r3, #76]	; 0x4c
   ESCvar.txpdo_override = cfg->txpdo_override;
 800ce38:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800ce3a:	6519      	str	r1, [r3, #80]	; 0x50
   ESCvar.esc_hw_interrupt_enable = cfg->esc_hw_interrupt_enable;
 800ce3c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800ce3e:	6559      	str	r1, [r3, #84]	; 0x54
   ESCvar.esc_hw_interrupt_disable = cfg->esc_hw_interrupt_disable;
 800ce40:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800ce42:	6599      	str	r1, [r3, #88]	; 0x58
   ESCvar.esc_hw_eep_handler = cfg->esc_hw_eep_handler;
 800ce44:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800ce46:	65d9      	str	r1, [r3, #92]	; 0x5c
   ESCvar.esc_check_dc_handler = cfg->esc_check_dc_handler;
 800ce48:	6c91      	ldr	r1, [r2, #72]	; 0x48
 800ce4a:	6619      	str	r1, [r3, #96]	; 0x60
   ESCvar.get_device_id = cfg->get_device_id;
 800ce4c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800ce4e:	665a      	str	r2, [r3, #100]	; 0x64
}
 800ce50:	4770      	bx	lr
 800ce52:	bf00      	nop
 800ce54:	2000814c 	.word	0x2000814c
 800ce58:	0801358c 	.word	0x0801358c
 800ce5c:	08013594 	.word	0x08013594
 800ce60:	0801359c 	.word	0x0801359c
 800ce64:	080135a4 	.word	0x080135a4

0800ce68 <init_coesdo>:
static void init_coesdo(_COEsdo *coesdo,
                        uint8_t sdoservice,
                        uint8_t command,
                        uint16_t index,
                        uint8_t subindex)
{
 800ce68:	b500      	push	{lr}
   coesdo->mbxheader.length = htoes(COE_DEFAULTLENGTH);
 800ce6a:	f04f 0c0a 	mov.w	ip, #10
 800ce6e:	f8a0 c000 	strh.w	ip, [r0]
   coesdo->mbxheader.mbxtype = MBXCOE;
 800ce72:	f890 c005 	ldrb.w	ip, [r0, #5]
 800ce76:	f04f 0e03 	mov.w	lr, #3
 800ce7a:	f36e 0c03 	bfi	ip, lr, #0, #4
 800ce7e:	f880 c005 	strb.w	ip, [r0, #5]
   coesdo->coeheader.numberservice = htoes(sdoservice << 12);
 800ce82:	0309      	lsls	r1, r1, #12
 800ce84:	80c1      	strh	r1, [r0, #6]
   coesdo->command = command;
 800ce86:	7202      	strb	r2, [r0, #8]
   coesdo->index = htoes(index);
 800ce88:	f8a0 3009 	strh.w	r3, [r0, #9]
   coesdo->subindex = subindex;
 800ce8c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800ce90:	72c3      	strb	r3, [r0, #11]
}
 800ce92:	f85d fb04 	ldr.w	pc, [sp], #4

0800ce96 <COE_bitsliceGet>:
 * @param[in] offset = start offset
 * @param[in] length = number of bits to get
 * @return bitslice value
 */
static uint64_t COE_bitsliceGet (uint64_t * bitmap, unsigned int offset, unsigned int length)
{
 800ce96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   const unsigned int word_offset = offset / 64;
 800ce9a:	098d      	lsrs	r5, r1, #6
   const unsigned int bit_offset = offset % 64;
 800ce9c:	f001 033f 	and.w	r3, r1, #63	; 0x3f
   const uint64_t mask = (length == 64) ? UINT64_MAX : (1ULL << length) - 1;
 800cea0:	2a40      	cmp	r2, #64	; 0x40
 800cea2:	d043      	beq.n	800cf2c <COE_bitsliceGet+0x96>
 800cea4:	f04f 0e01 	mov.w	lr, #1
 800cea8:	f1a2 0120 	sub.w	r1, r2, #32
 800ceac:	f1c2 0420 	rsb	r4, r2, #32
 800ceb0:	fa0e f101 	lsl.w	r1, lr, r1
 800ceb4:	fa2e f404 	lsr.w	r4, lr, r4
 800ceb8:	4321      	orrs	r1, r4
 800ceba:	fa0e fe02 	lsl.w	lr, lr, r2
 800cebe:	f11e 3eff 	adds.w	lr, lr, #4294967295	; 0xffffffff
 800cec2:	f141 38ff 	adc.w	r8, r1, #4294967295	; 0xffffffff
   uint64_t w0;
   uint64_t w1 = 0;

   /* Get the least significant word */
   w0 = bitmap[word_offset];
 800cec6:	eb00 04c5 	add.w	r4, r0, r5, lsl #3
 800ceca:	6864      	ldr	r4, [r4, #4]
   w0 = w0 >> bit_offset;
 800cecc:	f1c3 0720 	rsb	r7, r3, #32
 800ced0:	f1a3 0620 	sub.w	r6, r3, #32
 800ced4:	f850 1035 	ldr.w	r1, [r0, r5, lsl #3]
 800ced8:	fa21 fc03 	lsr.w	ip, r1, r3
 800cedc:	fa04 f707 	lsl.w	r7, r4, r7
 800cee0:	ea4c 0c07 	orr.w	ip, ip, r7
 800cee4:	fa24 f606 	lsr.w	r6, r4, r6
 800cee8:	ea4c 0c06 	orr.w	ip, ip, r6
 800ceec:	40dc      	lsrs	r4, r3

   /* Get the most significant word, if required */
   if (length + bit_offset > 64)
 800ceee:	441a      	add	r2, r3
 800cef0:	2a40      	cmp	r2, #64	; 0x40
 800cef2:	d91f      	bls.n	800cf34 <COE_bitsliceGet+0x9e>
   {
      w1 = bitmap[word_offset + 1];
 800cef4:	3501      	adds	r5, #1
 800cef6:	eb00 02c5 	add.w	r2, r0, r5, lsl #3
 800cefa:	f850 0035 	ldr.w	r0, [r0, r5, lsl #3]
 800cefe:	6852      	ldr	r2, [r2, #4]
      w1 = w1 << (64 - bit_offset);
 800cf00:	f1c3 0640 	rsb	r6, r3, #64	; 0x40
 800cf04:	f1c3 0520 	rsb	r5, r3, #32
 800cf08:	3b20      	subs	r3, #32
 800cf0a:	40b2      	lsls	r2, r6
 800cf0c:	fa00 f505 	lsl.w	r5, r0, r5
 800cf10:	432a      	orrs	r2, r5
 800cf12:	fa20 f303 	lsr.w	r3, r0, r3
 800cf16:	431a      	orrs	r2, r3
 800cf18:	40b0      	lsls	r0, r6
   }

   w0 = (w1 | w0);
 800cf1a:	ea40 000c 	orr.w	r0, r0, ip
 800cf1e:	4322      	orrs	r2, r4
   return (w0 & mask);
}
 800cf20:	ea0e 0000 	and.w	r0, lr, r0
 800cf24:	ea08 0102 	and.w	r1, r8, r2
 800cf28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   const uint64_t mask = (length == 64) ? UINT64_MAX : (1ULL << length) - 1;
 800cf2c:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800cf30:	46f0      	mov	r8, lr
 800cf32:	e7c8      	b.n	800cec6 <COE_bitsliceGet+0x30>
   uint64_t w1 = 0;
 800cf34:	2000      	movs	r0, #0
 800cf36:	4602      	mov	r2, r0
 800cf38:	e7ef      	b.n	800cf1a <COE_bitsliceGet+0x84>

0800cf3a <COE_bitsliceSet>:
 * @param[in] length = number of bits to set
 * @param[in] value  = value to set
 */
static void COE_bitsliceSet (uint64_t * bitmap, unsigned int offset, unsigned int length,
                             uint64_t value)
{
 800cf3a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf3e:	b083      	sub	sp, #12
 800cf40:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800cf42:	9f0d      	ldr	r7, [sp, #52]	; 0x34
   const unsigned int word_offset = offset / 64;
 800cf44:	098e      	lsrs	r6, r1, #6
   const unsigned int bit_offset = offset % 64;
 800cf46:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   const uint64_t mask = (length == 64) ? UINT64_MAX : (1ULL << length) - 1;
 800cf4a:	2a40      	cmp	r2, #64	; 0x40
 800cf4c:	d079      	beq.n	800d042 <COE_bitsliceSet+0x108>
 800cf4e:	2301      	movs	r3, #1
 800cf50:	f1a2 0e20 	sub.w	lr, r2, #32
 800cf54:	f1c2 0520 	rsb	r5, r2, #32
 800cf58:	fa03 fe0e 	lsl.w	lr, r3, lr
 800cf5c:	fa23 f505 	lsr.w	r5, r3, r5
 800cf60:	ea4e 0e05 	orr.w	lr, lr, r5
 800cf64:	4093      	lsls	r3, r2
 800cf66:	3b01      	subs	r3, #1
 800cf68:	f14e 3eff 	adc.w	lr, lr, #4294967295	; 0xffffffff
   const uint64_t mask0 = mask << bit_offset;
 800cf6c:	f1a1 0c20 	sub.w	ip, r1, #32
 800cf70:	f1c1 0520 	rsb	r5, r1, #32
 800cf74:	fa0e f801 	lsl.w	r8, lr, r1
 800cf78:	fa03 fc0c 	lsl.w	ip, r3, ip
 800cf7c:	ea48 080c 	orr.w	r8, r8, ip
 800cf80:	fa23 f505 	lsr.w	r5, r3, r5
 800cf84:	ea48 0805 	orr.w	r8, r8, r5
 800cf88:	fa03 f501 	lsl.w	r5, r3, r1
 800cf8c:	9501      	str	r5, [sp, #4]
   uint64_t v0 = value << bit_offset;
 800cf8e:	f1a1 0a20 	sub.w	sl, r1, #32
 800cf92:	f1c1 0920 	rsb	r9, r1, #32
 800cf96:	fa07 fc01 	lsl.w	ip, r7, r1
 800cf9a:	fa04 fa0a 	lsl.w	sl, r4, sl
 800cf9e:	ea4c 0c0a 	orr.w	ip, ip, sl
 800cfa2:	fa24 f909 	lsr.w	r9, r4, r9
 800cfa6:	ea4c 0c09 	orr.w	ip, ip, r9
 800cfaa:	fa04 f901 	lsl.w	r9, r4, r1
   uint64_t w0 = bitmap[word_offset];
 800cfae:	eb00 0ac6 	add.w	sl, r0, r6, lsl #3
 800cfb2:	f850 b036 	ldr.w	fp, [r0, r6, lsl #3]

   /* Set the least significant word */
   w0 = (w0 & ~mask0) | (v0 & mask0);
 800cfb6:	ea89 090b 	eor.w	r9, r9, fp
 800cfba:	f8da 5004 	ldr.w	r5, [sl, #4]
 800cfbe:	ea8c 0c05 	eor.w	ip, ip, r5
 800cfc2:	9d01      	ldr	r5, [sp, #4]
 800cfc4:	ea09 0505 	and.w	r5, r9, r5
 800cfc8:	ea0c 0c08 	and.w	ip, ip, r8
 800cfcc:	ea85 0b0b 	eor.w	fp, r5, fp
 800cfd0:	f8da 5004 	ldr.w	r5, [sl, #4]
 800cfd4:	ea8c 0505 	eor.w	r5, ip, r5
   bitmap[word_offset] = w0;
 800cfd8:	f840 b036 	str.w	fp, [r0, r6, lsl #3]
 800cfdc:	f8ca 5004 	str.w	r5, [sl, #4]

   /* Set the most significant word, if required */
   if (length + bit_offset > 64)
 800cfe0:	440a      	add	r2, r1
 800cfe2:	2a40      	cmp	r2, #64	; 0x40
 800cfe4:	d92a      	bls.n	800d03c <COE_bitsliceSet+0x102>
   {
      const uint64_t mask1 = mask >> (64 - bit_offset);
 800cfe6:	f1c1 0240 	rsb	r2, r1, #64	; 0x40
 800cfea:	f1a1 0520 	sub.w	r5, r1, #32
 800cfee:	f1c1 0120 	rsb	r1, r1, #32
 800cff2:	40d3      	lsrs	r3, r2
 800cff4:	fa0e f505 	lsl.w	r5, lr, r5
 800cff8:	432b      	orrs	r3, r5
 800cffa:	fa2e f101 	lsr.w	r1, lr, r1
 800cffe:	430b      	orrs	r3, r1
 800d000:	fa2e fe02 	lsr.w	lr, lr, r2
      uint64_t v1 = value >> (64 - bit_offset);
 800d004:	f1c2 0520 	rsb	r5, r2, #32
 800d008:	f1a2 0120 	sub.w	r1, r2, #32
 800d00c:	40d4      	lsrs	r4, r2
 800d00e:	fa07 f505 	lsl.w	r5, r7, r5
 800d012:	432c      	orrs	r4, r5
 800d014:	fa27 f101 	lsr.w	r1, r7, r1
 800d018:	430c      	orrs	r4, r1
 800d01a:	40d7      	lsrs	r7, r2
      uint64_t w1 = bitmap[word_offset + 1];
 800d01c:	3601      	adds	r6, #1
 800d01e:	eb00 05c6 	add.w	r5, r0, r6, lsl #3
 800d022:	f850 1036 	ldr.w	r1, [r0, r6, lsl #3]
 800d026:	686a      	ldr	r2, [r5, #4]

      w1 = (w1 & ~mask1) | (v1 & mask1);
 800d028:	404c      	eors	r4, r1
 800d02a:	4057      	eors	r7, r2
 800d02c:	401c      	ands	r4, r3
 800d02e:	ea07 070e 	and.w	r7, r7, lr
 800d032:	4061      	eors	r1, r4
 800d034:	407a      	eors	r2, r7
      bitmap[word_offset + 1] = w1;
 800d036:	f840 1036 	str.w	r1, [r0, r6, lsl #3]
 800d03a:	606a      	str	r2, [r5, #4]
   }
}
 800d03c:	b003      	add	sp, #12
 800d03e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   const uint64_t mask = (length == 64) ? UINT64_MAX : (1ULL << length) - 1;
 800d042:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d046:	469e      	mov	lr, r3
 800d048:	e790      	b.n	800cf6c <COE_bitsliceSet+0x32>

0800d04a <COE_setValue>:
 * @param[in] obj   = object description
 * @param[in] value = new value
 */
static void COE_setValue (const _objd * obj, uint64_t value)
{
   switch(obj->datatype)
 800d04a:	8841      	ldrh	r1, [r0, #2]
 800d04c:	3901      	subs	r1, #1
 800d04e:	2936      	cmp	r1, #54	; 0x36
 800d050:	d829      	bhi.n	800d0a6 <COE_setValue+0x5c>
 800d052:	e8df f001 	tbb	[pc, r1]
 800d056:	1c1c      	.short	0x1c1c
 800d058:	1f1c221f 	.word	0x1f1c221f
 800d05c:	28282222 	.word	0x28282222
 800d060:	28282828 	.word	0x28282828
 800d064:	28252828 	.word	0x28252828
 800d068:	28252828 	.word	0x28252828
 800d06c:	28282828 	.word	0x28282828
 800d070:	28282825 	.word	0x28282825
 800d074:	28282828 	.word	0x28282828
 800d078:	28282828 	.word	0x28282828
 800d07c:	28282828 	.word	0x28282828
 800d080:	1f1c2828 	.word	0x1f1c2828
 800d084:	1c1c1c22 	.word	0x1c1c1c22
 800d088:	1c1c1c1c 	.word	0x1c1c1c1c
 800d08c:	1c          	.byte	0x1c
 800d08d:	00          	.byte	0x00
   case DTYPE_BIT8:
   case DTYPE_BOOLEAN:
   case DTYPE_UNSIGNED8:
   case DTYPE_INTEGER8:
   case DTYPE_BITARR8:
      *(uint8_t *)obj->data = value & UINT8_MAX;
 800d08e:	6903      	ldr	r3, [r0, #16]
 800d090:	701a      	strb	r2, [r3, #0]
      break;
 800d092:	4770      	bx	lr

   case DTYPE_UNSIGNED16:
   case DTYPE_INTEGER16:
   case DTYPE_BITARR16:
      *(uint16_t *)obj->data = value & UINT16_MAX;
 800d094:	6903      	ldr	r3, [r0, #16]
 800d096:	801a      	strh	r2, [r3, #0]
      break;
 800d098:	4770      	bx	lr

   case DTYPE_REAL32:
   case DTYPE_UNSIGNED32:
   case DTYPE_INTEGER32:
   case DTYPE_BITARR32:
      *(uint32_t *)obj->data = value & UINT32_MAX;
 800d09a:	6903      	ldr	r3, [r0, #16]
 800d09c:	601a      	str	r2, [r3, #0]
      break;
 800d09e:	4770      	bx	lr

   case DTYPE_REAL64:
   case DTYPE_UNSIGNED64:
   case DTYPE_INTEGER64:
      /* FIXME: must be atomic */
      *(uint64_t *)obj->data = value;
 800d0a0:	6901      	ldr	r1, [r0, #16]
 800d0a2:	600a      	str	r2, [r1, #0]
 800d0a4:	604b      	str	r3, [r1, #4]

   default:
      DPRINT ("ignored\n");
      break;
   }
}
 800d0a6:	4770      	bx	lr

0800d0a8 <SDO_getodlistcont>:
{
 800d0a8:	b570      	push	{r4, r5, r6, lr}
   MBXout = ESC_claimbuffer ();
 800d0aa:	f7ff f949 	bl	800c340 <ESC_claimbuffer>
   if (MBXout)
 800d0ae:	2800      	cmp	r0, #0
 800d0b0:	d059      	beq.n	800d166 <SDO_getodlistcont+0xbe>
 800d0b2:	4686      	mov	lr, r0
      coel = (_COEobjdesc *) &MBX[MBXout * ESC_MBXSIZE];
 800d0b4:	492c      	ldr	r1, [pc, #176]	; (800d168 <SDO_getodlistcont+0xc0>)
 800d0b6:	6ecb      	ldr	r3, [r1, #108]	; 0x6c
 800d0b8:	fb03 fc00 	mul.w	ip, r3, r0
 800d0bc:	4c2b      	ldr	r4, [pc, #172]	; (800d16c <SDO_getodlistcont+0xc4>)
 800d0be:	eb0c 0204 	add.w	r2, ip, r4
      coel->mbxheader.mbxtype = MBXCOE;
 800d0c2:	7953      	ldrb	r3, [r2, #5]
 800d0c4:	2003      	movs	r0, #3
 800d0c6:	f360 0303 	bfi	r3, r0, #0, #4
 800d0ca:	7153      	strb	r3, [r2, #5]
      coel->coeheader.numberservice =
 800d0cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d0d0:	80d3      	strh	r3, [r2, #6]
      coel->infoheader.opcode = COE_GETODLISTRESPONSE;
 800d0d2:	7a13      	ldrb	r3, [r2, #8]
 800d0d4:	2002      	movs	r0, #2
 800d0d6:	f360 0306 	bfi	r3, r0, #0, #7
 800d0da:	7213      	strb	r3, [r2, #8]
      s = (uint16_t)((ESCvar.frags - ESCvar.fragsleft) * (ODLISTSIZE >> 1));
 800d0dc:	f8d1 309c 	ldr.w	r3, [r1, #156]	; 0x9c
 800d0e0:	f8d1 00a0 	ldr.w	r0, [r1, #160]	; 0xa0
 800d0e4:	1a1e      	subs	r6, r3, r0
 800d0e6:	b2b6      	uxth	r6, r6
 800d0e8:	6f49      	ldr	r1, [r1, #116]	; 0x74
 800d0ea:	884b      	ldrh	r3, [r1, #2]
 800d0ec:	3b0e      	subs	r3, #14
 800d0ee:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800d0f2:	fb16 f603 	smulbb	r6, r6, r3
 800d0f6:	b2b6      	uxth	r6, r6
      if (ESCvar.fragsleft > 1)
 800d0f8:	2801      	cmp	r0, #1
 800d0fa:	d913      	bls.n	800d124 <SDO_getodlistcont+0x7c>
         coel->infoheader.incomplete = 1;
 800d0fc:	7a13      	ldrb	r3, [r2, #8]
 800d0fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d102:	7213      	strb	r3, [r2, #8]
         n = (uint16_t)(s + (ODLISTSIZE >> 1));
 800d104:	8849      	ldrh	r1, [r1, #2]
 800d106:	390e      	subs	r1, #14
 800d108:	f3c1 014e 	ubfx	r1, r1, #1, #15
 800d10c:	4431      	add	r1, r6
 800d10e:	b289      	uxth	r1, r1
      coel->infoheader.reserved = 0x00;
 800d110:	2300      	movs	r3, #0
 800d112:	7253      	strb	r3, [r2, #9]
      ESCvar.fragsleft--;
 800d114:	3801      	subs	r0, #1
 800d116:	4b14      	ldr	r3, [pc, #80]	; (800d168 <SDO_getodlistcont+0xc0>)
 800d118:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
      coel->infoheader.fragmentsleft = htoes ((uint16_t)ESCvar.fragsleft);
 800d11c:	8150      	strh	r0, [r2, #10]
      p = &(coel->index);
 800d11e:	320c      	adds	r2, #12
      for (i = s; i < n; i++)
 800d120:	4633      	mov	r3, r6
 800d122:	e013      	b.n	800d14c <SDO_getodlistcont+0xa4>
         coel->infoheader.incomplete = 0;
 800d124:	7a13      	ldrb	r3, [r2, #8]
 800d126:	f36f 13c7 	bfc	r3, #7, #1
 800d12a:	7213      	strb	r3, [r2, #8]
         MBXcontrol[0].state = MBXstate_idle;
 800d12c:	2100      	movs	r1, #0
 800d12e:	4b10      	ldr	r3, [pc, #64]	; (800d170 <SDO_getodlistcont+0xc8>)
 800d130:	7019      	strb	r1, [r3, #0]
         ESCvar.xoe = 0;
 800d132:	4b0d      	ldr	r3, [pc, #52]	; (800d168 <SDO_getodlistcont+0xc0>)
 800d134:	f883 108e 	strb.w	r1, [r3, #142]	; 0x8e
         n = ESCvar.entries;
 800d138:	f8b3 1098 	ldrh.w	r1, [r3, #152]	; 0x98
 800d13c:	e7e8      	b.n	800d110 <SDO_getodlistcont+0x68>
         *p = htoes (SDOobjects[i].index);
 800d13e:	0118      	lsls	r0, r3, #4
 800d140:	4d0c      	ldr	r5, [pc, #48]	; (800d174 <SDO_getodlistcont+0xcc>)
 800d142:	5a28      	ldrh	r0, [r5, r0]
 800d144:	f822 0b02 	strh.w	r0, [r2], #2
      for (i = s; i < n; i++)
 800d148:	3301      	adds	r3, #1
 800d14a:	b29b      	uxth	r3, r3
 800d14c:	428b      	cmp	r3, r1
 800d14e:	d3f6      	bcc.n	800d13e <SDO_getodlistcont+0x96>
      coel->mbxheader.length = htoes (0x06 + ((n - s) << 1));
 800d150:	1b8b      	subs	r3, r1, r6
 800d152:	b29b      	uxth	r3, r3
 800d154:	005b      	lsls	r3, r3, #1
 800d156:	b29b      	uxth	r3, r3
 800d158:	3306      	adds	r3, #6
 800d15a:	f824 300c 	strh.w	r3, [r4, ip]
      MBXcontrol[MBXout].state = MBXstate_outreq;
 800d15e:	4b04      	ldr	r3, [pc, #16]	; (800d170 <SDO_getodlistcont+0xc8>)
 800d160:	2203      	movs	r2, #3
 800d162:	f803 200e 	strb.w	r2, [r3, lr]
}
 800d166:	bd70      	pop	{r4, r5, r6, pc}
 800d168:	2000814c 	.word	0x2000814c
 800d16c:	20008838 	.word	0x20008838
 800d170:	20008e38 	.word	0x20008e38
 800d174:	080154ec 	.word	0x080154ec

0800d178 <SDO_infoerror>:
{
 800d178:	b538      	push	{r3, r4, r5, lr}
 800d17a:	4604      	mov	r4, r0
   MBXout = ESC_claimbuffer ();
 800d17c:	f7ff f8e0 	bl	800c340 <ESC_claimbuffer>
   if (MBXout)
 800d180:	b340      	cbz	r0, 800d1d4 <SDO_infoerror+0x5c>
 800d182:	4601      	mov	r1, r0
      coeres = (_COEobjdesc *) &MBX[MBXout * ESC_MBXSIZE];
 800d184:	4814      	ldr	r0, [pc, #80]	; (800d1d8 <SDO_infoerror+0x60>)
 800d186:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 800d188:	fb01 f202 	mul.w	r2, r1, r2
 800d18c:	4d13      	ldr	r5, [pc, #76]	; (800d1dc <SDO_infoerror+0x64>)
 800d18e:	1953      	adds	r3, r2, r5
      coeres->mbxheader.length = htoes (COE_HEADERSIZE);
 800d190:	f04f 0c0a 	mov.w	ip, #10
 800d194:	f825 c002 	strh.w	ip, [r5, r2]
      coeres->mbxheader.mbxtype = MBXCOE;
 800d198:	795a      	ldrb	r2, [r3, #5]
 800d19a:	f04f 0c03 	mov.w	ip, #3
 800d19e:	f36c 0203 	bfi	r2, ip, #0, #4
 800d1a2:	715a      	strb	r2, [r3, #5]
      coeres->coeheader.numberservice =
 800d1a4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800d1a8:	80da      	strh	r2, [r3, #6]
      coeres->infoheader.opcode = COE_INFOERROR;
 800d1aa:	7a1a      	ldrb	r2, [r3, #8]
 800d1ac:	2507      	movs	r5, #7
 800d1ae:	f365 0206 	bfi	r2, r5, #0, #7
 800d1b2:	721a      	strb	r2, [r3, #8]
      coeres->infoheader.incomplete = 0;
 800d1b4:	b2d2      	uxtb	r2, r2
 800d1b6:	f36f 12c7 	bfc	r2, #7, #1
 800d1ba:	721a      	strb	r2, [r3, #8]
      coeres->infoheader.reserved = 0x00;
 800d1bc:	2200      	movs	r2, #0
 800d1be:	725a      	strb	r2, [r3, #9]
      coeres->infoheader.fragmentsleft = 0;
 800d1c0:	815a      	strh	r2, [r3, #10]
      coeres->index = (uint16_t)htoel (abortcode);
 800d1c2:	819c      	strh	r4, [r3, #12]
      coeres->datatype = (uint16_t)(htoel (abortcode) >> 16);
 800d1c4:	0c24      	lsrs	r4, r4, #16
 800d1c6:	81dc      	strh	r4, [r3, #14]
      MBXcontrol[MBXout].state = MBXstate_outreq;
 800d1c8:	4b05      	ldr	r3, [pc, #20]	; (800d1e0 <SDO_infoerror+0x68>)
 800d1ca:	f803 c001 	strb.w	ip, [r3, r1]
      MBXcontrol[0].state = MBXstate_idle;
 800d1ce:	701a      	strb	r2, [r3, #0]
      ESCvar.xoe = 0;
 800d1d0:	f880 208e 	strb.w	r2, [r0, #142]	; 0x8e
}
 800d1d4:	bd38      	pop	{r3, r4, r5, pc}
 800d1d6:	bf00      	nop
 800d1d8:	2000814c 	.word	0x2000814c
 800d1dc:	20008838 	.word	0x20008838
 800d1e0:	20008e38 	.word	0x20008e38

0800d1e4 <SDO_getodlist>:
{
 800d1e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   uint16_t entries = 0;
 800d1e6:	2400      	movs	r4, #0
   while (SDOobjects[entries].index != 0xffff)
 800d1e8:	e001      	b.n	800d1ee <SDO_getodlist+0xa>
      entries++;
 800d1ea:	3401      	adds	r4, #1
 800d1ec:	b2a4      	uxth	r4, r4
   while (SDOobjects[entries].index != 0xffff)
 800d1ee:	0123      	lsls	r3, r4, #4
 800d1f0:	4a46      	ldr	r2, [pc, #280]	; (800d30c <SDO_getodlist+0x128>)
 800d1f2:	5ad2      	ldrh	r2, [r2, r3]
 800d1f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d1f8:	429a      	cmp	r2, r3
 800d1fa:	d1f6      	bne.n	800d1ea <SDO_getodlist+0x6>
   ESCvar.entries = entries;
 800d1fc:	4b44      	ldr	r3, [pc, #272]	; (800d310 <SDO_getodlist+0x12c>)
 800d1fe:	f8a3 4098 	strh.w	r4, [r3, #152]	; 0x98
   frags = ((uint32_t)(entries << 1) + ODLISTSIZE - 1U);
 800d202:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d204:	885b      	ldrh	r3, [r3, #2]
 800d206:	3b0e      	subs	r3, #14
 800d208:	f023 0301 	bic.w	r3, r3, #1
 800d20c:	041b      	lsls	r3, r3, #16
 800d20e:	0c1b      	lsrs	r3, r3, #16
 800d210:	eb03 0144 	add.w	r1, r3, r4, lsl #1
 800d214:	3901      	subs	r1, #1
   frags /= ODLISTSIZE;
 800d216:	fbb1 f5f3 	udiv	r5, r1, r3
   if (etohs (coer->index) > 0x01)
 800d21a:	4b3e      	ldr	r3, [pc, #248]	; (800d314 <SDO_getodlist+0x130>)
 800d21c:	899b      	ldrh	r3, [r3, #12]
 800d21e:	2b01      	cmp	r3, #1
 800d220:	d903      	bls.n	800d22a <SDO_getodlist+0x46>
      SDO_infoerror (ABORT_UNSUPPORTED);
 800d222:	483d      	ldr	r0, [pc, #244]	; (800d318 <SDO_getodlist+0x134>)
 800d224:	f7ff ffa8 	bl	800d178 <SDO_infoerror>
}
 800d228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      MBXout = ESC_claimbuffer ();
 800d22a:	f7ff f889 	bl	800c340 <ESC_claimbuffer>
   if (MBXout)
 800d22e:	4684      	mov	ip, r0
 800d230:	2800      	cmp	r0, #0
 800d232:	d0f9      	beq.n	800d228 <SDO_getodlist+0x44>
      coel = (_COEobjdesc *) &MBX[MBXout * ESC_MBXSIZE];
 800d234:	4b36      	ldr	r3, [pc, #216]	; (800d310 <SDO_getodlist+0x12c>)
 800d236:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800d238:	fb00 f00c 	mul.w	r0, r0, ip
 800d23c:	4e35      	ldr	r6, [pc, #212]	; (800d314 <SDO_getodlist+0x130>)
 800d23e:	1983      	adds	r3, r0, r6
      coel->mbxheader.mbxtype = MBXCOE;
 800d240:	795a      	ldrb	r2, [r3, #5]
 800d242:	2103      	movs	r1, #3
 800d244:	f361 0203 	bfi	r2, r1, #0, #4
 800d248:	715a      	strb	r2, [r3, #5]
      coel->coeheader.numberservice =
 800d24a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800d24e:	80da      	strh	r2, [r3, #6]
      coel->infoheader.opcode = COE_GETODLISTRESPONSE;
 800d250:	7a1a      	ldrb	r2, [r3, #8]
 800d252:	2102      	movs	r1, #2
 800d254:	f361 0206 	bfi	r2, r1, #0, #7
 800d258:	721a      	strb	r2, [r3, #8]
      if (etohs (coer->index) == 0x00)
 800d25a:	89b2      	ldrh	r2, [r6, #12]
 800d25c:	b9ba      	cbnz	r2, 800d28e <SDO_getodlist+0xaa>
         coel->index = htoes (0x00);
 800d25e:	819a      	strh	r2, [r3, #12]
         coel->infoheader.incomplete = 0;
 800d260:	7a19      	ldrb	r1, [r3, #8]
 800d262:	f362 11c7 	bfi	r1, r2, #7, #1
 800d266:	7219      	strb	r1, [r3, #8]
         coel->infoheader.reserved = 0x00;
 800d268:	725a      	strb	r2, [r3, #9]
         coel->infoheader.fragmentsleft = htoes (0);
 800d26a:	815a      	strh	r2, [r3, #10]
         MBXcontrol[0].state = MBXstate_idle;
 800d26c:	492b      	ldr	r1, [pc, #172]	; (800d31c <SDO_getodlist+0x138>)
 800d26e:	700a      	strb	r2, [r1, #0]
         ESCvar.xoe = 0;
 800d270:	4927      	ldr	r1, [pc, #156]	; (800d310 <SDO_getodlist+0x12c>)
 800d272:	f881 208e 	strb.w	r2, [r1, #142]	; 0x8e
         ESCvar.frags = frags;
 800d276:	f8c1 509c 	str.w	r5, [r1, #156]	; 0x9c
         ESCvar.fragsleft = frags - 1;
 800d27a:	1e6f      	subs	r7, r5, #1
 800d27c:	f8c1 70a0 	str.w	r7, [r1, #160]	; 0xa0
         *p = htoes (entries);
 800d280:	81dc      	strh	r4, [r3, #14]
         *p = 0;
 800d282:	821a      	strh	r2, [r3, #16]
         *p = 0;
 800d284:	825a      	strh	r2, [r3, #18]
         *p = 0;
 800d286:	829a      	strh	r2, [r3, #20]
         *p = 0;
 800d288:	82da      	strh	r2, [r3, #22]
         coel->mbxheader.length = htoes (0x08 + (5 << 1));
 800d28a:	2212      	movs	r2, #18
 800d28c:	5232      	strh	r2, [r6, r0]
      if (etohs (coer->index) == 0x01)
 800d28e:	4a21      	ldr	r2, [pc, #132]	; (800d314 <SDO_getodlist+0x130>)
 800d290:	8992      	ldrh	r2, [r2, #12]
 800d292:	2a01      	cmp	r2, #1
 800d294:	d004      	beq.n	800d2a0 <SDO_getodlist+0xbc>
      MBXcontrol[MBXout].state = MBXstate_outreq;
 800d296:	4b21      	ldr	r3, [pc, #132]	; (800d31c <SDO_getodlist+0x138>)
 800d298:	2203      	movs	r2, #3
 800d29a:	f803 200c 	strb.w	r2, [r3, ip]
}
 800d29e:	e7c3      	b.n	800d228 <SDO_getodlist+0x44>
         if (frags > 1)
 800d2a0:	2d01      	cmp	r5, #1
 800d2a2:	d919      	bls.n	800d2d8 <SDO_getodlist+0xf4>
            coel->infoheader.incomplete = 1;
 800d2a4:	7a1a      	ldrb	r2, [r3, #8]
 800d2a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d2aa:	721a      	strb	r2, [r3, #8]
            ESCvar.xoe = MBXCOE + MBXODL;
 800d2ac:	4a18      	ldr	r2, [pc, #96]	; (800d310 <SDO_getodlist+0x12c>)
 800d2ae:	2113      	movs	r1, #19
 800d2b0:	f882 108e 	strb.w	r1, [r2, #142]	; 0x8e
            n = ODLISTSIZE >> 1;
 800d2b4:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800d2b6:	8854      	ldrh	r4, [r2, #2]
 800d2b8:	3c0e      	subs	r4, #14
 800d2ba:	f3c4 044e 	ubfx	r4, r4, #1, #15
         coel->infoheader.reserved = 0x00;
 800d2be:	2200      	movs	r2, #0
 800d2c0:	725a      	strb	r2, [r3, #9]
         ESCvar.frags = frags;
 800d2c2:	4f13      	ldr	r7, [pc, #76]	; (800d310 <SDO_getodlist+0x12c>)
 800d2c4:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
         ESCvar.fragsleft = frags - 1;
 800d2c8:	3d01      	subs	r5, #1
 800d2ca:	f8c7 50a0 	str.w	r5, [r7, #160]	; 0xa0
         coel->infoheader.fragmentsleft = htoes (ESCvar.fragsleft);
 800d2ce:	815d      	strh	r5, [r3, #10]
         coel->index = htoes (0x01);
 800d2d0:	2101      	movs	r1, #1
 800d2d2:	8199      	strh	r1, [r3, #12]
         p = &(coel->datatype);
 800d2d4:	330e      	adds	r3, #14
         for (i = 0; i < n; i++)
 800d2d6:	e011      	b.n	800d2fc <SDO_getodlist+0x118>
            coel->infoheader.incomplete = 0;
 800d2d8:	7a1a      	ldrb	r2, [r3, #8]
 800d2da:	f36f 12c7 	bfc	r2, #7, #1
 800d2de:	721a      	strb	r2, [r3, #8]
            MBXcontrol[0].state = MBXstate_idle;
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	490e      	ldr	r1, [pc, #56]	; (800d31c <SDO_getodlist+0x138>)
 800d2e4:	700a      	strb	r2, [r1, #0]
            ESCvar.xoe = 0;
 800d2e6:	490a      	ldr	r1, [pc, #40]	; (800d310 <SDO_getodlist+0x12c>)
 800d2e8:	f881 208e 	strb.w	r2, [r1, #142]	; 0x8e
            n = entries;
 800d2ec:	e7e7      	b.n	800d2be <SDO_getodlist+0xda>
            *p = htoes (SDOobjects[i].index);
 800d2ee:	0111      	lsls	r1, r2, #4
 800d2f0:	4d06      	ldr	r5, [pc, #24]	; (800d30c <SDO_getodlist+0x128>)
 800d2f2:	5a69      	ldrh	r1, [r5, r1]
 800d2f4:	f823 1b02 	strh.w	r1, [r3], #2
         for (i = 0; i < n; i++)
 800d2f8:	3201      	adds	r2, #1
 800d2fa:	b292      	uxth	r2, r2
 800d2fc:	42a2      	cmp	r2, r4
 800d2fe:	d3f6      	bcc.n	800d2ee <SDO_getodlist+0x10a>
         coel->mbxheader.length = htoes (0x08 + (n << 1));
 800d300:	0063      	lsls	r3, r4, #1
 800d302:	b29b      	uxth	r3, r3
 800d304:	3308      	adds	r3, #8
 800d306:	5233      	strh	r3, [r6, r0]
 800d308:	e7c5      	b.n	800d296 <SDO_getodlist+0xb2>
 800d30a:	bf00      	nop
 800d30c:	080154ec 	.word	0x080154ec
 800d310:	2000814c 	.word	0x2000814c
 800d314:	20008838 	.word	0x20008838
 800d318:	06010000 	.word	0x06010000
 800d31c:	20008e38 	.word	0x20008e38

0800d320 <SDO_abort>:
{
 800d320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d322:	460e      	mov	r6, r1
 800d324:	4615      	mov	r5, r2
 800d326:	461f      	mov	r7, r3
   if (reusembx)
 800d328:	4604      	mov	r4, r0
 800d32a:	b300      	cbz	r0, 800d36e <SDO_abort+0x4e>
   if (MBXout)
 800d32c:	b1f4      	cbz	r4, 800d36c <SDO_abort+0x4c>
      coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800d32e:	4b12      	ldr	r3, [pc, #72]	; (800d378 <SDO_abort+0x58>)
 800d330:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800d332:	fb04 f000 	mul.w	r0, r4, r0
 800d336:	4b11      	ldr	r3, [pc, #68]	; (800d37c <SDO_abort+0x5c>)
 800d338:	eb00 0c03 	add.w	ip, r0, r3
      coeres->mbxheader.length = htoes (COE_DEFAULTLENGTH);
 800d33c:	220a      	movs	r2, #10
 800d33e:	521a      	strh	r2, [r3, r0]
      coeres->mbxheader.mbxtype = MBXCOE;
 800d340:	f89c 2005 	ldrb.w	r2, [ip, #5]
 800d344:	2303      	movs	r3, #3
 800d346:	f363 0203 	bfi	r2, r3, #0, #4
 800d34a:	f88c 2005 	strb.w	r2, [ip, #5]
      coeres->coeheader.numberservice =
 800d34e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800d352:	f8ac 2006 	strh.w	r2, [ip, #6]
      coeres->index = htoes (index);
 800d356:	f8ac 6009 	strh.w	r6, [ip, #9]
      coeres->subindex = subindex;
 800d35a:	f88c 500b 	strb.w	r5, [ip, #11]
      coeres->command = COE_COMMAND_SDOABORT;
 800d35e:	2280      	movs	r2, #128	; 0x80
 800d360:	f88c 2008 	strb.w	r2, [ip, #8]
      coeres->size = htoel (abortcode);
 800d364:	f8cc 700c 	str.w	r7, [ip, #12]
      MBXcontrol[MBXout].state = MBXstate_outreq;
 800d368:	4a05      	ldr	r2, [pc, #20]	; (800d380 <SDO_abort+0x60>)
 800d36a:	5513      	strb	r3, [r2, r4]
}
 800d36c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      MBXout = ESC_claimbuffer ();
 800d36e:	f7fe ffe7 	bl	800c340 <ESC_claimbuffer>
 800d372:	4604      	mov	r4, r0
 800d374:	e7da      	b.n	800d32c <SDO_abort+0xc>
 800d376:	bf00      	nop
 800d378:	2000814c 	.word	0x2000814c
 800d37c:	20008838 	.word	0x20008838
 800d380:	20008e38 	.word	0x20008e38

0800d384 <set_state_idle>:
{
 800d384:	b508      	push	{r3, lr}
   if (abortcode != 0)
 800d386:	b933      	cbnz	r3, 800d396 <set_state_idle+0x12>
   MBXcontrol[0].state = MBXstate_idle;
 800d388:	2300      	movs	r3, #0
 800d38a:	4a04      	ldr	r2, [pc, #16]	; (800d39c <set_state_idle+0x18>)
 800d38c:	7013      	strb	r3, [r2, #0]
   ESCvar.xoe = 0;
 800d38e:	4a04      	ldr	r2, [pc, #16]	; (800d3a0 <set_state_idle+0x1c>)
 800d390:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
}
 800d394:	bd08      	pop	{r3, pc}
      SDO_abort (reusembx, index, subindex, abortcode);
 800d396:	f7ff ffc3 	bl	800d320 <SDO_abort>
 800d39a:	e7f5      	b.n	800d388 <set_state_idle+0x4>
 800d39c:	20008e38 	.word	0x20008e38
 800d3a0:	2000814c 	.word	0x2000814c

0800d3a4 <copy2mbx>:
{
 800d3a4:	b508      	push	{r3, lr}
 800d3a6:	460b      	mov	r3, r1
   memcpy (dest, source, size);
 800d3a8:	4601      	mov	r1, r0
 800d3aa:	4618      	mov	r0, r3
 800d3ac:	f004 fd14 	bl	8011dd8 <memcpy>
}
 800d3b0:	bd08      	pop	{r3, pc}
	...

0800d3b4 <SDO_uploadsegment>:
{
 800d3b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d3b8:	b082      	sub	sp, #8
   MBXout = ESC_claimbuffer ();
 800d3ba:	f7fe ffc1 	bl	800c340 <ESC_claimbuffer>
   if (MBXout)
 800d3be:	b940      	cbnz	r0, 800d3d2 <SDO_uploadsegment+0x1e>
   MBXcontrol[0].state = MBXstate_idle;
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	4a39      	ldr	r2, [pc, #228]	; (800d4a8 <SDO_uploadsegment+0xf4>)
 800d3c4:	7013      	strb	r3, [r2, #0]
   ESCvar.xoe = 0;
 800d3c6:	4a39      	ldr	r2, [pc, #228]	; (800d4ac <SDO_uploadsegment+0xf8>)
 800d3c8:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
}
 800d3cc:	b002      	add	sp, #8
 800d3ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3d2:	4606      	mov	r6, r0
      coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800d3d4:	4f35      	ldr	r7, [pc, #212]	; (800d4ac <SDO_uploadsegment+0xf8>)
 800d3d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d3d8:	fb03 f800 	mul.w	r8, r3, r0
 800d3dc:	4d34      	ldr	r5, [pc, #208]	; (800d4b0 <SDO_uploadsegment+0xfc>)
 800d3de:	eb08 0905 	add.w	r9, r8, r5
      offset = ESCvar.fragsleft;
 800d3e2:	f8d7 a0a0 	ldr.w	sl, [r7, #160]	; 0xa0
      size = ESCvar.frags - ESCvar.fragsleft;
 800d3e6:	f8d7 409c 	ldr.w	r4, [r7, #156]	; 0x9c
 800d3ea:	eba4 040a 	sub.w	r4, r4, sl
            (coesdo->command & COE_TOGGLEBIT);  /* copy toggle bit */
 800d3ee:	7a2a      	ldrb	r2, [r5, #8]
      init_coesdo(coeres, COE_SDORESPONSE, command,
 800d3f0:	7aeb      	ldrb	r3, [r5, #11]
 800d3f2:	9300      	str	r3, [sp, #0]
 800d3f4:	f8b5 3009 	ldrh.w	r3, [r5, #9]
 800d3f8:	f002 0210 	and.w	r2, r2, #16
 800d3fc:	2103      	movs	r1, #3
 800d3fe:	4648      	mov	r0, r9
 800d400:	f7ff fd32 	bl	800ce68 <init_coesdo>
      if ((size + COE_SEGMENTHEADERSIZE) > ESC_MBXDSIZE)
 800d404:	1ce1      	adds	r1, r4, #3
 800d406:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d408:	1f9a      	subs	r2, r3, #6
 800d40a:	4291      	cmp	r1, r2
 800d40c:	d919      	bls.n	800d442 <SDO_uploadsegment+0x8e>
         size = ESC_MBXDSIZE - COE_SEGMENTHEADERSIZE;
 800d40e:	f1a3 0409 	sub.w	r4, r3, #9
         ESCvar.fragsleft += size;
 800d412:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d416:	4423      	add	r3, r4
 800d418:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
         coeres->mbxheader.length = htoes (COE_SEGMENTHEADERSIZE + size);
 800d41c:	1ce3      	adds	r3, r4, #3
 800d41e:	f825 3008 	strh.w	r3, [r5, r8]
      copy2mbx ((uint8_t *) ESCvar.data + offset, (&(coeres->command)) + 1,
 800d422:	4d22      	ldr	r5, [pc, #136]	; (800d4ac <SDO_uploadsegment+0xf8>)
 800d424:	f8d5 0094 	ldr.w	r0, [r5, #148]	; 0x94
 800d428:	4622      	mov	r2, r4
 800d42a:	f109 0109 	add.w	r1, r9, #9
 800d42e:	4450      	add	r0, sl
 800d430:	f7ff ffb8 	bl	800d3a4 <copy2mbx>
      if (ESCvar.segmented == 0)
 800d434:	f895 3091 	ldrb.w	r3, [r5, #145]	; 0x91
 800d438:	b31b      	cbz	r3, 800d482 <SDO_uploadsegment+0xce>
      MBXcontrol[MBXout].state = MBXstate_outreq;
 800d43a:	4b1b      	ldr	r3, [pc, #108]	; (800d4a8 <SDO_uploadsegment+0xf4>)
 800d43c:	2203      	movs	r2, #3
 800d43e:	559a      	strb	r2, [r3, r6]
 800d440:	e7be      	b.n	800d3c0 <SDO_uploadsegment+0xc>
         ESCvar.segmented = 0;
 800d442:	4b1a      	ldr	r3, [pc, #104]	; (800d4ac <SDO_uploadsegment+0xf8>)
 800d444:	2200      	movs	r2, #0
 800d446:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
         ESCvar.frags = 0;
 800d44a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
         ESCvar.fragsleft = 0;
 800d44e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
         coeres->command |= COE_COMMAND_LASTSEGMENTBIT;
 800d452:	f899 3008 	ldrb.w	r3, [r9, #8]
 800d456:	f043 0301 	orr.w	r3, r3, #1
 800d45a:	f889 3008 	strb.w	r3, [r9, #8]
         if (size >= 7)
 800d45e:	2c06      	cmp	r4, #6
 800d460:	d903      	bls.n	800d46a <SDO_uploadsegment+0xb6>
            coeres->mbxheader.length = htoes (COE_SEGMENTHEADERSIZE + size);
 800d462:	1ce3      	adds	r3, r4, #3
 800d464:	f825 3008 	strh.w	r3, [r5, r8]
 800d468:	e7db      	b.n	800d422 <SDO_uploadsegment+0x6e>
            coeres->command |= (uint8_t)((7U - size) << 1);
 800d46a:	f1c4 0207 	rsb	r2, r4, #7
 800d46e:	b2d2      	uxtb	r2, r2
 800d470:	0052      	lsls	r2, r2, #1
 800d472:	b2d2      	uxtb	r2, r2
 800d474:	4313      	orrs	r3, r2
 800d476:	f889 3008 	strb.w	r3, [r9, #8]
            coeres->mbxheader.length = htoes (COE_DEFAULTLENGTH);
 800d47a:	230a      	movs	r3, #10
 800d47c:	f825 3008 	strh.w	r3, [r5, r8]
 800d480:	e7cf      	b.n	800d422 <SDO_uploadsegment+0x6e>
         abort = ESC_upload_post_objecthandler (etohs (coesdo->index),
 800d482:	4b0b      	ldr	r3, [pc, #44]	; (800d4b0 <SDO_uploadsegment+0xfc>)
 800d484:	f8b5 20a8 	ldrh.w	r2, [r5, #168]	; 0xa8
 800d488:	7ad9      	ldrb	r1, [r3, #11]
 800d48a:	f8b3 0009 	ldrh.w	r0, [r3, #9]
 800d48e:	f7fe fbaf 	bl	800bbf0 <ESC_upload_post_objecthandler>
         if (abort != 0)
 800d492:	4603      	mov	r3, r0
 800d494:	2800      	cmp	r0, #0
 800d496:	d0d0      	beq.n	800d43a <SDO_uploadsegment+0x86>
            set_state_idle (MBXout, etohs (coesdo->index), coesdo->subindex, abort);
 800d498:	4905      	ldr	r1, [pc, #20]	; (800d4b0 <SDO_uploadsegment+0xfc>)
 800d49a:	7aca      	ldrb	r2, [r1, #11]
 800d49c:	f8b1 1009 	ldrh.w	r1, [r1, #9]
 800d4a0:	4630      	mov	r0, r6
 800d4a2:	f7ff ff6f 	bl	800d384 <set_state_idle>
            return;
 800d4a6:	e791      	b.n	800d3cc <SDO_uploadsegment+0x18>
 800d4a8:	20008e38 	.word	0x20008e38
 800d4ac:	2000814c 	.word	0x2000814c
 800d4b0:	20008838 	.word	0x20008838

0800d4b4 <complete_access_subindex_loop>:
{
 800d4b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4b8:	461f      	mov	r7, r3
 800d4ba:	f89d b028 	ldrb.w	fp, [sp, #40]	; 0x28
 800d4be:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   if ((objd->datatype == DTYPE_VISIBLE_STRING) ||
 800d4c2:	8843      	ldrh	r3, [r0, #2]
       (objd->datatype == DTYPE_OCTET_STRING)   ||
 800d4c4:	3b09      	subs	r3, #9
 800d4c6:	b29b      	uxth	r3, r3
   if ((objd->datatype == DTYPE_VISIBLE_STRING) ||
 800d4c8:	2b02      	cmp	r3, #2
 800d4ca:	f240 80a0 	bls.w	800d60e <complete_access_subindex_loop+0x15a>
 800d4ce:	4681      	mov	r9, r0
 800d4d0:	468a      	mov	sl, r1
 800d4d2:	4614      	mov	r4, r2
   if ((load_type == UPLOAD) && (mbxdata != NULL))
 800d4d4:	f1bb 0f00 	cmp.w	fp, #0
 800d4d8:	d102      	bne.n	800d4e0 <complete_access_subindex_loop+0x2c>
 800d4da:	b10f      	cbz	r7, 800d4e0 <complete_access_subindex_loop+0x2c>
      mbxdata[1] = 0;
 800d4dc:	2300      	movs	r3, #0
 800d4de:	707b      	strb	r3, [r7, #1]
      size += (nsub == 0) ? 16 : bitlen;
 800d4e0:	2600      	movs	r6, #0
 800d4e2:	e049      	b.n	800d578 <complete_access_subindex_loop+0xc4>
            (objd + nsub)->data : (void *)&((objd + nsub)->value);
 800d4e4:	f103 010c 	add.w	r1, r3, #12
 800d4e8:	e055      	b.n	800d596 <complete_access_subindex_loop+0xe2>
                  memcpy(&mbxdata[BITS2BYTES(size)], ul_source,
 800d4ea:	1df0      	adds	r0, r6, #7
                        BITS2BYTES(bitlen));
 800d4ec:	1dea      	adds	r2, r5, #7
                  memcpy(&mbxdata[BITS2BYTES(size)], ul_source,
 800d4ee:	08d2      	lsrs	r2, r2, #3
 800d4f0:	eb07 00d0 	add.w	r0, r7, r0, lsr #3
 800d4f4:	f004 fc70 	bl	8011dd8 <memcpy>
 800d4f8:	e032      	b.n	800d560 <complete_access_subindex_loop+0xac>
            else if (WRITE_ACCESS(access, state))
 800d4fa:	f01c 0f08 	tst.w	ip, #8
 800d4fe:	d001      	beq.n	800d504 <complete_access_subindex_loop+0x50>
 800d500:	2b02      	cmp	r3, #2
 800d502:	d009      	beq.n	800d518 <complete_access_subindex_loop+0x64>
 800d504:	f01c 0f10 	tst.w	ip, #16
 800d508:	d001      	beq.n	800d50e <complete_access_subindex_loop+0x5a>
 800d50a:	2b04      	cmp	r3, #4
 800d50c:	d004      	beq.n	800d518 <complete_access_subindex_loop+0x64>
 800d50e:	f01c 0f20 	tst.w	ip, #32
 800d512:	d025      	beq.n	800d560 <complete_access_subindex_loop+0xac>
 800d514:	2b08      	cmp	r3, #8
 800d516:	d123      	bne.n	800d560 <complete_access_subindex_loop+0xac>
               memcpy((objd + nsub)->data, &mbxdata[BITS2BYTES(size)],
 800d518:	1df1      	adds	r1, r6, #7
                     BITS2BYTES(bitlen));
 800d51a:	1dea      	adds	r2, r5, #7
               memcpy((objd + nsub)->data, &mbxdata[BITS2BYTES(size)],
 800d51c:	08d2      	lsrs	r2, r2, #3
 800d51e:	eb07 01d1 	add.w	r1, r7, r1, lsr #3
 800d522:	f004 fc59 	bl	8011dd8 <memcpy>
 800d526:	e01b      	b.n	800d560 <complete_access_subindex_loop+0xac>
      else if ((load_type == UPLOAD) && (mbxdata != NULL))
 800d528:	f1bb 0f00 	cmp.w	fp, #0
 800d52c:	d118      	bne.n	800d560 <complete_access_subindex_loop+0xac>
 800d52e:	b1bf      	cbz	r7, 800d560 <complete_access_subindex_loop+0xac>
         uint32_t bitmask = (1U << bitlen) - 1U;
 800d530:	2001      	movs	r0, #1
 800d532:	40a8      	lsls	r0, r5
 800d534:	3801      	subs	r0, #1
         if (READ_ACCESS(access, state))
 800d536:	f01c 0f01 	tst.w	ip, #1
 800d53a:	d001      	beq.n	800d540 <complete_access_subindex_loop+0x8c>
 800d53c:	2b02      	cmp	r3, #2
 800d53e:	d057      	beq.n	800d5f0 <complete_access_subindex_loop+0x13c>
 800d540:	f01c 0f02 	tst.w	ip, #2
 800d544:	d001      	beq.n	800d54a <complete_access_subindex_loop+0x96>
 800d546:	2b04      	cmp	r3, #4
 800d548:	d052      	beq.n	800d5f0 <complete_access_subindex_loop+0x13c>
 800d54a:	f01c 0f04 	tst.w	ip, #4
 800d54e:	d001      	beq.n	800d554 <complete_access_subindex_loop+0xa0>
 800d550:	2b08      	cmp	r3, #8
 800d552:	d04d      	beq.n	800d5f0 <complete_access_subindex_loop+0x13c>
            tempmask = ~(bitmask << bitoffset);
 800d554:	4090      	lsls	r0, r2
            mbxdata[BITSPOS2BYTESOFFSET(size)] &= (uint8_t)tempmask;
 800d556:	08f2      	lsrs	r2, r6, #3
 800d558:	5cbb      	ldrb	r3, [r7, r2]
 800d55a:	ea23 0300 	bic.w	r3, r3, r0
 800d55e:	54bb      	strb	r3, [r7, r2]
      size += (nsub == 0) ? 16 : bitlen;
 800d560:	b904      	cbnz	r4, 800d564 <complete_access_subindex_loop+0xb0>
 800d562:	2510      	movs	r5, #16
 800d564:	442e      	add	r6, r5
      nsub++;
 800d566:	3401      	adds	r4, #1
 800d568:	b224      	sxth	r4, r4
      if ((max_bytes > 0) && (BITS2BYTES(size) >= max_bytes))
 800d56a:	f1b8 0f00 	cmp.w	r8, #0
 800d56e:	d003      	beq.n	800d578 <complete_access_subindex_loop+0xc4>
 800d570:	1df3      	adds	r3, r6, #7
 800d572:	ebb8 0fd3 	cmp.w	r8, r3, lsr #3
 800d576:	d94b      	bls.n	800d610 <complete_access_subindex_loop+0x15c>
   while (nsub <= SDOobjects[nidx].maxsub)
 800d578:	4b27      	ldr	r3, [pc, #156]	; (800d618 <complete_access_subindex_loop+0x164>)
 800d57a:	eb03 130a 	add.w	r3, r3, sl, lsl #4
 800d57e:	791b      	ldrb	r3, [r3, #4]
 800d580:	429c      	cmp	r4, r3
 800d582:	dc45      	bgt.n	800d610 <complete_access_subindex_loop+0x15c>
      uint16_t bitlen = (objd + nsub)->bitlength;
 800d584:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800d588:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 800d58c:	889d      	ldrh	r5, [r3, #4]
      void *ul_source = ((objd + nsub)->data != NULL) ?
 800d58e:	6918      	ldr	r0, [r3, #16]
            (objd + nsub)->data : (void *)&((objd + nsub)->value);
 800d590:	2800      	cmp	r0, #0
 800d592:	d0a7      	beq.n	800d4e4 <complete_access_subindex_loop+0x30>
 800d594:	4601      	mov	r1, r0
      uint8_t bitoffset = size % 8;
 800d596:	f006 0207 	and.w	r2, r6, #7
      uint8_t access = (objd + nsub)->flags & 0x3f;
 800d59a:	f893 c006 	ldrb.w	ip, [r3, #6]
      uint8_t state = ESCvar.ALstatus & 0x0f;
 800d59e:	4b1f      	ldr	r3, [pc, #124]	; (800d61c <complete_access_subindex_loop+0x168>)
 800d5a0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d5a4:	f003 030f 	and.w	r3, r3, #15
      if ((bitlen % 8) == 0)
 800d5a8:	f015 0f07 	tst.w	r5, #7
 800d5ac:	d1bc      	bne.n	800d528 <complete_access_subindex_loop+0x74>
         if (bitoffset != 0)
 800d5ae:	b112      	cbz	r2, 800d5b6 <complete_access_subindex_loop+0x102>
            size += (8U - bitoffset);
 800d5b0:	1ab2      	subs	r2, r6, r2
 800d5b2:	f102 0608 	add.w	r6, r2, #8
         if (mbxdata != NULL)
 800d5b6:	2f00      	cmp	r7, #0
 800d5b8:	d0d2      	beq.n	800d560 <complete_access_subindex_loop+0xac>
            if (load_type == UPLOAD)
 800d5ba:	f1bb 0f00 	cmp.w	fp, #0
 800d5be:	d19c      	bne.n	800d4fa <complete_access_subindex_loop+0x46>
               if (READ_ACCESS(access, state))
 800d5c0:	f01c 0f01 	tst.w	ip, #1
 800d5c4:	d001      	beq.n	800d5ca <complete_access_subindex_loop+0x116>
 800d5c6:	2b02      	cmp	r3, #2
 800d5c8:	d08f      	beq.n	800d4ea <complete_access_subindex_loop+0x36>
 800d5ca:	f01c 0f02 	tst.w	ip, #2
 800d5ce:	d001      	beq.n	800d5d4 <complete_access_subindex_loop+0x120>
 800d5d0:	2b04      	cmp	r3, #4
 800d5d2:	d08a      	beq.n	800d4ea <complete_access_subindex_loop+0x36>
 800d5d4:	f01c 0f04 	tst.w	ip, #4
 800d5d8:	d001      	beq.n	800d5de <complete_access_subindex_loop+0x12a>
 800d5da:	2b08      	cmp	r3, #8
 800d5dc:	d085      	beq.n	800d4ea <complete_access_subindex_loop+0x36>
                  memset(&mbxdata[BITS2BYTES(size)], 0, BITS2BYTES(bitlen));
 800d5de:	1df0      	adds	r0, r6, #7
 800d5e0:	1dea      	adds	r2, r5, #7
 800d5e2:	08d2      	lsrs	r2, r2, #3
 800d5e4:	2100      	movs	r1, #0
 800d5e6:	eb07 00d0 	add.w	r0, r7, r0, lsr #3
 800d5ea:	f004 fb37 	bl	8011c5c <memset>
 800d5ee:	e7b7      	b.n	800d560 <complete_access_subindex_loop+0xac>
            if (bitoffset == 0)
 800d5f0:	b922      	cbnz	r2, 800d5fc <complete_access_subindex_loop+0x148>
               mbxdata[BITSPOS2BYTESOFFSET(size)] = 0;
 800d5f2:	08f3      	lsrs	r3, r6, #3
 800d5f4:	f04f 0c00 	mov.w	ip, #0
 800d5f8:	f807 c003 	strb.w	ip, [r7, r3]
            tempmask = (*(uint8_t *)ul_source & bitmask) << bitoffset;
 800d5fc:	780b      	ldrb	r3, [r1, #0]
 800d5fe:	4003      	ands	r3, r0
 800d600:	4093      	lsls	r3, r2
            mbxdata[BITSPOS2BYTESOFFSET(size)] |= (uint8_t)tempmask;
 800d602:	08f2      	lsrs	r2, r6, #3
 800d604:	b2db      	uxtb	r3, r3
 800d606:	5cb9      	ldrb	r1, [r7, r2]
 800d608:	430b      	orrs	r3, r1
 800d60a:	54bb      	strb	r3, [r7, r2]
 800d60c:	e7a8      	b.n	800d560 <complete_access_subindex_loop+0xac>
      return ABORT_CA_NOT_SUPPORTED;
 800d60e:	4e04      	ldr	r6, [pc, #16]	; (800d620 <complete_access_subindex_loop+0x16c>)
}
 800d610:	4630      	mov	r0, r6
 800d612:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d616:	bf00      	nop
 800d618:	080154ec 	.word	0x080154ec
 800d61c:	2000814c 	.word	0x2000814c
 800d620:	06010004 	.word	0x06010004

0800d624 <COE_getValue>:
{
 800d624:	b508      	push	{r3, lr}
   switch(obj->datatype)
 800d626:	8843      	ldrh	r3, [r0, #2]
 800d628:	3b01      	subs	r3, #1
 800d62a:	2b36      	cmp	r3, #54	; 0x36
 800d62c:	d82d      	bhi.n	800d68a <COE_getValue+0x66>
 800d62e:	e8df f003 	tbb	[pc, r3]
 800d632:	1c1c      	.short	0x1c1c
 800d634:	201c2420 	.word	0x201c2420
 800d638:	2c2c2424 	.word	0x2c2c2424
 800d63c:	2c2c2c2c 	.word	0x2c2c2c2c
 800d640:	2c282c2c 	.word	0x2c282c2c
 800d644:	2c282c2c 	.word	0x2c282c2c
 800d648:	2c2c2c2c 	.word	0x2c2c2c2c
 800d64c:	2c2c2c28 	.word	0x2c2c2c28
 800d650:	2c2c2c2c 	.word	0x2c2c2c2c
 800d654:	2c2c2c2c 	.word	0x2c2c2c2c
 800d658:	2c2c2c2c 	.word	0x2c2c2c2c
 800d65c:	201c2c2c 	.word	0x201c2c2c
 800d660:	1c1c1c24 	.word	0x1c1c1c24
 800d664:	1c1c1c1c 	.word	0x1c1c1c1c
 800d668:	1c          	.byte	0x1c
 800d669:	00          	.byte	0x00
      value = *(uint8_t *)obj->data;
 800d66a:	6903      	ldr	r3, [r0, #16]
 800d66c:	7818      	ldrb	r0, [r3, #0]
 800d66e:	2100      	movs	r1, #0
}
 800d670:	bd08      	pop	{r3, pc}
      value = *(uint16_t *)obj->data;
 800d672:	6903      	ldr	r3, [r0, #16]
 800d674:	8818      	ldrh	r0, [r3, #0]
 800d676:	2100      	movs	r1, #0
      break;
 800d678:	e7fa      	b.n	800d670 <COE_getValue+0x4c>
      value = *(uint32_t *)obj->data;
 800d67a:	6903      	ldr	r3, [r0, #16]
 800d67c:	6818      	ldr	r0, [r3, #0]
 800d67e:	2100      	movs	r1, #0
      break;
 800d680:	e7f6      	b.n	800d670 <COE_getValue+0x4c>
      value = *(uint64_t *)obj->data;
 800d682:	6903      	ldr	r3, [r0, #16]
 800d684:	6818      	ldr	r0, [r3, #0]
 800d686:	6859      	ldr	r1, [r3, #4]
      break;
 800d688:	e7f2      	b.n	800d670 <COE_getValue+0x4c>
      CC_ASSERT (0);
 800d68a:	4b03      	ldr	r3, [pc, #12]	; (800d698 <COE_getValue+0x74>)
 800d68c:	4a03      	ldr	r2, [pc, #12]	; (800d69c <COE_getValue+0x78>)
 800d68e:	f240 618d 	movw	r1, #1677	; 0x68d
 800d692:	4803      	ldr	r0, [pc, #12]	; (800d6a0 <COE_getValue+0x7c>)
 800d694:	f004 f976 	bl	8011984 <__assert_func>
 800d698:	080135ac 	.word	0x080135ac
 800d69c:	08013604 	.word	0x08013604
 800d6a0:	080135b0 	.word	0x080135b0

0800d6a4 <SDO_findsubindex>:
{
 800d6a4:	b410      	push	{r4}
   objd = SDOobjects[nidx].objdesc;
 800d6a6:	4b14      	ldr	r3, [pc, #80]	; (800d6f8 <SDO_findsubindex+0x54>)
 800d6a8:	eb03 1000 	add.w	r0, r3, r0, lsl #4
 800d6ac:	68c4      	ldr	r4, [r0, #12]
   maxsub = SDOobjects[nidx].maxsub;
 800d6ae:	f890 c004 	ldrb.w	ip, [r0, #4]
   if ((subindex <= maxsub) && ((objd + subindex)->subindex == subindex))
 800d6b2:	458c      	cmp	ip, r1
 800d6b4:	d20c      	bcs.n	800d6d0 <SDO_findsubindex+0x2c>
 800d6b6:	2000      	movs	r0, #0
   while (((objd + n)->subindex < subindex) && (n < maxsub))
 800d6b8:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 800d6bc:	f834 2023 	ldrh.w	r2, [r4, r3, lsl #2]
 800d6c0:	b28b      	uxth	r3, r1
 800d6c2:	429a      	cmp	r2, r3
 800d6c4:	d20f      	bcs.n	800d6e6 <SDO_findsubindex+0x42>
 800d6c6:	4560      	cmp	r0, ip
 800d6c8:	da0d      	bge.n	800d6e6 <SDO_findsubindex+0x42>
      n++;
 800d6ca:	3001      	adds	r0, #1
 800d6cc:	b200      	sxth	r0, r0
 800d6ce:	e7f3      	b.n	800d6b8 <SDO_findsubindex+0x14>
   if ((subindex <= maxsub) && ((objd + subindex)->subindex == subindex))
 800d6d0:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800d6d4:	f834 2023 	ldrh.w	r2, [r4, r3, lsl #2]
 800d6d8:	b28b      	uxth	r3, r1
 800d6da:	429a      	cmp	r2, r3
 800d6dc:	d001      	beq.n	800d6e2 <SDO_findsubindex+0x3e>
 800d6de:	2000      	movs	r0, #0
 800d6e0:	e7ea      	b.n	800d6b8 <SDO_findsubindex+0x14>
      return subindex;
 800d6e2:	b208      	sxth	r0, r1
 800d6e4:	e001      	b.n	800d6ea <SDO_findsubindex+0x46>
   if ((objd + n)->subindex != subindex)
 800d6e6:	429a      	cmp	r2, r3
 800d6e8:	d102      	bne.n	800d6f0 <SDO_findsubindex+0x4c>
}
 800d6ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6ee:	4770      	bx	lr
      return -1;
 800d6f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d6f4:	e7f9      	b.n	800d6ea <SDO_findsubindex+0x46>
 800d6f6:	bf00      	nop
 800d6f8:	080154ec 	.word	0x080154ec

0800d6fc <SDO_findobject>:
{
 800d6fc:	4601      	mov	r1, r0
   int32_t n = 0;
 800d6fe:	2000      	movs	r0, #0
   while (SDOobjects[n].index < index)
 800d700:	e000      	b.n	800d704 <SDO_findobject+0x8>
      n++;
 800d702:	3001      	adds	r0, #1
   while (SDOobjects[n].index < index)
 800d704:	0103      	lsls	r3, r0, #4
 800d706:	4a04      	ldr	r2, [pc, #16]	; (800d718 <SDO_findobject+0x1c>)
 800d708:	5ad3      	ldrh	r3, [r2, r3]
 800d70a:	428b      	cmp	r3, r1
 800d70c:	d3f9      	bcc.n	800d702 <SDO_findobject+0x6>
   if (SDOobjects[n].index != index)
 800d70e:	d100      	bne.n	800d712 <SDO_findobject+0x16>
}
 800d710:	4770      	bx	lr
      return -1;
 800d712:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d716:	e7fb      	b.n	800d710 <SDO_findobject+0x14>
 800d718:	080154ec 	.word	0x080154ec

0800d71c <complete_access_get_variables>:
{
 800d71c:	b538      	push	{r3, r4, r5, lr}
 800d71e:	461d      	mov	r5, r3
   *index = etohs (coesdo->index);
 800d720:	f8b0 3009 	ldrh.w	r3, [r0, #9]
 800d724:	800b      	strh	r3, [r1, #0]
   *subindex = coesdo->subindex;
 800d726:	7ac3      	ldrb	r3, [r0, #11]
 800d728:	7013      	strb	r3, [r2, #0]
   if (*subindex > 1)
 800d72a:	2b01      	cmp	r3, #1
 800d72c:	d80f      	bhi.n	800d74e <complete_access_get_variables+0x32>
 800d72e:	4614      	mov	r4, r2
   *nidx = SDO_findobject (*index);
 800d730:	8808      	ldrh	r0, [r1, #0]
 800d732:	f7ff ffe3 	bl	800d6fc <SDO_findobject>
 800d736:	6028      	str	r0, [r5, #0]
   if (*nidx < 0)
 800d738:	2800      	cmp	r0, #0
 800d73a:	db0a      	blt.n	800d752 <complete_access_get_variables+0x36>
   *nsub = SDO_findsubindex (*nidx, *subindex);
 800d73c:	7821      	ldrb	r1, [r4, #0]
 800d73e:	f7ff ffb1 	bl	800d6a4 <SDO_findsubindex>
 800d742:	9b04      	ldr	r3, [sp, #16]
 800d744:	8018      	strh	r0, [r3, #0]
   if (*nsub < 0)
 800d746:	2800      	cmp	r0, #0
 800d748:	db05      	blt.n	800d756 <complete_access_get_variables+0x3a>
   return 0;
 800d74a:	2000      	movs	r0, #0
}
 800d74c:	bd38      	pop	{r3, r4, r5, pc}
      return ABORT_UNSUPPORTED;
 800d74e:	4803      	ldr	r0, [pc, #12]	; (800d75c <complete_access_get_variables+0x40>)
 800d750:	e7fc      	b.n	800d74c <complete_access_get_variables+0x30>
      return ABORT_NOOBJECT;
 800d752:	4803      	ldr	r0, [pc, #12]	; (800d760 <complete_access_get_variables+0x44>)
 800d754:	e7fa      	b.n	800d74c <complete_access_get_variables+0x30>
      return ABORT_NOSUBINDEX;
 800d756:	4803      	ldr	r0, [pc, #12]	; (800d764 <complete_access_get_variables+0x48>)
 800d758:	e7f8      	b.n	800d74c <complete_access_get_variables+0x30>
 800d75a:	bf00      	nop
 800d75c:	06010000 	.word	0x06010000
 800d760:	06020000 	.word	0x06020000
 800d764:	06090011 	.word	0x06090011

0800d768 <SDO_upload_complete_access>:
{
 800d768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d76c:	b087      	sub	sp, #28
   uint32_t abortcode = complete_access_get_variables
 800d76e:	f10d 030e 	add.w	r3, sp, #14
 800d772:	9300      	str	r3, [sp, #0]
 800d774:	ab04      	add	r3, sp, #16
 800d776:	f10d 0215 	add.w	r2, sp, #21
 800d77a:	f10d 0116 	add.w	r1, sp, #22
 800d77e:	4876      	ldr	r0, [pc, #472]	; (800d958 <SDO_upload_complete_access+0x1f0>)
 800d780:	f7ff ffcc 	bl	800d71c <complete_access_get_variables>
   if (abortcode != 0)
 800d784:	2800      	cmp	r0, #0
 800d786:	f040 80a1 	bne.w	800d8cc <SDO_upload_complete_access+0x164>
   uint8_t MBXout = ESC_claimbuffer ();
 800d78a:	f7fe fdd9 	bl	800c340 <ESC_claimbuffer>
   if (MBXout == 0)
 800d78e:	4606      	mov	r6, r0
 800d790:	2800      	cmp	r0, #0
 800d792:	f000 80a6 	beq.w	800d8e2 <SDO_upload_complete_access+0x17a>
   const _objd *objd = SDOobjects[nidx].objdesc;
 800d796:	9904      	ldr	r1, [sp, #16]
 800d798:	4b70      	ldr	r3, [pc, #448]	; (800d95c <SDO_upload_complete_access+0x1f4>)
 800d79a:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800d79e:	68dd      	ldr	r5, [r3, #12]
   uint32_t size = complete_access_subindex_loop(objd, nidx, nsub, NULL, UPLOAD, 0);
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	9301      	str	r3, [sp, #4]
 800d7a4:	9300      	str	r3, [sp, #0]
 800d7a6:	f9bd 200e 	ldrsh.w	r2, [sp, #14]
 800d7aa:	4628      	mov	r0, r5
 800d7ac:	f7ff fe82 	bl	800d4b4 <complete_access_subindex_loop>
 800d7b0:	9002      	str	r0, [sp, #8]
   uint8_t dss = (size > 24) ? 0 : (uint8_t)(4U * (3U - ((size - 1U) >> 3)));
 800d7b2:	2818      	cmp	r0, #24
 800d7b4:	f200 809e 	bhi.w	800d8f4 <SDO_upload_complete_access+0x18c>
 800d7b8:	1e44      	subs	r4, r0, #1
 800d7ba:	08e4      	lsrs	r4, r4, #3
 800d7bc:	f1c4 0403 	rsb	r4, r4, #3
 800d7c0:	b2e4      	uxtb	r4, r4
 800d7c2:	00a4      	lsls	r4, r4, #2
 800d7c4:	b2e4      	uxtb	r4, r4
   size = BITS2BYTES(size);
 800d7c6:	3007      	adds	r0, #7
 800d7c8:	08c3      	lsrs	r3, r0, #3
 800d7ca:	9302      	str	r3, [sp, #8]
   if (size > 0xffff)
 800d7cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d7d0:	f080 8092 	bcs.w	800d8f8 <SDO_upload_complete_access+0x190>
   if ((size + PREALLOC_FACTOR * COE_HEADERSIZE) > PREALLOC_BUFFER_SIZE)
 800d7d4:	331e      	adds	r3, #30
 800d7d6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800d7da:	f200 8095 	bhi.w	800d908 <SDO_upload_complete_access+0x1a0>
         objd->data, (size_t *)&size, objd->flags | COMPLETE_ACCESS_FLAG);
 800d7de:	692a      	ldr	r2, [r5, #16]
 800d7e0:	88eb      	ldrh	r3, [r5, #6]
   abortcode = ESC_upload_pre_objecthandler(index, subindex,
 800d7e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d7e6:	9300      	str	r3, [sp, #0]
 800d7e8:	ab02      	add	r3, sp, #8
 800d7ea:	f89d 1015 	ldrb.w	r1, [sp, #21]
 800d7ee:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 800d7f2:	f7fe f9ed 	bl	800bbd0 <ESC_upload_pre_objecthandler>
   if (abortcode != 0)
 800d7f6:	4603      	mov	r3, r0
 800d7f8:	2800      	cmp	r0, #0
 800d7fa:	f040 808e 	bne.w	800d91a <SDO_upload_complete_access+0x1b2>
   complete_access_subindex_loop(objd, nidx, nsub, ESCvar.mbxdata, UPLOAD, 0);
 800d7fe:	4f58      	ldr	r7, [pc, #352]	; (800d960 <SDO_upload_complete_access+0x1f8>)
 800d800:	f04f 0a00 	mov.w	sl, #0
 800d804:	f8cd a004 	str.w	sl, [sp, #4]
 800d808:	f8cd a000 	str.w	sl, [sp]
 800d80c:	463b      	mov	r3, r7
 800d80e:	f9bd 200e 	ldrsh.w	r2, [sp, #14]
 800d812:	9904      	ldr	r1, [sp, #16]
 800d814:	4628      	mov	r0, r5
 800d816:	f7ff fe4d 	bl	800d4b4 <complete_access_subindex_loop>
   _COEsdo *coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800d81a:	f857 3c7e 	ldr.w	r3, [r7, #-126]
 800d81e:	fb03 f806 	mul.w	r8, r3, r6
 800d822:	f8df b134 	ldr.w	fp, [pc, #308]	; 800d958 <SDO_upload_complete_access+0x1f0>
 800d826:	eb08 090b 	add.w	r9, r8, fp
   init_coesdo(coeres, COE_SDORESPONSE,
 800d82a:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800d82e:	9300      	str	r3, [sp, #0]
 800d830:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 800d834:	2251      	movs	r2, #81	; 0x51
 800d836:	2103      	movs	r1, #3
 800d838:	4648      	mov	r0, r9
 800d83a:	f7ff fb15 	bl	800ce68 <init_coesdo>
   ESCvar.segmented = 0;
 800d83e:	f807 ac59 	strb.w	sl, [r7, #-89]
   _COEsdo *coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800d842:	3fea      	subs	r7, #234	; 0xea
   if (size <= 4)
 800d844:	9a02      	ldr	r2, [sp, #8]
 800d846:	2a04      	cmp	r2, #4
 800d848:	d96f      	bls.n	800d92a <SDO_upload_complete_access+0x1c2>
      coeres->size = htoel (size);
 800d84a:	f8c9 200c 	str.w	r2, [r9, #12]
      if ((size + COE_HEADERSIZE) > ESC_MBXDSIZE)
 800d84e:	f102 030a 	add.w	r3, r2, #10
 800d852:	4944      	ldr	r1, [pc, #272]	; (800d964 <SDO_upload_complete_access+0x1fc>)
 800d854:	6ec9      	ldr	r1, [r1, #108]	; 0x6c
 800d856:	1f88      	subs	r0, r1, #6
 800d858:	4283      	cmp	r3, r0
 800d85a:	d911      	bls.n	800d880 <SDO_upload_complete_access+0x118>
         ESCvar.frags = size;
 800d85c:	4b41      	ldr	r3, [pc, #260]	; (800d964 <SDO_upload_complete_access+0x1fc>)
 800d85e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
         size = ESC_MBXDSIZE - COE_HEADERSIZE;
 800d862:	3910      	subs	r1, #16
 800d864:	9102      	str	r1, [sp, #8]
         ESCvar.fragsleft = size;
 800d866:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
         ESCvar.segmented = MBXSEU;
 800d86a:	2240      	movs	r2, #64	; 0x40
 800d86c:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
         ESCvar.data = ESCvar.mbxdata;
 800d870:	f103 02ea 	add.w	r2, r3, #234	; 0xea
 800d874:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
         ESCvar.flags = COMPLETE_ACCESS_FLAG;
 800d878:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800d87c:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
      coeres->mbxheader.length = htoes (COE_HEADERSIZE + size);
 800d880:	9a02      	ldr	r2, [sp, #8]
 800d882:	f102 030a 	add.w	r3, r2, #10
 800d886:	f82b 3008 	strh.w	r3, [fp, r8]
      memcpy((&(coeres->size)) + 1, ESCvar.mbxdata, size);
 800d88a:	4935      	ldr	r1, [pc, #212]	; (800d960 <SDO_upload_complete_access+0x1f8>)
 800d88c:	f109 0010 	add.w	r0, r9, #16
 800d890:	f004 faa2 	bl	8011dd8 <memcpy>
   if (ESCvar.segmented == 0)
 800d894:	4b33      	ldr	r3, [pc, #204]	; (800d964 <SDO_upload_complete_access+0x1fc>)
 800d896:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800d89a:	b95b      	cbnz	r3, 800d8b4 <SDO_upload_complete_access+0x14c>
            objd->flags | COMPLETE_ACCESS_FLAG);
 800d89c:	88ea      	ldrh	r2, [r5, #6]
      abortcode = ESC_upload_post_objecthandler (index, subindex,
 800d89e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d8a2:	f89d 1015 	ldrb.w	r1, [sp, #21]
 800d8a6:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 800d8aa:	f7fe f9a1 	bl	800bbf0 <ESC_upload_post_objecthandler>
      if (abortcode != 0)
 800d8ae:	4603      	mov	r3, r0
 800d8b0:	2800      	cmp	r0, #0
 800d8b2:	d148      	bne.n	800d946 <SDO_upload_complete_access+0x1de>
   MBXcontrol[MBXout].state = MBXstate_outreq;
 800d8b4:	4b2c      	ldr	r3, [pc, #176]	; (800d968 <SDO_upload_complete_access+0x200>)
 800d8b6:	2203      	movs	r2, #3
 800d8b8:	559a      	strb	r2, [r3, r6]
   set_state_idle (MBXout, index, subindex, 0);
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800d8c0:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800d8c4:	4630      	mov	r0, r6
 800d8c6:	f7ff fd5d 	bl	800d384 <set_state_idle>
 800d8ca:	e007      	b.n	800d8dc <SDO_upload_complete_access+0x174>
 800d8cc:	4603      	mov	r3, r0
      set_state_idle (0, index, subindex, abortcode);
 800d8ce:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800d8d2:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800d8d6:	2000      	movs	r0, #0
 800d8d8:	f7ff fd54 	bl	800d384 <set_state_idle>
}
 800d8dc:	b007      	add	sp, #28
 800d8de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      set_state_idle (0, index, subindex, 0);
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800d8e8:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	f7ff fd49 	bl	800d384 <set_state_idle>
      return;
 800d8f2:	e7f3      	b.n	800d8dc <SDO_upload_complete_access+0x174>
   uint8_t dss = (size > 24) ? 0 : (uint8_t)(4U * (3U - ((size - 1U) >> 3)));
 800d8f4:	2400      	movs	r4, #0
 800d8f6:	e766      	b.n	800d7c6 <SDO_upload_complete_access+0x5e>
      set_state_idle (MBXout, index, subindex, size);
 800d8f8:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800d8fc:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800d900:	4630      	mov	r0, r6
 800d902:	f7ff fd3f 	bl	800d384 <set_state_idle>
      return;
 800d906:	e7e9      	b.n	800d8dc <SDO_upload_complete_access+0x174>
      set_state_idle (MBXout, index, subindex, ABORT_CA_NOT_SUPPORTED);
 800d908:	4b18      	ldr	r3, [pc, #96]	; (800d96c <SDO_upload_complete_access+0x204>)
 800d90a:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800d90e:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800d912:	4630      	mov	r0, r6
 800d914:	f7ff fd36 	bl	800d384 <set_state_idle>
      return;
 800d918:	e7e0      	b.n	800d8dc <SDO_upload_complete_access+0x174>
      set_state_idle (MBXout, index, subindex, abortcode);
 800d91a:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800d91e:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800d922:	4630      	mov	r0, r6
 800d924:	f7ff fd2e 	bl	800d384 <set_state_idle>
      return;
 800d928:	e7d8      	b.n	800d8dc <SDO_upload_complete_access+0x174>
      coeres->command |= (COE_EXPEDITED_INDICATOR | dss);
 800d92a:	f899 3008 	ldrb.w	r3, [r9, #8]
 800d92e:	431c      	orrs	r4, r3
 800d930:	f044 0402 	orr.w	r4, r4, #2
 800d934:	f889 4008 	strb.w	r4, [r9, #8]
      memcpy(&(coeres->size), ESCvar.mbxdata, size);
 800d938:	f107 01ea 	add.w	r1, r7, #234	; 0xea
 800d93c:	f109 000c 	add.w	r0, r9, #12
 800d940:	f004 fa4a 	bl	8011dd8 <memcpy>
 800d944:	e7a6      	b.n	800d894 <SDO_upload_complete_access+0x12c>
         set_state_idle (MBXout, index, subindex, abortcode);
 800d946:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800d94a:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800d94e:	4630      	mov	r0, r6
 800d950:	f7ff fd18 	bl	800d384 <set_state_idle>
         return;
 800d954:	e7c2      	b.n	800d8dc <SDO_upload_complete_access+0x174>
 800d956:	bf00      	nop
 800d958:	20008838 	.word	0x20008838
 800d95c:	080154ec 	.word	0x080154ec
 800d960:	20008236 	.word	0x20008236
 800d964:	2000814c 	.word	0x2000814c
 800d968:	20008e38 	.word	0x20008e38
 800d96c:	06010004 	.word	0x06010004

0800d970 <SDO_download_complete_access>:
{
 800d970:	b570      	push	{r4, r5, r6, lr}
 800d972:	b086      	sub	sp, #24
   uint32_t abortcode = complete_access_get_variables
 800d974:	f10d 030e 	add.w	r3, sp, #14
 800d978:	9300      	str	r3, [sp, #0]
 800d97a:	ab04      	add	r3, sp, #16
 800d97c:	f10d 0215 	add.w	r2, sp, #21
 800d980:	f10d 0116 	add.w	r1, sp, #22
 800d984:	4869      	ldr	r0, [pc, #420]	; (800db2c <SDO_download_complete_access+0x1bc>)
 800d986:	f7ff fec9 	bl	800d71c <complete_access_get_variables>
   if (abortcode != 0)
 800d98a:	2800      	cmp	r0, #0
 800d98c:	d166      	bne.n	800da5c <SDO_download_complete_access+0xec>
   if (coesdo->command & COE_EXPEDITED_INDICATOR)
 800d98e:	4b67      	ldr	r3, [pc, #412]	; (800db2c <SDO_download_complete_access+0x1bc>)
 800d990:	7a1c      	ldrb	r4, [r3, #8]
 800d992:	f014 0f02 	tst.w	r4, #2
 800d996:	d06a      	beq.n	800da6e <SDO_download_complete_access+0xfe>
      bytes = 4U - ((coesdo->command & 0x0CU) >> 2);
 800d998:	f3c4 0481 	ubfx	r4, r4, #2, #2
 800d99c:	f1c4 0404 	rsb	r4, r4, #4
   uint32_t *mbxdata = &(coesdo->size);
 800d9a0:	f103 050c 	add.w	r5, r3, #12
   const _objd *objd = SDOobjects[nidx].objdesc;
 800d9a4:	9904      	ldr	r1, [sp, #16]
 800d9a6:	4b62      	ldr	r3, [pc, #392]	; (800db30 <SDO_download_complete_access+0x1c0>)
 800d9a8:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800d9ac:	68de      	ldr	r6, [r3, #12]
   uint32_t size = complete_access_subindex_loop(objd, nidx, nsub, NULL, DOWNLOAD, 0);
 800d9ae:	2300      	movs	r3, #0
 800d9b0:	9301      	str	r3, [sp, #4]
 800d9b2:	2201      	movs	r2, #1
 800d9b4:	9200      	str	r2, [sp, #0]
 800d9b6:	f9bd 200e 	ldrsh.w	r2, [sp, #14]
 800d9ba:	4630      	mov	r0, r6
 800d9bc:	f7ff fd7a 	bl	800d4b4 <complete_access_subindex_loop>
   size = BITS2BYTES(size);
 800d9c0:	3007      	adds	r0, #7
 800d9c2:	08c3      	lsrs	r3, r0, #3
   if (size > 0xffff)
 800d9c4:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 800d9c8:	d256      	bcs.n	800da78 <SDO_download_complete_access+0x108>
   else if (bytes <= size)
 800d9ca:	429c      	cmp	r4, r3
 800d9cc:	f200 808f 	bhi.w	800daee <SDO_download_complete_access+0x17e>
            size, objd->flags | COMPLETE_ACCESS_FLAG);
 800d9d0:	88f2      	ldrh	r2, [r6, #6]
      abortcode = ESC_download_pre_objecthandler(index, subindex, mbxdata,
 800d9d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d9d6:	9200      	str	r2, [sp, #0]
 800d9d8:	462a      	mov	r2, r5
 800d9da:	f89d 1015 	ldrb.w	r1, [sp, #21]
 800d9de:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 800d9e2:	f7fe f8ad 	bl	800bb40 <ESC_download_pre_objecthandler>
      if (abortcode != 0)
 800d9e6:	4603      	mov	r3, r0
 800d9e8:	2800      	cmp	r0, #0
 800d9ea:	d14d      	bne.n	800da88 <SDO_download_complete_access+0x118>
      if ((bytes + COE_HEADERSIZE) > ESC_MBXDSIZE)
 800d9ec:	f104 030a 	add.w	r3, r4, #10
 800d9f0:	4a50      	ldr	r2, [pc, #320]	; (800db34 <SDO_download_complete_access+0x1c4>)
 800d9f2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800d9f4:	1f91      	subs	r1, r2, #6
 800d9f6:	428b      	cmp	r3, r1
 800d9f8:	d957      	bls.n	800daaa <SDO_download_complete_access+0x13a>
         if ((bytes + PREALLOC_FACTOR * COE_HEADERSIZE) > PREALLOC_BUFFER_SIZE)
 800d9fa:	f104 031e 	add.w	r3, r4, #30
 800d9fe:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800da02:	d849      	bhi.n	800da98 <SDO_download_complete_access+0x128>
         ESCvar.frags = bytes;
 800da04:	4b4b      	ldr	r3, [pc, #300]	; (800db34 <SDO_download_complete_access+0x1c4>)
 800da06:	f8c3 409c 	str.w	r4, [r3, #156]	; 0x9c
         size = ESC_MBXDSIZE - COE_HEADERSIZE;
 800da0a:	3a10      	subs	r2, #16
         ESCvar.fragsleft = size;
 800da0c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
         ESCvar.segmented = MBXSED;
 800da10:	2150      	movs	r1, #80	; 0x50
 800da12:	f883 1091 	strb.w	r1, [r3, #145]	; 0x91
         ESCvar.data = ESCvar.mbxdata + size;
 800da16:	f103 01ea 	add.w	r1, r3, #234	; 0xea
 800da1a:	1850      	adds	r0, r2, r1
 800da1c:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
         ESCvar.index = index;
 800da20:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 800da24:	f8a3 00a4 	strh.w	r0, [r3, #164]	; 0xa4
         ESCvar.subindex = subindex;
 800da28:	f89d 0015 	ldrb.w	r0, [sp, #21]
 800da2c:	f883 00a6 	strb.w	r0, [r3, #166]	; 0xa6
         ESCvar.flags = COMPLETE_ACCESS_FLAG;
 800da30:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800da34:	f8a3 00a8 	strh.w	r0, [r3, #168]	; 0xa8
         copy2mbx (mbxdata, ESCvar.mbxdata, size);
 800da38:	4628      	mov	r0, r5
 800da3a:	f7ff fcb3 	bl	800d3a4 <copy2mbx>
   uint8_t MBXout = ESC_claimbuffer ();
 800da3e:	f7fe fc7f 	bl	800c340 <ESC_claimbuffer>
   if (MBXout > 0)
 800da42:	4604      	mov	r4, r0
 800da44:	2800      	cmp	r0, #0
 800da46:	d15b      	bne.n	800db00 <SDO_download_complete_access+0x190>
   set_state_idle (MBXout, index, subindex, 0);
 800da48:	2300      	movs	r3, #0
 800da4a:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800da4e:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800da52:	4620      	mov	r0, r4
 800da54:	f7ff fc96 	bl	800d384 <set_state_idle>
}
 800da58:	b006      	add	sp, #24
 800da5a:	bd70      	pop	{r4, r5, r6, pc}
 800da5c:	4603      	mov	r3, r0
      set_state_idle (0, index, subindex, abortcode);
 800da5e:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800da62:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800da66:	2000      	movs	r0, #0
 800da68:	f7ff fc8c 	bl	800d384 <set_state_idle>
      return;
 800da6c:	e7f4      	b.n	800da58 <SDO_download_complete_access+0xe8>
      bytes = (etohl (coesdo->size) & 0xffff);
 800da6e:	4d2f      	ldr	r5, [pc, #188]	; (800db2c <SDO_download_complete_access+0x1bc>)
 800da70:	68ec      	ldr	r4, [r5, #12]
 800da72:	b2a4      	uxth	r4, r4
      mbxdata++;
 800da74:	3510      	adds	r5, #16
 800da76:	e795      	b.n	800d9a4 <SDO_download_complete_access+0x34>
      set_state_idle (0, index, subindex, size);
 800da78:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800da7c:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800da80:	2000      	movs	r0, #0
 800da82:	f7ff fc7f 	bl	800d384 <set_state_idle>
      return;
 800da86:	e7e7      	b.n	800da58 <SDO_download_complete_access+0xe8>
         set_state_idle (0, index, subindex, abortcode);
 800da88:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800da8c:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800da90:	2000      	movs	r0, #0
 800da92:	f7ff fc77 	bl	800d384 <set_state_idle>
         return;
 800da96:	e7df      	b.n	800da58 <SDO_download_complete_access+0xe8>
             set_state_idle(0, index, subindex, ABORT_CA_NOT_SUPPORTED);
 800da98:	4b27      	ldr	r3, [pc, #156]	; (800db38 <SDO_download_complete_access+0x1c8>)
 800da9a:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800da9e:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800daa2:	2000      	movs	r0, #0
 800daa4:	f7ff fc6e 	bl	800d384 <set_state_idle>
             return;
 800daa8:	e7d6      	b.n	800da58 <SDO_download_complete_access+0xe8>
         ESCvar.segmented = 0;
 800daaa:	4b22      	ldr	r3, [pc, #136]	; (800db34 <SDO_download_complete_access+0x1c4>)
 800daac:	2200      	movs	r2, #0
 800daae:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
         complete_access_subindex_loop(objd, nidx, nsub, (uint8_t *)mbxdata, DOWNLOAD, bytes);
 800dab2:	9401      	str	r4, [sp, #4]
 800dab4:	2301      	movs	r3, #1
 800dab6:	9300      	str	r3, [sp, #0]
 800dab8:	462b      	mov	r3, r5
 800daba:	f9bd 200e 	ldrsh.w	r2, [sp, #14]
 800dabe:	9904      	ldr	r1, [sp, #16]
 800dac0:	4630      	mov	r0, r6
 800dac2:	f7ff fcf7 	bl	800d4b4 <complete_access_subindex_loop>
               objd->flags | COMPLETE_ACCESS_FLAG);
 800dac6:	88f2      	ldrh	r2, [r6, #6]
         abortcode = ESC_download_post_objecthandler(index, subindex,
 800dac8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800dacc:	f89d 1015 	ldrb.w	r1, [sp, #21]
 800dad0:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 800dad4:	f7fe f872 	bl	800bbbc <ESC_download_post_objecthandler>
         if (abortcode != 0)
 800dad8:	4603      	mov	r3, r0
 800dada:	2800      	cmp	r0, #0
 800dadc:	d0af      	beq.n	800da3e <SDO_download_complete_access+0xce>
            set_state_idle (0, index, subindex, abortcode);
 800dade:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800dae2:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800dae6:	2000      	movs	r0, #0
 800dae8:	f7ff fc4c 	bl	800d384 <set_state_idle>
            return;
 800daec:	e7b4      	b.n	800da58 <SDO_download_complete_access+0xe8>
      set_state_idle (0, index, subindex, ABORT_TYPEMISMATCH);
 800daee:	4b13      	ldr	r3, [pc, #76]	; (800db3c <SDO_download_complete_access+0x1cc>)
 800daf0:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800daf4:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800daf8:	2000      	movs	r0, #0
 800dafa:	f7ff fc43 	bl	800d384 <set_state_idle>
      return;
 800dafe:	e7ab      	b.n	800da58 <SDO_download_complete_access+0xe8>
      _COEsdo *coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800db00:	4b0c      	ldr	r3, [pc, #48]	; (800db34 <SDO_download_complete_access+0x1c4>)
 800db02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db04:	4d09      	ldr	r5, [pc, #36]	; (800db2c <SDO_download_complete_access+0x1bc>)
 800db06:	fb03 5500 	mla	r5, r3, r0, r5
      init_coesdo(coeres, COE_SDORESPONSE,
 800db0a:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800db0e:	9300      	str	r3, [sp, #0]
 800db10:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 800db14:	2270      	movs	r2, #112	; 0x70
 800db16:	2103      	movs	r1, #3
 800db18:	4628      	mov	r0, r5
 800db1a:	f7ff f9a5 	bl	800ce68 <init_coesdo>
      coeres->size = 0;
 800db1e:	2300      	movs	r3, #0
 800db20:	60eb      	str	r3, [r5, #12]
      MBXcontrol[MBXout].state = MBXstate_outreq;
 800db22:	4b07      	ldr	r3, [pc, #28]	; (800db40 <SDO_download_complete_access+0x1d0>)
 800db24:	2203      	movs	r2, #3
 800db26:	551a      	strb	r2, [r3, r4]
 800db28:	e78e      	b.n	800da48 <SDO_download_complete_access+0xd8>
 800db2a:	bf00      	nop
 800db2c:	20008838 	.word	0x20008838
 800db30:	080154ec 	.word	0x080154ec
 800db34:	2000814c 	.word	0x2000814c
 800db38:	06010004 	.word	0x06010004
 800db3c:	06070010 	.word	0x06070010
 800db40:	20008e38 	.word	0x20008e38

0800db44 <SDO_upload>:
{
 800db44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db48:	b085      	sub	sp, #20
   index = etohs (coesdo->index);
 800db4a:	4b7c      	ldr	r3, [pc, #496]	; (800dd3c <SDO_upload+0x1f8>)
 800db4c:	f8b3 6009 	ldrh.w	r6, [r3, #9]
 800db50:	b2b5      	uxth	r5, r6
   subindex = coesdo->subindex;
 800db52:	7adf      	ldrb	r7, [r3, #11]
   nidx = SDO_findobject (index);
 800db54:	4628      	mov	r0, r5
 800db56:	f7ff fdd1 	bl	800d6fc <SDO_findobject>
   if (nidx >= 0)
 800db5a:	1e04      	subs	r4, r0, #0
 800db5c:	f2c0 80de 	blt.w	800dd1c <SDO_upload+0x1d8>
      nsub = SDO_findsubindex (nidx, subindex);
 800db60:	4639      	mov	r1, r7
 800db62:	4620      	mov	r0, r4
 800db64:	f7ff fd9e 	bl	800d6a4 <SDO_findsubindex>
      if (nsub >= 0)
 800db68:	2800      	cmp	r0, #0
 800db6a:	f2c0 80d0 	blt.w	800dd0e <SDO_upload+0x1ca>
         objd = SDOobjects[nidx].objdesc;
 800db6e:	4b74      	ldr	r3, [pc, #464]	; (800dd40 <SDO_upload+0x1fc>)
 800db70:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 800db74:	68dc      	ldr	r4, [r3, #12]
         uint8_t access = (objd + nsub)->flags & 0x3f;
 800db76:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800db7a:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800db7e:	79a2      	ldrb	r2, [r4, #6]
         uint8_t state = ESCvar.ALstatus & 0x0f;
 800db80:	4b70      	ldr	r3, [pc, #448]	; (800dd44 <SDO_upload+0x200>)
 800db82:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800db86:	f003 030f 	and.w	r3, r3, #15
         if (!READ_ACCESS(access, state))
 800db8a:	f012 0f01 	tst.w	r2, #1
 800db8e:	d001      	beq.n	800db94 <SDO_upload+0x50>
 800db90:	2b02      	cmp	r3, #2
 800db92:	d010      	beq.n	800dbb6 <SDO_upload+0x72>
 800db94:	f012 0f02 	tst.w	r2, #2
 800db98:	d001      	beq.n	800db9e <SDO_upload+0x5a>
 800db9a:	2b04      	cmp	r3, #4
 800db9c:	d00b      	beq.n	800dbb6 <SDO_upload+0x72>
 800db9e:	f012 0f04 	tst.w	r2, #4
 800dba2:	d001      	beq.n	800dba8 <SDO_upload+0x64>
 800dba4:	2b08      	cmp	r3, #8
 800dba6:	d006      	beq.n	800dbb6 <SDO_upload+0x72>
            set_state_idle (0, index, subindex, ABORT_WRITEONLY);
 800dba8:	4b67      	ldr	r3, [pc, #412]	; (800dd48 <SDO_upload+0x204>)
 800dbaa:	463a      	mov	r2, r7
 800dbac:	4629      	mov	r1, r5
 800dbae:	2000      	movs	r0, #0
 800dbb0:	f7ff fbe8 	bl	800d384 <set_state_idle>
            return;
 800dbb4:	e0be      	b.n	800dd34 <SDO_upload+0x1f0>
         MBXout = ESC_claimbuffer ();
 800dbb6:	f7fe fbc3 	bl	800c340 <ESC_claimbuffer>
         if (MBXout)
 800dbba:	4682      	mov	sl, r0
 800dbbc:	2800      	cmp	r0, #0
 800dbbe:	f000 80b3 	beq.w	800dd28 <SDO_upload+0x1e4>
            coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800dbc2:	4b60      	ldr	r3, [pc, #384]	; (800dd44 <SDO_upload+0x200>)
 800dbc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dbc6:	fb03 f900 	mul.w	r9, r3, r0
 800dbca:	f8df b170 	ldr.w	fp, [pc, #368]	; 800dd3c <SDO_upload+0x1f8>
 800dbce:	eb09 080b 	add.w	r8, r9, fp
            coeres->mbxheader.length = htoes (COE_DEFAULTLENGTH);
 800dbd2:	230a      	movs	r3, #10
 800dbd4:	f82b 3009 	strh.w	r3, [fp, r9]
            coeres->mbxheader.mbxtype = MBXCOE;
 800dbd8:	f898 3005 	ldrb.w	r3, [r8, #5]
 800dbdc:	2203      	movs	r2, #3
 800dbde:	f362 0303 	bfi	r3, r2, #0, #4
 800dbe2:	f888 3005 	strb.w	r3, [r8, #5]
            coeres->coeheader.numberservice =
 800dbe6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800dbea:	f8a8 3006 	strh.w	r3, [r8, #6]
            size = (objd + nsub)->bitlength;
 800dbee:	88a3      	ldrh	r3, [r4, #4]
 800dbf0:	9303      	str	r3, [sp, #12]
            if (size > 8)
 800dbf2:	2b08      	cmp	r3, #8
 800dbf4:	d833      	bhi.n	800dc5e <SDO_upload+0x11a>
            dss = 0x0c;
 800dbf6:	220c      	movs	r2, #12
            if (size > 16)
 800dbf8:	2b10      	cmp	r3, #16
 800dbfa:	d900      	bls.n	800dbfe <SDO_upload+0xba>
               dss = 0x04;
 800dbfc:	2204      	movs	r2, #4
            if (size > 24)
 800dbfe:	2b18      	cmp	r3, #24
 800dc00:	d900      	bls.n	800dc04 <SDO_upload+0xc0>
               dss = 0x00;
 800dc02:	2200      	movs	r2, #0
            coeres->index = htoes (index);
 800dc04:	f8a8 6009 	strh.w	r6, [r8, #9]
            coeres->subindex = subindex;
 800dc08:	f888 700b 	strb.w	r7, [r8, #11]
            coeres->command = COE_COMMAND_UPLOADRESPONSE |
 800dc0c:	2141      	movs	r1, #65	; 0x41
 800dc0e:	f888 1008 	strb.w	r1, [r8, #8]
            size = BITS2BYTES(size);
 800dc12:	3307      	adds	r3, #7
 800dc14:	08db      	lsrs	r3, r3, #3
 800dc16:	9303      	str	r3, [sp, #12]
            if (size <= 4)
 800dc18:	2b04      	cmp	r3, #4
 800dc1a:	d830      	bhi.n	800dc7e <SDO_upload+0x13a>
               coeres->command |= (COE_EXPEDITED_INDICATOR | dss);
 800dc1c:	f042 0243 	orr.w	r2, r2, #67	; 0x43
 800dc20:	f888 2008 	strb.w	r2, [r8, #8]
               void *dataptr = ((objd + nsub)->data) ?
 800dc24:	6922      	ldr	r2, [r4, #16]
                     (objd + nsub)->data : (void *)&((objd + nsub)->value);
 800dc26:	b1e2      	cbz	r2, 800dc62 <SDO_upload+0x11e>
                     dataptr, (size_t *)&size, (objd + nsub)->flags);
 800dc28:	88e3      	ldrh	r3, [r4, #6]
               abort = ESC_upload_pre_objecthandler (index, subindex,
 800dc2a:	9300      	str	r3, [sp, #0]
 800dc2c:	ab03      	add	r3, sp, #12
 800dc2e:	4639      	mov	r1, r7
 800dc30:	4628      	mov	r0, r5
 800dc32:	f7fd ffcd 	bl	800bbd0 <ESC_upload_pre_objecthandler>
               if (abort == 0)
 800dc36:	4606      	mov	r6, r0
 800dc38:	b9d0      	cbnz	r0, 800dc70 <SDO_upload+0x12c>
                  if ((objd + nsub)->data == NULL)
 800dc3a:	6920      	ldr	r0, [r4, #16]
 800dc3c:	b1a0      	cbz	r0, 800dc68 <SDO_upload+0x124>
                     copy2mbx ((objd + nsub)->data, &(coeres->size), size);
 800dc3e:	9a03      	ldr	r2, [sp, #12]
 800dc40:	f108 010c 	add.w	r1, r8, #12
 800dc44:	f7ff fbae 	bl	800d3a4 <copy2mbx>
            if ((abort == 0) && (ESCvar.segmented == 0))
 800dc48:	b926      	cbnz	r6, 800dc54 <SDO_upload+0x110>
 800dc4a:	4b3e      	ldr	r3, [pc, #248]	; (800dd44 <SDO_upload+0x200>)
 800dc4c:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d04e      	beq.n	800dcf2 <SDO_upload+0x1ae>
            MBXcontrol[MBXout].state = MBXstate_outreq;
 800dc54:	4b3d      	ldr	r3, [pc, #244]	; (800dd4c <SDO_upload+0x208>)
 800dc56:	2203      	movs	r2, #3
 800dc58:	f803 200a 	strb.w	r2, [r3, sl]
 800dc5c:	e064      	b.n	800dd28 <SDO_upload+0x1e4>
               dss = 0x08;
 800dc5e:	2208      	movs	r2, #8
 800dc60:	e7ca      	b.n	800dbf8 <SDO_upload+0xb4>
                     (objd + nsub)->data : (void *)&((objd + nsub)->value);
 800dc62:	f104 020c 	add.w	r2, r4, #12
 800dc66:	e7df      	b.n	800dc28 <SDO_upload+0xe4>
                     coeres->size = htoel ((objd + nsub)->value);
 800dc68:	68e3      	ldr	r3, [r4, #12]
 800dc6a:	f8c8 300c 	str.w	r3, [r8, #12]
 800dc6e:	e7eb      	b.n	800dc48 <SDO_upload+0x104>
                  set_state_idle (MBXout, index, subindex, abort);
 800dc70:	4603      	mov	r3, r0
 800dc72:	463a      	mov	r2, r7
 800dc74:	4629      	mov	r1, r5
 800dc76:	4650      	mov	r0, sl
 800dc78:	f7ff fb84 	bl	800d384 <set_state_idle>
                  return;
 800dc7c:	e05a      	b.n	800dd34 <SDO_upload+0x1f0>
                     (objd + nsub)->data, (size_t *)&size, (objd + nsub)->flags);
 800dc7e:	6922      	ldr	r2, [r4, #16]
 800dc80:	88e3      	ldrh	r3, [r4, #6]
               abort = ESC_upload_pre_objecthandler (index, subindex,
 800dc82:	9300      	str	r3, [sp, #0]
 800dc84:	ab03      	add	r3, sp, #12
 800dc86:	4639      	mov	r1, r7
 800dc88:	4628      	mov	r0, r5
 800dc8a:	f7fd ffa1 	bl	800bbd0 <ESC_upload_pre_objecthandler>
               if (abort == 0)
 800dc8e:	4606      	mov	r6, r0
 800dc90:	bb40      	cbnz	r0, 800dce4 <SDO_upload+0x1a0>
                  ESCvar.frags = size;
 800dc92:	9b03      	ldr	r3, [sp, #12]
 800dc94:	4a2b      	ldr	r2, [pc, #172]	; (800dd44 <SDO_upload+0x200>)
 800dc96:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
                  coeres->size = htoel (size);
 800dc9a:	f8c8 300c 	str.w	r3, [r8, #12]
                  if ((size + COE_HEADERSIZE) > ESC_MBXDSIZE)
 800dc9e:	330a      	adds	r3, #10
 800dca0:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800dca2:	1f91      	subs	r1, r2, #6
 800dca4:	428b      	cmp	r3, r1
 800dca6:	d918      	bls.n	800dcda <SDO_upload+0x196>
                     size = ESC_MBXDSIZE - COE_HEADERSIZE;
 800dca8:	3a10      	subs	r2, #16
 800dcaa:	9203      	str	r2, [sp, #12]
                     ESCvar.fragsleft = size;
 800dcac:	4b25      	ldr	r3, [pc, #148]	; (800dd44 <SDO_upload+0x200>)
 800dcae:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                     ESCvar.segmented = MBXSEU;
 800dcb2:	2240      	movs	r2, #64	; 0x40
 800dcb4:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
                     ESCvar.data = (objd + nsub)->data;
 800dcb8:	6922      	ldr	r2, [r4, #16]
 800dcba:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                     ESCvar.flags = (objd + nsub)->flags;
 800dcbe:	88e2      	ldrh	r2, [r4, #6]
 800dcc0:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
                  coeres->mbxheader.length = htoes (COE_HEADERSIZE + size);
 800dcc4:	9a03      	ldr	r2, [sp, #12]
 800dcc6:	f102 030a 	add.w	r3, r2, #10
 800dcca:	f82b 3009 	strh.w	r3, [fp, r9]
                  copy2mbx ((objd + nsub)->data, (&(coeres->size)) + 1, size);
 800dcce:	f108 0110 	add.w	r1, r8, #16
 800dcd2:	6920      	ldr	r0, [r4, #16]
 800dcd4:	f7ff fb66 	bl	800d3a4 <copy2mbx>
 800dcd8:	e7b6      	b.n	800dc48 <SDO_upload+0x104>
                     ESCvar.segmented = 0;
 800dcda:	4b1a      	ldr	r3, [pc, #104]	; (800dd44 <SDO_upload+0x200>)
 800dcdc:	2200      	movs	r2, #0
 800dcde:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 800dce2:	e7ef      	b.n	800dcc4 <SDO_upload+0x180>
                  set_state_idle (MBXout, index, subindex, abort);
 800dce4:	4603      	mov	r3, r0
 800dce6:	463a      	mov	r2, r7
 800dce8:	4629      	mov	r1, r5
 800dcea:	4650      	mov	r0, sl
 800dcec:	f7ff fb4a 	bl	800d384 <set_state_idle>
                  return;
 800dcf0:	e020      	b.n	800dd34 <SDO_upload+0x1f0>
               abort = ESC_upload_post_objecthandler (index, subindex,
 800dcf2:	88e2      	ldrh	r2, [r4, #6]
 800dcf4:	4639      	mov	r1, r7
 800dcf6:	4628      	mov	r0, r5
 800dcf8:	f7fd ff7a 	bl	800bbf0 <ESC_upload_post_objecthandler>
               if (abort != 0)
 800dcfc:	4603      	mov	r3, r0
 800dcfe:	2800      	cmp	r0, #0
 800dd00:	d0a8      	beq.n	800dc54 <SDO_upload+0x110>
                  set_state_idle (MBXout, index, subindex, abort);
 800dd02:	463a      	mov	r2, r7
 800dd04:	4629      	mov	r1, r5
 800dd06:	4650      	mov	r0, sl
 800dd08:	f7ff fb3c 	bl	800d384 <set_state_idle>
                  return;
 800dd0c:	e012      	b.n	800dd34 <SDO_upload+0x1f0>
         SDO_abort (0, index, subindex, ABORT_NOSUBINDEX);
 800dd0e:	4b10      	ldr	r3, [pc, #64]	; (800dd50 <SDO_upload+0x20c>)
 800dd10:	463a      	mov	r2, r7
 800dd12:	4629      	mov	r1, r5
 800dd14:	2000      	movs	r0, #0
 800dd16:	f7ff fb03 	bl	800d320 <SDO_abort>
 800dd1a:	e005      	b.n	800dd28 <SDO_upload+0x1e4>
      SDO_abort (0, index, subindex, ABORT_NOOBJECT);
 800dd1c:	4b0d      	ldr	r3, [pc, #52]	; (800dd54 <SDO_upload+0x210>)
 800dd1e:	463a      	mov	r2, r7
 800dd20:	4629      	mov	r1, r5
 800dd22:	2000      	movs	r0, #0
 800dd24:	f7ff fafc 	bl	800d320 <SDO_abort>
   MBXcontrol[0].state = MBXstate_idle;
 800dd28:	2300      	movs	r3, #0
 800dd2a:	4a08      	ldr	r2, [pc, #32]	; (800dd4c <SDO_upload+0x208>)
 800dd2c:	7013      	strb	r3, [r2, #0]
   ESCvar.xoe = 0;
 800dd2e:	4a05      	ldr	r2, [pc, #20]	; (800dd44 <SDO_upload+0x200>)
 800dd30:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
}
 800dd34:	b005      	add	sp, #20
 800dd36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd3a:	bf00      	nop
 800dd3c:	20008838 	.word	0x20008838
 800dd40:	080154ec 	.word	0x080154ec
 800dd44:	2000814c 	.word	0x2000814c
 800dd48:	06010001 	.word	0x06010001
 800dd4c:	20008e38 	.word	0x20008e38
 800dd50:	06090011 	.word	0x06090011
 800dd54:	06020000 	.word	0x06020000

0800dd58 <SDO_download>:
{
 800dd58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dd5c:	b083      	sub	sp, #12
   index = etohs (coesdo->index);
 800dd5e:	4b77      	ldr	r3, [pc, #476]	; (800df3c <SDO_download+0x1e4>)
 800dd60:	f8b3 7009 	ldrh.w	r7, [r3, #9]
 800dd64:	b2bd      	uxth	r5, r7
   subindex = coesdo->subindex;
 800dd66:	7ade      	ldrb	r6, [r3, #11]
   nidx = SDO_findobject (index);
 800dd68:	4628      	mov	r0, r5
 800dd6a:	f7ff fcc7 	bl	800d6fc <SDO_findobject>
   if (nidx >= 0)
 800dd6e:	1e04      	subs	r4, r0, #0
 800dd70:	f2c0 80d5 	blt.w	800df1e <SDO_download+0x1c6>
      nsub = SDO_findsubindex (nidx, subindex);
 800dd74:	4631      	mov	r1, r6
 800dd76:	4620      	mov	r0, r4
 800dd78:	f7ff fc94 	bl	800d6a4 <SDO_findsubindex>
      if (nsub >= 0)
 800dd7c:	2800      	cmp	r0, #0
 800dd7e:	f2c0 80c7 	blt.w	800df10 <SDO_download+0x1b8>
         objd = SDOobjects[nidx].objdesc;
 800dd82:	4b6f      	ldr	r3, [pc, #444]	; (800df40 <SDO_download+0x1e8>)
 800dd84:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 800dd88:	68dc      	ldr	r4, [r3, #12]
         uint8_t access = (objd + nsub)->flags & 0x3f;
 800dd8a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800dd8e:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 800dd92:	79a3      	ldrb	r3, [r4, #6]
 800dd94:	f003 013f 	and.w	r1, r3, #63	; 0x3f
         uint8_t state = ESCvar.ALstatus & 0x0f;
 800dd98:	4a6a      	ldr	r2, [pc, #424]	; (800df44 <SDO_download+0x1ec>)
 800dd9a:	f892 2080 	ldrb.w	r2, [r2, #128]	; 0x80
 800dd9e:	f002 020f 	and.w	r2, r2, #15
         if (WRITE_ACCESS(access, state))
 800dda2:	f013 0f08 	tst.w	r3, #8
 800dda6:	d001      	beq.n	800ddac <SDO_download+0x54>
 800dda8:	2a02      	cmp	r2, #2
 800ddaa:	d013      	beq.n	800ddd4 <SDO_download+0x7c>
 800ddac:	f013 0f10 	tst.w	r3, #16
 800ddb0:	d001      	beq.n	800ddb6 <SDO_download+0x5e>
 800ddb2:	2a04      	cmp	r2, #4
 800ddb4:	d00e      	beq.n	800ddd4 <SDO_download+0x7c>
 800ddb6:	f013 0f20 	tst.w	r3, #32
 800ddba:	d001      	beq.n	800ddc0 <SDO_download+0x68>
 800ddbc:	2a08      	cmp	r2, #8
 800ddbe:	d009      	beq.n	800ddd4 <SDO_download+0x7c>
            if (access == ATYPE_RO)
 800ddc0:	2907      	cmp	r1, #7
 800ddc2:	f000 809e 	beq.w	800df02 <SDO_download+0x1aa>
               SDO_abort (0, index, subindex, ABORT_NOTINTHISSTATE);
 800ddc6:	4b60      	ldr	r3, [pc, #384]	; (800df48 <SDO_download+0x1f0>)
 800ddc8:	4632      	mov	r2, r6
 800ddca:	4629      	mov	r1, r5
 800ddcc:	2000      	movs	r0, #0
 800ddce:	f7ff faa7 	bl	800d320 <SDO_abort>
 800ddd2:	e0aa      	b.n	800df2a <SDO_download+0x1d2>
            if (coesdo->command & COE_EXPEDITED_INDICATOR)
 800ddd4:	4b59      	ldr	r3, [pc, #356]	; (800df3c <SDO_download+0x1e4>)
 800ddd6:	f893 8008 	ldrb.w	r8, [r3, #8]
 800ddda:	f018 0f02 	tst.w	r8, #2
 800ddde:	d019      	beq.n	800de14 <SDO_download+0xbc>
               size = 4U - ((coesdo->command & 0x0CU) >> 2);
 800dde0:	f3c8 0881 	ubfx	r8, r8, #2, #2
 800dde4:	f1c8 0804 	rsb	r8, r8, #4
               mbxdata = &(coesdo->size);
 800dde8:	f103 090c 	add.w	r9, r3, #12
            actsize = BITS2BYTES((objd + nsub)->bitlength);
 800ddec:	88a3      	ldrh	r3, [r4, #4]
 800ddee:	3307      	adds	r3, #7
 800ddf0:	08da      	lsrs	r2, r3, #3
            if (actsize != size)
 800ddf2:	ebb8 0fd3 	cmp.w	r8, r3, lsr #3
 800ddf6:	d022      	beq.n	800de3e <SDO_download+0xe6>
               uint16_t type = (objd + nsub)->datatype;
 800ddf8:	8863      	ldrh	r3, [r4, #2]
               if (type == DTYPE_VISIBLE_STRING)
 800ddfa:	2b09      	cmp	r3, #9
 800ddfc:	d012      	beq.n	800de24 <SDO_download+0xcc>
               else if ((type != DTYPE_OCTET_STRING) &&
 800ddfe:	2b0b      	cmp	r3, #11
 800de00:	d818      	bhi.n	800de34 <SDO_download+0xdc>
 800de02:	2b0a      	cmp	r3, #10
 800de04:	d21b      	bcs.n	800de3e <SDO_download+0xe6>
                  set_state_idle (0, index, subindex, ABORT_TYPEMISMATCH);
 800de06:	4b51      	ldr	r3, [pc, #324]	; (800df4c <SDO_download+0x1f4>)
 800de08:	4632      	mov	r2, r6
 800de0a:	4629      	mov	r1, r5
 800de0c:	2000      	movs	r0, #0
 800de0e:	f7ff fab9 	bl	800d384 <set_state_idle>
                  return;
 800de12:	e090      	b.n	800df36 <SDO_download+0x1de>
               size = (etohl (coesdo->size) & 0xffff);
 800de14:	4b49      	ldr	r3, [pc, #292]	; (800df3c <SDO_download+0x1e4>)
 800de16:	f8d3 800c 	ldr.w	r8, [r3, #12]
 800de1a:	fa1f f888 	uxth.w	r8, r8
               mbxdata = (&(coesdo->size)) + 1;
 800de1e:	f103 0910 	add.w	r9, r3, #16
 800de22:	e7e3      	b.n	800ddec <SDO_download+0x94>
                  memset((objd + nsub)->data + size, 0, actsize - size);
 800de24:	6920      	ldr	r0, [r4, #16]
 800de26:	eba2 0208 	sub.w	r2, r2, r8
 800de2a:	2100      	movs	r1, #0
 800de2c:	4440      	add	r0, r8
 800de2e:	f003 ff15 	bl	8011c5c <memset>
 800de32:	e004      	b.n	800de3e <SDO_download+0xe6>
 800de34:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 800de38:	b29b      	uxth	r3, r3
 800de3a:	2b03      	cmp	r3, #3
 800de3c:	d8e3      	bhi.n	800de06 <SDO_download+0xae>
                  (objd + nsub)->flags
 800de3e:	88e3      	ldrh	r3, [r4, #6]
            abort = ESC_download_pre_objecthandler (
 800de40:	9300      	str	r3, [sp, #0]
 800de42:	4643      	mov	r3, r8
 800de44:	464a      	mov	r2, r9
 800de46:	4631      	mov	r1, r6
 800de48:	4628      	mov	r0, r5
 800de4a:	f7fd fe79 	bl	800bb40 <ESC_download_pre_objecthandler>
            if (abort == 0)
 800de4e:	4603      	mov	r3, r0
 800de50:	2800      	cmp	r0, #0
 800de52:	d150      	bne.n	800def6 <SDO_download+0x19e>
               if ((size > 4) &&
 800de54:	f1b8 0f04 	cmp.w	r8, #4
 800de58:	d915      	bls.n	800de86 <SDO_download+0x12e>
                     (size > (coesdo->mbxheader.length - COE_HEADERSIZE)))
 800de5a:	4b38      	ldr	r3, [pc, #224]	; (800df3c <SDO_download+0x1e4>)
 800de5c:	881b      	ldrh	r3, [r3, #0]
 800de5e:	3b0a      	subs	r3, #10
               if ((size > 4) &&
 800de60:	4543      	cmp	r3, r8
 800de62:	d210      	bcs.n	800de86 <SDO_download+0x12e>
                  ESCvar.segmented = MBXSED;
 800de64:	4a37      	ldr	r2, [pc, #220]	; (800df44 <SDO_download+0x1ec>)
 800de66:	2150      	movs	r1, #80	; 0x50
 800de68:	f882 1091 	strb.w	r1, [r2, #145]	; 0x91
                  ESCvar.data = (objd + nsub)->data + size;
 800de6c:	6921      	ldr	r1, [r4, #16]
 800de6e:	4419      	add	r1, r3
 800de70:	f8c2 1094 	str.w	r1, [r2, #148]	; 0x94
                  ESCvar.index = index;
 800de74:	f8a2 70a4 	strh.w	r7, [r2, #164]	; 0xa4
                  ESCvar.subindex = subindex;
 800de78:	f882 60a6 	strb.w	r6, [r2, #166]	; 0xa6
                  ESCvar.flags = (objd + nsub)->flags;
 800de7c:	88e1      	ldrh	r1, [r4, #6]
 800de7e:	f8a2 10a8 	strh.w	r1, [r2, #168]	; 0xa8
                  size = coesdo->mbxheader.length - COE_HEADERSIZE;
 800de82:	4698      	mov	r8, r3
                  ESCvar.flags = (objd + nsub)->flags;
 800de84:	e003      	b.n	800de8e <SDO_download+0x136>
                  ESCvar.segmented = 0;
 800de86:	4b2f      	ldr	r3, [pc, #188]	; (800df44 <SDO_download+0x1ec>)
 800de88:	2200      	movs	r2, #0
 800de8a:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
               copy2mbx (mbxdata, (objd + nsub)->data, size);
 800de8e:	4642      	mov	r2, r8
 800de90:	6921      	ldr	r1, [r4, #16]
 800de92:	4648      	mov	r0, r9
 800de94:	f7ff fa86 	bl	800d3a4 <copy2mbx>
               MBXout = ESC_claimbuffer ();
 800de98:	f7fe fa52 	bl	800c340 <ESC_claimbuffer>
               if (MBXout)
 800de9c:	4680      	mov	r8, r0
 800de9e:	b1c8      	cbz	r0, 800ded4 <SDO_download+0x17c>
                  coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800dea0:	4b28      	ldr	r3, [pc, #160]	; (800df44 <SDO_download+0x1ec>)
 800dea2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800dea4:	fb02 f200 	mul.w	r2, r2, r0
 800dea8:	4924      	ldr	r1, [pc, #144]	; (800df3c <SDO_download+0x1e4>)
 800deaa:	1853      	adds	r3, r2, r1
                  coeres->mbxheader.length = htoes (COE_DEFAULTLENGTH);
 800deac:	200a      	movs	r0, #10
 800deae:	5288      	strh	r0, [r1, r2]
                  coeres->mbxheader.mbxtype = MBXCOE;
 800deb0:	7959      	ldrb	r1, [r3, #5]
 800deb2:	2203      	movs	r2, #3
 800deb4:	f362 0103 	bfi	r1, r2, #0, #4
 800deb8:	7159      	strb	r1, [r3, #5]
                  coeres->coeheader.numberservice =
 800deba:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800debe:	80d9      	strh	r1, [r3, #6]
                  coeres->index = htoes (index);
 800dec0:	f8a3 7009 	strh.w	r7, [r3, #9]
                  coeres->subindex = subindex;
 800dec4:	72de      	strb	r6, [r3, #11]
                  coeres->command = COE_COMMAND_DOWNLOADRESPONSE;
 800dec6:	2160      	movs	r1, #96	; 0x60
 800dec8:	7219      	strb	r1, [r3, #8]
                  coeres->size = htoel (0);
 800deca:	2100      	movs	r1, #0
 800decc:	60d9      	str	r1, [r3, #12]
                  MBXcontrol[MBXout].state = MBXstate_outreq;
 800dece:	4b20      	ldr	r3, [pc, #128]	; (800df50 <SDO_download+0x1f8>)
 800ded0:	f803 2008 	strb.w	r2, [r3, r8]
               if (ESCvar.segmented == 0)
 800ded4:	4b1b      	ldr	r3, [pc, #108]	; (800df44 <SDO_download+0x1ec>)
 800ded6:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800deda:	bb33      	cbnz	r3, 800df2a <SDO_download+0x1d2>
                  abort = ESC_download_post_objecthandler (index, subindex, (objd + nsub)->flags);
 800dedc:	88e2      	ldrh	r2, [r4, #6]
 800dede:	4631      	mov	r1, r6
 800dee0:	4628      	mov	r0, r5
 800dee2:	f7fd fe6b 	bl	800bbbc <ESC_download_post_objecthandler>
                  if (abort != 0)
 800dee6:	4603      	mov	r3, r0
 800dee8:	b1f8      	cbz	r0, 800df2a <SDO_download+0x1d2>
                     SDO_abort (MBXout, index, subindex, abort);
 800deea:	4632      	mov	r2, r6
 800deec:	4629      	mov	r1, r5
 800deee:	4640      	mov	r0, r8
 800def0:	f7ff fa16 	bl	800d320 <SDO_abort>
 800def4:	e019      	b.n	800df2a <SDO_download+0x1d2>
               SDO_abort (0, index, subindex, abort);
 800def6:	4632      	mov	r2, r6
 800def8:	4629      	mov	r1, r5
 800defa:	2000      	movs	r0, #0
 800defc:	f7ff fa10 	bl	800d320 <SDO_abort>
 800df00:	e013      	b.n	800df2a <SDO_download+0x1d2>
               SDO_abort (0, index, subindex, ABORT_READONLY);
 800df02:	4b14      	ldr	r3, [pc, #80]	; (800df54 <SDO_download+0x1fc>)
 800df04:	4632      	mov	r2, r6
 800df06:	4629      	mov	r1, r5
 800df08:	2000      	movs	r0, #0
 800df0a:	f7ff fa09 	bl	800d320 <SDO_abort>
 800df0e:	e00c      	b.n	800df2a <SDO_download+0x1d2>
         SDO_abort (0, index, subindex, ABORT_NOSUBINDEX);
 800df10:	4b11      	ldr	r3, [pc, #68]	; (800df58 <SDO_download+0x200>)
 800df12:	4632      	mov	r2, r6
 800df14:	4629      	mov	r1, r5
 800df16:	2000      	movs	r0, #0
 800df18:	f7ff fa02 	bl	800d320 <SDO_abort>
 800df1c:	e005      	b.n	800df2a <SDO_download+0x1d2>
      SDO_abort (0, index, subindex, ABORT_NOOBJECT);
 800df1e:	4b0f      	ldr	r3, [pc, #60]	; (800df5c <SDO_download+0x204>)
 800df20:	4632      	mov	r2, r6
 800df22:	4629      	mov	r1, r5
 800df24:	2000      	movs	r0, #0
 800df26:	f7ff f9fb 	bl	800d320 <SDO_abort>
   MBXcontrol[0].state = MBXstate_idle;
 800df2a:	2300      	movs	r3, #0
 800df2c:	4a08      	ldr	r2, [pc, #32]	; (800df50 <SDO_download+0x1f8>)
 800df2e:	7013      	strb	r3, [r2, #0]
   ESCvar.xoe = 0;
 800df30:	4a04      	ldr	r2, [pc, #16]	; (800df44 <SDO_download+0x1ec>)
 800df32:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
}
 800df36:	b003      	add	sp, #12
 800df38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df3c:	20008838 	.word	0x20008838
 800df40:	080154ec 	.word	0x080154ec
 800df44:	2000814c 	.word	0x2000814c
 800df48:	08000022 	.word	0x08000022
 800df4c:	06070010 	.word	0x06070010
 800df50:	20008e38 	.word	0x20008e38
 800df54:	06010002 	.word	0x06010002
 800df58:	06090011 	.word	0x06090011
 800df5c:	06020000 	.word	0x06020000

0800df60 <SDO_downloadsegment>:
{
 800df60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df64:	b082      	sub	sp, #8
   uint8_t MBXout = ESC_claimbuffer ();
 800df66:	f7fe f9eb 	bl	800c340 <ESC_claimbuffer>
   if (MBXout)
 800df6a:	2800      	cmp	r0, #0
 800df6c:	f000 808c 	beq.w	800e088 <SDO_downloadsegment+0x128>
 800df70:	4606      	mov	r6, r0
      _COEsdo *coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800df72:	4b4a      	ldr	r3, [pc, #296]	; (800e09c <SDO_downloadsegment+0x13c>)
 800df74:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800df76:	4b4a      	ldr	r3, [pc, #296]	; (800e0a0 <SDO_downloadsegment+0x140>)
 800df78:	fb00 3006 	mla	r0, r0, r6, r3
      uint32_t size = coesdo->mbxheader.length - 3U;
 800df7c:	881b      	ldrh	r3, [r3, #0]
 800df7e:	1edc      	subs	r4, r3, #3
      if (size == 7)
 800df80:	2b0a      	cmp	r3, #10
 800df82:	d05b      	beq.n	800e03c <SDO_downloadsegment+0xdc>
      uint8_t command2 = (coesdo->command & COE_TOGGLEBIT);  /* copy toggle bit */
 800df84:	4d46      	ldr	r5, [pc, #280]	; (800e0a0 <SDO_downloadsegment+0x140>)
 800df86:	7a2a      	ldrb	r2, [r5, #8]
 800df88:	f002 0210 	and.w	r2, r2, #16
      init_coesdo(coeres, COE_SDORESPONSE, command, 0, 0);
 800df8c:	2300      	movs	r3, #0
 800df8e:	9300      	str	r3, [sp, #0]
 800df90:	f042 0220 	orr.w	r2, r2, #32
 800df94:	2103      	movs	r1, #3
 800df96:	f7fe ff67 	bl	800ce68 <init_coesdo>
      copy2mbx (mbxdata, ESCvar.data, size);
 800df9a:	4622      	mov	r2, r4
 800df9c:	4b3f      	ldr	r3, [pc, #252]	; (800e09c <SDO_downloadsegment+0x13c>)
 800df9e:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800dfa2:	f105 0009 	add.w	r0, r5, #9
 800dfa6:	f7ff f9fd 	bl	800d3a4 <copy2mbx>
      if (coesdo->command & COE_COMMAND_LASTSEGMENTBIT)
 800dfaa:	7a2b      	ldrb	r3, [r5, #8]
 800dfac:	f013 0f01 	tst.w	r3, #1
 800dfb0:	d05c      	beq.n	800e06c <SDO_downloadsegment+0x10c>
         if(ESCvar.flags == COMPLETE_ACCESS_FLAG)
 800dfb2:	4b3a      	ldr	r3, [pc, #232]	; (800e09c <SDO_downloadsegment+0x13c>)
 800dfb4:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800dfb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dfbc:	d123      	bne.n	800e006 <SDO_downloadsegment+0xa6>
            if(ESCvar.frags > ESCvar.fragsleft + size)
 800dfbe:	4b37      	ldr	r3, [pc, #220]	; (800e09c <SDO_downloadsegment+0x13c>)
 800dfc0:	f8d3 509c 	ldr.w	r5, [r3, #156]	; 0x9c
 800dfc4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800dfc8:	4423      	add	r3, r4
 800dfca:	429d      	cmp	r5, r3
 800dfcc:	d83d      	bhi.n	800e04a <SDO_downloadsegment+0xea>
            nidx = SDO_findobject(ESCvar.index);
 800dfce:	4f33      	ldr	r7, [pc, #204]	; (800e09c <SDO_downloadsegment+0x13c>)
 800dfd0:	f8b7 80a4 	ldrh.w	r8, [r7, #164]	; 0xa4
 800dfd4:	4640      	mov	r0, r8
 800dfd6:	f7ff fb91 	bl	800d6fc <SDO_findobject>
 800dfda:	4604      	mov	r4, r0
            nsub = SDO_findsubindex (nidx, ESCvar.subindex);
 800dfdc:	f897 70a6 	ldrb.w	r7, [r7, #166]	; 0xa6
 800dfe0:	4639      	mov	r1, r7
 800dfe2:	f7ff fb5f 	bl	800d6a4 <SDO_findsubindex>
 800dfe6:	4602      	mov	r2, r0
            if ((nidx < 0) || (nsub < 0))
 800dfe8:	2c00      	cmp	r4, #0
 800dfea:	db38      	blt.n	800e05e <SDO_downloadsegment+0xfe>
 800dfec:	2800      	cmp	r0, #0
 800dfee:	db36      	blt.n	800e05e <SDO_downloadsegment+0xfe>
            const _objd *objd = SDOobjects[nidx].objdesc;
 800dff0:	482c      	ldr	r0, [pc, #176]	; (800e0a4 <SDO_downloadsegment+0x144>)
 800dff2:	eb00 1004 	add.w	r0, r0, r4, lsl #4
            complete_access_subindex_loop(objd,
 800dff6:	9501      	str	r5, [sp, #4]
 800dff8:	2301      	movs	r3, #1
 800dffa:	9300      	str	r3, [sp, #0]
 800dffc:	4b2a      	ldr	r3, [pc, #168]	; (800e0a8 <SDO_downloadsegment+0x148>)
 800dffe:	4621      	mov	r1, r4
 800e000:	68c0      	ldr	r0, [r0, #12]
 800e002:	f7ff fa57 	bl	800d4b4 <complete_access_subindex_loop>
         ESCvar.segmented = 0;
 800e006:	4b25      	ldr	r3, [pc, #148]	; (800e09c <SDO_downloadsegment+0x13c>)
 800e008:	2200      	movs	r2, #0
 800e00a:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
         ESCvar.frags = 0;
 800e00e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
         ESCvar.fragsleft = 0;
 800e012:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
         uint32_t abort = ESC_download_post_objecthandler
 800e016:	f8b3 20a8 	ldrh.w	r2, [r3, #168]	; 0xa8
 800e01a:	f893 10a6 	ldrb.w	r1, [r3, #166]	; 0xa6
 800e01e:	f8b3 00a4 	ldrh.w	r0, [r3, #164]	; 0xa4
 800e022:	f7fd fdcb 	bl	800bbbc <ESC_download_post_objecthandler>
         if (abort != 0)
 800e026:	4603      	mov	r3, r0
 800e028:	b358      	cbz	r0, 800e082 <SDO_downloadsegment+0x122>
            set_state_idle (MBXout, ESCvar.index, ESCvar.subindex, abort);
 800e02a:	491c      	ldr	r1, [pc, #112]	; (800e09c <SDO_downloadsegment+0x13c>)
 800e02c:	f891 20a6 	ldrb.w	r2, [r1, #166]	; 0xa6
 800e030:	f8b1 10a4 	ldrh.w	r1, [r1, #164]	; 0xa4
 800e034:	4630      	mov	r0, r6
 800e036:	f7ff f9a5 	bl	800d384 <set_state_idle>
            return;
 800e03a:	e02b      	b.n	800e094 <SDO_downloadsegment+0x134>
         size = 7 - ((coesdo->command >> 1) & 7);
 800e03c:	4b18      	ldr	r3, [pc, #96]	; (800e0a0 <SDO_downloadsegment+0x140>)
 800e03e:	7a1c      	ldrb	r4, [r3, #8]
 800e040:	ea6f 0454 	mvn.w	r4, r4, lsr #1
 800e044:	f004 0407 	and.w	r4, r4, #7
 800e048:	e79c      	b.n	800df84 <SDO_downloadsegment+0x24>
               set_state_idle (0, ESCvar.index, ESCvar.subindex, ABORT_TYPEMISMATCH);
 800e04a:	4914      	ldr	r1, [pc, #80]	; (800e09c <SDO_downloadsegment+0x13c>)
 800e04c:	4b17      	ldr	r3, [pc, #92]	; (800e0ac <SDO_downloadsegment+0x14c>)
 800e04e:	f891 20a6 	ldrb.w	r2, [r1, #166]	; 0xa6
 800e052:	f8b1 10a4 	ldrh.w	r1, [r1, #164]	; 0xa4
 800e056:	2000      	movs	r0, #0
 800e058:	f7ff f994 	bl	800d384 <set_state_idle>
               return;
 800e05c:	e01a      	b.n	800e094 <SDO_downloadsegment+0x134>
               set_state_idle (0, ESCvar.index, ESCvar.subindex, ABORT_NOOBJECT);
 800e05e:	4b14      	ldr	r3, [pc, #80]	; (800e0b0 <SDO_downloadsegment+0x150>)
 800e060:	463a      	mov	r2, r7
 800e062:	4641      	mov	r1, r8
 800e064:	2000      	movs	r0, #0
 800e066:	f7ff f98d 	bl	800d384 <set_state_idle>
               return;
 800e06a:	e013      	b.n	800e094 <SDO_downloadsegment+0x134>
         ESCvar.data += size;
 800e06c:	4b0b      	ldr	r3, [pc, #44]	; (800e09c <SDO_downloadsegment+0x13c>)
 800e06e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800e072:	4422      	add	r2, r4
 800e074:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
         ESCvar.fragsleft += size;
 800e078:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800e07c:	4422      	add	r2, r4
 800e07e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      MBXcontrol[MBXout].state = MBXstate_outreq;
 800e082:	4b0c      	ldr	r3, [pc, #48]	; (800e0b4 <SDO_downloadsegment+0x154>)
 800e084:	2203      	movs	r2, #3
 800e086:	559a      	strb	r2, [r3, r6]
   set_state_idle (0, 0, 0, 0);
 800e088:	2300      	movs	r3, #0
 800e08a:	461a      	mov	r2, r3
 800e08c:	4619      	mov	r1, r3
 800e08e:	4618      	mov	r0, r3
 800e090:	f7ff f978 	bl	800d384 <set_state_idle>
}
 800e094:	b002      	add	sp, #8
 800e096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e09a:	bf00      	nop
 800e09c:	2000814c 	.word	0x2000814c
 800e0a0:	20008838 	.word	0x20008838
 800e0a4:	080154ec 	.word	0x080154ec
 800e0a8:	20008236 	.word	0x20008236
 800e0ac:	06070010 	.word	0x06070010
 800e0b0:	06020000 	.word	0x06020000
 800e0b4:	20008e38 	.word	0x20008e38

0800e0b8 <SDO_getod>:
{
 800e0b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   index = etohs (coer->index);
 800e0bc:	4b44      	ldr	r3, [pc, #272]	; (800e1d0 <SDO_getod+0x118>)
 800e0be:	f8b3 900c 	ldrh.w	r9, [r3, #12]
   nidx = SDO_findobject (index);
 800e0c2:	fa1f f089 	uxth.w	r0, r9
 800e0c6:	f7ff fb19 	bl	800d6fc <SDO_findobject>
   if (nidx >= 0)
 800e0ca:	f1b0 0800 	subs.w	r8, r0, #0
 800e0ce:	db7a      	blt.n	800e1c6 <SDO_getod+0x10e>
      MBXout = ESC_claimbuffer ();
 800e0d0:	f7fe f936 	bl	800c340 <ESC_claimbuffer>
      if (MBXout)
 800e0d4:	4605      	mov	r5, r0
 800e0d6:	2800      	cmp	r0, #0
 800e0d8:	d078      	beq.n	800e1cc <SDO_getod+0x114>
         coel = (_COEobjdesc *) &MBX[MBXout * ESC_MBXSIZE];
 800e0da:	4b3e      	ldr	r3, [pc, #248]	; (800e1d4 <SDO_getod+0x11c>)
 800e0dc:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800e0de:	fb00 f404 	mul.w	r4, r0, r4
 800e0e2:	4e3b      	ldr	r6, [pc, #236]	; (800e1d0 <SDO_getod+0x118>)
 800e0e4:	19a7      	adds	r7, r4, r6
         coel->mbxheader.mbxtype = MBXCOE;
 800e0e6:	797b      	ldrb	r3, [r7, #5]
 800e0e8:	2203      	movs	r2, #3
 800e0ea:	f362 0303 	bfi	r3, r2, #0, #4
 800e0ee:	717b      	strb	r3, [r7, #5]
         coel->coeheader.numberservice =
 800e0f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e0f4:	80fb      	strh	r3, [r7, #6]
         coel->infoheader.opcode = COE_GETODRESPONSE;
 800e0f6:	7a3b      	ldrb	r3, [r7, #8]
 800e0f8:	2204      	movs	r2, #4
 800e0fa:	f362 0306 	bfi	r3, r2, #0, #7
 800e0fe:	723b      	strb	r3, [r7, #8]
         coel->infoheader.incomplete = 0;
 800e100:	b2db      	uxtb	r3, r3
 800e102:	f36f 13c7 	bfc	r3, #7, #1
 800e106:	723b      	strb	r3, [r7, #8]
         coel->infoheader.reserved = 0x00;
 800e108:	2300      	movs	r3, #0
 800e10a:	727b      	strb	r3, [r7, #9]
         coel->infoheader.fragmentsleft = htoes (0);
 800e10c:	817b      	strh	r3, [r7, #10]
         coel->index = htoes (index);
 800e10e:	f8a7 900c 	strh.w	r9, [r7, #12]
         if (SDOobjects[nidx].objtype == OTYPE_VAR)
 800e112:	4b31      	ldr	r3, [pc, #196]	; (800e1d8 <SDO_getod+0x120>)
 800e114:	eb03 1308 	add.w	r3, r3, r8, lsl #4
 800e118:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e11c:	f1b9 0f07 	cmp.w	r9, #7
 800e120:	d015      	beq.n	800e14e <SDO_getod+0x96>
         else if (SDOobjects[nidx].objtype == OTYPE_ARRAY)
 800e122:	f1b9 0f08 	cmp.w	r9, #8
 800e126:	d023      	beq.n	800e170 <SDO_getod+0xb8>
            coel->datatype = htoes (0);
 800e128:	2300      	movs	r3, #0
 800e12a:	81fb      	strh	r3, [r7, #14]
            coel->maxsub = (uint8_t)SDOobjects[nidx].objdesc->value;
 800e12c:	4b2a      	ldr	r3, [pc, #168]	; (800e1d8 <SDO_getod+0x120>)
 800e12e:	eb03 1308 	add.w	r3, r3, r8, lsl #4
 800e132:	68db      	ldr	r3, [r3, #12]
 800e134:	7b1b      	ldrb	r3, [r3, #12]
 800e136:	743b      	strb	r3, [r7, #16]
         coel->objectcode = (uint8_t)SDOobjects[nidx].objtype;
 800e138:	f887 9011 	strb.w	r9, [r7, #17]
         s = (uint8_t *) SDOobjects[nidx].name;
 800e13c:	4b26      	ldr	r3, [pc, #152]	; (800e1d8 <SDO_getod+0x120>)
 800e13e:	eb03 1308 	add.w	r3, r3, r8, lsl #4
 800e142:	f8d3 c008 	ldr.w	ip, [r3, #8]
         d = (uint8_t *) &(coel->name);
 800e146:	f107 0112 	add.w	r1, r7, #18
   uint8_t n = 0;
 800e14a:	2300      	movs	r3, #0
         while (*s && (n < (ESC_MBXDSIZE - 0x0c)))
 800e14c:	e027      	b.n	800e19e <SDO_getod+0xe6>
            int32_t nsub = SDO_findsubindex (nidx, 0);
 800e14e:	2100      	movs	r1, #0
 800e150:	4640      	mov	r0, r8
 800e152:	f7ff faa7 	bl	800d6a4 <SDO_findsubindex>
            const _objd *objd = SDOobjects[nidx].objdesc;
 800e156:	4b20      	ldr	r3, [pc, #128]	; (800e1d8 <SDO_getod+0x120>)
 800e158:	eb03 1308 	add.w	r3, r3, r8, lsl #4
 800e15c:	68da      	ldr	r2, [r3, #12]
            coel->datatype = htoes ((objd + nsub)->datatype);
 800e15e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800e162:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800e166:	8852      	ldrh	r2, [r2, #2]
 800e168:	81fa      	strh	r2, [r7, #14]
            coel->maxsub = SDOobjects[nidx].maxsub;
 800e16a:	791b      	ldrb	r3, [r3, #4]
 800e16c:	743b      	strb	r3, [r7, #16]
 800e16e:	e7e3      	b.n	800e138 <SDO_getod+0x80>
            int32_t nsub = SDO_findsubindex (nidx, 0);
 800e170:	2100      	movs	r1, #0
 800e172:	4640      	mov	r0, r8
 800e174:	f7ff fa96 	bl	800d6a4 <SDO_findsubindex>
            const _objd *objd = SDOobjects[nidx].objdesc;
 800e178:	4b17      	ldr	r3, [pc, #92]	; (800e1d8 <SDO_getod+0x120>)
 800e17a:	eb03 1308 	add.w	r3, r3, r8, lsl #4
 800e17e:	68db      	ldr	r3, [r3, #12]
            coel->datatype = htoes ((objd + nsub)->datatype);
 800e180:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800e184:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e188:	8842      	ldrh	r2, [r0, #2]
 800e18a:	81fa      	strh	r2, [r7, #14]
            coel->maxsub = (uint8_t)SDOobjects[nidx].objdesc->value;
 800e18c:	7b1b      	ldrb	r3, [r3, #12]
 800e18e:	743b      	strb	r3, [r7, #16]
 800e190:	e7d2      	b.n	800e138 <SDO_getod+0x80>
            *d = *s;
 800e192:	f801 0b01 	strb.w	r0, [r1], #1
            n++;
 800e196:	3301      	adds	r3, #1
 800e198:	b2db      	uxtb	r3, r3
            s++;
 800e19a:	f10c 0c01 	add.w	ip, ip, #1
         while (*s && (n < (ESC_MBXDSIZE - 0x0c)))
 800e19e:	f89c 0000 	ldrb.w	r0, [ip]
 800e1a2:	b120      	cbz	r0, 800e1ae <SDO_getod+0xf6>
 800e1a4:	4a0b      	ldr	r2, [pc, #44]	; (800e1d4 <SDO_getod+0x11c>)
 800e1a6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800e1a8:	3a12      	subs	r2, #18
 800e1aa:	4293      	cmp	r3, r2
 800e1ac:	d3f1      	bcc.n	800e192 <SDO_getod+0xda>
         *d = *s;
 800e1ae:	7008      	strb	r0, [r1, #0]
         coel->mbxheader.length = htoes (0x0C + n);
 800e1b0:	330c      	adds	r3, #12
 800e1b2:	5333      	strh	r3, [r6, r4]
         MBXcontrol[MBXout].state = MBXstate_outreq;
 800e1b4:	4a09      	ldr	r2, [pc, #36]	; (800e1dc <SDO_getod+0x124>)
 800e1b6:	2303      	movs	r3, #3
 800e1b8:	5553      	strb	r3, [r2, r5]
         MBXcontrol[0].state = MBXstate_idle;
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	7013      	strb	r3, [r2, #0]
         ESCvar.xoe = 0;
 800e1be:	4a05      	ldr	r2, [pc, #20]	; (800e1d4 <SDO_getod+0x11c>)
 800e1c0:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
 800e1c4:	e002      	b.n	800e1cc <SDO_getod+0x114>
      SDO_infoerror (ABORT_NOOBJECT);
 800e1c6:	4806      	ldr	r0, [pc, #24]	; (800e1e0 <SDO_getod+0x128>)
 800e1c8:	f7fe ffd6 	bl	800d178 <SDO_infoerror>
}
 800e1cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e1d0:	20008838 	.word	0x20008838
 800e1d4:	2000814c 	.word	0x2000814c
 800e1d8:	080154ec 	.word	0x080154ec
 800e1dc:	20008e38 	.word	0x20008e38
 800e1e0:	06020000 	.word	0x06020000

0800e1e4 <SDO_geted>:
{
 800e1e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   index = etohs (coer->index);
 800e1e8:	4b34      	ldr	r3, [pc, #208]	; (800e2bc <SDO_geted+0xd8>)
 800e1ea:	899d      	ldrh	r5, [r3, #12]
   subindex = coer->subindex;
 800e1ec:	7b9e      	ldrb	r6, [r3, #14]
   nidx = SDO_findobject (index);
 800e1ee:	b2a8      	uxth	r0, r5
 800e1f0:	f7ff fa84 	bl	800d6fc <SDO_findobject>
   if (nidx >= 0)
 800e1f4:	1e07      	subs	r7, r0, #0
 800e1f6:	db5d      	blt.n	800e2b4 <SDO_geted+0xd0>
      nsub = SDO_findsubindex (nidx, subindex);
 800e1f8:	4631      	mov	r1, r6
 800e1fa:	4638      	mov	r0, r7
 800e1fc:	f7ff fa52 	bl	800d6a4 <SDO_findsubindex>
      if (nsub >= 0)
 800e200:	1e04      	subs	r4, r0, #0
 800e202:	db52      	blt.n	800e2aa <SDO_geted+0xc6>
         objd = SDOobjects[nidx].objdesc;
 800e204:	4b2e      	ldr	r3, [pc, #184]	; (800e2c0 <SDO_geted+0xdc>)
 800e206:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 800e20a:	68df      	ldr	r7, [r3, #12]
         MBXout = ESC_claimbuffer ();
 800e20c:	f7fe f898 	bl	800c340 <ESC_claimbuffer>
         if (MBXout)
 800e210:	4684      	mov	ip, r0
 800e212:	2800      	cmp	r0, #0
 800e214:	d04c      	beq.n	800e2b0 <SDO_geted+0xcc>
            coel = (_COEentdesc *) &MBX[MBXout * ESC_MBXSIZE];
 800e216:	4b2b      	ldr	r3, [pc, #172]	; (800e2c4 <SDO_geted+0xe0>)
 800e218:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800e21a:	fb00 f00c 	mul.w	r0, r0, ip
 800e21e:	f8df e09c 	ldr.w	lr, [pc, #156]	; 800e2bc <SDO_geted+0xd8>
 800e222:	eb00 020e 	add.w	r2, r0, lr
            coel->mbxheader.mbxtype = MBXCOE;
 800e226:	7953      	ldrb	r3, [r2, #5]
 800e228:	2103      	movs	r1, #3
 800e22a:	f361 0303 	bfi	r3, r1, #0, #4
 800e22e:	7153      	strb	r3, [r2, #5]
            coel->coeheader.numberservice =
 800e230:	2300      	movs	r3, #0
 800e232:	7193      	strb	r3, [r2, #6]
 800e234:	f06f 017f 	mvn.w	r1, #127	; 0x7f
 800e238:	71d1      	strb	r1, [r2, #7]
            coel->infoheader.opcode = COE_ENTRYDESCRIPTIONRESPONSE;
 800e23a:	7a11      	ldrb	r1, [r2, #8]
 800e23c:	f04f 0806 	mov.w	r8, #6
 800e240:	f368 0106 	bfi	r1, r8, #0, #7
 800e244:	7211      	strb	r1, [r2, #8]
            coel->infoheader.incomplete = 0;
 800e246:	b2c9      	uxtb	r1, r1
 800e248:	f363 11c7 	bfi	r1, r3, #7, #1
 800e24c:	7211      	strb	r1, [r2, #8]
            coel->infoheader.reserved = 0x00;
 800e24e:	7253      	strb	r3, [r2, #9]
            coel->infoheader.fragmentsleft = htoes (0);
 800e250:	7293      	strb	r3, [r2, #10]
 800e252:	72d3      	strb	r3, [r2, #11]
            coel->index = htoes (index);
 800e254:	8195      	strh	r5, [r2, #12]
            coel->subindex = subindex;
 800e256:	7396      	strb	r6, [r2, #14]
            coel->valueinfo = COE_VALUEINFO_ACCESS +
 800e258:	2107      	movs	r1, #7
 800e25a:	73d1      	strb	r1, [r2, #15]
            coel->datatype = htoes ((objd + nsub)->datatype);
 800e25c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800e260:	eb07 0784 	add.w	r7, r7, r4, lsl #2
 800e264:	8879      	ldrh	r1, [r7, #2]
 800e266:	8211      	strh	r1, [r2, #16]
            coel->bitlength = htoes ((objd + nsub)->bitlength);
 800e268:	88b9      	ldrh	r1, [r7, #4]
 800e26a:	8251      	strh	r1, [r2, #18]
            coel->access = htoes ((objd + nsub)->flags);
 800e26c:	88f9      	ldrh	r1, [r7, #6]
 800e26e:	8291      	strh	r1, [r2, #20]
            s = (uint8_t *) (objd + nsub)->name;
 800e270:	68bd      	ldr	r5, [r7, #8]
            d = (uint8_t *) &(coel->name);
 800e272:	3216      	adds	r2, #22
            while (*s && (n < (ESC_MBXDSIZE - 0x10)))
 800e274:	782c      	ldrb	r4, [r5, #0]
 800e276:	b154      	cbz	r4, 800e28e <SDO_geted+0xaa>
 800e278:	4912      	ldr	r1, [pc, #72]	; (800e2c4 <SDO_geted+0xe0>)
 800e27a:	6ec9      	ldr	r1, [r1, #108]	; 0x6c
 800e27c:	3916      	subs	r1, #22
 800e27e:	428b      	cmp	r3, r1
 800e280:	d205      	bcs.n	800e28e <SDO_geted+0xaa>
               *d = *s;
 800e282:	f802 4b01 	strb.w	r4, [r2], #1
               n++;
 800e286:	3301      	adds	r3, #1
 800e288:	b2db      	uxtb	r3, r3
               s++;
 800e28a:	3501      	adds	r5, #1
               d++;
 800e28c:	e7f2      	b.n	800e274 <SDO_geted+0x90>
            *d = *s;
 800e28e:	7014      	strb	r4, [r2, #0]
            coel->mbxheader.length = htoes (0x10 + n);
 800e290:	3310      	adds	r3, #16
 800e292:	f82e 3000 	strh.w	r3, [lr, r0]
            MBXcontrol[MBXout].state = MBXstate_outreq;
 800e296:	4a0c      	ldr	r2, [pc, #48]	; (800e2c8 <SDO_geted+0xe4>)
 800e298:	2303      	movs	r3, #3
 800e29a:	f802 300c 	strb.w	r3, [r2, ip]
            MBXcontrol[0].state = MBXstate_idle;
 800e29e:	2300      	movs	r3, #0
 800e2a0:	7013      	strb	r3, [r2, #0]
            ESCvar.xoe = 0;
 800e2a2:	4a08      	ldr	r2, [pc, #32]	; (800e2c4 <SDO_geted+0xe0>)
 800e2a4:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
 800e2a8:	e002      	b.n	800e2b0 <SDO_geted+0xcc>
         SDO_infoerror (ABORT_NOSUBINDEX);
 800e2aa:	4808      	ldr	r0, [pc, #32]	; (800e2cc <SDO_geted+0xe8>)
 800e2ac:	f7fe ff64 	bl	800d178 <SDO_infoerror>
}
 800e2b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SDO_infoerror (ABORT_NOOBJECT);
 800e2b4:	4806      	ldr	r0, [pc, #24]	; (800e2d0 <SDO_geted+0xec>)
 800e2b6:	f7fe ff5f 	bl	800d178 <SDO_infoerror>
}
 800e2ba:	e7f9      	b.n	800e2b0 <SDO_geted+0xcc>
 800e2bc:	20008838 	.word	0x20008838
 800e2c0:	080154ec 	.word	0x080154ec
 800e2c4:	2000814c 	.word	0x2000814c
 800e2c8:	20008e38 	.word	0x20008e38
 800e2cc:	06090011 	.word	0x06090011
 800e2d0:	06020000 	.word	0x06020000

0800e2d4 <sizeOfPDO>:
{
 800e2d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2d8:	b087      	sub	sp, #28
 800e2da:	9105      	str	r1, [sp, #20]
 800e2dc:	9201      	str	r2, [sp, #4]
 800e2de:	469b      	mov	fp, r3
   if ((index != RX_PDO_OBJIDX) && (index != TX_PDO_OBJIDX))
 800e2e0:	f5a0 53e0 	sub.w	r3, r0, #7168	; 0x1c00
 800e2e4:	3b12      	subs	r3, #18
 800e2e6:	b29b      	uxth	r3, r3
 800e2e8:	2b01      	cmp	r3, #1
 800e2ea:	f200 80ae 	bhi.w	800e44a <sizeOfPDO+0x176>
   nidx = SDO_findobject (index);
 800e2ee:	f7ff fa05 	bl	800d6fc <SDO_findobject>
   if(nidx < 0)
 800e2f2:	2800      	cmp	r0, #0
 800e2f4:	f2c0 80ad 	blt.w	800e452 <sizeOfPDO+0x17e>
   objd1c1x = SDOobjects[nidx].objdesc;
 800e2f8:	4b57      	ldr	r3, [pc, #348]	; (800e458 <sizeOfPDO+0x184>)
 800e2fa:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 800e2fe:	68db      	ldr	r3, [r3, #12]
 800e300:	9304      	str	r3, [sp, #16]
   si = OBJ_VALUE_FETCH (si, objd1c1x[0]);
 800e302:	691b      	ldr	r3, [r3, #16]
 800e304:	b19b      	cbz	r3, 800e32e <sizeOfPDO+0x5a>
 800e306:	781b      	ldrb	r3, [r3, #0]
 800e308:	9303      	str	r3, [sp, #12]
   if (si)
 800e30a:	9b03      	ldr	r3, [sp, #12]
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	f040 8092 	bne.w	800e436 <sizeOfPDO+0x162>
   int mapIx = 0;
 800e312:	f04f 0800 	mov.w	r8, #0
   uint32_t offset = 0;
 800e316:	4647      	mov	r7, r8
   if (max_mappings > 0)
 800e318:	f1bb 0f00 	cmp.w	fp, #0
 800e31c:	f340 8091 	ble.w	800e442 <sizeOfPDO+0x16e>
      *nmappings = mapIx;
 800e320:	9b05      	ldr	r3, [sp, #20]
 800e322:	f8c3 8000 	str.w	r8, [r3]
   return BITS2BYTES (offset) & 0xFFFF;
 800e326:	1df8      	adds	r0, r7, #7
 800e328:	f3c0 00cf 	ubfx	r0, r0, #3, #16
 800e32c:	e08e      	b.n	800e44c <sizeOfPDO+0x178>
   si = OBJ_VALUE_FETCH (si, objd1c1x[0]);
 800e32e:	9b04      	ldr	r3, [sp, #16]
 800e330:	7b1b      	ldrb	r3, [r3, #12]
 800e332:	9303      	str	r3, [sp, #12]
 800e334:	e7e9      	b.n	800e30a <sizeOfPDO+0x36>
         hobj = OBJ_VALUE_FETCH (hobj, objd1c1x[sic]);
 800e336:	8998      	ldrh	r0, [r3, #12]
 800e338:	e06c      	b.n	800e414 <sizeOfPDO+0x140>
            maxsub = OBJ_VALUE_FETCH (maxsub, objd[0]);
 800e33a:	f89a 300c 	ldrb.w	r3, [sl, #12]
 800e33e:	9300      	str	r3, [sp, #0]
 800e340:	e077      	b.n	800e432 <sizeOfPDO+0x15e>
               uint32_t value = OBJ_VALUE_FETCH (value, objd[c]);
 800e342:	68de      	ldr	r6, [r3, #12]
 800e344:	e036      	b.n	800e3b4 <sizeOfPDO+0xe0>
                     *nmappings = -1;
 800e346:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e34a:	9a05      	ldr	r2, [sp, #20]
 800e34c:	6013      	str	r3, [r2, #0]
                     return 0;
 800e34e:	2000      	movs	r0, #0
 800e350:	e07c      	b.n	800e44c <sizeOfPDO+0x178>
                     nidx = SDO_findobject (index);
 800e352:	f7ff f9d3 	bl	800d6fc <SDO_findobject>
                     if (nidx >= 0)
 800e356:	1e05      	subs	r5, r0, #0
 800e358:	db41      	blt.n	800e3de <sizeOfPDO+0x10a>
                        nsub = SDO_findsubindex (nidx, subindex);
 800e35a:	4649      	mov	r1, r9
 800e35c:	4628      	mov	r0, r5
 800e35e:	f7ff f9a1 	bl	800d6a4 <SDO_findsubindex>
                        if (nsub < 0)
 800e362:	2800      	cmp	r0, #0
 800e364:	db35      	blt.n	800e3d2 <sizeOfPDO+0xfe>
                        mapping = &SDOobjects[nidx].objdesc[nsub];
 800e366:	4b3c      	ldr	r3, [pc, #240]	; (800e458 <sizeOfPDO+0x184>)
 800e368:	eb03 1305 	add.w	r3, r3, r5, lsl #4
 800e36c:	68db      	ldr	r3, [r3, #12]
 800e36e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800e372:	eb03 0380 	add.w	r3, r3, r0, lsl #2
                  mappings[mapIx].obj = mapping;
 800e376:	eb08 0248 	add.w	r2, r8, r8, lsl #1
 800e37a:	9801      	ldr	r0, [sp, #4]
 800e37c:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 800e380:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
                  if(mapping != NULL)
 800e384:	2b00      	cmp	r3, #0
 800e386:	d030      	beq.n	800e3ea <sizeOfPDO+0x116>
                     mappings[mapIx].objectlistitem = &SDOobjects[nidx];
 800e388:	4b33      	ldr	r3, [pc, #204]	; (800e458 <sizeOfPDO+0x184>)
 800e38a:	eb03 1305 	add.w	r3, r3, r5, lsl #4
 800e38e:	604b      	str	r3, [r1, #4]
                  mappings[mapIx++].offset = offset;
 800e390:	f108 0801 	add.w	r8, r8, #1
 800e394:	608f      	str	r7, [r1, #8]
               offset += bitlength;
 800e396:	fa57 f786 	uxtab	r7, r7, r6
            for (c = 1; c <= maxsub; c++)
 800e39a:	3401      	adds	r4, #1
 800e39c:	b2e4      	uxtb	r4, r4
 800e39e:	9b00      	ldr	r3, [sp, #0]
 800e3a0:	429c      	cmp	r4, r3
 800e3a2:	d825      	bhi.n	800e3f0 <sizeOfPDO+0x11c>
               uint32_t value = OBJ_VALUE_FETCH (value, objd[c]);
 800e3a4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800e3a8:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800e3ac:	691a      	ldr	r2, [r3, #16]
 800e3ae:	2a00      	cmp	r2, #0
 800e3b0:	d0c7      	beq.n	800e342 <sizeOfPDO+0x6e>
 800e3b2:	6816      	ldr	r6, [r2, #0]
               if (max_mappings > 0)
 800e3b4:	f1bb 0f00 	cmp.w	fp, #0
 800e3b8:	dded      	ble.n	800e396 <sizeOfPDO+0xc2>
                  uint16_t index = (uint16_t)(value >> 16);
 800e3ba:	0c30      	lsrs	r0, r6, #16
                  uint8_t subindex = (value >> 8) & 0xFF;
 800e3bc:	f3c6 2907 	ubfx	r9, r6, #8, #8
                  if (mapIx == max_mappings)
 800e3c0:	45d8      	cmp	r8, fp
 800e3c2:	d0c0      	beq.n	800e346 <sizeOfPDO+0x72>
                  if (index == 0 && subindex == 0)
 800e3c4:	2800      	cmp	r0, #0
 800e3c6:	d1c4      	bne.n	800e352 <sizeOfPDO+0x7e>
 800e3c8:	f1b9 0f00 	cmp.w	r9, #0
 800e3cc:	d1c1      	bne.n	800e352 <sizeOfPDO+0x7e>
                     mapping = NULL;
 800e3ce:	2300      	movs	r3, #0
 800e3d0:	e7d1      	b.n	800e376 <sizeOfPDO+0xa2>
                           *nmappings = -1;
 800e3d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e3d6:	9a05      	ldr	r2, [sp, #20]
 800e3d8:	6013      	str	r3, [r2, #0]
                           return 0;
 800e3da:	2000      	movs	r0, #0
 800e3dc:	e036      	b.n	800e44c <sizeOfPDO+0x178>
                        *nmappings = -1;
 800e3de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e3e2:	9a05      	ldr	r2, [sp, #20]
 800e3e4:	6013      	str	r3, [r2, #0]
                        return 0;
 800e3e6:	2000      	movs	r0, #0
 800e3e8:	e030      	b.n	800e44c <sizeOfPDO+0x178>
                     mappings[mapIx].objectlistitem = NULL;
 800e3ea:	2300      	movs	r3, #0
 800e3ec:	604b      	str	r3, [r1, #4]
 800e3ee:	e7cf      	b.n	800e390 <sizeOfPDO+0xbc>
      for (sic = 1; sic <= si; sic++)
 800e3f0:	9b02      	ldr	r3, [sp, #8]
 800e3f2:	3301      	adds	r3, #1
 800e3f4:	b2db      	uxtb	r3, r3
 800e3f6:	9302      	str	r3, [sp, #8]
 800e3f8:	9b02      	ldr	r3, [sp, #8]
 800e3fa:	9a03      	ldr	r2, [sp, #12]
 800e3fc:	4293      	cmp	r3, r2
 800e3fe:	d88b      	bhi.n	800e318 <sizeOfPDO+0x44>
         hobj = OBJ_VALUE_FETCH (hobj, objd1c1x[sic]);
 800e400:	9b02      	ldr	r3, [sp, #8]
 800e402:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800e406:	9a04      	ldr	r2, [sp, #16]
 800e408:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e40c:	691a      	ldr	r2, [r3, #16]
 800e40e:	2a00      	cmp	r2, #0
 800e410:	d091      	beq.n	800e336 <sizeOfPDO+0x62>
 800e412:	8810      	ldrh	r0, [r2, #0]
         nidx = SDO_findobject (hobj);
 800e414:	f7ff f972 	bl	800d6fc <SDO_findobject>
         if (nidx >= 0)
 800e418:	1e05      	subs	r5, r0, #0
 800e41a:	dbe9      	blt.n	800e3f0 <sizeOfPDO+0x11c>
            objd = SDOobjects[nidx].objdesc;
 800e41c:	4b0e      	ldr	r3, [pc, #56]	; (800e458 <sizeOfPDO+0x184>)
 800e41e:	eb03 1305 	add.w	r3, r3, r5, lsl #4
 800e422:	f8d3 a00c 	ldr.w	sl, [r3, #12]
            maxsub = OBJ_VALUE_FETCH (maxsub, objd[0]);
 800e426:	f8da 3010 	ldr.w	r3, [sl, #16]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d085      	beq.n	800e33a <sizeOfPDO+0x66>
 800e42e:	781b      	ldrb	r3, [r3, #0]
 800e430:	9300      	str	r3, [sp, #0]
            for (c = 1; c <= maxsub; c++)
 800e432:	2401      	movs	r4, #1
 800e434:	e7b3      	b.n	800e39e <sizeOfPDO+0xca>
   int mapIx = 0;
 800e436:	f04f 0800 	mov.w	r8, #0
      for (sic = 1; sic <= si; sic++)
 800e43a:	2301      	movs	r3, #1
 800e43c:	9302      	str	r3, [sp, #8]
   uint32_t offset = 0;
 800e43e:	4647      	mov	r7, r8
 800e440:	e7da      	b.n	800e3f8 <sizeOfPDO+0x124>
      *nmappings = 0;
 800e442:	2300      	movs	r3, #0
 800e444:	9a05      	ldr	r2, [sp, #20]
 800e446:	6013      	str	r3, [r2, #0]
 800e448:	e76d      	b.n	800e326 <sizeOfPDO+0x52>
      return 0;
 800e44a:	2000      	movs	r0, #0
}
 800e44c:	b007      	add	sp, #28
 800e44e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return 0;
 800e452:	2000      	movs	r0, #0
 800e454:	e7fa      	b.n	800e44c <sizeOfPDO+0x178>
 800e456:	bf00      	nop
 800e458:	080154ec 	.word	0x080154ec

0800e45c <ESC_coeprocess>:
{
 800e45c:	b508      	push	{r3, lr}
   if (ESCvar.MBXrun == 0)
 800e45e:	4b4f      	ldr	r3, [pc, #316]	; (800e59c <ESC_coeprocess+0x140>)
 800e460:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800e464:	b1a3      	cbz	r3, 800e490 <ESC_coeprocess+0x34>
   if (!ESCvar.xoe && (MBXcontrol[0].state == MBXstate_inclaim))
 800e466:	4b4d      	ldr	r3, [pc, #308]	; (800e59c <ESC_coeprocess+0x140>)
 800e468:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 800e46c:	b91b      	cbnz	r3, 800e476 <ESC_coeprocess+0x1a>
 800e46e:	4b4c      	ldr	r3, [pc, #304]	; (800e5a0 <ESC_coeprocess+0x144>)
 800e470:	781b      	ldrb	r3, [r3, #0]
 800e472:	2b01      	cmp	r3, #1
 800e474:	d00d      	beq.n	800e492 <ESC_coeprocess+0x36>
   if ((ESCvar.xoe == (MBXCOE + MBXODL)) && (!ESCvar.mbxoutpost))
 800e476:	4b49      	ldr	r3, [pc, #292]	; (800e59c <ESC_coeprocess+0x140>)
 800e478:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e47c:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 800e480:	f5b3 1f98 	cmp.w	r3, #1245184	; 0x130000
 800e484:	d018      	beq.n	800e4b8 <ESC_coeprocess+0x5c>
   if (ESCvar.xoe == MBXCOE)   {
 800e486:	4b45      	ldr	r3, [pc, #276]	; (800e59c <ESC_coeprocess+0x140>)
 800e488:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 800e48c:	2b03      	cmp	r3, #3
 800e48e:	d016      	beq.n	800e4be <ESC_coeprocess+0x62>
}
 800e490:	bd08      	pop	{r3, pc}
      if (mbh->mbxtype == MBXCOE)
 800e492:	4b44      	ldr	r3, [pc, #272]	; (800e5a4 <ESC_coeprocess+0x148>)
 800e494:	795b      	ldrb	r3, [r3, #5]
 800e496:	f003 030f 	and.w	r3, r3, #15
 800e49a:	2b03      	cmp	r3, #3
 800e49c:	d1eb      	bne.n	800e476 <ESC_coeprocess+0x1a>
         if (etohs (mbh->length) < COE_MINIMUM_LENGTH)
 800e49e:	4b41      	ldr	r3, [pc, #260]	; (800e5a4 <ESC_coeprocess+0x148>)
 800e4a0:	881b      	ldrh	r3, [r3, #0]
 800e4a2:	2b07      	cmp	r3, #7
 800e4a4:	d904      	bls.n	800e4b0 <ESC_coeprocess+0x54>
            ESCvar.xoe = MBXCOE;
 800e4a6:	4b3d      	ldr	r3, [pc, #244]	; (800e59c <ESC_coeprocess+0x140>)
 800e4a8:	2203      	movs	r2, #3
 800e4aa:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 800e4ae:	e7e2      	b.n	800e476 <ESC_coeprocess+0x1a>
            MBX_error (MBXERR_INVALIDSIZE);
 800e4b0:	2008      	movs	r0, #8
 800e4b2:	f7fd ff91 	bl	800c3d8 <MBX_error>
 800e4b6:	e7de      	b.n	800e476 <ESC_coeprocess+0x1a>
      SDO_getodlistcont ();
 800e4b8:	f7fe fdf6 	bl	800d0a8 <SDO_getodlistcont>
 800e4bc:	e7e3      	b.n	800e486 <ESC_coeprocess+0x2a>
      service = etohs (coesdo->coeheader.numberservice) >> 12;
 800e4be:	4b39      	ldr	r3, [pc, #228]	; (800e5a4 <ESC_coeprocess+0x148>)
 800e4c0:	88db      	ldrh	r3, [r3, #6]
 800e4c2:	0b1b      	lsrs	r3, r3, #12
      if (service == COE_SDOREQUEST)
 800e4c4:	2b02      	cmp	r3, #2
 800e4c6:	d011      	beq.n	800e4ec <ESC_coeprocess+0x90>
         if ((service == COE_SDOINFORMATION)
 800e4c8:	2b08      	cmp	r3, #8
 800e4ca:	d042      	beq.n	800e552 <ESC_coeprocess+0xf6>
            if ((service == COE_SDOINFORMATION)
 800e4cc:	2b08      	cmp	r3, #8
 800e4ce:	d049      	beq.n	800e564 <ESC_coeprocess+0x108>
               if ((service == COE_SDOINFORMATION)
 800e4d0:	2b08      	cmp	r3, #8
 800e4d2:	d050      	beq.n	800e576 <ESC_coeprocess+0x11a>
                     if (service == 0)
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d157      	bne.n	800e588 <ESC_coeprocess+0x12c>
                        MBX_error (MBXERR_INVALIDHEADER);
 800e4d8:	2005      	movs	r0, #5
 800e4da:	f7fd ff7d 	bl	800c3d8 <MBX_error>
                     MBXcontrol[0].state = MBXstate_idle;
 800e4de:	2300      	movs	r3, #0
 800e4e0:	4a2f      	ldr	r2, [pc, #188]	; (800e5a0 <ESC_coeprocess+0x144>)
 800e4e2:	7013      	strb	r3, [r2, #0]
                     ESCvar.xoe = 0;
 800e4e4:	4a2d      	ldr	r2, [pc, #180]	; (800e59c <ESC_coeprocess+0x140>)
 800e4e6:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
 800e4ea:	e7d1      	b.n	800e490 <ESC_coeprocess+0x34>
         if ((SDO_COMMAND(coesdo->command) == COE_COMMAND_UPLOADREQUEST)
 800e4ec:	4b2d      	ldr	r3, [pc, #180]	; (800e5a4 <ESC_coeprocess+0x148>)
 800e4ee:	7a1a      	ldrb	r2, [r3, #8]
 800e4f0:	f002 03e0 	and.w	r3, r2, #224	; 0xe0
 800e4f4:	2b40      	cmp	r3, #64	; 0x40
 800e4f6:	d00a      	beq.n	800e50e <ESC_coeprocess+0xb2>
         else if (((coesdo->command & 0xef) == COE_COMMAND_UPLOADSEGREQ)
 800e4f8:	f002 01ef 	and.w	r1, r2, #239	; 0xef
 800e4fc:	2960      	cmp	r1, #96	; 0x60
 800e4fe:	d013      	beq.n	800e528 <ESC_coeprocess+0xcc>
         else if (SDO_COMMAND(coesdo->command) == COE_COMMAND_DOWNLOADREQUEST)
 800e500:	2b20      	cmp	r3, #32
 800e502:	d01d      	beq.n	800e540 <ESC_coeprocess+0xe4>
         else if (SDO_COMMAND(coesdo->command) == COE_COMMAND_DOWNLOADSEGREQ)
 800e504:	2b00      	cmp	r3, #0
 800e506:	d1c3      	bne.n	800e490 <ESC_coeprocess+0x34>
            SDO_downloadsegment ();
 800e508:	f7ff fd2a 	bl	800df60 <SDO_downloadsegment>
 800e50c:	e7c0      	b.n	800e490 <ESC_coeprocess+0x34>
               && (etohs (coesdo->mbxheader.length) == COE_HEADERSIZE))
 800e50e:	4925      	ldr	r1, [pc, #148]	; (800e5a4 <ESC_coeprocess+0x148>)
 800e510:	8809      	ldrh	r1, [r1, #0]
 800e512:	290a      	cmp	r1, #10
 800e514:	d1f0      	bne.n	800e4f8 <ESC_coeprocess+0x9c>
            if (SDO_COMPLETE_ACCESS(coesdo->command))
 800e516:	f012 0f10 	tst.w	r2, #16
 800e51a:	d002      	beq.n	800e522 <ESC_coeprocess+0xc6>
               SDO_upload_complete_access ();
 800e51c:	f7ff f924 	bl	800d768 <SDO_upload_complete_access>
 800e520:	e7b6      	b.n	800e490 <ESC_coeprocess+0x34>
               SDO_upload ();
 800e522:	f7ff fb0f 	bl	800db44 <SDO_upload>
 800e526:	e7b3      	b.n	800e490 <ESC_coeprocess+0x34>
               && (etohs (coesdo->mbxheader.length) == COE_HEADERSIZE)
 800e528:	491e      	ldr	r1, [pc, #120]	; (800e5a4 <ESC_coeprocess+0x148>)
 800e52a:	8809      	ldrh	r1, [r1, #0]
 800e52c:	290a      	cmp	r1, #10
 800e52e:	d1e7      	bne.n	800e500 <ESC_coeprocess+0xa4>
               && (ESCvar.segmented == MBXSEU))
 800e530:	491a      	ldr	r1, [pc, #104]	; (800e59c <ESC_coeprocess+0x140>)
 800e532:	f891 1091 	ldrb.w	r1, [r1, #145]	; 0x91
 800e536:	2940      	cmp	r1, #64	; 0x40
 800e538:	d1e2      	bne.n	800e500 <ESC_coeprocess+0xa4>
            SDO_uploadsegment ();
 800e53a:	f7fe ff3b 	bl	800d3b4 <SDO_uploadsegment>
 800e53e:	e7a7      	b.n	800e490 <ESC_coeprocess+0x34>
            if (SDO_COMPLETE_ACCESS(coesdo->command))
 800e540:	f012 0f10 	tst.w	r2, #16
 800e544:	d002      	beq.n	800e54c <ESC_coeprocess+0xf0>
               SDO_download_complete_access ();
 800e546:	f7ff fa13 	bl	800d970 <SDO_download_complete_access>
 800e54a:	e7a1      	b.n	800e490 <ESC_coeprocess+0x34>
               SDO_download ();
 800e54c:	f7ff fc04 	bl	800dd58 <SDO_download>
 800e550:	e79e      	b.n	800e490 <ESC_coeprocess+0x34>
               && (coeobjdesc->infoheader.opcode == 0x01))
 800e552:	4a14      	ldr	r2, [pc, #80]	; (800e5a4 <ESC_coeprocess+0x148>)
 800e554:	7a12      	ldrb	r2, [r2, #8]
 800e556:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800e55a:	2a01      	cmp	r2, #1
 800e55c:	d1b6      	bne.n	800e4cc <ESC_coeprocess+0x70>
            SDO_getodlist ();
 800e55e:	f7fe fe41 	bl	800d1e4 <SDO_getodlist>
 800e562:	e795      	b.n	800e490 <ESC_coeprocess+0x34>
                  && (coeobjdesc->infoheader.opcode == 0x03))
 800e564:	4a0f      	ldr	r2, [pc, #60]	; (800e5a4 <ESC_coeprocess+0x148>)
 800e566:	7a12      	ldrb	r2, [r2, #8]
 800e568:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800e56c:	2a03      	cmp	r2, #3
 800e56e:	d1af      	bne.n	800e4d0 <ESC_coeprocess+0x74>
               SDO_getod ();
 800e570:	f7ff fda2 	bl	800e0b8 <SDO_getod>
 800e574:	e78c      	b.n	800e490 <ESC_coeprocess+0x34>
                     && (coeobjdesc->infoheader.opcode == 0x05))
 800e576:	4a0b      	ldr	r2, [pc, #44]	; (800e5a4 <ESC_coeprocess+0x148>)
 800e578:	7a12      	ldrb	r2, [r2, #8]
 800e57a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800e57e:	2a05      	cmp	r2, #5
 800e580:	d1a8      	bne.n	800e4d4 <ESC_coeprocess+0x78>
                  SDO_geted ();
 800e582:	f7ff fe2f 	bl	800e1e4 <SDO_geted>
 800e586:	e783      	b.n	800e490 <ESC_coeprocess+0x34>
                        SDO_abort (0, etohs (coesdo->index), coesdo->subindex, ABORT_UNSUPPORTED);
 800e588:	4906      	ldr	r1, [pc, #24]	; (800e5a4 <ESC_coeprocess+0x148>)
 800e58a:	4b07      	ldr	r3, [pc, #28]	; (800e5a8 <ESC_coeprocess+0x14c>)
 800e58c:	7aca      	ldrb	r2, [r1, #11]
 800e58e:	f8b1 1009 	ldrh.w	r1, [r1, #9]
 800e592:	2000      	movs	r0, #0
 800e594:	f7fe fec4 	bl	800d320 <SDO_abort>
 800e598:	e7a1      	b.n	800e4de <ESC_coeprocess+0x82>
 800e59a:	bf00      	nop
 800e59c:	2000814c 	.word	0x2000814c
 800e5a0:	20008e38 	.word	0x20008e38
 800e5a4:	20008838 	.word	0x20008838
 800e5a8:	06010000 	.word	0x06010000

0800e5ac <COE_initDefaultValues>:
   const _objd *objd;
   int n;
   uint8_t maxsub;

   /* Let application decide if initialization will be skipped */
   if (ESCvar.skip_default_initialization)
 800e5ac:	4b18      	ldr	r3, [pc, #96]	; (800e610 <COE_initDefaultValues+0x64>)
 800e5ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e5b2:	bb63      	cbnz	r3, 800e60e <COE_initDefaultValues+0x62>
{
 800e5b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   {
      return;
   }

   /* Set default values from object descriptor */
   for (n = 0; SDOobjects[n].index != 0xffff; n++)
 800e5b8:	f04f 0800 	mov.w	r8, #0
 800e5bc:	e012      	b.n	800e5e4 <COE_initDefaultValues+0x38>
      i = 0;
      do
      {
         if (objd[i].data != NULL)
         {
            COE_setValue (&objd[i], objd[i].value);
 800e5be:	68c2      	ldr	r2, [r0, #12]
 800e5c0:	2300      	movs	r3, #0
 800e5c2:	f7fe fd42 	bl	800d04a <COE_setValue>
            DPRINT ("%04x:%02x = %x\n", SDOobjects[n].index, objd[i].subindex, objd[i].value);
         }
      } while (objd[i++].subindex < maxsub);
 800e5c6:	3401      	adds	r4, #1
 800e5c8:	5b72      	ldrh	r2, [r6, r5]
 800e5ca:	b2bb      	uxth	r3, r7
 800e5cc:	429a      	cmp	r2, r3
 800e5ce:	d207      	bcs.n	800e5e0 <COE_initDefaultValues+0x34>
         if (objd[i].data != NULL)
 800e5d0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800e5d4:	009d      	lsls	r5, r3, #2
 800e5d6:	1970      	adds	r0, r6, r5
 800e5d8:	6903      	ldr	r3, [r0, #16]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d1ef      	bne.n	800e5be <COE_initDefaultValues+0x12>
 800e5de:	e7f2      	b.n	800e5c6 <COE_initDefaultValues+0x1a>
   for (n = 0; SDOobjects[n].index != 0xffff; n++)
 800e5e0:	f108 0801 	add.w	r8, r8, #1
 800e5e4:	ea4f 1308 	mov.w	r3, r8, lsl #4
 800e5e8:	4a0a      	ldr	r2, [pc, #40]	; (800e614 <COE_initDefaultValues+0x68>)
 800e5ea:	5ad2      	ldrh	r2, [r2, r3]
 800e5ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e5f0:	429a      	cmp	r2, r3
 800e5f2:	d006      	beq.n	800e602 <COE_initDefaultValues+0x56>
      objd = SDOobjects[n].objdesc;
 800e5f4:	4b07      	ldr	r3, [pc, #28]	; (800e614 <COE_initDefaultValues+0x68>)
 800e5f6:	eb03 1308 	add.w	r3, r3, r8, lsl #4
 800e5fa:	68de      	ldr	r6, [r3, #12]
      maxsub = SDOobjects[n].maxsub;
 800e5fc:	791f      	ldrb	r7, [r3, #4]
      i = 0;
 800e5fe:	2400      	movs	r4, #0
 800e600:	e7e6      	b.n	800e5d0 <COE_initDefaultValues+0x24>
   }

   /* Let application override default values */
   if (ESCvar.set_defaults_hook != NULL)
 800e602:	4b03      	ldr	r3, [pc, #12]	; (800e610 <COE_initDefaultValues+0x64>)
 800e604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e606:	b103      	cbz	r3, 800e60a <COE_initDefaultValues+0x5e>
   {
      ESCvar.set_defaults_hook();
 800e608:	4798      	blx	r3
   }
}
 800e60a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e60e:	4770      	bx	lr
 800e610:	2000814c 	.word	0x2000814c
 800e614:	080154ec 	.word	0x080154ec

0800e618 <COE_pdoPack>:
 * @param[in] buffer     = input process data
 * @param[in] nmappings  = number of mappings in sync manager
 * @param[in] mappings   = list of mapped objects in sync manager
 */
void COE_pdoPack (uint8_t * buffer, int nmappings, _SMmap * mappings)
{
 800e618:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e61c:	b083      	sub	sp, #12
   int ix;

   /* Check that buffer is aligned on 64-bit boundary */
   CC_ASSERT (((uintptr_t)buffer & 0x07) == 0);
 800e61e:	f010 0f07 	tst.w	r0, #7
 800e622:	d104      	bne.n	800e62e <COE_pdoPack+0x16>
 800e624:	4680      	mov	r8, r0
 800e626:	460f      	mov	r7, r1
 800e628:	4616      	mov	r6, r2

   for (ix = 0; ix < nmappings; ix++)
 800e62a:	2400      	movs	r4, #0
 800e62c:	e010      	b.n	800e650 <COE_pdoPack+0x38>
   CC_ASSERT (((uintptr_t)buffer & 0x07) == 0);
 800e62e:	4b15      	ldr	r3, [pc, #84]	; (800e684 <COE_pdoPack+0x6c>)
 800e630:	4a15      	ldr	r2, [pc, #84]	; (800e688 <COE_pdoPack+0x70>)
 800e632:	f240 61ff 	movw	r1, #1791	; 0x6ff
 800e636:	4815      	ldr	r0, [pc, #84]	; (800e68c <COE_pdoPack+0x74>)
 800e638:	f003 f9a4 	bl	8011984 <__assert_func>
            );
         }
         else
         {
            /* Atomically get object value */
            uint64_t value = COE_getValue (obj);
 800e63c:	f7fe fff2 	bl	800d624 <COE_getValue>
            COE_bitsliceSet (
 800e640:	e9cd 0100 	strd	r0, r1, [sp]
 800e644:	462a      	mov	r2, r5
 800e646:	4649      	mov	r1, r9
 800e648:	4640      	mov	r0, r8
 800e64a:	f7fe fc76 	bl	800cf3a <COE_bitsliceSet>
   for (ix = 0; ix < nmappings; ix++)
 800e64e:	3401      	adds	r4, #1
 800e650:	42bc      	cmp	r4, r7
 800e652:	da14      	bge.n	800e67e <COE_pdoPack+0x66>
      const _objd * obj = mappings[ix].obj;
 800e654:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800e658:	eb06 0283 	add.w	r2, r6, r3, lsl #2
 800e65c:	f856 0023 	ldr.w	r0, [r6, r3, lsl #2]
      uint32_t offset = mappings[ix].offset;
 800e660:	f8d2 9008 	ldr.w	r9, [r2, #8]
      if (obj != NULL)
 800e664:	2800      	cmp	r0, #0
 800e666:	d0f2      	beq.n	800e64e <COE_pdoPack+0x36>
         if (obj->bitlength > 64)
 800e668:	8885      	ldrh	r5, [r0, #4]
 800e66a:	2d40      	cmp	r5, #64	; 0x40
 800e66c:	d9e6      	bls.n	800e63c <COE_pdoPack+0x24>
               BITS2BYTES (obj->bitlength)
 800e66e:	1dea      	adds	r2, r5, #7
            memcpy (
 800e670:	08d2      	lsrs	r2, r2, #3
 800e672:	6901      	ldr	r1, [r0, #16]
 800e674:	eb08 00d9 	add.w	r0, r8, r9, lsr #3
 800e678:	f003 fbae 	bl	8011dd8 <memcpy>
 800e67c:	e7e7      	b.n	800e64e <COE_pdoPack+0x36>
               value
            );
         }
      }
   }
}
 800e67e:	b003      	add	sp, #12
 800e680:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e684:	080135d4 	.word	0x080135d4
 800e688:	08013614 	.word	0x08013614
 800e68c:	080135b0 	.word	0x080135b0

0800e690 <COE_pdoUnpack>:
 * @param[in] buffer    = output process data
 * @param[in] nmappings = number of mappings in sync manager
 * @param[in] mappings  = list of mapped objects in sync manager
 */
void COE_pdoUnpack (uint8_t * buffer, int nmappings, _SMmap * mappings)
{
 800e690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   int ix;

   /* Check that buffer is aligned on 64-bit boundary */
   CC_ASSERT (((uintptr_t)buffer & 0x07) == 0);
 800e694:	f010 0f07 	tst.w	r0, #7
 800e698:	d104      	bne.n	800e6a4 <COE_pdoUnpack+0x14>
 800e69a:	4680      	mov	r8, r0
 800e69c:	460f      	mov	r7, r1
 800e69e:	4616      	mov	r6, r2

   for (ix = 0; ix < nmappings; ix++)
 800e6a0:	2400      	movs	r4, #0
 800e6a2:	e00f      	b.n	800e6c4 <COE_pdoUnpack+0x34>
   CC_ASSERT (((uintptr_t)buffer & 0x07) == 0);
 800e6a4:	4b13      	ldr	r3, [pc, #76]	; (800e6f4 <COE_pdoUnpack+0x64>)
 800e6a6:	4a14      	ldr	r2, [pc, #80]	; (800e6f8 <COE_pdoUnpack+0x68>)
 800e6a8:	f240 712e 	movw	r1, #1838	; 0x72e
 800e6ac:	4813      	ldr	r0, [pc, #76]	; (800e6fc <COE_pdoUnpack+0x6c>)
 800e6ae:	f003 f969 	bl	8011984 <__assert_func>
            );
         }
         else
         {
            /* Atomically set object value */
            uint64_t value = COE_bitsliceGet (
 800e6b2:	4640      	mov	r0, r8
 800e6b4:	f7fe fbef 	bl	800ce96 <COE_bitsliceGet>
 800e6b8:	4602      	mov	r2, r0
 800e6ba:	460b      	mov	r3, r1
               (uint64_t *)buffer,
               offset,
               obj->bitlength
            );
            COE_setValue (obj, value);
 800e6bc:	4628      	mov	r0, r5
 800e6be:	f7fe fcc4 	bl	800d04a <COE_setValue>
   for (ix = 0; ix < nmappings; ix++)
 800e6c2:	3401      	adds	r4, #1
 800e6c4:	42bc      	cmp	r4, r7
 800e6c6:	da13      	bge.n	800e6f0 <COE_pdoUnpack+0x60>
      const _objd * obj = mappings[ix].obj;
 800e6c8:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800e6cc:	eb06 0283 	add.w	r2, r6, r3, lsl #2
 800e6d0:	f856 5023 	ldr.w	r5, [r6, r3, lsl #2]
      uint32_t offset = mappings[ix].offset;
 800e6d4:	6891      	ldr	r1, [r2, #8]
      if (obj != NULL)
 800e6d6:	2d00      	cmp	r5, #0
 800e6d8:	d0f3      	beq.n	800e6c2 <COE_pdoUnpack+0x32>
         if (obj->bitlength > 64)
 800e6da:	88aa      	ldrh	r2, [r5, #4]
 800e6dc:	2a40      	cmp	r2, #64	; 0x40
 800e6de:	d9e8      	bls.n	800e6b2 <COE_pdoUnpack+0x22>
               BITS2BYTES (obj->bitlength)
 800e6e0:	3207      	adds	r2, #7
            memcpy (
 800e6e2:	08d2      	lsrs	r2, r2, #3
 800e6e4:	eb08 01d1 	add.w	r1, r8, r1, lsr #3
 800e6e8:	6928      	ldr	r0, [r5, #16]
 800e6ea:	f003 fb75 	bl	8011dd8 <memcpy>
 800e6ee:	e7e8      	b.n	800e6c2 <COE_pdoUnpack+0x32>
         }
      }
   }
}
 800e6f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6f4:	080135d4 	.word	0x080135d4
 800e6f8:	080135f4 	.word	0x080135f4
 800e6fc:	080135b0 	.word	0x080135b0

0800e700 <COE_maxSub>:
 * This function fetches the value of subindex 0 (max subindex).
 *
 * @param[in] index = object index
 */
uint8_t COE_maxSub (uint16_t index)
{
 800e700:	b508      	push	{r3, lr}
   int32_t nidx;
   uint8_t maxsub;

   nidx = SDO_findobject (index);
 800e702:	f7fe fffb 	bl	800d6fc <SDO_findobject>
   if (nidx == -1)
 800e706:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800e70a:	d009      	beq.n	800e720 <COE_maxSub+0x20>
      return 0;

   maxsub = OBJ_VALUE_FETCH (maxsub, SDOobjects[nidx].objdesc[0]);
 800e70c:	4b05      	ldr	r3, [pc, #20]	; (800e724 <COE_maxSub+0x24>)
 800e70e:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 800e712:	68da      	ldr	r2, [r3, #12]
 800e714:	6913      	ldr	r3, [r2, #16]
 800e716:	b10b      	cbz	r3, 800e71c <COE_maxSub+0x1c>
 800e718:	7818      	ldrb	r0, [r3, #0]
   return maxsub;
}
 800e71a:	bd08      	pop	{r3, pc}
   maxsub = OBJ_VALUE_FETCH (maxsub, SDOobjects[nidx].objdesc[0]);
 800e71c:	7b10      	ldrb	r0, [r2, #12]
 800e71e:	e7fc      	b.n	800e71a <COE_maxSub+0x1a>
      return 0;
 800e720:	2000      	movs	r0, #0
 800e722:	e7fa      	b.n	800e71a <COE_maxSub+0x1a>
 800e724:	080154ec 	.word	0x080154ec

0800e728 <ESC_read_pram>:
   } while(value & LAN9252_ESC_CSR_CMD_BUSY);
}

/* ESC read process data ram function */
static void ESC_read_pram (uint16_t address, void *buf, uint16_t len)
{
 800e728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e72c:	b0c2      	sub	sp, #264	; 0x108
 800e72e:	4607      	mov	r7, r0
 800e730:	4688      	mov	r8, r1
 800e732:	4615      	mov	r5, r2
   uint32_t value;
   uint8_t * temp_buf = buf;
   uint16_t quotient, remainder, byte_offset = 0;
   uint8_t fifo_cnt, fifo_size, fifo_range, first_byte_position, temp_len;
   uint8_t buffer[256] = {0};
 800e734:	2100      	movs	r1, #0
 800e736:	9101      	str	r1, [sp, #4]
 800e738:	22fc      	movs	r2, #252	; 0xfc
 800e73a:	a802      	add	r0, sp, #8
 800e73c:	f003 fa8e 	bl	8011c5c <memset>
   int i, size;

   lan9252_write_32 (LAN9252_ESC_PRAM_RD_CMD_REG, LAN9252_ESC_PRAM_CMD_ABORT);
 800e740:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800e744:	f44f 7043 	mov.w	r0, #780	; 0x30c
 800e748:	f7fc fea4 	bl	800b494 <lan9252_write_32>

   do
   {
      value = lan9252_read_32 (LAN9252_ESC_PRAM_RD_CMD_REG);
 800e74c:	f44f 7043 	mov.w	r0, #780	; 0x30c
 800e750:	f7fc fe6c 	bl	800b42c <lan9252_read_32>
 800e754:	9041      	str	r0, [sp, #260]	; 0x104
   } while(value & LAN9252_ESC_PRAM_CMD_BUSY);
 800e756:	2800      	cmp	r0, #0
 800e758:	dbf8      	blt.n	800e74c <ESC_read_pram+0x24>

   lan9252_write_32 (LAN9252_ESC_PRAM_RD_ADDR_LEN_REG, (LAN9252_ESC_PRAM_SIZE(len) | LAN9252_ESC_PRAM_ADDR(address)));
 800e75a:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
 800e75e:	f44f 7042 	mov.w	r0, #776	; 0x308
 800e762:	f7fc fe97 	bl	800b494 <lan9252_write_32>
   lan9252_write_32 (LAN9252_ESC_PRAM_RD_CMD_REG, LAN9252_ESC_PRAM_CMD_BUSY);
 800e766:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800e76a:	f44f 7043 	mov.w	r0, #780	; 0x30c
 800e76e:	f7fc fe91 	bl	800b494 <lan9252_write_32>

   /* Find out first byte position and adjust the copy from that
    * according to LAN9252 datasheet and MicroChip SDK code
    */
   first_byte_position = (address & 0x03);
 800e772:	f007 0703 	and.w	r7, r7, #3
   uint16_t quotient, remainder, byte_offset = 0;
 800e776:	2600      	movs	r6, #0

   /* Transfer data */
   while (len > 0)
 800e778:	2d00      	cmp	r5, #0
 800e77a:	d06f      	beq.n	800e85c <ESC_read_pram+0x134>
   {
      /* Wait for read availability */
      if (byte_offset > 0)
 800e77c:	b346      	cbz	r6, 800e7d0 <ESC_read_pram+0xa8>
      {
         quotient = len/4;
 800e77e:	08ac      	lsrs	r4, r5, #2
         remainder = len - quotient*4;
 800e780:	f005 0303 	and.w	r3, r5, #3
      {
         quotient = (len + first_byte_position)/4;
         remainder = (len + first_byte_position) - quotient*4;
      }

      if (remainder != 0)
 800e784:	b10b      	cbz	r3, 800e78a <ESC_read_pram+0x62>
      {
         quotient++;
 800e786:	3401      	adds	r4, #1
 800e788:	b2a4      	uxth	r4, r4
      }

      fifo_range = MIN(quotient,16);
 800e78a:	2c10      	cmp	r4, #16
 800e78c:	bf28      	it	cs
 800e78e:	2410      	movcs	r4, #16
 800e790:	b2e4      	uxtb	r4, r4

      do
      {
         value = lan9252_read_32 (LAN9252_ESC_PRAM_RD_CMD_REG);
 800e792:	f44f 7043 	mov.w	r0, #780	; 0x30c
 800e796:	f7fc fe49 	bl	800b42c <lan9252_read_32>
 800e79a:	9041      	str	r0, [sp, #260]	; 0x104
      }while(!(value & LAN9252_ESC_PRAM_CMD_AVAIL) || (LAN9252_ESC_PRAM_CMD_CNT(value) < fifo_range));
 800e79c:	f010 0f01 	tst.w	r0, #1
 800e7a0:	d0f7      	beq.n	800e792 <ESC_read_pram+0x6a>
 800e7a2:	ea4f 2910 	mov.w	r9, r0, lsr #8
 800e7a6:	f3c0 2004 	ubfx	r0, r0, #8, #5
 800e7aa:	42a0      	cmp	r0, r4
 800e7ac:	d3f1      	bcc.n	800e792 <ESC_read_pram+0x6a>

      /* Fifo size */
      fifo_size = LAN9252_ESC_PRAM_CMD_CNT(value);
 800e7ae:	f009 091f 	and.w	r9, r9, #31

      /* Transfer data size */
      size = 4*fifo_size;
 800e7b2:	ea4f 0489 	mov.w	r4, r9, lsl #2

      /* Reset fifo count */
      fifo_cnt = fifo_size;

      /* Reset buffer */
      memset(buffer,0,size);
 800e7b6:	4622      	mov	r2, r4
 800e7b8:	2100      	movs	r1, #0
 800e7ba:	a801      	add	r0, sp, #4
 800e7bc:	f003 fa4e 	bl	8011c5c <memset>

      /* Transfer batch of data */
      lan9252_read_data ((uint8_t *)buffer, LAN9252_ESC_PRAM_RD_FIFO_REG, size);
 800e7c0:	4622      	mov	r2, r4
 800e7c2:	2100      	movs	r1, #0
 800e7c4:	a801      	add	r0, sp, #4
 800e7c6:	f7fc fe03 	bl	800b3d0 <lan9252_read_data>

      i = 0;
 800e7ca:	f04f 0a00 	mov.w	sl, #0
      while (fifo_cnt > 0 && len > 0)
 800e7ce:	e01f      	b.n	800e810 <ESC_read_pram+0xe8>
         quotient = (len + first_byte_position)/4;
 800e7d0:	19ec      	adds	r4, r5, r7
 800e7d2:	f3c4 048f 	ubfx	r4, r4, #2, #16
         remainder = (len + first_byte_position) - quotient*4;
 800e7d6:	19eb      	adds	r3, r5, r7
 800e7d8:	b29b      	uxth	r3, r3
 800e7da:	00a2      	lsls	r2, r4, #2
 800e7dc:	b292      	uxth	r2, r2
 800e7de:	1a9b      	subs	r3, r3, r2
 800e7e0:	b29b      	uxth	r3, r3
 800e7e2:	e7cf      	b.n	800e784 <ESC_read_pram+0x5c>
            temp_len = (len > 4) ? 4: len;
            memcpy(temp_buf + byte_offset ,&value, temp_len);
         }
         else
         {
            temp_len = (len > (4 - first_byte_position)) ? (4 - first_byte_position) : len;
 800e7e4:	f1c7 0404 	rsb	r4, r7, #4
 800e7e8:	42ac      	cmp	r4, r5
 800e7ea:	bfa8      	it	ge
 800e7ec:	462c      	movge	r4, r5
 800e7ee:	b2e4      	uxtb	r4, r4
            memcpy(temp_buf ,((uint8_t *)&value + first_byte_position), temp_len);
 800e7f0:	4622      	mov	r2, r4
 800e7f2:	ab41      	add	r3, sp, #260	; 0x104
 800e7f4:	19d9      	adds	r1, r3, r7
 800e7f6:	4640      	mov	r0, r8
 800e7f8:	f003 faee 	bl	8011dd8 <memcpy>
         }

         i += 4;
 800e7fc:	f10a 0a04 	add.w	sl, sl, #4
         fifo_cnt--;
 800e800:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800e804:	fa5f f989 	uxtb.w	r9, r9
         len -= temp_len;
 800e808:	1b2d      	subs	r5, r5, r4
 800e80a:	b2ad      	uxth	r5, r5
         byte_offset += temp_len;
 800e80c:	4434      	add	r4, r6
 800e80e:	b2a6      	uxth	r6, r4
      while (fifo_cnt > 0 && len > 0)
 800e810:	f1b9 0f00 	cmp.w	r9, #0
 800e814:	d0b0      	beq.n	800e778 <ESC_read_pram+0x50>
 800e816:	2d00      	cmp	r5, #0
 800e818:	d0ae      	beq.n	800e778 <ESC_read_pram+0x50>
         value = buffer[i] | (buffer[i+1] << 8) | (buffer[i+2] << 16) | (buffer[i+3] << 24);
 800e81a:	aa01      	add	r2, sp, #4
 800e81c:	f812 300a 	ldrb.w	r3, [r2, sl]
 800e820:	f10a 0101 	add.w	r1, sl, #1
 800e824:	5c51      	ldrb	r1, [r2, r1]
 800e826:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800e82a:	f10a 0102 	add.w	r1, sl, #2
 800e82e:	5c51      	ldrb	r1, [r2, r1]
 800e830:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800e834:	f10a 0103 	add.w	r1, sl, #3
 800e838:	5c52      	ldrb	r2, [r2, r1]
 800e83a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e83e:	9341      	str	r3, [sp, #260]	; 0x104
         if (byte_offset > 0)
 800e840:	2e00      	cmp	r6, #0
 800e842:	d0cf      	beq.n	800e7e4 <ESC_read_pram+0xbc>
            temp_len = (len > 4) ? 4: len;
 800e844:	462c      	mov	r4, r5
 800e846:	2d04      	cmp	r5, #4
 800e848:	bf28      	it	cs
 800e84a:	2404      	movcs	r4, #4
 800e84c:	b2e4      	uxtb	r4, r4
            memcpy(temp_buf + byte_offset ,&value, temp_len);
 800e84e:	4622      	mov	r2, r4
 800e850:	a941      	add	r1, sp, #260	; 0x104
 800e852:	eb08 0006 	add.w	r0, r8, r6
 800e856:	f003 fabf 	bl	8011dd8 <memcpy>
 800e85a:	e7cf      	b.n	800e7fc <ESC_read_pram+0xd4>
      }

      // vPortFree(buffer);
   }
}
 800e85c:	b042      	add	sp, #264	; 0x108
 800e85e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800e862 <ESC_read_csr>:
{
 800e862:	b530      	push	{r4, r5, lr}
 800e864:	b083      	sub	sp, #12
 800e866:	460d      	mov	r5, r1
 800e868:	4614      	mov	r4, r2
   value = (LAN9252_ESC_CSR_CMD_READ | LAN9252_ESC_CSR_CMD_SIZE(len) | address);
 800e86a:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800e86e:	f040 4140 	orr.w	r1, r0, #3221225472	; 0xc0000000
 800e872:	9101      	str	r1, [sp, #4]
   lan9252_write_32 (LAN9252_ESC_CSR_CMD_REG, value);
 800e874:	f44f 7041 	mov.w	r0, #772	; 0x304
 800e878:	f7fc fe0c 	bl	800b494 <lan9252_write_32>
      value = lan9252_read_32 (LAN9252_ESC_CSR_CMD_REG);
 800e87c:	f44f 7041 	mov.w	r0, #772	; 0x304
 800e880:	f7fc fdd4 	bl	800b42c <lan9252_read_32>
 800e884:	9001      	str	r0, [sp, #4]
   } while (value & LAN9252_ESC_CSR_CMD_BUSY);
 800e886:	2800      	cmp	r0, #0
 800e888:	dbf8      	blt.n	800e87c <ESC_read_csr+0x1a>
   value = lan9252_read_32 (LAN9252_ESC_CSR_DATA_REG);
 800e88a:	f44f 7040 	mov.w	r0, #768	; 0x300
 800e88e:	f7fc fdcd 	bl	800b42c <lan9252_read_32>
 800e892:	9001      	str	r0, [sp, #4]
   memcpy(buf, (uint8_t *)&value, len);
 800e894:	4622      	mov	r2, r4
 800e896:	a901      	add	r1, sp, #4
 800e898:	4628      	mov	r0, r5
 800e89a:	f003 fa9d 	bl	8011dd8 <memcpy>
}
 800e89e:	b003      	add	sp, #12
 800e8a0:	bd30      	pop	{r4, r5, pc}

0800e8a2 <ESC_write_csr>:
{
 800e8a2:	b530      	push	{r4, r5, lr}
 800e8a4:	b083      	sub	sp, #12
 800e8a6:	4604      	mov	r4, r0
 800e8a8:	4615      	mov	r5, r2
   memcpy((uint8_t*)&value, buf,len);
 800e8aa:	a801      	add	r0, sp, #4
 800e8ac:	f003 fa94 	bl	8011dd8 <memcpy>
   lan9252_write_32 (LAN9252_ESC_CSR_DATA_REG, value);
 800e8b0:	9901      	ldr	r1, [sp, #4]
 800e8b2:	f44f 7040 	mov.w	r0, #768	; 0x300
 800e8b6:	f7fc fded 	bl	800b494 <lan9252_write_32>
   value = (LAN9252_ESC_CSR_CMD_WRITE | LAN9252_ESC_CSR_CMD_SIZE(len) | address);
 800e8ba:	ea44 4105 	orr.w	r1, r4, r5, lsl #16
 800e8be:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800e8c2:	9101      	str	r1, [sp, #4]
   lan9252_write_32 (LAN9252_ESC_CSR_CMD_REG, value);
 800e8c4:	f44f 7041 	mov.w	r0, #772	; 0x304
 800e8c8:	f7fc fde4 	bl	800b494 <lan9252_write_32>
      value = lan9252_read_32 (LAN9252_ESC_CSR_CMD_REG);
 800e8cc:	f44f 7041 	mov.w	r0, #772	; 0x304
 800e8d0:	f7fc fdac 	bl	800b42c <lan9252_read_32>
 800e8d4:	9001      	str	r0, [sp, #4]
   } while(value & LAN9252_ESC_CSR_CMD_BUSY);
 800e8d6:	2800      	cmp	r0, #0
 800e8d8:	dbf8      	blt.n	800e8cc <ESC_write_csr+0x2a>
}
 800e8da:	b003      	add	sp, #12
 800e8dc:	bd30      	pop	{r4, r5, pc}

0800e8de <ESC_write_pram>:

/* ESC write process data ram function */
static void ESC_write_pram (uint16_t address, void *buf, uint16_t len)
{
 800e8de:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8e2:	b0c3      	sub	sp, #268	; 0x10c
 800e8e4:	4607      	mov	r7, r0
 800e8e6:	4688      	mov	r8, r1
 800e8e8:	4615      	mov	r5, r2
   uint32_t value;
   uint8_t * temp_buf = buf;
   uint16_t quotient, remainder, byte_offset = 0;
   uint8_t fifo_cnt, fifo_size, fifo_range, first_byte_position, temp_len;
   uint8_t buffer[256] = {0};
 800e8ea:	2100      	movs	r1, #0
 800e8ec:	9101      	str	r1, [sp, #4]
 800e8ee:	22fc      	movs	r2, #252	; 0xfc
 800e8f0:	a802      	add	r0, sp, #8
 800e8f2:	f003 f9b3 	bl	8011c5c <memset>
   int i, size;

   lan9252_write_32 (LAN9252_ESC_PRAM_WR_CMD_REG, LAN9252_ESC_PRAM_CMD_ABORT);
 800e8f6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800e8fa:	f44f 7045 	mov.w	r0, #788	; 0x314
 800e8fe:	f7fc fdc9 	bl	800b494 <lan9252_write_32>

   do
   {
      value = lan9252_read_32 (LAN9252_ESC_PRAM_WR_CMD_REG);
 800e902:	f44f 7045 	mov.w	r0, #788	; 0x314
 800e906:	f7fc fd91 	bl	800b42c <lan9252_read_32>
 800e90a:	9041      	str	r0, [sp, #260]	; 0x104
   } while(value & LAN9252_ESC_PRAM_CMD_BUSY);
 800e90c:	2800      	cmp	r0, #0
 800e90e:	dbf8      	blt.n	800e902 <ESC_write_pram+0x24>

   lan9252_write_32 (LAN9252_ESC_PRAM_WR_ADDR_LEN_REG, (LAN9252_ESC_PRAM_SIZE(len) | LAN9252_ESC_PRAM_ADDR(address)));
 800e910:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
 800e914:	f44f 7044 	mov.w	r0, #784	; 0x310
 800e918:	f7fc fdbc 	bl	800b494 <lan9252_write_32>
   lan9252_write_32 (LAN9252_ESC_PRAM_WR_CMD_REG, LAN9252_ESC_PRAM_CMD_BUSY);
 800e91c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800e920:	f44f 7045 	mov.w	r0, #788	; 0x314
 800e924:	f7fc fdb6 	bl	800b494 <lan9252_write_32>

   /* Find out first byte position and adjust the copy from that
    * according to LAN9252 datasheet and MicroChip SDK code
    */
   first_byte_position = (address & 0x03);
 800e928:	f007 0703 	and.w	r7, r7, #3
   uint16_t quotient, remainder, byte_offset = 0;
 800e92c:	2600      	movs	r6, #0

   /* Transfer data */
   while (len > 0)
 800e92e:	e048      	b.n	800e9c2 <ESC_write_pram+0xe4>
         quotient = len/4;
         remainder = len - quotient*4;
      }
      else
      {
         quotient = (len + first_byte_position)/4;
 800e930:	19ec      	adds	r4, r5, r7
 800e932:	f3c4 048f 	ubfx	r4, r4, #2, #16
         remainder = (len + first_byte_position) - quotient*4;
 800e936:	19eb      	adds	r3, r5, r7
 800e938:	b29b      	uxth	r3, r3
 800e93a:	00a2      	lsls	r2, r4, #2
 800e93c:	b292      	uxth	r2, r2
 800e93e:	1a9b      	subs	r3, r3, r2
 800e940:	b29b      	uxth	r3, r3
 800e942:	e044      	b.n	800e9ce <ESC_write_pram+0xf0>
            temp_len = (len > 4) ? 4: len;
            memcpy(&value, (temp_buf + byte_offset), temp_len);
         }
         else
         {
            temp_len = (len > (4 - first_byte_position)) ? (4 - first_byte_position) : len;
 800e944:	f1c7 0404 	rsb	r4, r7, #4
 800e948:	42ac      	cmp	r4, r5
 800e94a:	bfa8      	it	ge
 800e94c:	462c      	movge	r4, r5
 800e94e:	b2e4      	uxtb	r4, r4
            memcpy(((uint8_t *)&value + first_byte_position), temp_buf, temp_len);
 800e950:	4622      	mov	r2, r4
 800e952:	4641      	mov	r1, r8
 800e954:	ab41      	add	r3, sp, #260	; 0x104
 800e956:	19d8      	adds	r0, r3, r7
 800e958:	f003 fa3e 	bl	8011dd8 <memcpy>
         }

         buffer[i] = (value & 0xFF);
 800e95c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800e95e:	aa01      	add	r2, sp, #4
 800e960:	f802 300a 	strb.w	r3, [r2, sl]
         buffer[i+1] = ((value >> 8) & 0xFF);
 800e964:	0a18      	lsrs	r0, r3, #8
 800e966:	f10a 0101 	add.w	r1, sl, #1
 800e96a:	5450      	strb	r0, [r2, r1]
         buffer[i+2] = ((value >> 16) & 0xFF);
 800e96c:	0c18      	lsrs	r0, r3, #16
 800e96e:	f10a 0102 	add.w	r1, sl, #2
 800e972:	5450      	strb	r0, [r2, r1]
         buffer[i+3] = ((value >> 24) & 0xFF);
 800e974:	0e1b      	lsrs	r3, r3, #24
 800e976:	f10a 0103 	add.w	r1, sl, #3
 800e97a:	5453      	strb	r3, [r2, r1]

         i += 4;
 800e97c:	f10a 0a04 	add.w	sl, sl, #4
         fifo_cnt--;
 800e980:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800e984:	fa5f f989 	uxtb.w	r9, r9
         len -= temp_len;
 800e988:	1b2d      	subs	r5, r5, r4
 800e98a:	b2ad      	uxth	r5, r5
         byte_offset += temp_len;
 800e98c:	4434      	add	r4, r6
 800e98e:	b2a6      	uxth	r6, r4
      while (fifo_cnt > 0 && len > 0)
 800e990:	f1b9 0f00 	cmp.w	r9, #0
 800e994:	d010      	beq.n	800e9b8 <ESC_write_pram+0xda>
 800e996:	b17d      	cbz	r5, 800e9b8 <ESC_write_pram+0xda>
         value = 0;
 800e998:	2300      	movs	r3, #0
 800e99a:	9341      	str	r3, [sp, #260]	; 0x104
         if (byte_offset > 0)
 800e99c:	2e00      	cmp	r6, #0
 800e99e:	d0d1      	beq.n	800e944 <ESC_write_pram+0x66>
            temp_len = (len > 4) ? 4: len;
 800e9a0:	462c      	mov	r4, r5
 800e9a2:	2d04      	cmp	r5, #4
 800e9a4:	bf28      	it	cs
 800e9a6:	2404      	movcs	r4, #4
 800e9a8:	b2e4      	uxtb	r4, r4
            memcpy(&value, (temp_buf + byte_offset), temp_len);
 800e9aa:	4622      	mov	r2, r4
 800e9ac:	eb08 0106 	add.w	r1, r8, r6
 800e9b0:	a841      	add	r0, sp, #260	; 0x104
 800e9b2:	f003 fa11 	bl	8011dd8 <memcpy>
 800e9b6:	e7d1      	b.n	800e95c <ESC_write_pram+0x7e>
      }

      /* Transfer batch of data */
      lan9252_write_data ((uint8_t *)buffer, LAN9252_ESC_PRAM_WR_FIFO_REG, size);
 800e9b8:	465a      	mov	r2, fp
 800e9ba:	2120      	movs	r1, #32
 800e9bc:	a801      	add	r0, sp, #4
 800e9be:	f7fc fd51 	bl	800b464 <lan9252_write_data>
   while (len > 0)
 800e9c2:	b32d      	cbz	r5, 800ea10 <ESC_write_pram+0x132>
      if (byte_offset > 0)
 800e9c4:	2e00      	cmp	r6, #0
 800e9c6:	d0b3      	beq.n	800e930 <ESC_write_pram+0x52>
         quotient = len/4;
 800e9c8:	08ac      	lsrs	r4, r5, #2
         remainder = len - quotient*4;
 800e9ca:	f005 0303 	and.w	r3, r5, #3
      if (remainder != 0)
 800e9ce:	b10b      	cbz	r3, 800e9d4 <ESC_write_pram+0xf6>
         quotient++;
 800e9d0:	3401      	adds	r4, #1
 800e9d2:	b2a4      	uxth	r4, r4
      fifo_range = MIN(quotient,16);
 800e9d4:	2c10      	cmp	r4, #16
 800e9d6:	bf28      	it	cs
 800e9d8:	2410      	movcs	r4, #16
 800e9da:	b2e4      	uxtb	r4, r4
         value = lan9252_read_32 (LAN9252_ESC_PRAM_WR_CMD_REG);
 800e9dc:	f44f 7045 	mov.w	r0, #788	; 0x314
 800e9e0:	f7fc fd24 	bl	800b42c <lan9252_read_32>
 800e9e4:	9041      	str	r0, [sp, #260]	; 0x104
      }while(!(value & LAN9252_ESC_PRAM_CMD_AVAIL) || (LAN9252_ESC_PRAM_CMD_CNT(value) < fifo_range));
 800e9e6:	f010 0f01 	tst.w	r0, #1
 800e9ea:	d0f7      	beq.n	800e9dc <ESC_write_pram+0xfe>
 800e9ec:	ea4f 2910 	mov.w	r9, r0, lsr #8
 800e9f0:	f3c0 2004 	ubfx	r0, r0, #8, #5
 800e9f4:	42a0      	cmp	r0, r4
 800e9f6:	d3f1      	bcc.n	800e9dc <ESC_write_pram+0xfe>
      fifo_size = LAN9252_ESC_PRAM_CMD_CNT(value);
 800e9f8:	f009 091f 	and.w	r9, r9, #31
      size = 4*fifo_size;
 800e9fc:	ea4f 0b89 	mov.w	fp, r9, lsl #2
      memset(buffer,0,size);
 800ea00:	465a      	mov	r2, fp
 800ea02:	2100      	movs	r1, #0
 800ea04:	a801      	add	r0, sp, #4
 800ea06:	f003 f929 	bl	8011c5c <memset>
      i = 0;
 800ea0a:	f04f 0a00 	mov.w	sl, #0
      while (fifo_cnt > 0 && len > 0)
 800ea0e:	e7bf      	b.n	800e990 <ESC_write_pram+0xb2>
      // vPortFree(buffer);
   }
}
 800ea10:	b043      	add	sp, #268	; 0x10c
 800ea12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800ea18 <ESC_read>:
 * @param[in]   address     = address of ESC register to read
 * @param[out]  buf         = pointer to buffer to read in
 * @param[in]   len         = number of bytes to read
 */
void ESC_read (uint16_t address, void *buf, uint16_t len)
{
 800ea18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea1a:	4604      	mov	r4, r0
 800ea1c:	460f      	mov	r7, r1
 800ea1e:	4615      	mov	r5, r2
   /* Select Read function depending on address, process data ram or not */
   if (address >= 0x1000)
 800ea20:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800ea24:	d31e      	bcc.n	800ea64 <ESC_read+0x4c>
   {
      ESC_read_pram (address, buf, len);
 800ea26:	f7ff fe7f 	bl	800e728 <ESC_read_pram>
         temp_buf += size;
         address += size;
      }
   }
   /* To mimic the ET1100 always providing AlEvent on every read or write */
   ESC_read_csr(ESCREG_ALEVENT,(void *)&ESCvar.ALevent,sizeof(ESCvar.ALevent));
 800ea2a:	4c18      	ldr	r4, [pc, #96]	; (800ea8c <ESC_read+0x74>)
 800ea2c:	2204      	movs	r2, #4
 800ea2e:	4621      	mov	r1, r4
 800ea30:	f44f 7008 	mov.w	r0, #544	; 0x220
 800ea34:	f7ff ff15 	bl	800e862 <ESC_read_csr>
   ESCvar.ALevent = etohs (ESCvar.ALevent);
 800ea38:	4621      	mov	r1, r4
 800ea3a:	f851 39e4 	ldr.w	r3, [r1], #-228
 800ea3e:	b29b      	uxth	r3, r3
 800ea40:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4

}
 800ea44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
         else if (size == 3)
 800ea46:	2d03      	cmp	r5, #3
 800ea48:	d102      	bne.n	800ea50 <ESC_read+0x38>
            size = 1;
 800ea4a:	2601      	movs	r6, #1
 800ea4c:	e000      	b.n	800ea50 <ESC_read+0x38>
            size = 1;
 800ea4e:	2601      	movs	r6, #1
         ESC_read_csr(address, temp_buf, size);
 800ea50:	4632      	mov	r2, r6
 800ea52:	4639      	mov	r1, r7
 800ea54:	4620      	mov	r0, r4
 800ea56:	f7ff ff04 	bl	800e862 <ESC_read_csr>
         len -= size;
 800ea5a:	1bad      	subs	r5, r5, r6
 800ea5c:	b2ad      	uxth	r5, r5
         temp_buf += size;
 800ea5e:	4437      	add	r7, r6
         address += size;
 800ea60:	4434      	add	r4, r6
 800ea62:	b2a4      	uxth	r4, r4
      while(len > 0)
 800ea64:	2d00      	cmp	r5, #0
 800ea66:	d0e0      	beq.n	800ea2a <ESC_read+0x12>
         size = (len > 4) ? 4 : len;
 800ea68:	462e      	mov	r6, r5
 800ea6a:	2d04      	cmp	r5, #4
 800ea6c:	bf28      	it	cs
 800ea6e:	2604      	movcs	r6, #4
         if(address & BIT(0))
 800ea70:	f014 0f01 	tst.w	r4, #1
 800ea74:	d1eb      	bne.n	800ea4e <ESC_read+0x36>
         else if (address & BIT(1))
 800ea76:	f014 0f02 	tst.w	r4, #2
 800ea7a:	d0e4      	beq.n	800ea46 <ESC_read+0x2e>
            size = (size & BIT(0)) ? 1 : 2;
 800ea7c:	f016 0f01 	tst.w	r6, #1
 800ea80:	d001      	beq.n	800ea86 <ESC_read+0x6e>
 800ea82:	2601      	movs	r6, #1
 800ea84:	e7e4      	b.n	800ea50 <ESC_read+0x38>
 800ea86:	2602      	movs	r6, #2
 800ea88:	e7e2      	b.n	800ea50 <ESC_read+0x38>
 800ea8a:	bf00      	nop
 800ea8c:	20008230 	.word	0x20008230

0800ea90 <ESC_write>:
 * @param[in]   address     = address of ESC register to write
 * @param[out]  buf         = pointer to buffer to write from
 * @param[in]   len         = number of bytes to write
 */
void ESC_write (uint16_t address, void *buf, uint16_t len)
{
 800ea90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea92:	4604      	mov	r4, r0
 800ea94:	460f      	mov	r7, r1
 800ea96:	4615      	mov	r5, r2
   /* Select Write function depending on address, process data ram or not */
   if (address >= 0x1000)
 800ea98:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800ea9c:	d31e      	bcc.n	800eadc <ESC_write+0x4c>
   {
      ESC_write_pram(address, buf, len);
 800ea9e:	f7ff ff1e 	bl	800e8de <ESC_write_pram>
         address += size;
      }
   }

   /* To mimic the ET1x00 always providing AlEvent on every read or write */
   ESC_read_csr(ESCREG_ALEVENT,(void *)&ESCvar.ALevent,sizeof(ESCvar.ALevent));
 800eaa2:	4c18      	ldr	r4, [pc, #96]	; (800eb04 <ESC_write+0x74>)
 800eaa4:	2204      	movs	r2, #4
 800eaa6:	4621      	mov	r1, r4
 800eaa8:	f44f 7008 	mov.w	r0, #544	; 0x220
 800eaac:	f7ff fed9 	bl	800e862 <ESC_read_csr>
   ESCvar.ALevent = etohs (ESCvar.ALevent);
 800eab0:	4621      	mov	r1, r4
 800eab2:	f851 39e4 	ldr.w	r3, [r1], #-228
 800eab6:	b29b      	uxth	r3, r3
 800eab8:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
}
 800eabc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
         else if (size == 3)
 800eabe:	2d03      	cmp	r5, #3
 800eac0:	d102      	bne.n	800eac8 <ESC_write+0x38>
            size = 1;
 800eac2:	2601      	movs	r6, #1
 800eac4:	e000      	b.n	800eac8 <ESC_write+0x38>
            size = 1;
 800eac6:	2601      	movs	r6, #1
         ESC_write_csr(address, temp_buf, size);
 800eac8:	4632      	mov	r2, r6
 800eaca:	4639      	mov	r1, r7
 800eacc:	4620      	mov	r0, r4
 800eace:	f7ff fee8 	bl	800e8a2 <ESC_write_csr>
         len -= size;
 800ead2:	1bad      	subs	r5, r5, r6
 800ead4:	b2ad      	uxth	r5, r5
         temp_buf += size;
 800ead6:	4437      	add	r7, r6
         address += size;
 800ead8:	4434      	add	r4, r6
 800eada:	b2a4      	uxth	r4, r4
      while(len > 0)
 800eadc:	2d00      	cmp	r5, #0
 800eade:	d0e0      	beq.n	800eaa2 <ESC_write+0x12>
         size = (len > 4) ? 4 : len;
 800eae0:	462e      	mov	r6, r5
 800eae2:	2d04      	cmp	r5, #4
 800eae4:	bf28      	it	cs
 800eae6:	2604      	movcs	r6, #4
         if(address & BIT(0))
 800eae8:	f014 0f01 	tst.w	r4, #1
 800eaec:	d1eb      	bne.n	800eac6 <ESC_write+0x36>
         else if (address & BIT(1))
 800eaee:	f014 0f02 	tst.w	r4, #2
 800eaf2:	d0e4      	beq.n	800eabe <ESC_write+0x2e>
            size = (size & BIT(0)) ? 1 : 2;
 800eaf4:	f016 0f01 	tst.w	r6, #1
 800eaf8:	d001      	beq.n	800eafe <ESC_write+0x6e>
 800eafa:	2601      	movs	r6, #1
 800eafc:	e7e4      	b.n	800eac8 <ESC_write+0x38>
 800eafe:	2602      	movs	r6, #2
 800eb00:	e7e2      	b.n	800eac8 <ESC_write+0x38>
 800eb02:	bf00      	nop
 800eb04:	20008230 	.word	0x20008230

0800eb08 <ESC_init>:
{

}

void ESC_init (const esc_cfg_t * config)
{
 800eb08:	b510      	push	{r4, lr}
   uint32_t counter = 0;
   uint32_t timeout = 1000; // wait 100msec

   // start initialization
   // Reset the ecat core here due to evb-lan9252-digio not having any GPIO for that purpose.
   lan9252_write_32(LAN9252_ESC_CMD_RESET_CTL, LAN9252_ESC_RESET_CTRL_RST);
 800eb0a:	2141      	movs	r1, #65	; 0x41
 800eb0c:	f44f 70fc 	mov.w	r0, #504	; 0x1f8
 800eb10:	f7fc fcc0 	bl	800b494 <lan9252_write_32>
   uint32_t counter = 0;
 800eb14:	2400      	movs	r4, #0

   // Wait until reset command has been executed
   do
   {
      osDelay(100);
 800eb16:	2064      	movs	r0, #100	; 0x64
 800eb18:	f7f9 fcd9 	bl	80084ce <osDelay>
      counter++;
 800eb1c:	3401      	adds	r4, #1
      value = lan9252_read_32(LAN9252_ESC_CMD_RESET_CTL);
 800eb1e:	f44f 70fc 	mov.w	r0, #504	; 0x1f8
 800eb22:	f7fc fc83 	bl	800b42c <lan9252_read_32>
   } while ((value & LAN9252_ESC_RESET_CTRL_RST) && (counter < timeout));
 800eb26:	f010 0f41 	tst.w	r0, #65	; 0x41
 800eb2a:	d002      	beq.n	800eb32 <ESC_init+0x2a>
 800eb2c:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 800eb30:	d3f1      	bcc.n	800eb16 <ESC_init+0xe>

   // Perform byte test
   do
   {
      osDelay(100);
 800eb32:	2064      	movs	r0, #100	; 0x64
 800eb34:	f7f9 fccb 	bl	80084ce <osDelay>
      counter++;
 800eb38:	3401      	adds	r4, #1
      value = lan9252_read_32(LAN9252_ESC_CMD_BYTE_TEST);
 800eb3a:	2064      	movs	r0, #100	; 0x64
 800eb3c:	f7fc fc76 	bl	800b42c <lan9252_read_32>
   } while ((value != LAN9252_ESC_BYTE_TEST_OK) && (counter < timeout));
 800eb40:	4b0f      	ldr	r3, [pc, #60]	; (800eb80 <ESC_init+0x78>)
 800eb42:	4298      	cmp	r0, r3
 800eb44:	d002      	beq.n	800eb4c <ESC_init+0x44>
 800eb46:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 800eb4a:	d3f2      	bcc.n	800eb32 <ESC_init+0x2a>

   // Check hardware is ready
   do
   {
      osDelay(100);
 800eb4c:	2064      	movs	r0, #100	; 0x64
 800eb4e:	f7f9 fcbe 	bl	80084ce <osDelay>
      counter++;
 800eb52:	3401      	adds	r4, #1
      value = lan9252_read_32(LAN9252_ESC_CMD_HW_CFG);
 800eb54:	2074      	movs	r0, #116	; 0x74
 800eb56:	f7fc fc69 	bl	800b42c <lan9252_read_32>
   } while (!(value & LAN9252_ESC_HW_CFG_READY) && (counter < timeout));
 800eb5a:	f010 6f00 	tst.w	r0, #134217728	; 0x8000000
 800eb5e:	d102      	bne.n	800eb66 <ESC_init+0x5e>
 800eb60:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 800eb64:	d3f2      	bcc.n	800eb4c <ESC_init+0x44>

   // Check if timeout occured
   if (counter < timeout)
 800eb66:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 800eb6a:	d300      	bcc.n	800eb6e <ESC_init+0x66>
   }
   else
   {
      DPRINT("Timeout occurred during reset \n");
   }
}
 800eb6c:	bd10      	pop	{r4, pc}
      value = lan9252_read_32(LAN9252_ESC_CMD_ID_REV);
 800eb6e:	2050      	movs	r0, #80	; 0x50
 800eb70:	f7fc fc5c 	bl	800b42c <lan9252_read_32>
      ESC_ALeventmaskwrite(value);
 800eb74:	f240 3011 	movw	r0, #785	; 0x311
 800eb78:	f7fd f9e0 	bl	800bf3c <ESC_ALeventmaskwrite>
}
 800eb7c:	e7f6      	b.n	800eb6c <ESC_init+0x64>
 800eb7e:	bf00      	nop
 800eb80:	87654321 	.word	0x87654321

0800eb84 <SpiDma_Init>:
/*---------------------------------------------------------------------------------------------------------------------
 *                                            FUNCTION DEFINATIONS
 *-------------------------------------------------------------------------------------------------------------------*/

bool SpiDma_Init (tSpiDmaModule * const me)
{
 800eb84:	b570      	push	{r4, r5, r6, lr}
   bool ret = true;

   /* Create the spiDma event group. */
   spiDma_event = xEventGroupCreate();
 800eb86:	f7f9 fcca 	bl	800851e <xEventGroupCreate>
 800eb8a:	4b0a      	ldr	r3, [pc, #40]	; (800ebb4 <SpiDma_Init+0x30>)
 800eb8c:	6018      	str	r0, [r3, #0]
   
   /* Was the event group created successfully? */
   if (NULL == spiDma_event) {
 800eb8e:	b178      	cbz	r0, 800ebb0 <SpiDma_Init+0x2c>
   bool ret = true;
 800eb90:	2601      	movs	r6, #1
      ret = false;
   }

   /* Clear the buffer. */
   bzero (SPIDMA_Rx_Buffer, SPIDMA_RX_SIZE);
 800eb92:	4c09      	ldr	r4, [pc, #36]	; (800ebb8 <SpiDma_Init+0x34>)
 800eb94:	f44f 7580 	mov.w	r5, #256	; 0x100
 800eb98:	462a      	mov	r2, r5
 800eb9a:	2100      	movs	r1, #0
 800eb9c:	4620      	mov	r0, r4
 800eb9e:	f003 f85d 	bl	8011c5c <memset>
   bzero (SPIDMA_Tx_Buffer, SPIDMA_TX_SIZE);
 800eba2:	462a      	mov	r2, r5
 800eba4:	2100      	movs	r1, #0
 800eba6:	1960      	adds	r0, r4, r5
 800eba8:	f003 f858 	bl	8011c5c <memset>

   return ret;
}
 800ebac:	4630      	mov	r0, r6
 800ebae:	bd70      	pop	{r4, r5, r6, pc}
      ret = false;
 800ebb0:	2600      	movs	r6, #0
 800ebb2:	e7ee      	b.n	800eb92 <SpiDma_Init+0xe>
 800ebb4:	20009844 	.word	0x20009844
 800ebb8:	2000d150 	.word	0x2000d150

0800ebbc <SpiDma_CsPinChangeState>:
{
   return ((me->states != SPIDMA_IDLE) ? true : false);
}

void SpiDma_CsPinChangeState (tSpiDmaModule * const me, bool state)
{
 800ebbc:	b508      	push	{r3, lr}
   GPIO_PinState pinSt = GPIO_PIN_RESET;

   pinSt = (true == state) ? (me->config.csActiveLevel) : 
 800ebbe:	b129      	cbz	r1, 800ebcc <SpiDma_CsPinChangeState+0x10>
 800ebc0:	7802      	ldrb	r2, [r0, #0]
      ((GPIO_PIN_RESET == me->config.csActiveLevel) ? GPIO_PIN_SET : GPIO_PIN_RESET);
   
   HAL_GPIO_WritePin (me->config.csPort, me->config.csPin, pinSt);
 800ebc2:	8901      	ldrh	r1, [r0, #8]
 800ebc4:	6840      	ldr	r0, [r0, #4]
 800ebc6:	f7f3 fceb 	bl	80025a0 <HAL_GPIO_WritePin>
}
 800ebca:	bd08      	pop	{r3, pc}
      ((GPIO_PIN_RESET == me->config.csActiveLevel) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800ebcc:	7802      	ldrb	r2, [r0, #0]
 800ebce:	fab2 f282 	clz	r2, r2
 800ebd2:	0952      	lsrs	r2, r2, #5
 800ebd4:	e7f5      	b.n	800ebc2 <SpiDma_CsPinChangeState+0x6>
	...

0800ebd8 <SpiDma_write>:
{
   bool ret = true;
   EventBits_t bits = (EventBits_t)0U; 

   /* Verify the parameters input. */
   if (NULL == me)
 800ebd8:	b378      	cbz	r0, 800ec3a <SpiDma_write+0x62>
{
 800ebda:	b570      	push	{r4, r5, r6, lr}
 800ebdc:	b082      	sub	sp, #8
 800ebde:	460c      	mov	r4, r1
 800ebe0:	4615      	mov	r5, r2
 800ebe2:	4606      	mov	r6, r0
   {
      /* Pointer to the module SpiDma is NULL. */
      ret = false;
   }
   else if (NULL == data_ptr)
 800ebe4:	b359      	cbz	r1, 800ec3e <SpiDma_write+0x66>
   {
      /* Pointer to data array is NULL. */
      ret = false;
   }
   else if (0 >= len)
 800ebe6:	b912      	cbnz	r2, 800ebee <SpiDma_write+0x16>
   {
      /* The length of data input is equal 0. */
      ret = false;
 800ebe8:	2000      	movs	r0, #0
      }
   }

   /* Return state. */
   return ret;
}
 800ebea:	b002      	add	sp, #8
 800ebec:	bd70      	pop	{r4, r5, r6, pc}
      taskENTER_CRITICAL();
 800ebee:	f7fb f9e9 	bl	8009fc4 <vPortEnterCritical>
      memcpy (me->ptrTxArr, data_ptr, len);
 800ebf2:	462a      	mov	r2, r5
 800ebf4:	4621      	mov	r1, r4
 800ebf6:	69b0      	ldr	r0, [r6, #24]
 800ebf8:	f003 f8ee 	bl	8011dd8 <memcpy>
      HAL_SPI_Transmit_DMA (me->spiModule, me->ptrTxArr, len);
 800ebfc:	462a      	mov	r2, r5
 800ebfe:	69b1      	ldr	r1, [r6, #24]
 800ec00:	6970      	ldr	r0, [r6, #20]
 800ec02:	f7f6 f8a1 	bl	8004d48 <HAL_SPI_Transmit_DMA>
      me->states = SPIDMA_TX;
 800ec06:	2401      	movs	r4, #1
 800ec08:	7434      	strb	r4, [r6, #16]
      taskEXIT_CRITICAL();
 800ec0a:	f7fb f9fd 	bl	800a008 <vPortExitCritical>
      bits = xEventGroupWaitBits (spiDma_event, SPIDMA_TX_DONE, pdTRUE, pdFALSE, pdMS_TO_TICKS(me->timeOut));
 800ec0e:	8c33      	ldrh	r3, [r6, #32]
 800ec10:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ec14:	fb02 f303 	mul.w	r3, r2, r3
 800ec18:	4a0b      	ldr	r2, [pc, #44]	; (800ec48 <SpiDma_write+0x70>)
 800ec1a:	fba2 2303 	umull	r2, r3, r2, r3
 800ec1e:	099b      	lsrs	r3, r3, #6
 800ec20:	9300      	str	r3, [sp, #0]
 800ec22:	2300      	movs	r3, #0
 800ec24:	4622      	mov	r2, r4
 800ec26:	4621      	mov	r1, r4
 800ec28:	4808      	ldr	r0, [pc, #32]	; (800ec4c <SpiDma_write+0x74>)
 800ec2a:	6800      	ldr	r0, [r0, #0]
 800ec2c:	f7f9 fc84 	bl	8008538 <xEventGroupWaitBits>
      if (SPIDMA_TX_DONE != (bits & SPIDMA_TX_DONE))
 800ec30:	f010 0f01 	tst.w	r0, #1
 800ec34:	d005      	beq.n	800ec42 <SpiDma_write+0x6a>
   bool ret = true;
 800ec36:	4620      	mov	r0, r4
 800ec38:	e7d7      	b.n	800ebea <SpiDma_write+0x12>
      ret = false;
 800ec3a:	2000      	movs	r0, #0
}
 800ec3c:	4770      	bx	lr
      ret = false;
 800ec3e:	2000      	movs	r0, #0
 800ec40:	e7d3      	b.n	800ebea <SpiDma_write+0x12>
         ret = false;
 800ec42:	2000      	movs	r0, #0
 800ec44:	e7d1      	b.n	800ebea <SpiDma_write+0x12>
 800ec46:	bf00      	nop
 800ec48:	10624dd3 	.word	0x10624dd3
 800ec4c:	20009844 	.word	0x20009844

0800ec50 <SpiDma_read>:

bool SpiDma_read (tSpiDmaModule * const me, uint8_t * data_rx_ptr, uint8_t * data_tx_dummy, uint16_t len)
{
 800ec50:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec52:	b083      	sub	sp, #12
   bool ret = true;
   EventBits_t bits = (EventBits_t)0U; 

   /* Verify the parameters input. */
   if (NULL == me)
 800ec54:	2800      	cmp	r0, #0
 800ec56:	d038      	beq.n	800ecca <SpiDma_read+0x7a>
 800ec58:	460e      	mov	r6, r1
 800ec5a:	4614      	mov	r4, r2
 800ec5c:	461d      	mov	r5, r3
 800ec5e:	4607      	mov	r7, r0
   {
      /* Pointer to the module SpiDma is NULL. */
      ret = false;
   }
   else if ((NULL == data_rx_ptr) || (NULL == data_tx_dummy))
 800ec60:	2900      	cmp	r1, #0
 800ec62:	d036      	beq.n	800ecd2 <SpiDma_read+0x82>
 800ec64:	2a00      	cmp	r2, #0
 800ec66:	d036      	beq.n	800ecd6 <SpiDma_read+0x86>
   {
      /* Pointer to data array is NULL. */
      ret = false;
   }
   else if (0 >= len)
 800ec68:	b90b      	cbnz	r3, 800ec6e <SpiDma_read+0x1e>
   {
      /* The length of data input is equal 0. */
      ret = false;
 800ec6a:	2400      	movs	r4, #0
 800ec6c:	e02e      	b.n	800eccc <SpiDma_read+0x7c>
   
   /* If the params input are valid, send data to DMA to transfer dummy to read data from slave.*/
   if (ret)
   {
      /* Enter Critical section. */
      taskENTER_CRITICAL();
 800ec6e:	f7fb f9a9 	bl	8009fc4 <vPortEnterCritical>

      /* Copy the data to TX buffer. */
      memcpy (me->ptrTxArr, data_tx_dummy, len);
 800ec72:	462a      	mov	r2, r5
 800ec74:	4621      	mov	r1, r4
 800ec76:	69b8      	ldr	r0, [r7, #24]
 800ec78:	f003 f8ae 	bl	8011dd8 <memcpy>

      /* Start transmit data via DMA. */
      HAL_SPI_TransmitReceive_DMA (me->spiModule, me->ptrTxArr, me->ptrRxArr, len);
 800ec7c:	462b      	mov	r3, r5
 800ec7e:	69fa      	ldr	r2, [r7, #28]
 800ec80:	69b9      	ldr	r1, [r7, #24]
 800ec82:	6978      	ldr	r0, [r7, #20]
 800ec84:	f7f6 f916 	bl	8004eb4 <HAL_SPI_TransmitReceive_DMA>

      /* Change state into TX. */
      me->states = SPIDMA_RX;
 800ec88:	2402      	movs	r4, #2
 800ec8a:	743c      	strb	r4, [r7, #16]

      /* Exit Critical section. */
      taskEXIT_CRITICAL();
 800ec8c:	f7fb f9bc 	bl	800a008 <vPortExitCritical>

      /* Blocking the currently executing task until SPI transmit data is finished. */
      bits = xEventGroupWaitBits (spiDma_event, SPIDMA_RX_DONE, pdTRUE, pdFALSE, pdMS_TO_TICKS(me->timeOut));
 800ec90:	8c3b      	ldrh	r3, [r7, #32]
 800ec92:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ec96:	fb02 f303 	mul.w	r3, r2, r3
 800ec9a:	4a10      	ldr	r2, [pc, #64]	; (800ecdc <SpiDma_read+0x8c>)
 800ec9c:	fba2 2303 	umull	r2, r3, r2, r3
 800eca0:	099b      	lsrs	r3, r3, #6
 800eca2:	9300      	str	r3, [sp, #0]
 800eca4:	2300      	movs	r3, #0
 800eca6:	2201      	movs	r2, #1
 800eca8:	4621      	mov	r1, r4
 800ecaa:	480d      	ldr	r0, [pc, #52]	; (800ece0 <SpiDma_read+0x90>)
 800ecac:	6800      	ldr	r0, [r0, #0]
 800ecae:	f7f9 fc43 	bl	8008538 <xEventGroupWaitBits>

      /* Update new state. */
      if (SPIDMA_RX_DONE != (bits & SPIDMA_RX_DONE))
 800ecb2:	f010 0f02 	tst.w	r0, #2
 800ecb6:	d006      	beq.n	800ecc6 <SpiDma_read+0x76>
   bool ret = true;
 800ecb8:	2401      	movs	r4, #1
      {
         ret = false;
      }

      /* Copy data to data array return. */
      memcpy (data_rx_ptr, me->ptrRxArr, len);
 800ecba:	462a      	mov	r2, r5
 800ecbc:	69f9      	ldr	r1, [r7, #28]
 800ecbe:	4630      	mov	r0, r6
 800ecc0:	f003 f88a 	bl	8011dd8 <memcpy>
 800ecc4:	e002      	b.n	800eccc <SpiDma_read+0x7c>
         ret = false;
 800ecc6:	2400      	movs	r4, #0
 800ecc8:	e7f7      	b.n	800ecba <SpiDma_read+0x6a>
      ret = false;
 800ecca:	2400      	movs	r4, #0
   }

   /* Return state. */
   return ret;
}
 800eccc:	4620      	mov	r0, r4
 800ecce:	b003      	add	sp, #12
 800ecd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ret = false;
 800ecd2:	2400      	movs	r4, #0
 800ecd4:	e7fa      	b.n	800eccc <SpiDma_read+0x7c>
 800ecd6:	2400      	movs	r4, #0
 800ecd8:	e7f8      	b.n	800eccc <SpiDma_read+0x7c>
 800ecda:	bf00      	nop
 800ecdc:	10624dd3 	.word	0x10624dd3
 800ece0:	20009844 	.word	0x20009844

0800ece4 <SpiDma_WriteCompleteIrq>:


void SpiDma_WriteCompleteIrq (tSpiDmaModule * const me)
{
 800ece4:	b500      	push	{lr}
 800ece6:	b083      	sub	sp, #12
   /* xHigherPriorityTaskWoken must be initialised to pdFALSE. */
   BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800ece8:	2300      	movs	r3, #0
 800ecea:	9301      	str	r3, [sp, #4]

   /* Write data complete, change the state of this module to TxEnd. */
   me->states = SPIDMA_IDLE;
 800ecec:	7403      	strb	r3, [r0, #16]

   /* Set bit to inform the TX is finish. */
   xEventGroupSetBitsFromISR (spiDma_event, SPIDMA_TX_DONE, &xHigherPriorityTaskWoken);
 800ecee:	aa01      	add	r2, sp, #4
 800ecf0:	2101      	movs	r1, #1
 800ecf2:	4b03      	ldr	r3, [pc, #12]	; (800ed00 <SpiDma_WriteCompleteIrq+0x1c>)
 800ecf4:	6818      	ldr	r0, [r3, #0]
 800ecf6:	f7f9 fced 	bl	80086d4 <xEventGroupSetBitsFromISR>
}  
 800ecfa:	b003      	add	sp, #12
 800ecfc:	f85d fb04 	ldr.w	pc, [sp], #4
 800ed00:	20009844 	.word	0x20009844

0800ed04 <SpiDma_ReadCompleteIrq>:

void SpiDma_ReadCompleteIrq (tSpiDmaModule * const me)
{
 800ed04:	b500      	push	{lr}
 800ed06:	b083      	sub	sp, #12
   /* xHigherPriorityTaskWoken must be initialised to pdFALSE. */
   BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800ed08:	2300      	movs	r3, #0
 800ed0a:	9301      	str	r3, [sp, #4]

   /* Read data complete, change the state of this module to RxEnd. */
   me->states = SPIDMA_IDLE;
 800ed0c:	7403      	strb	r3, [r0, #16]

   /* Set bit to inform the RX is finish. */
   xEventGroupSetBitsFromISR (spiDma_event, SPIDMA_RX_DONE, &xHigherPriorityTaskWoken);
 800ed0e:	aa01      	add	r2, sp, #4
 800ed10:	2102      	movs	r1, #2
 800ed12:	4b03      	ldr	r3, [pc, #12]	; (800ed20 <SpiDma_ReadCompleteIrq+0x1c>)
 800ed14:	6818      	ldr	r0, [r3, #0]
 800ed16:	f7f9 fcdd 	bl	80086d4 <xEventGroupSetBitsFromISR>
}
 800ed1a:	b003      	add	sp, #12
 800ed1c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ed20:	20009844 	.word	0x20009844

0800ed24 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ed24:	b508      	push	{r3, lr}
   SpiDma_WriteCompleteIrq (&spiDmaModule);
 800ed26:	4802      	ldr	r0, [pc, #8]	; (800ed30 <HAL_SPI_TxCpltCallback+0xc>)
 800ed28:	f7ff ffdc 	bl	800ece4 <SpiDma_WriteCompleteIrq>
}
 800ed2c:	bd08      	pop	{r3, pc}
 800ed2e:	bf00      	nop
 800ed30:	20000120 	.word	0x20000120

0800ed34 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ed34:	b508      	push	{r3, lr}
   SpiDma_ReadCompleteIrq (&spiDmaModule);
 800ed36:	4802      	ldr	r0, [pc, #8]	; (800ed40 <HAL_SPI_TxRxCpltCallback+0xc>)
 800ed38:	f7ff ffe4 	bl	800ed04 <SpiDma_ReadCompleteIrq>
}
 800ed3c:	bd08      	pop	{r3, pc}
 800ed3e:	bf00      	nop
 800ed40:	20000120 	.word	0x20000120

0800ed44 <uartDma_init>:
/*---------------------------------------------------------------------------------------------------------------------
 *                                            FUNCTION DEFINATIONS
 *-------------------------------------------------------------------------------------------------------------------*/

void  uartDma_init (void)
{
 800ed44:	b508      	push	{r3, lr}
   /* Initialize ringbuffer. */
   lwrb_init((volatile lwrb_t *)&uartDmaModule.tx_buff, uartDmaModule.p_tx_buff_data, UARTDMA_TX_SIZE);
 800ed46:	4804      	ldr	r0, [pc, #16]	; (800ed58 <uartDma_init+0x14>)
 800ed48:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ed4c:	6a01      	ldr	r1, [r0, #32]
 800ed4e:	3004      	adds	r0, #4
 800ed50:	f7fc fbba 	bl	800b4c8 <lwrb_init>
}
 800ed54:	bd08      	pop	{r3, pc}
 800ed56:	bf00      	nop
 800ed58:	20000144 	.word	0x20000144

0800ed5c <uartDma_start_tx_dma_transfer>:

#endif 
}

uint8_t  uartDma_start_tx_dma_transfer(void)
{
 800ed5c:	b538      	push	{r3, r4, r5, lr}
   uint8_t started = 0;
   if (uartDmaModule.tx_dma_current_len == 0)
 800ed5e:	4b11      	ldr	r3, [pc, #68]	; (800eda4 <uartDma_start_tx_dma_transfer+0x48>)
 800ed60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed62:	b10b      	cbz	r3, 800ed68 <uartDma_start_tx_dma_transfer+0xc>
   uint8_t started = 0;
 800ed64:	2000      	movs	r0, #0
                               uartDmaModule.tx_dma_current_len);
      }
   }

   return started;
}
 800ed66:	bd38      	pop	{r3, r4, r5, pc}
      uartDmaModule.tx_dma_current_len = lwrb_get_linear_block_read_length(&uartDmaModule.tx_buff);
 800ed68:	4c0e      	ldr	r4, [pc, #56]	; (800eda4 <uartDma_start_tx_dma_transfer+0x48>)
 800ed6a:	1d20      	adds	r0, r4, #4
 800ed6c:	f7fc fc10 	bl	800b590 <lwrb_get_linear_block_read_length>
 800ed70:	6260      	str	r0, [r4, #36]	; 0x24
      if (uartDmaModule.tx_dma_current_len > 0)
 800ed72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ed74:	b19b      	cbz	r3, 800ed9e <uartDma_start_tx_dma_transfer+0x42>
            (uartDmaModule.tx_dma_current_len > 32) ? 32 : uartDmaModule.tx_dma_current_len;
 800ed76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ed78:	2b20      	cmp	r3, #32
 800ed7a:	d80e      	bhi.n	800ed9a <uartDma_start_tx_dma_transfer+0x3e>
 800ed7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
         uartDmaModule.tx_dma_current_len = 
 800ed7e:	4c09      	ldr	r4, [pc, #36]	; (800eda4 <uartDma_start_tx_dma_transfer+0x48>)
 800ed80:	6263      	str	r3, [r4, #36]	; 0x24
         started = HAL_UART_Transmit_DMA((UART_HandleTypeDef *)uartDmaModule.huart,
 800ed82:	4620      	mov	r0, r4
 800ed84:	f850 5b04 	ldr.w	r5, [r0], #4
                               (uint8_t *) lwrb_get_linear_block_read_address(&uartDmaModule.tx_buff),
 800ed88:	f7fc fbe4 	bl	800b554 <lwrb_get_linear_block_read_address>
 800ed8c:	4601      	mov	r1, r0
                               uartDmaModule.tx_dma_current_len);
 800ed8e:	6a62      	ldr	r2, [r4, #36]	; 0x24
         started = HAL_UART_Transmit_DMA((UART_HandleTypeDef *)uartDmaModule.huart,
 800ed90:	b292      	uxth	r2, r2
 800ed92:	4628      	mov	r0, r5
 800ed94:	f7f6 fd64 	bl	8005860 <HAL_UART_Transmit_DMA>
 800ed98:	e7e5      	b.n	800ed66 <uartDma_start_tx_dma_transfer+0xa>
            (uartDmaModule.tx_dma_current_len > 32) ? 32 : uartDmaModule.tx_dma_current_len;
 800ed9a:	2320      	movs	r3, #32
 800ed9c:	e7ef      	b.n	800ed7e <uartDma_start_tx_dma_transfer+0x22>
   uint8_t started = 0;
 800ed9e:	2000      	movs	r0, #0
 800eda0:	e7e1      	b.n	800ed66 <uartDma_start_tx_dma_transfer+0xa>
 800eda2:	bf00      	nop
 800eda4:	20000144 	.word	0x20000144

0800eda8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800eda8:	b510      	push	{r4, lr}
   lwrb_skip(&uartDmaModule.tx_buff, uartDmaModule.tx_dma_current_len);
 800edaa:	4c05      	ldr	r4, [pc, #20]	; (800edc0 <HAL_UART_TxCpltCallback+0x18>)
 800edac:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800edae:	1d20      	adds	r0, r4, #4
 800edb0:	f7fc fc16 	bl	800b5e0 <lwrb_skip>
   uartDmaModule.tx_dma_current_len = 0;
 800edb4:	2300      	movs	r3, #0
 800edb6:	6263      	str	r3, [r4, #36]	; 0x24

   /* Send next data remaining in tx buffer. */
   uartDma_start_tx_dma_transfer();
 800edb8:	f7ff ffd0 	bl	800ed5c <uartDma_start_tx_dma_transfer>
}
 800edbc:	bd10      	pop	{r4, pc}
 800edbe:	bf00      	nop
 800edc0:	20000144 	.word	0x20000144

0800edc4 <canIdle_Begin>:
   }
}

static void canIdle_Begin(tCanIdle_Data *const app)
{
   if (app->workState == CANIDLE_STOP)
 800edc4:	7f03      	ldrb	r3, [r0, #28]
 800edc6:	b90b      	cbnz	r3, 800edcc <canIdle_Begin+0x8>
   {
	  //cdc_printf("[Command]@%u:\t inputs: %d %d\r\n",GetCycleCount(),app->cmd.frId, app->cmd.motorId)
      app->workState = CANIDLE_RUN;
 800edc8:	2301      	movs	r3, #1
 800edca:	7703      	strb	r3, [r0, #28]
   }
}
 800edcc:	4770      	bx	lr

0800edce <canIdle_End>:

static void canIdle_End (tCanIdle_Data *const app)
{
   if (app->workState == CANIDLE_RUN)
 800edce:	7f03      	ldrb	r3, [r0, #28]
 800edd0:	2b01      	cmp	r3, #1
 800edd2:	d000      	beq.n	800edd6 <canIdle_End+0x8>
   {
      app->workState = CANIDLE_STOP;
   }
}
 800edd4:	4770      	bx	lr
      app->workState = CANIDLE_STOP;
 800edd6:	2300      	movs	r3, #0
 800edd8:	7703      	strb	r3, [r0, #28]
}
 800edda:	e7fb      	b.n	800edd4 <canIdle_End+0x6>

0800eddc <canIdle_EventHandle>:
static tCanIdle_States canIdle_EventHandle(tCanIdle_Data *const app)
{
   tCanIdle_States nextState = CANIDLE_IDLE;

   /** Determine if there has new command. */
   if (true == app->isNewCommand)
 800eddc:	7f43      	ldrb	r3, [r0, #29]
 800edde:	b11b      	cbz	r3, 800ede8 <canIdle_EventHandle+0xc>
   {
      /* Update next state to Command. */
      nextState = CANIDLE_COMMAND_ENTER;

      /* Clear the flag.*/
      app->isNewCommand = false;
 800ede0:	2300      	movs	r3, #0
 800ede2:	7743      	strb	r3, [r0, #29]
      nextState = CANIDLE_COMMAND_ENTER;
 800ede4:	2001      	movs	r0, #1
 800ede6:	4770      	bx	lr
   tCanIdle_States nextState = CANIDLE_IDLE;
 800ede8:	2000      	movs	r0, #0
   {
      /* Keep is in Control state. */
   }

   return (nextState);
}
 800edea:	4770      	bx	lr

0800edec <canIdle_Command_Enter>:

static tCanIdle_States canIdle_Command_Enter(tCanIdle_Data *const app)
{
 800edec:	b508      	push	{r3, lr}
   tCanIdle_States nextState = CANIDLE_COMMAND_ENTER;

   /* Copy data to local. */
   app->cmd.frId = app->hostReq.frId;
 800edee:	7843      	ldrb	r3, [r0, #1]
 800edf0:	77c3      	strb	r3, [r0, #31]
   app->cmd.motorId = app->hostReq.motorId;
 800edf2:	7803      	ldrb	r3, [r0, #0]
 800edf4:	7783      	strb	r3, [r0, #30]
   app->cmd.size = app->hostReq.size;
 800edf6:	7882      	ldrb	r2, [r0, #2]
 800edf8:	f880 2020 	strb.w	r2, [r0, #32]

   memcpy((uint8_t *)app->cmd.data, (uint8_t *)app->hostReq.data, app->cmd.size);
 800edfc:	1cc1      	adds	r1, r0, #3
 800edfe:	3021      	adds	r0, #33	; 0x21
 800ee00:	f002 ffea 	bl	8011dd8 <memcpy>
   /* Go to next state. */
   nextState = CANIDLE_COMMAND;

   /* Update next state. */
   return nextState;
}
 800ee04:	2002      	movs	r0, #2
 800ee06:	bd08      	pop	{r3, pc}

0800ee08 <canIdle_ConfigBaudrate>:

static void canIdle_ConfigBaudrate (tCanIdle_Data * const app)
{
 800ee08:	b510      	push	{r4, lr}
 800ee0a:	4604      	mov	r4, r0
   uint8_t md80Id = 0u;

   /* Get baudrate. */
   newBaudrate = app->cmd.data[0];

   app->rsp.frId = app->cmd.frId;
 800ee0c:	7fc3      	ldrb	r3, [r0, #31]
 800ee0e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
   
   /* Configure new baudrate. */
   if (true == canM_SetNewBaudrate(newBaudrate))
 800ee12:	f890 0021 	ldrb.w	r0, [r0, #33]	; 0x21
 800ee16:	f001 f8f5 	bl	8010004 <canM_SetNewBaudrate>
 800ee1a:	b118      	cbz	r0, 800ee24 <canIdle_ConfigBaudrate+0x1c>
   {
      app->rsp.data[0] = true;
 800ee1c:	2301      	movs	r3, #1
 800ee1e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
   }
   else 
   {
      app->rsp.data[0] = false;
   }
}
 800ee22:	bd10      	pop	{r4, pc}
      app->rsp.data[0] = false;
 800ee24:	2300      	movs	r3, #0
 800ee26:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800ee2a:	e7fa      	b.n	800ee22 <canIdle_ConfigBaudrate+0x1a>

0800ee2c <canIdle_UpdateDataControl>:
{
 800ee2c:	b570      	push	{r4, r5, r6, lr}
   for (md80idx = 0u; md80idx < canIdle_Module.numMd80Det; md80idx ++)
 800ee2e:	2400      	movs	r4, #0
 800ee30:	e074      	b.n	800ef1c <canIdle_UpdateDataControl+0xf0>
      cdc_printf("@%u\t[Motor packet]:\tid:%d\tpos:%d\r\n", GetCycleCount(),md80idx,pEcatObj->md80_0_DataControl.Position  );
 800ee32:	f7f1 fed3 	bl	8000bdc <GetCycleCount>
 800ee36:	4601      	mov	r1, r0
 800ee38:	4eb6      	ldr	r6, [pc, #728]	; (800f114 <canIdle_UpdateDataControl+0x2e8>)
 800ee3a:	f8b6 30c4 	ldrh.w	r3, [r6, #196]	; 0xc4
 800ee3e:	4622      	mov	r2, r4
 800ee40:	48b5      	ldr	r0, [pc, #724]	; (800f118 <canIdle_UpdateDataControl+0x2ec>)
 800ee42:	f7f1 fe9f 	bl	8000b84 <cdc_printf>
      old_position = pEcatObj->md80_0_DataControl.Position;
 800ee46:	f8b6 20c4 	ldrh.w	r2, [r6, #196]	; 0xc4
 800ee4a:	4bb4      	ldr	r3, [pc, #720]	; (800f11c <canIdle_UpdateDataControl+0x2f0>)
 800ee4c:	801a      	strh	r2, [r3, #0]
 800ee4e:	e07d      	b.n	800ef4c <canIdle_UpdateDataControl+0x120>
            taskENTER_CRITICAL();
 800ee50:	f7fb f8b8 	bl	8009fc4 <vPortEnterCritical>
            pMd80dev->input.velocity = CANIDLE_ETH_TO_REAL(pEcatObj->md80_0_DataControl.Velocity);
 800ee54:	4eaf      	ldr	r6, [pc, #700]	; (800f114 <canIdle_UpdateDataControl+0x2e8>)
 800ee56:	f8b6 30c6 	ldrh.w	r3, [r6, #198]	; 0xc6
 800ee5a:	ee07 3a10 	vmov	s14, r3
 800ee5e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ee62:	eddf 7aaf 	vldr	s15, [pc, #700]	; 800f120 <canIdle_UpdateDataControl+0x2f4>
 800ee66:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ee6a:	49ae      	ldr	r1, [pc, #696]	; (800f124 <canIdle_UpdateDataControl+0x2f8>)
 800ee6c:	ebc5 1345 	rsb	r3, r5, r5, lsl #5
 800ee70:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800ee74:	edc3 6a13 	vstr	s13, [r3, #76]	; 0x4c
            pMd80dev->input.position = CANIDLE_ETH_TO_REAL(pEcatObj->md80_0_DataControl.Position);
 800ee78:	f8b6 20c4 	ldrh.w	r2, [r6, #196]	; 0xc4
 800ee7c:	ee07 2a10 	vmov	s14, r2
 800ee80:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ee84:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ee88:	edc3 6a12 	vstr	s13, [r3, #72]	; 0x48
            pMd80dev->input.torque = CANIDLE_ETH_TO_REAL(pEcatObj->md80_0_DataControl.Torque);
 800ee8c:	f8b6 20c8 	ldrh.w	r2, [r6, #200]	; 0xc8
 800ee90:	ee07 2a10 	vmov	s14, r2
 800ee94:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ee98:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ee9c:	edc3 6a14 	vstr	s13, [r3, #80]	; 0x50
            pEcatObj->md80_0_DataReturn.enabled = true;
 800eea0:	2201      	movs	r2, #1
 800eea2:	f886 202e 	strb.w	r2, [r6, #46]	; 0x2e
            pEcatObj->md80_0_DataReturn.Mode = pMd80dev->local.mode;
 800eea6:	f893 21ed 	ldrb.w	r2, [r3, #493]	; 0x1ed
 800eeaa:	f886 2024 	strb.w	r2, [r6, #36]	; 0x24
            pEcatObj->md80_0_DataReturn.Position = CANIDLE_REAL_TO_ETH(pMd80dev->output.position);
 800eeae:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800eeb2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800eeb6:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800eeba:	ee17 2a10 	vmov	r2, s14
 800eebe:	84f2      	strh	r2, [r6, #38]	; 0x26
            pEcatObj->md80_0_DataReturn.Temperature = CANIDLE_REAL_TO_ETH(pMd80dev->output.temperature);
 800eec0:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 800eec4:	ee07 2a10 	vmov	s14, r2
 800eec8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800eecc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800eed0:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800eed4:	ee17 2a10 	vmov	r2, s14
 800eed8:	f886 202c 	strb.w	r2, [r6, #44]	; 0x2c
            pEcatObj->md80_0_DataReturn.Torque = CANIDLE_REAL_TO_ETH(pMd80dev->output.torque);
 800eedc:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800eee0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800eee4:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800eee8:	ee17 3a10 	vmov	r3, s14
 800eeec:	8573      	strh	r3, [r6, #42]	; 0x2a
            pEcatObj->md80_0_DataReturn.Velocity = CANIDLE_REAL_TO_ETH(pMd80dev->output.velocity);
 800eeee:	ebc5 1545 	rsb	r5, r5, r5, lsl #5
 800eef2:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 800eef6:	ed91 7a16 	vldr	s14, [r1, #88]	; 0x58
 800eefa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eefe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ef02:	ee17 3a90 	vmov	r3, s15
 800ef06:	8533      	strh	r3, [r6, #40]	; 0x28
            pEcatObj->md80_0_DataReturn.timestamp = (uint32_t)(xTaskGetTickCount() / portTICK_PERIOD_MS);
 800ef08:	f7fa fa08 	bl	800931c <xTaskGetTickCount>
 800ef0c:	6370      	str	r0, [r6, #52]	; 0x34
            pEcatObj->md80_0_DataReturn.counter++;
 800ef0e:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800ef10:	3301      	adds	r3, #1
 800ef12:	6333      	str	r3, [r6, #48]	; 0x30
            taskEXIT_CRITICAL();
 800ef14:	f7fb f878 	bl	800a008 <vPortExitCritical>
   for (md80idx = 0u; md80idx < canIdle_Module.numMd80Det; md80idx ++)
 800ef18:	3401      	adds	r4, #1
 800ef1a:	b2e4      	uxtb	r4, r4
 800ef1c:	4b82      	ldr	r3, [pc, #520]	; (800f128 <canIdle_UpdateDataControl+0x2fc>)
 800ef1e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800ef22:	42a3      	cmp	r3, r4
 800ef24:	f240 831d 	bls.w	800f562 <canIdle_UpdateDataControl+0x736>
      pMd80dev = (tMd80_Device *)&md80Dev[md80idx];
 800ef28:	4625      	mov	r5, r4
      if (true == pMd80dev->local.isEnabled)
 800ef2a:	ebc4 1244 	rsb	r2, r4, r4, lsl #5
 800ef2e:	4b7d      	ldr	r3, [pc, #500]	; (800f124 <canIdle_UpdateDataControl+0x2f8>)
 800ef30:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800ef34:	f893 31ec 	ldrb.w	r3, [r3, #492]	; 0x1ec
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d0ed      	beq.n	800ef18 <canIdle_UpdateDataControl+0xec>
    	  if(old_position != pEcatObj->md80_0_DataControl.Position ){
 800ef3c:	4b75      	ldr	r3, [pc, #468]	; (800f114 <canIdle_UpdateDataControl+0x2e8>)
 800ef3e:	f8b3 20c4 	ldrh.w	r2, [r3, #196]	; 0xc4
 800ef42:	4b76      	ldr	r3, [pc, #472]	; (800f11c <canIdle_UpdateDataControl+0x2f0>)
 800ef44:	881b      	ldrh	r3, [r3, #0]
 800ef46:	429a      	cmp	r2, r3
 800ef48:	f47f af73 	bne.w	800ee32 <canIdle_UpdateDataControl+0x6>
         switch (md80idx)
 800ef4c:	2c07      	cmp	r4, #7
 800ef4e:	d8e3      	bhi.n	800ef18 <canIdle_UpdateDataControl+0xec>
 800ef50:	a301      	add	r3, pc, #4	; (adr r3, 800ef58 <canIdle_UpdateDataControl+0x12c>)
 800ef52:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
 800ef56:	bf00      	nop
 800ef58:	0800ee51 	.word	0x0800ee51
 800ef5c:	0800ef79 	.word	0x0800ef79
 800ef60:	0800f043 	.word	0x0800f043
 800ef64:	0800f12d 	.word	0x0800f12d
 800ef68:	0800f1fd 	.word	0x0800f1fd
 800ef6c:	0800f2d3 	.word	0x0800f2d3
 800ef70:	0800f3a9 	.word	0x0800f3a9
 800ef74:	0800f48d 	.word	0x0800f48d
            taskENTER_CRITICAL();
 800ef78:	f7fb f824 	bl	8009fc4 <vPortEnterCritical>
            pMd80dev->input.velocity = CANIDLE_ETH_TO_REAL(pEcatObj->md80_1_DataControl.Velocity);
 800ef7c:	4e65      	ldr	r6, [pc, #404]	; (800f114 <canIdle_UpdateDataControl+0x2e8>)
 800ef7e:	f8b6 30d2 	ldrh.w	r3, [r6, #210]	; 0xd2
 800ef82:	ee07 3a10 	vmov	s14, r3
 800ef86:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ef8a:	eddf 7a65 	vldr	s15, [pc, #404]	; 800f120 <canIdle_UpdateDataControl+0x2f4>
 800ef8e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ef92:	4964      	ldr	r1, [pc, #400]	; (800f124 <canIdle_UpdateDataControl+0x2f8>)
 800ef94:	ebc5 1345 	rsb	r3, r5, r5, lsl #5
 800ef98:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800ef9c:	edc3 6a13 	vstr	s13, [r3, #76]	; 0x4c
            pMd80dev->input.position = CANIDLE_ETH_TO_REAL(pEcatObj->md80_1_DataControl.Position);
 800efa0:	f8b6 20d0 	ldrh.w	r2, [r6, #208]	; 0xd0
 800efa4:	ee07 2a10 	vmov	s14, r2
 800efa8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800efac:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800efb0:	edc3 6a12 	vstr	s13, [r3, #72]	; 0x48
            pMd80dev->input.torque = CANIDLE_ETH_TO_REAL(pEcatObj->md80_1_DataControl.Torque);
 800efb4:	f8b6 20d4 	ldrh.w	r2, [r6, #212]	; 0xd4
 800efb8:	ee07 2a10 	vmov	s14, r2
 800efbc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800efc0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800efc4:	edc3 6a14 	vstr	s13, [r3, #80]	; 0x50
            pEcatObj->md80_1_DataReturn.enabled = true;
 800efc8:	2201      	movs	r2, #1
 800efca:	f886 2042 	strb.w	r2, [r6, #66]	; 0x42
            pEcatObj->md80_1_DataReturn.Mode = pMd80dev->local.mode;
 800efce:	f893 21ed 	ldrb.w	r2, [r3, #493]	; 0x1ed
 800efd2:	f886 2038 	strb.w	r2, [r6, #56]	; 0x38
            pEcatObj->md80_1_DataReturn.Position = CANIDLE_REAL_TO_ETH(pMd80dev->output.position);
 800efd6:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800efda:	ee27 7a27 	vmul.f32	s14, s14, s15
 800efde:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800efe2:	ee17 2a10 	vmov	r2, s14
 800efe6:	8772      	strh	r2, [r6, #58]	; 0x3a
            pEcatObj->md80_1_DataReturn.Temperature = CANIDLE_REAL_TO_ETH(pMd80dev->output.temperature);
 800efe8:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 800efec:	ee07 2a10 	vmov	s14, r2
 800eff0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800eff4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800eff8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800effc:	ee17 2a10 	vmov	r2, s14
 800f000:	f886 2040 	strb.w	r2, [r6, #64]	; 0x40
            pEcatObj->md80_1_DataReturn.Torque = CANIDLE_REAL_TO_ETH(pMd80dev->output.torque);
 800f004:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800f008:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f00c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f010:	ee17 3a10 	vmov	r3, s14
 800f014:	87f3      	strh	r3, [r6, #62]	; 0x3e
            pEcatObj->md80_1_DataReturn.Velocity = CANIDLE_REAL_TO_ETH(pMd80dev->output.velocity);
 800f016:	ebc5 1545 	rsb	r5, r5, r5, lsl #5
 800f01a:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 800f01e:	ed91 7a16 	vldr	s14, [r1, #88]	; 0x58
 800f022:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f026:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f02a:	ee17 3a90 	vmov	r3, s15
 800f02e:	87b3      	strh	r3, [r6, #60]	; 0x3c
            pEcatObj->md80_1_DataReturn.timestamp = (uint32_t)(xTaskGetTickCount() / portTICK_PERIOD_MS);
 800f030:	f7fa f974 	bl	800931c <xTaskGetTickCount>
 800f034:	64b0      	str	r0, [r6, #72]	; 0x48
            pEcatObj->md80_1_DataReturn.counter++;
 800f036:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800f038:	3301      	adds	r3, #1
 800f03a:	6473      	str	r3, [r6, #68]	; 0x44
            taskEXIT_CRITICAL();
 800f03c:	f7fa ffe4 	bl	800a008 <vPortExitCritical>
            break;
 800f040:	e76a      	b.n	800ef18 <canIdle_UpdateDataControl+0xec>
            taskENTER_CRITICAL();
 800f042:	f7fa ffbf 	bl	8009fc4 <vPortEnterCritical>
            pMd80dev->input.velocity = CANIDLE_ETH_TO_REAL(pEcatObj->md80_2_DataControl.Velocity);
 800f046:	4e33      	ldr	r6, [pc, #204]	; (800f114 <canIdle_UpdateDataControl+0x2e8>)
 800f048:	f8b6 30de 	ldrh.w	r3, [r6, #222]	; 0xde
 800f04c:	ee07 3a10 	vmov	s14, r3
 800f050:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f054:	eddf 7a32 	vldr	s15, [pc, #200]	; 800f120 <canIdle_UpdateDataControl+0x2f4>
 800f058:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f05c:	4931      	ldr	r1, [pc, #196]	; (800f124 <canIdle_UpdateDataControl+0x2f8>)
 800f05e:	ebc5 1345 	rsb	r3, r5, r5, lsl #5
 800f062:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800f066:	edc3 6a13 	vstr	s13, [r3, #76]	; 0x4c
            pMd80dev->input.position = CANIDLE_ETH_TO_REAL(pEcatObj->md80_2_DataControl.Position);
 800f06a:	f8b6 20dc 	ldrh.w	r2, [r6, #220]	; 0xdc
 800f06e:	ee07 2a10 	vmov	s14, r2
 800f072:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f076:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f07a:	edc3 6a12 	vstr	s13, [r3, #72]	; 0x48
            pMd80dev->input.torque = CANIDLE_ETH_TO_REAL(pEcatObj->md80_2_DataControl.Torque);
 800f07e:	f8b6 20e0 	ldrh.w	r2, [r6, #224]	; 0xe0
 800f082:	ee07 2a10 	vmov	s14, r2
 800f086:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f08a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f08e:	edc3 6a14 	vstr	s13, [r3, #80]	; 0x50
            pEcatObj->md80_2_DataReturn.enabled = true;
 800f092:	2201      	movs	r2, #1
 800f094:	f886 2056 	strb.w	r2, [r6, #86]	; 0x56
            pEcatObj->md80_2_DataReturn.Mode = pMd80dev->local.mode;
 800f098:	f893 21ed 	ldrb.w	r2, [r3, #493]	; 0x1ed
 800f09c:	f886 204c 	strb.w	r2, [r6, #76]	; 0x4c
            pEcatObj->md80_2_DataReturn.Position = CANIDLE_REAL_TO_ETH(pMd80dev->output.position);
 800f0a0:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800f0a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f0a8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f0ac:	ee17 2a10 	vmov	r2, s14
 800f0b0:	f8a6 204e 	strh.w	r2, [r6, #78]	; 0x4e
            pEcatObj->md80_2_DataReturn.Temperature = CANIDLE_REAL_TO_ETH(pMd80dev->output.temperature);
 800f0b4:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 800f0b8:	ee07 2a10 	vmov	s14, r2
 800f0bc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f0c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f0c4:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f0c8:	ee17 2a10 	vmov	r2, s14
 800f0cc:	f886 2054 	strb.w	r2, [r6, #84]	; 0x54
            pEcatObj->md80_2_DataReturn.Torque = CANIDLE_REAL_TO_ETH(pMd80dev->output.torque);
 800f0d0:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800f0d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f0d8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f0dc:	ee17 3a10 	vmov	r3, s14
 800f0e0:	f8a6 3052 	strh.w	r3, [r6, #82]	; 0x52
            pEcatObj->md80_2_DataReturn.Velocity = CANIDLE_REAL_TO_ETH(pMd80dev->output.velocity);
 800f0e4:	ebc5 1545 	rsb	r5, r5, r5, lsl #5
 800f0e8:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 800f0ec:	ed91 7a16 	vldr	s14, [r1, #88]	; 0x58
 800f0f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f0f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f0f8:	ee17 3a90 	vmov	r3, s15
 800f0fc:	f8a6 3050 	strh.w	r3, [r6, #80]	; 0x50
            pEcatObj->md80_2_DataReturn.timestamp = (uint32_t)(xTaskGetTickCount() / portTICK_PERIOD_MS);
 800f100:	f7fa f90c 	bl	800931c <xTaskGetTickCount>
 800f104:	65f0      	str	r0, [r6, #92]	; 0x5c
            pEcatObj->md80_2_DataReturn.counter++;
 800f106:	6db3      	ldr	r3, [r6, #88]	; 0x58
 800f108:	3301      	adds	r3, #1
 800f10a:	65b3      	str	r3, [r6, #88]	; 0x58
            taskEXIT_CRITICAL();
 800f10c:	f7fa ff7c 	bl	800a008 <vPortExitCritical>
            break;
 800f110:	e702      	b.n	800ef18 <canIdle_UpdateDataControl+0xec>
 800f112:	bf00      	nop
 800f114:	2000d350 	.word	0x2000d350
 800f118:	08013620 	.word	0x08013620
 800f11c:	20009848 	.word	0x20009848
 800f120:	42c80000 	.word	0x42c80000
 800f124:	200071cc 	.word	0x200071cc
 800f128:	2000984c 	.word	0x2000984c
            taskENTER_CRITICAL();
 800f12c:	f7fa ff4a 	bl	8009fc4 <vPortEnterCritical>
            pMd80dev->input.velocity = CANIDLE_ETH_TO_REAL(pEcatObj->md80_3_DataControl.Velocity);
 800f130:	4ed3      	ldr	r6, [pc, #844]	; (800f480 <canIdle_UpdateDataControl+0x654>)
 800f132:	f8b6 30ea 	ldrh.w	r3, [r6, #234]	; 0xea
 800f136:	ee07 3a10 	vmov	s14, r3
 800f13a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f13e:	eddf 7ad1 	vldr	s15, [pc, #836]	; 800f484 <canIdle_UpdateDataControl+0x658>
 800f142:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f146:	49d0      	ldr	r1, [pc, #832]	; (800f488 <canIdle_UpdateDataControl+0x65c>)
 800f148:	ebc5 1345 	rsb	r3, r5, r5, lsl #5
 800f14c:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800f150:	edc3 6a13 	vstr	s13, [r3, #76]	; 0x4c
            pMd80dev->input.position = CANIDLE_ETH_TO_REAL(pEcatObj->md80_3_DataControl.Position);
 800f154:	f8b6 20e8 	ldrh.w	r2, [r6, #232]	; 0xe8
 800f158:	ee07 2a10 	vmov	s14, r2
 800f15c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f160:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f164:	edc3 6a12 	vstr	s13, [r3, #72]	; 0x48
            pMd80dev->input.torque = CANIDLE_ETH_TO_REAL(pEcatObj->md80_3_DataControl.Torque);
 800f168:	f8b6 20ec 	ldrh.w	r2, [r6, #236]	; 0xec
 800f16c:	ee07 2a10 	vmov	s14, r2
 800f170:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f174:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f178:	edc3 6a14 	vstr	s13, [r3, #80]	; 0x50
            pEcatObj->md80_3_DataReturn.enabled = true;
 800f17c:	2201      	movs	r2, #1
 800f17e:	f886 206a 	strb.w	r2, [r6, #106]	; 0x6a
            pEcatObj->md80_3_DataReturn.Mode = pMd80dev->local.mode;
 800f182:	f893 21ed 	ldrb.w	r2, [r3, #493]	; 0x1ed
 800f186:	f886 2060 	strb.w	r2, [r6, #96]	; 0x60
            pEcatObj->md80_3_DataReturn.Position = CANIDLE_REAL_TO_ETH(pMd80dev->output.position);
 800f18a:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800f18e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f192:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f196:	ee17 2a10 	vmov	r2, s14
 800f19a:	f8a6 2062 	strh.w	r2, [r6, #98]	; 0x62
            pEcatObj->md80_3_DataReturn.Temperature = CANIDLE_REAL_TO_ETH(pMd80dev->output.temperature);
 800f19e:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 800f1a2:	ee07 2a10 	vmov	s14, r2
 800f1a6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f1aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f1ae:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f1b2:	ee17 2a10 	vmov	r2, s14
 800f1b6:	f886 2068 	strb.w	r2, [r6, #104]	; 0x68
            pEcatObj->md80_3_DataReturn.Torque = CANIDLE_REAL_TO_ETH(pMd80dev->output.torque);
 800f1ba:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800f1be:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f1c2:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f1c6:	ee17 3a10 	vmov	r3, s14
 800f1ca:	f8a6 3066 	strh.w	r3, [r6, #102]	; 0x66
            pEcatObj->md80_3_DataReturn.Velocity = CANIDLE_REAL_TO_ETH(pMd80dev->output.velocity);
 800f1ce:	ebc5 1545 	rsb	r5, r5, r5, lsl #5
 800f1d2:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 800f1d6:	ed91 7a16 	vldr	s14, [r1, #88]	; 0x58
 800f1da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f1de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f1e2:	ee17 3a90 	vmov	r3, s15
 800f1e6:	f8a6 3064 	strh.w	r3, [r6, #100]	; 0x64
            pEcatObj->md80_3_DataReturn.timestamp = (uint32_t)(xTaskGetTickCount() / portTICK_PERIOD_MS);
 800f1ea:	f7fa f897 	bl	800931c <xTaskGetTickCount>
 800f1ee:	6730      	str	r0, [r6, #112]	; 0x70
            pEcatObj->md80_3_DataReturn.counter++;
 800f1f0:	6ef3      	ldr	r3, [r6, #108]	; 0x6c
 800f1f2:	3301      	adds	r3, #1
 800f1f4:	66f3      	str	r3, [r6, #108]	; 0x6c
            taskEXIT_CRITICAL();
 800f1f6:	f7fa ff07 	bl	800a008 <vPortExitCritical>
            break;
 800f1fa:	e68d      	b.n	800ef18 <canIdle_UpdateDataControl+0xec>
            taskENTER_CRITICAL();
 800f1fc:	f7fa fee2 	bl	8009fc4 <vPortEnterCritical>
            pMd80dev->input.velocity = CANIDLE_ETH_TO_REAL(pEcatObj->md80_4_DataControl.Velocity);
 800f200:	4e9f      	ldr	r6, [pc, #636]	; (800f480 <canIdle_UpdateDataControl+0x654>)
 800f202:	f8b6 30f6 	ldrh.w	r3, [r6, #246]	; 0xf6
 800f206:	ee07 3a10 	vmov	s14, r3
 800f20a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f20e:	eddf 7a9d 	vldr	s15, [pc, #628]	; 800f484 <canIdle_UpdateDataControl+0x658>
 800f212:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f216:	499c      	ldr	r1, [pc, #624]	; (800f488 <canIdle_UpdateDataControl+0x65c>)
 800f218:	ebc5 1345 	rsb	r3, r5, r5, lsl #5
 800f21c:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800f220:	edc3 6a13 	vstr	s13, [r3, #76]	; 0x4c
            pMd80dev->input.position = CANIDLE_ETH_TO_REAL(pEcatObj->md80_4_DataControl.Position);
 800f224:	f8b6 20f4 	ldrh.w	r2, [r6, #244]	; 0xf4
 800f228:	ee07 2a10 	vmov	s14, r2
 800f22c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f230:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f234:	edc3 6a12 	vstr	s13, [r3, #72]	; 0x48
            pMd80dev->input.torque = CANIDLE_ETH_TO_REAL(pEcatObj->md80_4_DataControl.Torque);
 800f238:	f8b6 20f8 	ldrh.w	r2, [r6, #248]	; 0xf8
 800f23c:	ee07 2a10 	vmov	s14, r2
 800f240:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f244:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f248:	edc3 6a14 	vstr	s13, [r3, #80]	; 0x50
            pEcatObj->md80_4_DataReturn.enabled = true;
 800f24c:	2201      	movs	r2, #1
 800f24e:	f886 207e 	strb.w	r2, [r6, #126]	; 0x7e
            pEcatObj->md80_4_DataReturn.Mode = pMd80dev->local.mode;
 800f252:	f893 21ed 	ldrb.w	r2, [r3, #493]	; 0x1ed
 800f256:	f886 2074 	strb.w	r2, [r6, #116]	; 0x74
            pEcatObj->md80_4_DataReturn.Position = CANIDLE_REAL_TO_ETH(pMd80dev->output.position);
 800f25a:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800f25e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f262:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f266:	ee17 2a10 	vmov	r2, s14
 800f26a:	f8a6 2076 	strh.w	r2, [r6, #118]	; 0x76
            pEcatObj->md80_4_DataReturn.Temperature = CANIDLE_REAL_TO_ETH(pMd80dev->output.temperature);
 800f26e:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 800f272:	ee07 2a10 	vmov	s14, r2
 800f276:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f27a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f27e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f282:	ee17 2a10 	vmov	r2, s14
 800f286:	f886 207c 	strb.w	r2, [r6, #124]	; 0x7c
            pEcatObj->md80_4_DataReturn.Torque = CANIDLE_REAL_TO_ETH(pMd80dev->output.torque);
 800f28a:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800f28e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f292:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f296:	ee17 3a10 	vmov	r3, s14
 800f29a:	f8a6 307a 	strh.w	r3, [r6, #122]	; 0x7a
            pEcatObj->md80_4_DataReturn.Velocity = CANIDLE_REAL_TO_ETH(pMd80dev->output.velocity);
 800f29e:	ebc5 1545 	rsb	r5, r5, r5, lsl #5
 800f2a2:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 800f2a6:	ed91 7a16 	vldr	s14, [r1, #88]	; 0x58
 800f2aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f2b2:	ee17 3a90 	vmov	r3, s15
 800f2b6:	f8a6 3078 	strh.w	r3, [r6, #120]	; 0x78
            pEcatObj->md80_4_DataReturn.timestamp = (uint32_t)(xTaskGetTickCount() / portTICK_PERIOD_MS);
 800f2ba:	f7fa f82f 	bl	800931c <xTaskGetTickCount>
 800f2be:	f8c6 0084 	str.w	r0, [r6, #132]	; 0x84
            pEcatObj->md80_4_DataReturn.counter++;
 800f2c2:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 800f2c6:	3301      	adds	r3, #1
 800f2c8:	f8c6 3080 	str.w	r3, [r6, #128]	; 0x80
            taskEXIT_CRITICAL();
 800f2cc:	f7fa fe9c 	bl	800a008 <vPortExitCritical>
            break;
 800f2d0:	e622      	b.n	800ef18 <canIdle_UpdateDataControl+0xec>
            taskENTER_CRITICAL();
 800f2d2:	f7fa fe77 	bl	8009fc4 <vPortEnterCritical>
            pMd80dev->input.velocity = CANIDLE_ETH_TO_REAL(pEcatObj->md80_5_DataControl.Velocity);
 800f2d6:	4e6a      	ldr	r6, [pc, #424]	; (800f480 <canIdle_UpdateDataControl+0x654>)
 800f2d8:	f8b6 3102 	ldrh.w	r3, [r6, #258]	; 0x102
 800f2dc:	ee07 3a10 	vmov	s14, r3
 800f2e0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f2e4:	eddf 7a67 	vldr	s15, [pc, #412]	; 800f484 <canIdle_UpdateDataControl+0x658>
 800f2e8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f2ec:	4966      	ldr	r1, [pc, #408]	; (800f488 <canIdle_UpdateDataControl+0x65c>)
 800f2ee:	ebc5 1345 	rsb	r3, r5, r5, lsl #5
 800f2f2:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800f2f6:	edc3 6a13 	vstr	s13, [r3, #76]	; 0x4c
            pMd80dev->input.position = CANIDLE_ETH_TO_REAL(pEcatObj->md80_5_DataControl.Position);
 800f2fa:	f8b6 2100 	ldrh.w	r2, [r6, #256]	; 0x100
 800f2fe:	ee07 2a10 	vmov	s14, r2
 800f302:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f306:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f30a:	edc3 6a12 	vstr	s13, [r3, #72]	; 0x48
            pMd80dev->input.torque = CANIDLE_ETH_TO_REAL(pEcatObj->md80_5_DataControl.Torque);
 800f30e:	f8b6 2104 	ldrh.w	r2, [r6, #260]	; 0x104
 800f312:	ee07 2a10 	vmov	s14, r2
 800f316:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f31a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f31e:	edc3 6a14 	vstr	s13, [r3, #80]	; 0x50
            pEcatObj->md80_5_DataReturn.enabled = true;
 800f322:	2201      	movs	r2, #1
 800f324:	f886 2092 	strb.w	r2, [r6, #146]	; 0x92
            pEcatObj->md80_5_DataReturn.Mode = pMd80dev->local.mode;
 800f328:	f893 21ed 	ldrb.w	r2, [r3, #493]	; 0x1ed
 800f32c:	f886 2088 	strb.w	r2, [r6, #136]	; 0x88
            pEcatObj->md80_5_DataReturn.Position = CANIDLE_REAL_TO_ETH(pMd80dev->output.position);
 800f330:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800f334:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f338:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f33c:	ee17 2a10 	vmov	r2, s14
 800f340:	f8a6 208a 	strh.w	r2, [r6, #138]	; 0x8a
            pEcatObj->md80_5_DataReturn.Temperature = CANIDLE_REAL_TO_ETH(pMd80dev->output.temperature);
 800f344:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 800f348:	ee07 2a10 	vmov	s14, r2
 800f34c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f350:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f354:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f358:	ee17 2a10 	vmov	r2, s14
 800f35c:	f886 2090 	strb.w	r2, [r6, #144]	; 0x90
            pEcatObj->md80_5_DataReturn.Torque = CANIDLE_REAL_TO_ETH(pMd80dev->output.torque);
 800f360:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800f364:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f368:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f36c:	ee17 3a10 	vmov	r3, s14
 800f370:	f8a6 308e 	strh.w	r3, [r6, #142]	; 0x8e
            pEcatObj->md80_5_DataReturn.Velocity = CANIDLE_REAL_TO_ETH(pMd80dev->output.velocity);
 800f374:	ebc5 1545 	rsb	r5, r5, r5, lsl #5
 800f378:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 800f37c:	ed91 7a16 	vldr	s14, [r1, #88]	; 0x58
 800f380:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f384:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f388:	ee17 3a90 	vmov	r3, s15
 800f38c:	f8a6 308c 	strh.w	r3, [r6, #140]	; 0x8c
            pEcatObj->md80_5_DataReturn.timestamp = (uint32_t)(xTaskGetTickCount() / portTICK_PERIOD_MS);
 800f390:	f7f9 ffc4 	bl	800931c <xTaskGetTickCount>
 800f394:	f8c6 0098 	str.w	r0, [r6, #152]	; 0x98
            pEcatObj->md80_5_DataReturn.counter++;
 800f398:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 800f39c:	3301      	adds	r3, #1
 800f39e:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
            taskEXIT_CRITICAL();
 800f3a2:	f7fa fe31 	bl	800a008 <vPortExitCritical>
            break;
 800f3a6:	e5b7      	b.n	800ef18 <canIdle_UpdateDataControl+0xec>
            taskENTER_CRITICAL();
 800f3a8:	f7fa fe0c 	bl	8009fc4 <vPortEnterCritical>
            pMd80dev->input.velocity = CANIDLE_ETH_TO_REAL(pEcatObj->md80_6_DataControl.Velocity);
 800f3ac:	4e34      	ldr	r6, [pc, #208]	; (800f480 <canIdle_UpdateDataControl+0x654>)
 800f3ae:	f8b6 310e 	ldrh.w	r3, [r6, #270]	; 0x10e
 800f3b2:	ee07 3a10 	vmov	s14, r3
 800f3b6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f3ba:	eddf 7a32 	vldr	s15, [pc, #200]	; 800f484 <canIdle_UpdateDataControl+0x658>
 800f3be:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f3c2:	4931      	ldr	r1, [pc, #196]	; (800f488 <canIdle_UpdateDataControl+0x65c>)
 800f3c4:	ebc5 1345 	rsb	r3, r5, r5, lsl #5
 800f3c8:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800f3cc:	edc3 6a13 	vstr	s13, [r3, #76]	; 0x4c
            pMd80dev->input.position = CANIDLE_ETH_TO_REAL(pEcatObj->md80_6_DataControl.Position);
 800f3d0:	f8b6 210c 	ldrh.w	r2, [r6, #268]	; 0x10c
 800f3d4:	ee07 2a10 	vmov	s14, r2
 800f3d8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f3dc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f3e0:	edc3 6a12 	vstr	s13, [r3, #72]	; 0x48
            pMd80dev->input.torque = CANIDLE_ETH_TO_REAL(pEcatObj->md80_6_DataControl.Torque);
 800f3e4:	f8b6 2110 	ldrh.w	r2, [r6, #272]	; 0x110
 800f3e8:	ee07 2a10 	vmov	s14, r2
 800f3ec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f3f0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f3f4:	edc3 6a14 	vstr	s13, [r3, #80]	; 0x50
            pEcatObj->md80_6_DataReturn.enabled = true;
 800f3f8:	2201      	movs	r2, #1
 800f3fa:	f886 20a6 	strb.w	r2, [r6, #166]	; 0xa6
            pEcatObj->md80_6_DataReturn.Mode = pMd80dev->local.mode;
 800f3fe:	f893 21ed 	ldrb.w	r2, [r3, #493]	; 0x1ed
 800f402:	f886 209c 	strb.w	r2, [r6, #156]	; 0x9c
            pEcatObj->md80_6_DataReturn.Position = CANIDLE_REAL_TO_ETH(pMd80dev->output.position);
 800f406:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800f40a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f40e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f412:	ee17 2a10 	vmov	r2, s14
 800f416:	f8a6 209e 	strh.w	r2, [r6, #158]	; 0x9e
            pEcatObj->md80_6_DataReturn.Temperature = CANIDLE_REAL_TO_ETH(pMd80dev->output.temperature);
 800f41a:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 800f41e:	ee07 2a10 	vmov	s14, r2
 800f422:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f426:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f42a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f42e:	ee17 2a10 	vmov	r2, s14
 800f432:	f886 20a4 	strb.w	r2, [r6, #164]	; 0xa4
            pEcatObj->md80_6_DataReturn.Torque = CANIDLE_REAL_TO_ETH(pMd80dev->output.torque);
 800f436:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800f43a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f43e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f442:	ee17 3a10 	vmov	r3, s14
 800f446:	f8a6 30a2 	strh.w	r3, [r6, #162]	; 0xa2
            pEcatObj->md80_6_DataReturn.Velocity = CANIDLE_REAL_TO_ETH(pMd80dev->output.velocity);
 800f44a:	ebc5 1545 	rsb	r5, r5, r5, lsl #5
 800f44e:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 800f452:	ed91 7a16 	vldr	s14, [r1, #88]	; 0x58
 800f456:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f45a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f45e:	ee17 3a90 	vmov	r3, s15
 800f462:	f8a6 30a0 	strh.w	r3, [r6, #160]	; 0xa0
            pEcatObj->md80_6_DataReturn.timestamp = (uint32_t)(xTaskGetTickCount() / portTICK_PERIOD_MS);
 800f466:	f7f9 ff59 	bl	800931c <xTaskGetTickCount>
 800f46a:	f8c6 00ac 	str.w	r0, [r6, #172]	; 0xac
            pEcatObj->md80_6_DataReturn.counter++;
 800f46e:	f8d6 30a8 	ldr.w	r3, [r6, #168]	; 0xa8
 800f472:	3301      	adds	r3, #1
 800f474:	f8c6 30a8 	str.w	r3, [r6, #168]	; 0xa8
            taskEXIT_CRITICAL();
 800f478:	f7fa fdc6 	bl	800a008 <vPortExitCritical>
            break;
 800f47c:	e54c      	b.n	800ef18 <canIdle_UpdateDataControl+0xec>
 800f47e:	bf00      	nop
 800f480:	2000d350 	.word	0x2000d350
 800f484:	42c80000 	.word	0x42c80000
 800f488:	200071cc 	.word	0x200071cc
            taskENTER_CRITICAL();
 800f48c:	f7fa fd9a 	bl	8009fc4 <vPortEnterCritical>
            pMd80dev->input.velocity = CANIDLE_ETH_TO_REAL(pEcatObj->md80_7_DataControl.Velocity);
 800f490:	4e34      	ldr	r6, [pc, #208]	; (800f564 <canIdle_UpdateDataControl+0x738>)
 800f492:	f8b6 311a 	ldrh.w	r3, [r6, #282]	; 0x11a
 800f496:	ee07 3a10 	vmov	s14, r3
 800f49a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f49e:	eddf 7a32 	vldr	s15, [pc, #200]	; 800f568 <canIdle_UpdateDataControl+0x73c>
 800f4a2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f4a6:	4931      	ldr	r1, [pc, #196]	; (800f56c <canIdle_UpdateDataControl+0x740>)
 800f4a8:	ebc5 1345 	rsb	r3, r5, r5, lsl #5
 800f4ac:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800f4b0:	edc3 6a13 	vstr	s13, [r3, #76]	; 0x4c
            pMd80dev->input.position = CANIDLE_ETH_TO_REAL(pEcatObj->md80_7_DataControl.Position);
 800f4b4:	f8b6 2118 	ldrh.w	r2, [r6, #280]	; 0x118
 800f4b8:	ee07 2a10 	vmov	s14, r2
 800f4bc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f4c0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f4c4:	edc3 6a12 	vstr	s13, [r3, #72]	; 0x48
            pMd80dev->input.torque = CANIDLE_ETH_TO_REAL(pEcatObj->md80_7_DataControl.Torque);
 800f4c8:	f8b6 211c 	ldrh.w	r2, [r6, #284]	; 0x11c
 800f4cc:	ee07 2a10 	vmov	s14, r2
 800f4d0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f4d4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f4d8:	edc3 6a14 	vstr	s13, [r3, #80]	; 0x50
            pEcatObj->md80_7_DataReturn.enabled = true;
 800f4dc:	2201      	movs	r2, #1
 800f4de:	f886 20ba 	strb.w	r2, [r6, #186]	; 0xba
            pEcatObj->md80_7_DataReturn.Mode = pMd80dev->local.mode;
 800f4e2:	f893 21ed 	ldrb.w	r2, [r3, #493]	; 0x1ed
 800f4e6:	f886 20b0 	strb.w	r2, [r6, #176]	; 0xb0
            pEcatObj->md80_7_DataReturn.Position = CANIDLE_REAL_TO_ETH(pMd80dev->output.position);
 800f4ea:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800f4ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f4f2:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f4f6:	ee17 2a10 	vmov	r2, s14
 800f4fa:	f8a6 20b2 	strh.w	r2, [r6, #178]	; 0xb2
            pEcatObj->md80_7_DataReturn.Temperature = CANIDLE_REAL_TO_ETH(pMd80dev->output.temperature);
 800f4fe:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 800f502:	ee07 2a10 	vmov	s14, r2
 800f506:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f50a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f50e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f512:	ee17 2a10 	vmov	r2, s14
 800f516:	f886 20b8 	strb.w	r2, [r6, #184]	; 0xb8
            pEcatObj->md80_7_DataReturn.Torque = CANIDLE_REAL_TO_ETH(pMd80dev->output.torque);
 800f51a:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800f51e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f522:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800f526:	ee17 3a10 	vmov	r3, s14
 800f52a:	f8a6 30b6 	strh.w	r3, [r6, #182]	; 0xb6
            pEcatObj->md80_7_DataReturn.Velocity = CANIDLE_REAL_TO_ETH(pMd80dev->output.velocity);
 800f52e:	ebc5 1545 	rsb	r5, r5, r5, lsl #5
 800f532:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 800f536:	ed91 7a16 	vldr	s14, [r1, #88]	; 0x58
 800f53a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f53e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f542:	ee17 3a90 	vmov	r3, s15
 800f546:	f8a6 30b4 	strh.w	r3, [r6, #180]	; 0xb4
            pEcatObj->md80_7_DataReturn.timestamp = (uint32_t)(xTaskGetTickCount() / portTICK_PERIOD_MS);
 800f54a:	f7f9 fee7 	bl	800931c <xTaskGetTickCount>
 800f54e:	f8c6 00c0 	str.w	r0, [r6, #192]	; 0xc0
            pEcatObj->md80_7_DataReturn.counter++;
 800f552:	f8d6 30bc 	ldr.w	r3, [r6, #188]	; 0xbc
 800f556:	3301      	adds	r3, #1
 800f558:	f8c6 30bc 	str.w	r3, [r6, #188]	; 0xbc
            taskEXIT_CRITICAL();
 800f55c:	f7fa fd54 	bl	800a008 <vPortExitCritical>
            break;
 800f560:	e4da      	b.n	800ef18 <canIdle_UpdateDataControl+0xec>
}
 800f562:	bd70      	pop	{r4, r5, r6, pc}
 800f564:	2000d350 	.word	0x2000d350
 800f568:	42c80000 	.word	0x42c80000
 800f56c:	200071cc 	.word	0x200071cc

0800f570 <canIdle_ScanDevice>:
{
 800f570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f574:	b096      	sub	sp, #88	; 0x58
 800f576:	4607      	mov	r7, r0
   uint8_t data[2u] = {0u};
 800f578:	2600      	movs	r6, #0
 800f57a:	f8ad 6054 	strh.w	r6, [sp, #84]	; 0x54
   uint8_t dataResp[64u] = {0};
 800f57e:	9605      	str	r6, [sp, #20]
 800f580:	223c      	movs	r2, #60	; 0x3c
 800f582:	4631      	mov	r1, r6
 800f584:	a806      	add	r0, sp, #24
 800f586:	f002 fb69 	bl	8011c5c <memset>
   uint8_t dataSize = 0;
 800f58a:	f88d 6013 	strb.w	r6, [sp, #19]
   uint16_t md80Addr[CANIDLE_TOTAL_DEV_SUPPORT] = {0};
 800f58e:	9600      	str	r6, [sp, #0]
 800f590:	9601      	str	r6, [sp, #4]
 800f592:	9602      	str	r6, [sp, #8]
 800f594:	9603      	str	r6, [sp, #12]
   data[0] = MD80_FRAME_GET_INFO;
 800f596:	2305      	movs	r3, #5
 800f598:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
   for (addr = CANIDLE_START_ADDR; addr <= CANIDLE_END_ADDR; addr++)
 800f59c:	240a      	movs	r4, #10
 800f59e:	e00e      	b.n	800f5be <canIdle_ScanDevice+0x4e>
		 cdc_printf("@%u\t[scan adder] addr: %d id %d\n",xTaskGetTickCount()/portTICK_PERIOD_MS, addr,md80Addr[md80num] );
 800f5a0:	f7f9 febc 	bl	800931c <xTaskGetTickCount>
 800f5a4:	4601      	mov	r1, r0
 800f5a6:	ab16      	add	r3, sp, #88	; 0x58
 800f5a8:	eb03 0846 	add.w	r8, r3, r6, lsl #1
 800f5ac:	f838 3c58 	ldrh.w	r3, [r8, #-88]
 800f5b0:	4622      	mov	r2, r4
 800f5b2:	481a      	ldr	r0, [pc, #104]	; (800f61c <canIdle_ScanDevice+0xac>)
 800f5b4:	f7f1 fae6 	bl	8000b84 <cdc_printf>
               md80num++;
 800f5b8:	3601      	adds	r6, #1
 800f5ba:	b2f6      	uxtb	r6, r6
   for (addr = CANIDLE_START_ADDR; addr <= CANIDLE_END_ADDR; addr++)
 800f5bc:	3401      	adds	r4, #1
 800f5be:	f5b4 6ffa 	cmp.w	r4, #2000	; 0x7d0
 800f5c2:	d81b      	bhi.n	800f5fc <canIdle_ScanDevice+0x8c>
      if (true == canM_SendToAddr(addr, data, 2u))
 800f5c4:	2202      	movs	r2, #2
 800f5c6:	a915      	add	r1, sp, #84	; 0x54
 800f5c8:	4620      	mov	r0, r4
 800f5ca:	f000 fd9f 	bl	801010c <canM_SendToAddr>
 800f5ce:	2800      	cmp	r0, #0
 800f5d0:	d0f4      	beq.n	800f5bc <canIdle_ScanDevice+0x4c>
 800f5d2:	2201      	movs	r2, #1
         while (timeout--)
 800f5d4:	1e53      	subs	r3, r2, #1
 800f5d6:	b2dd      	uxtb	r5, r3
 800f5d8:	2a00      	cmp	r2, #0
 800f5da:	d0ef      	beq.n	800f5bc <canIdle_ScanDevice+0x4c>
            if (true == canM_ReadAddr((uint32_t *)&md80Addr[md80num], (uint8_t *)dataResp, (uint8_t *)&dataSize))
 800f5dc:	f10d 0213 	add.w	r2, sp, #19
 800f5e0:	a905      	add	r1, sp, #20
 800f5e2:	eb0d 0046 	add.w	r0, sp, r6, lsl #1
 800f5e6:	f000 fddb 	bl	80101a0 <canM_ReadAddr>
 800f5ea:	2800      	cmp	r0, #0
 800f5ec:	d1d8      	bne.n	800f5a0 <canIdle_ScanDevice+0x30>
            if (md80num >= CANIDLE_TOTAL_DEV_SUPPORT)
 800f5ee:	2e07      	cmp	r6, #7
 800f5f0:	d8e4      	bhi.n	800f5bc <canIdle_ScanDevice+0x4c>
            osDelay(1);
 800f5f2:	2001      	movs	r0, #1
 800f5f4:	f7f8 ff6b 	bl	80084ce <osDelay>
         while (timeout--)
 800f5f8:	462a      	mov	r2, r5
 800f5fa:	e7eb      	b.n	800f5d4 <canIdle_ScanDevice+0x64>
   if (md80num > 0)
 800f5fc:	b916      	cbnz	r6, 800f604 <canIdle_ScanDevice+0x94>
}
 800f5fe:	b016      	add	sp, #88	; 0x58
 800f600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      memcpy(app->rsp.data, md80Addr, md80num * 2u);
 800f604:	0074      	lsls	r4, r6, #1
 800f606:	4622      	mov	r2, r4
 800f608:	4669      	mov	r1, sp
 800f60a:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800f60e:	f002 fbe3 	bl	8011dd8 <memcpy>
      app->rsp.size = md80num * 2u;
 800f612:	f887 403b 	strb.w	r4, [r7, #59]	; 0x3b
      app->numMd80Det = md80num;
 800f616:	f887 6054 	strb.w	r6, [r7, #84]	; 0x54
}
 800f61a:	e7f0      	b.n	800f5fe <canIdle_ScanDevice+0x8e>
 800f61c:	08013644 	.word	0x08013644

0800f620 <canIdle_AddMd80>:
{
 800f620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f624:	b082      	sub	sp, #8
   uint16_t canTxAddr = 0u;
 800f626:	2300      	movs	r3, #0
 800f628:	f8ad 3006 	strh.w	r3, [sp, #6]
   uint16_t canRxAddr = 0u;
 800f62c:	f8ad 3004 	strh.w	r3, [sp, #4]
   if (app->cmd.size > 2u)
 800f630:	f890 3020 	ldrb.w	r3, [r0, #32]
 800f634:	2b02      	cmp	r3, #2
 800f636:	d91c      	bls.n	800f672 <canIdle_AddMd80+0x52>
      canAddr = (((uint16_t)app->cmd.data[1] << 8u) & 0xFF00U) | (((uint16_t)app->cmd.data[0]) & 0x00FFU);
 800f638:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
 800f63c:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
 800f640:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
      for (iter = 0u; iter < CANIDLE_TOTAL_DEV_SUPPORT; iter++)
 800f644:	2400      	movs	r4, #0
 800f646:	e019      	b.n	800f67c <canIdle_AddMd80+0x5c>
            md80_Init((tMd80_Device *)pMd80dev);
 800f648:	f7fc f8f8 	bl	800b83c <md80_Init>
            pMd80dev->config.canId = iter;
 800f64c:	4f18      	ldr	r7, [pc, #96]	; (800f6b0 <canIdle_AddMd80+0x90>)
 800f64e:	ea4f 1844 	mov.w	r8, r4, lsl #5
 800f652:	ebc4 1344 	rsb	r3, r4, r4, lsl #5
 800f656:	011b      	lsls	r3, r3, #4
 800f658:	54fc      	strb	r4, [r7, r3]
            canM_SetAddrTxRxDev(iter, canAddr, canAddr);
 800f65a:	462a      	mov	r2, r5
 800f65c:	4629      	mov	r1, r5
 800f65e:	4620      	mov	r0, r4
 800f660:	f000 fd10 	bl	8010084 <canM_SetAddrTxRxDev>
            pMd80dev->config.isMd80Detected = true;
 800f664:	eba8 0804 	sub.w	r8, r8, r4
 800f668:	eb07 1708 	add.w	r7, r7, r8, lsl #4
 800f66c:	2301      	movs	r3, #1
 800f66e:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
}
 800f672:	b002      	add	sp, #8
 800f674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      for (iter = 0u; iter < CANIDLE_TOTAL_DEV_SUPPORT; iter++)
 800f678:	3401      	adds	r4, #1
 800f67a:	b2e4      	uxtb	r4, r4
 800f67c:	2c07      	cmp	r4, #7
 800f67e:	d8f8      	bhi.n	800f672 <canIdle_AddMd80+0x52>
         pMd80dev = (tMd80_Device *)&md80Dev[iter];
 800f680:	ebc4 1344 	rsb	r3, r4, r4, lsl #5
 800f684:	480a      	ldr	r0, [pc, #40]	; (800f6b0 <canIdle_AddMd80+0x90>)
 800f686:	eb00 1003 	add.w	r0, r0, r3, lsl #4
         if (false == pMd80dev->config.isMd80Detected)
 800f68a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800f68e:	2b00      	cmp	r3, #0
 800f690:	d0da      	beq.n	800f648 <canIdle_AddMd80+0x28>
            canM_GetAddrTxRxDev(iter, &canTxAddr, &canRxAddr);
 800f692:	aa01      	add	r2, sp, #4
 800f694:	f10d 0106 	add.w	r1, sp, #6
 800f698:	4620      	mov	r0, r4
 800f69a:	f000 fd09 	bl	80100b0 <canM_GetAddrTxRxDev>
            if ((canAddr == canTxAddr) && (canAddr == canRxAddr))
 800f69e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800f6a2:	42ab      	cmp	r3, r5
 800f6a4:	d1e8      	bne.n	800f678 <canIdle_AddMd80+0x58>
 800f6a6:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800f6aa:	42ab      	cmp	r3, r5
 800f6ac:	d1e4      	bne.n	800f678 <canIdle_AddMd80+0x58>
 800f6ae:	e7e0      	b.n	800f672 <canIdle_AddMd80+0x52>
 800f6b0:	200071cc 	.word	0x200071cc

0800f6b4 <canIdle_Reset>:
{
 800f6b4:	b570      	push	{r4, r5, r6, lr}
 800f6b6:	4606      	mov	r6, r0
   canIdle_End(app);
 800f6b8:	f7ff fb89 	bl	800edce <canIdle_End>
   taskENTER_CRITICAL();
 800f6bc:	f7fa fc82 	bl	8009fc4 <vPortEnterCritical>
   if (app->numMd80Det > 0)
 800f6c0:	f896 3054 	ldrb.w	r3, [r6, #84]	; 0x54
 800f6c4:	b9fb      	cbnz	r3, 800f706 <canIdle_Reset+0x52>
   app->numMd80Det = 0;
 800f6c6:	2300      	movs	r3, #0
 800f6c8:	f886 3054 	strb.w	r3, [r6, #84]	; 0x54
   app->state = CANIDLE_IDLE;
 800f6cc:	76f3      	strb	r3, [r6, #27]
   app->isNewCommand = false;
 800f6ce:	7773      	strb	r3, [r6, #29]
   taskEXIT_CRITICAL();
 800f6d0:	f7fa fc9a 	bl	800a008 <vPortExitCritical>
}
 800f6d4:	bd70      	pop	{r4, r5, r6, pc}
      for (md80Idx = 0u; md80Idx < app->numMd80Det; md80Idx ++)
 800f6d6:	3401      	adds	r4, #1
 800f6d8:	b2e4      	uxtb	r4, r4
 800f6da:	f896 3054 	ldrb.w	r3, [r6, #84]	; 0x54
 800f6de:	42a3      	cmp	r3, r4
 800f6e0:	d913      	bls.n	800f70a <canIdle_Reset+0x56>
         pMd80dev = (tMd80_Device *)&md80Dev[md80Idx];
 800f6e2:	ebc4 1344 	rsb	r3, r4, r4, lsl #5
 800f6e6:	4d0f      	ldr	r5, [pc, #60]	; (800f724 <canIdle_Reset+0x70>)
 800f6e8:	eb05 1503 	add.w	r5, r5, r3, lsl #4
         if (true == md80_IsEnabled(pMd80dev))
 800f6ec:	4628      	mov	r0, r5
 800f6ee:	f7fc fa23 	bl	800bb38 <md80_IsEnabled>
 800f6f2:	2800      	cmp	r0, #0
 800f6f4:	d0ef      	beq.n	800f6d6 <canIdle_Reset+0x22>
            md80_ControlMd80Enable (pMd80dev, false);
 800f6f6:	2100      	movs	r1, #0
 800f6f8:	4628      	mov	r0, r5
 800f6fa:	f7fc f992 	bl	800ba22 <md80_ControlMd80Enable>
            pMd80dev->config.isMd80Detected = false;
 800f6fe:	2200      	movs	r2, #0
 800f700:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
 800f704:	e7e7      	b.n	800f6d6 <canIdle_Reset+0x22>
      for (md80Idx = 0u; md80Idx < app->numMd80Det; md80Idx ++)
 800f706:	2400      	movs	r4, #0
 800f708:	e7e7      	b.n	800f6da <canIdle_Reset+0x26>
      for (md80Idx = 0u; md80Idx < CANIDLE_TOTAL_DEV_SUPPORT; md80Idx ++)
 800f70a:	2300      	movs	r3, #0
 800f70c:	e006      	b.n	800f71c <canIdle_Reset+0x68>
         Obj.md80_addrs[md80Idx] = 0x00;
 800f70e:	4a06      	ldr	r2, [pc, #24]	; (800f728 <canIdle_Reset+0x74>)
 800f710:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800f714:	2100      	movs	r1, #0
 800f716:	6051      	str	r1, [r2, #4]
      for (md80Idx = 0u; md80Idx < CANIDLE_TOTAL_DEV_SUPPORT; md80Idx ++)
 800f718:	3301      	adds	r3, #1
 800f71a:	b2db      	uxtb	r3, r3
 800f71c:	2b07      	cmp	r3, #7
 800f71e:	d9f6      	bls.n	800f70e <canIdle_Reset+0x5a>
 800f720:	e7d1      	b.n	800f6c6 <canIdle_Reset+0x12>
 800f722:	bf00      	nop
 800f724:	200071cc 	.word	0x200071cc
 800f728:	2000d350 	.word	0x2000d350

0800f72c <canIdle_Control>:
   /* Update state. */
   return nextState;
}

static void canIdle_Control(tCanIdle_Data * const app)
{
 800f72c:	b538      	push	{r3, r4, r5, lr}
 800f72e:	4605      	mov	r5, r0
   uint8_t iter = 0u;
   tMd80_Device *pMd80dev = NULL;

   for (iter = 0u; iter < app->numMd80Det; iter++)
 800f730:	2400      	movs	r4, #0
 800f732:	e008      	b.n	800f746 <canIdle_Control+0x1a>
   {
      /* Get the data structure of md80. */
      pMd80dev = (tMd80_Device *)&md80Dev[iter];
 800f734:	ebc4 1044 	rsb	r0, r4, r4, lsl #5

      /* Run the main function. */
      md80_MainFunction(pMd80dev);
 800f738:	4b05      	ldr	r3, [pc, #20]	; (800f750 <canIdle_Control+0x24>)
 800f73a:	eb03 1000 	add.w	r0, r3, r0, lsl #4
 800f73e:	f7fc f985 	bl	800ba4c <md80_MainFunction>
   for (iter = 0u; iter < app->numMd80Det; iter++)
 800f742:	3401      	adds	r4, #1
 800f744:	b2e4      	uxtb	r4, r4
 800f746:	f895 3054 	ldrb.w	r3, [r5, #84]	; 0x54
 800f74a:	42a3      	cmp	r3, r4
 800f74c:	d8f2      	bhi.n	800f734 <canIdle_Control+0x8>
   }
}
 800f74e:	bd38      	pop	{r3, r4, r5, pc}
 800f750:	200071cc 	.word	0x200071cc

0800f754 <frameTypeName>:
	switch (idType){
 800f754:	2871      	cmp	r0, #113	; 0x71
 800f756:	d83e      	bhi.n	800f7d6 <frameTypeName+0x82>
 800f758:	2871      	cmp	r0, #113	; 0x71
 800f75a:	d862      	bhi.n	800f822 <frameTypeName+0xce>
 800f75c:	e8df f000 	tbb	[pc, r0]
 800f760:	413f6339 	.word	0x413f6339
 800f764:	61474543 	.word	0x61474543
 800f768:	61616161 	.word	0x61616161
 800f76c:	61616161 	.word	0x61616161
 800f770:	4f4d4b49 	.word	0x4f4d4b49
 800f774:	61616151 	.word	0x61616151
 800f778:	61616161 	.word	0x61616161
 800f77c:	61616161 	.word	0x61616161
 800f780:	61615553 	.word	0x61615553
 800f784:	61616161 	.word	0x61616161
 800f788:	61616161 	.word	0x61616161
 800f78c:	61616161 	.word	0x61616161
 800f790:	61616161 	.word	0x61616161
 800f794:	61616161 	.word	0x61616161
 800f798:	61616161 	.word	0x61616161
 800f79c:	61616161 	.word	0x61616161
 800f7a0:	61615957 	.word	0x61615957
 800f7a4:	61616161 	.word	0x61616161
 800f7a8:	61616161 	.word	0x61616161
 800f7ac:	61616161 	.word	0x61616161
 800f7b0:	61616161 	.word	0x61616161
 800f7b4:	61616161 	.word	0x61616161
 800f7b8:	61616161 	.word	0x61616161
 800f7bc:	61616161 	.word	0x61616161
 800f7c0:	61616161 	.word	0x61616161
 800f7c4:	61616161 	.word	0x61616161
 800f7c8:	61615b61 	.word	0x61615b61
 800f7cc:	61616161 	.word	0x61616161
 800f7d0:	5f5d      	.short	0x5f5d
 800f7d2:	4817      	ldr	r0, [pc, #92]	; (800f830 <frameTypeName+0xdc>)
 800f7d4:	4770      	bx	lr
 800f7d6:	28a0      	cmp	r0, #160	; 0xa0
 800f7d8:	d127      	bne.n	800f82a <frameTypeName+0xd6>
				return "RESPONSE_DEFAULT";
 800f7da:	4816      	ldr	r0, [pc, #88]	; (800f834 <frameTypeName+0xe0>)
 800f7dc:	4770      	bx	lr
				return "CONTROL_SELECT";
 800f7de:	4816      	ldr	r0, [pc, #88]	; (800f838 <frameTypeName+0xe4>)
 800f7e0:	4770      	bx	lr
				return "ZERO_ENCODER";
 800f7e2:	4816      	ldr	r0, [pc, #88]	; (800f83c <frameTypeName+0xe8>)
 800f7e4:	4770      	bx	lr
				return "BASE_CONFIG";
 800f7e6:	4816      	ldr	r0, [pc, #88]	; (800f840 <frameTypeName+0xec>)
 800f7e8:	4770      	bx	lr
				return "GET_INFO";
 800f7ea:	4816      	ldr	r0, [pc, #88]	; (800f844 <frameTypeName+0xf0>)
 800f7ec:	4770      	bx	lr
				return "SET_TORQUE_BW";
 800f7ee:	4816      	ldr	r0, [pc, #88]	; (800f848 <frameTypeName+0xf4>)
 800f7f0:	4770      	bx	lr
				return "POS_CONTROL";
 800f7f2:	4816      	ldr	r0, [pc, #88]	; (800f84c <frameTypeName+0xf8>)
 800f7f4:	4770      	bx	lr
				return "VEL_CONTROL";
 800f7f6:	4816      	ldr	r0, [pc, #88]	; (800f850 <frameTypeName+0xfc>)
 800f7f8:	4770      	bx	lr
				return "IMP_CONTROL";
 800f7fa:	4816      	ldr	r0, [pc, #88]	; (800f854 <frameTypeName+0x100>)
 800f7fc:	4770      	bx	lr
				return "RESTART";
 800f7fe:	4816      	ldr	r0, [pc, #88]	; (800f858 <frameTypeName+0x104>)
 800f800:	4770      	bx	lr
				return "SET_MOTION_TARGETS";
 800f802:	4816      	ldr	r0, [pc, #88]	; (800f85c <frameTypeName+0x108>)
 800f804:	4770      	bx	lr
				return "CAN_CONFIG";
 800f806:	4816      	ldr	r0, [pc, #88]	; (800f860 <frameTypeName+0x10c>)
 800f808:	4770      	bx	lr
				return "CAN_SAVE";
 800f80a:	4816      	ldr	r0, [pc, #88]	; (800f864 <frameTypeName+0x110>)
 800f80c:	4770      	bx	lr
				return "WRITE_REGISTER";
 800f80e:	4816      	ldr	r0, [pc, #88]	; (800f868 <frameTypeName+0x114>)
 800f810:	4770      	bx	lr
				return "READ_REGISTER";
 800f812:	4816      	ldr	r0, [pc, #88]	; (800f86c <frameTypeName+0x118>)
 800f814:	4770      	bx	lr
				return "DIAGNOSTIC";
 800f816:	4816      	ldr	r0, [pc, #88]	; (800f870 <frameTypeName+0x11c>)
 800f818:	4770      	bx	lr
				return "CALIBRATION";
 800f81a:	4816      	ldr	r0, [pc, #88]	; (800f874 <frameTypeName+0x120>)
 800f81c:	4770      	bx	lr
				return "CALIBRATION_OUTPUT";
 800f81e:	4816      	ldr	r0, [pc, #88]	; (800f878 <frameTypeName+0x124>)
 800f820:	4770      	bx	lr
			return "Unknown command";
 800f822:	4816      	ldr	r0, [pc, #88]	; (800f87c <frameTypeName+0x128>)
 800f824:	4770      	bx	lr
				return "MOTOR_ENABLE";
 800f826:	4816      	ldr	r0, [pc, #88]	; (800f880 <frameTypeName+0x12c>)
 800f828:	4770      	bx	lr
			return "Unknown command";
 800f82a:	4814      	ldr	r0, [pc, #80]	; (800f87c <frameTypeName+0x128>)
}
 800f82c:	4770      	bx	lr
 800f82e:	bf00      	nop
 800f830:	08013788 	.word	0x08013788
 800f834:	08013774 	.word	0x08013774
 800f838:	08013688 	.word	0x08013688
 800f83c:	08013698 	.word	0x08013698
 800f840:	080136a8 	.word	0x080136a8
 800f844:	080136b4 	.word	0x080136b4
 800f848:	080136c0 	.word	0x080136c0
 800f84c:	080136d0 	.word	0x080136d0
 800f850:	080136dc 	.word	0x080136dc
 800f854:	080136e8 	.word	0x080136e8
 800f858:	080136f4 	.word	0x080136f4
 800f85c:	080136fc 	.word	0x080136fc
 800f860:	08013710 	.word	0x08013710
 800f864:	0801371c 	.word	0x0801371c
 800f868:	08013728 	.word	0x08013728
 800f86c:	08013738 	.word	0x08013738
 800f870:	08013748 	.word	0x08013748
 800f874:	08013754 	.word	0x08013754
 800f878:	08013760 	.word	0x08013760
 800f87c:	08013668 	.word	0x08013668
 800f880:	08013678 	.word	0x08013678

0800f884 <canIdle_GenericFrame>:
{
 800f884:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f888:	b083      	sub	sp, #12
 800f88a:	4605      	mov	r5, r0
   cmd = app->cmd.data[0];
 800f88c:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
   md80Id = app->cmd.motorId;
 800f890:	7f86      	ldrb	r6, [r0, #30]
   pMd80dev = (tMd80_Device *)&md80Dev[md80Id];
 800f892:	ebc6 1246 	rsb	r2, r6, r6, lsl #5
 800f896:	4b56      	ldr	r3, [pc, #344]	; (800f9f0 <canIdle_GenericFrame+0x16c>)
 800f898:	eb03 1902 	add.w	r9, r3, r2, lsl #4
   sendMessage(canIde_bringUp_motor, 2, cmd, md80Id);
 800f89c:	4633      	mov	r3, r6
 800f89e:	4622      	mov	r2, r4
 800f8a0:	2102      	movs	r1, #2
 800f8a2:	2004      	movs	r0, #4
 800f8a4:	f7f1 f932 	bl	8000b0c <sendMessage>
   cdc_printf("@%u\t[Bring up Motor Command]:\t %s for %d\r\n",xTaskGetTickCount()/portTICK_PERIOD_MS,frameTypeName((tMd80_FrameId) cmd) ,md80Id);
 800f8a8:	f7f9 fd38 	bl	800931c <xTaskGetTickCount>
 800f8ac:	4607      	mov	r7, r0
 800f8ae:	4620      	mov	r0, r4
 800f8b0:	f7ff ff50 	bl	800f754 <frameTypeName>
 800f8b4:	4602      	mov	r2, r0
 800f8b6:	4633      	mov	r3, r6
 800f8b8:	4639      	mov	r1, r7
 800f8ba:	484e      	ldr	r0, [pc, #312]	; (800f9f4 <canIdle_GenericFrame+0x170>)
 800f8bc:	f7f1 f962 	bl	8000b84 <cdc_printf>
   switch (cmd)
 800f8c0:	2c21      	cmp	r4, #33	; 0x21
 800f8c2:	d816      	bhi.n	800f8f2 <canIdle_GenericFrame+0x6e>
 800f8c4:	f04f 0800 	mov.w	r8, #0
 800f8c8:	2c21      	cmp	r4, #33	; 0x21
 800f8ca:	d81d      	bhi.n	800f908 <canIdle_GenericFrame+0x84>
 800f8cc:	e8df f004 	tbb	[pc, r4]
 800f8d0:	192c231f 	.word	0x192c231f
 800f8d4:	1c3a1c32 	.word	0x1c3a1c32
 800f8d8:	1c1c1c1c 	.word	0x1c1c1c1c
 800f8dc:	1c1c1c1c 	.word	0x1c1c1c1c
 800f8e0:	8c67533f 	.word	0x8c67533f
 800f8e4:	1c1c1c1c 	.word	0x1c1c1c1c
 800f8e8:	1c1c1c1c 	.word	0x1c1c1c1c
 800f8ec:	1c1c1c1c 	.word	0x1c1c1c1c
 800f8f0:	8877      	.short	0x8877
 800f8f2:	2c70      	cmp	r4, #112	; 0x70
 800f8f4:	d05f      	beq.n	800f9b6 <canIdle_GenericFrame+0x132>
 800f8f6:	2c71      	cmp	r4, #113	; 0x71
 800f8f8:	d106      	bne.n	800f908 <canIdle_GenericFrame+0x84>
      md80_setupCalibrationOutput(pMd80dev);
 800f8fa:	4648      	mov	r0, r9
 800f8fc:	f7fb ffdc 	bl	800b8b8 <md80_setupCalibrationOutput>
      break;
 800f900:	e002      	b.n	800f908 <canIdle_GenericFrame+0x84>
      md80_SetEncoderZero(pMd80dev);
 800f902:	4648      	mov	r0, r9
 800f904:	f7fc f8ee 	bl	800bae4 <md80_SetEncoderZero>
}
 800f908:	b003      	add	sp, #12
 800f90a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      md80_ConfigBlink(pMd80dev);
 800f90e:	4648      	mov	r0, r9
 800f910:	f7fb ffb6 	bl	800b880 <md80_ConfigBlink>
      break;
 800f914:	e7f8      	b.n	800f908 <canIdle_GenericFrame+0x84>
      md80En = app->cmd.data[1];
 800f916:	f895 1022 	ldrb.w	r1, [r5, #34]	; 0x22
      md80_ControlMd80Enable(pMd80dev, md80En);
 800f91a:	3900      	subs	r1, #0
 800f91c:	bf18      	it	ne
 800f91e:	2101      	movne	r1, #1
 800f920:	4648      	mov	r0, r9
 800f922:	f7fc f87e 	bl	800ba22 <md80_ControlMd80Enable>
      break;
 800f926:	e7ef      	b.n	800f908 <canIdle_GenericFrame+0x84>
      md80_ControlMd80Mode(pMd80dev, md80Mode);
 800f928:	f895 1022 	ldrb.w	r1, [r5, #34]	; 0x22
 800f92c:	4648      	mov	r0, r9
 800f92e:	f7fc f863 	bl	800b9f8 <md80_ControlMd80Mode>
      break;
 800f932:	e7e9      	b.n	800f908 <canIdle_GenericFrame+0x84>
      md80_SetCurrentLimit(pMd80dev, currentLimit);
 800f934:	f8d5 3022 	ldr.w	r3, [r5, #34]	; 0x22
 800f938:	ee00 3a10 	vmov	s0, r3
 800f93c:	4648      	mov	r0, r9
 800f93e:	f7fc f82b 	bl	800b998 <md80_SetCurrentLimit>
      break;
 800f942:	e7e1      	b.n	800f908 <canIdle_GenericFrame+0x84>
      md80_SetMaxTorque(pMd80dev, torqueBandwidth);
 800f944:	8c69      	ldrh	r1, [r5, #34]	; 0x22
 800f946:	4648      	mov	r0, r9
 800f948:	f7fc f8b8 	bl	800babc <md80_SetMaxTorque>
      break;
 800f94c:	e7dc      	b.n	800f908 <canIdle_GenericFrame+0x84>
      md80_SetPositionControllerParams(pMd80dev, kp, ki, kd, iWindup);
 800f94e:	f8d5 302e 	ldr.w	r3, [r5, #46]	; 0x2e
 800f952:	ee01 3a90 	vmov	s3, r3
 800f956:	f8d5 302a 	ldr.w	r3, [r5, #42]	; 0x2a
 800f95a:	ee01 3a10 	vmov	s2, r3
 800f95e:	f8d5 3026 	ldr.w	r3, [r5, #38]	; 0x26
 800f962:	ee00 3a90 	vmov	s1, r3
 800f966:	f8d5 3022 	ldr.w	r3, [r5, #34]	; 0x22
 800f96a:	ee00 3a10 	vmov	s0, r3
 800f96e:	4648      	mov	r0, r9
 800f970:	f7fc f884 	bl	800ba7c <md80_SetPositionControllerParams>
      break;
 800f974:	e7c8      	b.n	800f908 <canIdle_GenericFrame+0x84>
      md80_SetVelocityControllerParams(pMd80dev, kp, ki, kd, iWindup);
 800f976:	f8d5 302e 	ldr.w	r3, [r5, #46]	; 0x2e
 800f97a:	ee01 3a90 	vmov	s3, r3
 800f97e:	f8d5 302a 	ldr.w	r3, [r5, #42]	; 0x2a
 800f982:	ee01 3a10 	vmov	s2, r3
 800f986:	f8d5 3026 	ldr.w	r3, [r5, #38]	; 0x26
 800f98a:	ee00 3a90 	vmov	s1, r3
 800f98e:	f8d5 3022 	ldr.w	r3, [r5, #34]	; 0x22
 800f992:	ee00 3a10 	vmov	s0, r3
 800f996:	4648      	mov	r0, r9
 800f998:	f7fc f87c 	bl	800ba94 <md80_SetVelocityControllerParams>
      break;
 800f99c:	e7b4      	b.n	800f908 <canIdle_GenericFrame+0x84>
      md80_SetImpedanceControllerParams(pMd80dev, kp, kd);
 800f99e:	f8d5 3026 	ldr.w	r3, [r5, #38]	; 0x26
 800f9a2:	ee00 3a90 	vmov	s1, r3
 800f9a6:	f8d5 3022 	ldr.w	r3, [r5, #34]	; 0x22
 800f9aa:	ee00 3a10 	vmov	s0, r3
 800f9ae:	4648      	mov	r0, r9
 800f9b0:	f7fc f87c 	bl	800baac <md80_SetImpedanceControllerParams>
      break;
 800f9b4:	e7a8      	b.n	800f908 <canIdle_GenericFrame+0x84>
      md80_setupCalibration(pMd80dev);
 800f9b6:	4648      	mov	r0, r9
 800f9b8:	f7fb ff70 	bl	800b89c <md80_setupCalibration>
      break;
 800f9bc:	e7a4      	b.n	800f908 <canIdle_GenericFrame+0x84>
      memcpy((void *)&newBaudrate, (void *)&app->cmd.data[2], sizeof(uint32_t));
 800f9be:	f8d5 3023 	ldr.w	r3, [r5, #35]	; 0x23
 800f9c2:	f8cd 3007 	str.w	r3, [sp, #7]
      memcpy((void *)&newTimeout, (void *)&app->cmd.data[6], sizeof(uint16_t));
 800f9c6:	f8b5 3027 	ldrh.w	r3, [r5, #39]	; 0x27
 800f9ca:	f363 080f 	bfi	r8, r3, #0, #16
      md80_ConfigMd80Can(pMd80dev, newBaudrate, newTimeout, canTermination);
 800f9ce:	f895 3029 	ldrb.w	r3, [r5, #41]	; 0x29
 800f9d2:	4642      	mov	r2, r8
 800f9d4:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800f9d8:	4648      	mov	r0, r9
 800f9da:	f7fb ff89 	bl	800b8f0 <md80_ConfigMd80Can>
      break;
 800f9de:	e793      	b.n	800f908 <canIdle_GenericFrame+0x84>
      md80_ConfigMd80Save(pMd80dev);
 800f9e0:	4648      	mov	r0, r9
 800f9e2:	f7fb ffaf 	bl	800b944 <md80_ConfigMd80Save>
      break;
 800f9e6:	e78f      	b.n	800f908 <canIdle_GenericFrame+0x84>
      md80_Restart(pMd80dev);
 800f9e8:	4648      	mov	r0, r9
 800f9ea:	f7fb ff73 	bl	800b8d4 <md80_Restart>
}
 800f9ee:	e78b      	b.n	800f908 <canIdle_GenericFrame+0x84>
 800f9f0:	200071cc 	.word	0x200071cc
 800f9f4:	08013794 	.word	0x08013794

0800f9f8 <busFrameName>:
	switch (state){
 800f9f8:	280a      	cmp	r0, #10
 800f9fa:	d81b      	bhi.n	800fa34 <busFrameName+0x3c>
 800f9fc:	e8df f000 	tbb	[pc, r0]
 800fa00:	0a081c06 	.word	0x0a081c06
 800fa04:	12100e0c 	.word	0x12100e0c
 800fa08:	1614      	.short	0x1614
 800fa0a:	18          	.byte	0x18
 800fa0b:	00          	.byte	0x00
 800fa0c:	480b      	ldr	r0, [pc, #44]	; (800fa3c <busFrameName+0x44>)
 800fa0e:	4770      	bx	lr
				return "CANDLE_CFG_BR";
 800fa10:	480b      	ldr	r0, [pc, #44]	; (800fa40 <busFrameName+0x48>)
 800fa12:	4770      	bx	lr
				return "MD80_ADD";
 800fa14:	480b      	ldr	r0, [pc, #44]	; (800fa44 <busFrameName+0x4c>)
 800fa16:	4770      	bx	lr
				return "GENERIC_FRAME";
 800fa18:	480b      	ldr	r0, [pc, #44]	; (800fa48 <busFrameName+0x50>)
 800fa1a:	4770      	bx	lr
				return "CONFIG_CAN";
 800fa1c:	480b      	ldr	r0, [pc, #44]	; (800fa4c <busFrameName+0x54>)
 800fa1e:	4770      	bx	lr
				return "B_F_BEGIN";
 800fa20:	480b      	ldr	r0, [pc, #44]	; (800fa50 <busFrameName+0x58>)
 800fa22:	4770      	bx	lr
				return "B_F_END";
 800fa24:	480b      	ldr	r0, [pc, #44]	; (800fa54 <busFrameName+0x5c>)
 800fa26:	4770      	bx	lr
				return "B_F_UPDATE";
 800fa28:	480b      	ldr	r0, [pc, #44]	; (800fa58 <busFrameName+0x60>)
 800fa2a:	4770      	bx	lr
				return "B_F_RESET";
 800fa2c:	480b      	ldr	r0, [pc, #44]	; (800fa5c <busFrameName+0x64>)
 800fa2e:	4770      	bx	lr
				return "B_F_INVALID";
 800fa30:	480b      	ldr	r0, [pc, #44]	; (800fa60 <busFrameName+0x68>)
 800fa32:	4770      	bx	lr
			return "Unknown command";
 800fa34:	480b      	ldr	r0, [pc, #44]	; (800fa64 <busFrameName+0x6c>)
 800fa36:	4770      	bx	lr
				return "PING_START";
 800fa38:	480b      	ldr	r0, [pc, #44]	; (800fa68 <busFrameName+0x70>)
}
 800fa3a:	4770      	bx	lr
 800fa3c:	080137c0 	.word	0x080137c0
 800fa40:	080137d8 	.word	0x080137d8
 800fa44:	080137e8 	.word	0x080137e8
 800fa48:	080137f4 	.word	0x080137f4
 800fa4c:	08013804 	.word	0x08013804
 800fa50:	08013810 	.word	0x08013810
 800fa54:	0801381c 	.word	0x0801381c
 800fa58:	08013824 	.word	0x08013824
 800fa5c:	08013830 	.word	0x08013830
 800fa60:	0801383c 	.word	0x0801383c
 800fa64:	08013668 	.word	0x08013668
 800fa68:	080137cc 	.word	0x080137cc

0800fa6c <canIdle_Command>:
{
 800fa6c:	b538      	push	{r3, r4, r5, lr}
 800fa6e:	4604      	mov	r4, r0
   cdc_printf("[canIdle_Command]@%u:\t %s\ for %d\r\n",GetCycleCount(),busFrameName(app->hostReq.frId),app->cmd.motorId );
 800fa70:	f7f1 f8b4 	bl	8000bdc <GetCycleCount>
 800fa74:	4605      	mov	r5, r0
 800fa76:	7860      	ldrb	r0, [r4, #1]
 800fa78:	f7ff ffbe 	bl	800f9f8 <busFrameName>
 800fa7c:	4602      	mov	r2, r0
 800fa7e:	7fa3      	ldrb	r3, [r4, #30]
 800fa80:	4629      	mov	r1, r5
 800fa82:	481b      	ldr	r0, [pc, #108]	; (800faf0 <canIdle_Command+0x84>)
 800fa84:	f7f1 f87e 	bl	8000b84 <cdc_printf>
   switch (app->hostReq.frId)
 800fa88:	7863      	ldrb	r3, [r4, #1]
 800fa8a:	2b09      	cmp	r3, #9
 800fa8c:	d823      	bhi.n	800fad6 <canIdle_Command+0x6a>
 800fa8e:	e8df f003 	tbb	[pc, r3]
 800fa92:	0508      	.short	0x0508
 800fa94:	220e0a1e 	.word	0x220e0a1e
 800fa98:	1a221612 	.word	0x1a221612
      canIdle_ScanDevice(app);
 800fa9c:	4620      	mov	r0, r4
 800fa9e:	f7ff fd67 	bl	800f570 <canIdle_ScanDevice>
}
 800faa2:	2003      	movs	r0, #3
 800faa4:	bd38      	pop	{r3, r4, r5, pc}
      canIdle_AddMd80(app);
 800faa6:	4620      	mov	r0, r4
 800faa8:	f7ff fdba 	bl	800f620 <canIdle_AddMd80>
      break;
 800faac:	e7f9      	b.n	800faa2 <canIdle_Command+0x36>
      canIdle_GenericFrame(app);
 800faae:	4620      	mov	r0, r4
 800fab0:	f7ff fee8 	bl	800f884 <canIdle_GenericFrame>
      break;
 800fab4:	e7f5      	b.n	800faa2 <canIdle_Command+0x36>
      canIdle_Begin(app);
 800fab6:	4620      	mov	r0, r4
 800fab8:	f7ff f984 	bl	800edc4 <canIdle_Begin>
      break;
 800fabc:	e7f1      	b.n	800faa2 <canIdle_Command+0x36>
      canIdle_End(app);
 800fabe:	4620      	mov	r0, r4
 800fac0:	f7ff f985 	bl	800edce <canIdle_End>
      break;
 800fac4:	e7ed      	b.n	800faa2 <canIdle_Command+0x36>
      canIdle_Reset(app);
 800fac6:	4620      	mov	r0, r4
 800fac8:	f7ff fdf4 	bl	800f6b4 <canIdle_Reset>
      break;
 800facc:	e7e9      	b.n	800faa2 <canIdle_Command+0x36>
      canIdle_ConfigBaudrate(app);
 800face:	4620      	mov	r0, r4
 800fad0:	f7ff f99a 	bl	800ee08 <canIdle_ConfigBaudrate>
      break;
 800fad4:	e7e5      	b.n	800faa2 <canIdle_Command+0x36>
      cdc_printf("[canIdle_Command]@%u:\t unhandled command %s\r\n",GetCycleCount(),busFrameName(nextState) );
 800fad6:	f7f1 f881 	bl	8000bdc <GetCycleCount>
 800fada:	4604      	mov	r4, r0
 800fadc:	2002      	movs	r0, #2
 800fade:	f7ff ff8b 	bl	800f9f8 <busFrameName>
 800fae2:	4602      	mov	r2, r0
 800fae4:	4621      	mov	r1, r4
 800fae6:	4803      	ldr	r0, [pc, #12]	; (800faf4 <canIdle_Command+0x88>)
 800fae8:	f7f1 f84c 	bl	8000b84 <cdc_printf>
      break;
 800faec:	e7d9      	b.n	800faa2 <canIdle_Command+0x36>
 800faee:	bf00      	nop
 800faf0:	08013848 	.word	0x08013848
 800faf4:	0801386c 	.word	0x0801386c

0800faf8 <busFrameTypeName>:


const char* busFrameTypeName(tMd80_BusFrameId type){
	switch(type){
 800faf8:	280a      	cmp	r0, #10
 800fafa:	d81b      	bhi.n	800fb34 <busFrameTypeName+0x3c>
 800fafc:	e8df f000 	tbb	[pc, r0]
 800fb00:	0a081c06 	.word	0x0a081c06
 800fb04:	12100e0c 	.word	0x12100e0c
 800fb08:	1614      	.short	0x1614
 800fb0a:	18          	.byte	0x18
 800fb0b:	00          	.byte	0x00
 800fb0c:	480b      	ldr	r0, [pc, #44]	; (800fb3c <busFrameTypeName+0x44>)
 800fb0e:	4770      	bx	lr
	case(BUS_FRAME_NONE ):
		return "NONE";
	case(BUS_FRAME_PING_START ):
		return "PING_START";
	case(BUS_FRAME_CANDLE_CONFIG_BAUDRATE ):
		return "CANDLE_CONF_BAUDRATE";
 800fb10:	480b      	ldr	r0, [pc, #44]	; (800fb40 <busFrameTypeName+0x48>)
 800fb12:	4770      	bx	lr
	case(BUS_FRAME_MD80_ADD ):
		return "MD80_ADD";
 800fb14:	480b      	ldr	r0, [pc, #44]	; (800fb44 <busFrameTypeName+0x4c>)
 800fb16:	4770      	bx	lr
	case(BUS_FRAME_MD80_GENERIC_FRAME ):
		return "MD80_GENERIC_FRAME";
 800fb18:	480b      	ldr	r0, [pc, #44]	; (800fb48 <busFrameTypeName+0x50>)
 800fb1a:	4770      	bx	lr
	case(BUS_FRAME_MD80_CONFIG_CAN ):
		return "MD80_CONFIG_CAN";
 800fb1c:	480b      	ldr	r0, [pc, #44]	; (800fb4c <busFrameTypeName+0x54>)
 800fb1e:	4770      	bx	lr
	case(BUS_FRAME_BEGIN ):
		return "BEGIN";
 800fb20:	480b      	ldr	r0, [pc, #44]	; (800fb50 <busFrameTypeName+0x58>)
 800fb22:	4770      	bx	lr
	case(BUS_FRAME_END ):
		return "END";
 800fb24:	480b      	ldr	r0, [pc, #44]	; (800fb54 <busFrameTypeName+0x5c>)
 800fb26:	4770      	bx	lr
	case(BUS_FRAME_UPDATE ):
		return "UPDATE";
 800fb28:	480b      	ldr	r0, [pc, #44]	; (800fb58 <busFrameTypeName+0x60>)
 800fb2a:	4770      	bx	lr
	case(BUS_FRAME_RESET ):
		return "RESET";
 800fb2c:	480b      	ldr	r0, [pc, #44]	; (800fb5c <busFrameTypeName+0x64>)
 800fb2e:	4770      	bx	lr
	case(BUS_FRAME_INVALID):
		return "INVALID";
 800fb30:	480b      	ldr	r0, [pc, #44]	; (800fb60 <busFrameTypeName+0x68>)
 800fb32:	4770      	bx	lr
	default:
		return "Unknown";
 800fb34:	480b      	ldr	r0, [pc, #44]	; (800fb64 <busFrameTypeName+0x6c>)
 800fb36:	4770      	bx	lr
		return "PING_START";
 800fb38:	480b      	ldr	r0, [pc, #44]	; (800fb68 <busFrameTypeName+0x70>)
	}

}
 800fb3a:	4770      	bx	lr
 800fb3c:	080137c4 	.word	0x080137c4
 800fb40:	0801389c 	.word	0x0801389c
 800fb44:	080137e8 	.word	0x080137e8
 800fb48:	080138b4 	.word	0x080138b4
 800fb4c:	080138c8 	.word	0x080138c8
 800fb50:	08013814 	.word	0x08013814
 800fb54:	08013820 	.word	0x08013820
 800fb58:	08013828 	.word	0x08013828
 800fb5c:	08013834 	.word	0x08013834
 800fb60:	08013840 	.word	0x08013840
 800fb64:	080138d8 	.word	0x080138d8
 800fb68:	080137cc 	.word	0x080137cc

0800fb6c <canIdle_UpdateResp>:

static void canIdle_UpdateResp (tCanIdle_Data * const app)
{
 800fb6c:	b570      	push	{r4, r5, r6, lr}
 800fb6e:	4604      	mov	r4, r0
   uint8_t iter = 0u;
   uint8_t md80Id = 0u;
   tMd80_Device *pMd80dev = NULL;

   if (app->rsp.frId == BUS_FRAME_PING_START)
 800fb70:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800fb74:	2b01      	cmp	r3, #1
 800fb76:	d05a      	beq.n	800fc2e <canIdle_UpdateResp+0xc2>
         {
            Obj.md80_addrs[iter] = 0U;
         }
      }
   }
   else if (app->rsp.frId == BUS_FRAME_CANDLE_CONFIG_BAUDRATE)
 800fb78:	2b02      	cmp	r3, #2
 800fb7a:	d02d      	beq.n	800fbd8 <canIdle_UpdateResp+0x6c>
   }
   /* Another command. */
   else
   {
      /* Get the data structure of md80. */
      pMd80dev = (tMd80_Device *)&md80Dev[app->cmd.motorId];
 800fb7c:	7f83      	ldrb	r3, [r0, #30]

      memcpy((void *)&app->rsp.data[0], (void *)&pMd80dev->output.errorVector, sizeof(uint16_t));
 800fb7e:	4942      	ldr	r1, [pc, #264]	; (800fc88 <canIdle_UpdateResp+0x11c>)
 800fb80:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 800fb84:	eb01 1202 	add.w	r2, r1, r2, lsl #4
 800fb88:	f8b2 006a 	ldrh.w	r0, [r2, #106]	; 0x6a
 800fb8c:	87a0      	strh	r0, [r4, #60]	; 0x3c
      memcpy((void *)&app->rsp.data[2], (void *)&pMd80dev->output.temperature, sizeof(uint8_t));
 800fb8e:	f892 2068 	ldrb.w	r2, [r2, #104]	; 0x68
 800fb92:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      memcpy((void *)&app->rsp.data[3], (void *)&pMd80dev->output.position, sizeof(float));
 800fb96:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 800fb9a:	0112      	lsls	r2, r2, #4
 800fb9c:	3250      	adds	r2, #80	; 0x50
 800fb9e:	440a      	add	r2, r1
 800fba0:	6850      	ldr	r0, [r2, #4]
 800fba2:	f8c4 003f 	str.w	r0, [r4, #63]	; 0x3f
      memcpy((void *)&app->rsp.data[7], (void *)&pMd80dev->output.velocity, sizeof(float));
 800fba6:	6892      	ldr	r2, [r2, #8]
 800fba8:	f8c4 2043 	str.w	r2, [r4, #67]	; 0x43
      memcpy((void *)&app->rsp.data[11], (void *)&pMd80dev->output.torque, sizeof(float));
 800fbac:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 800fbb0:	0112      	lsls	r2, r2, #4
 800fbb2:	3258      	adds	r2, #88	; 0x58
 800fbb4:	440a      	add	r2, r1
 800fbb6:	6850      	ldr	r0, [r2, #4]
 800fbb8:	f8c4 0047 	str.w	r0, [r4, #71]	; 0x47
      memcpy((void *)&app->rsp.data[15], (void *)&pMd80dev->output.encoderPosition, sizeof(float));
 800fbbc:	6892      	ldr	r2, [r2, #8]
 800fbbe:	f8c4 204b 	str.w	r2, [r4, #75]	; 0x4b
      memcpy((void *)&app->rsp.data[19], (void *)&pMd80dev->output.encoderVelocity, sizeof(float));
 800fbc2:	ebc3 1343 	rsb	r3, r3, r3, lsl #5
 800fbc6:	011b      	lsls	r3, r3, #4
 800fbc8:	3360      	adds	r3, #96	; 0x60
 800fbca:	440b      	add	r3, r1
 800fbcc:	685b      	ldr	r3, [r3, #4]
 800fbce:	f8c4 304f 	str.w	r3, [r4, #79]	; 0x4f
      app->rsp.size = 23u;
 800fbd2:	2317      	movs	r3, #23
 800fbd4:	f884 303b 	strb.w	r3, [r4, #59]	; 0x3b
   }

   /* Update to object. */
   Obj.md80_Respond.md80_dev_no = app->rsp.motorId;
 800fbd8:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800fbdc:	4d2b      	ldr	r5, [pc, #172]	; (800fc8c <canIdle_UpdateResp+0x120>)
 800fbde:	f885 3124 	strb.w	r3, [r5, #292]	; 0x124
   Obj.md80_Respond.command = app->rsp.frId;
 800fbe2:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 800fbe6:	f885 3125 	strb.w	r3, [r5, #293]	; 0x125
   Obj.md80_Respond.size = app->rsp.size;
 800fbea:	f894 303b 	ldrb.w	r3, [r4, #59]	; 0x3b
 800fbee:	f885 3126 	strb.w	r3, [r5, #294]	; 0x126
   Obj.md80_Respond.timestamp = xTaskGetTickCount()/portTICK_PERIOD_MS;
 800fbf2:	f7f9 fb93 	bl	800931c <xTaskGetTickCount>
 800fbf6:	4606      	mov	r6, r0
 800fbf8:	f8c5 0128 	str.w	r0, [r5, #296]	; 0x128
   //cdc_printf("response@%u: %d\r\n", GetCycleCount(), Obj.md80_Respond.command);
   cdc_printf("@%u\t[canM response]:\t%s\r\n", Obj.md80_Respond.timestamp, busFrameTypeName(Obj.md80_Respond.command));
 800fbfc:	f895 0125 	ldrb.w	r0, [r5, #293]	; 0x125
 800fc00:	f7ff ff7a 	bl	800faf8 <busFrameTypeName>
 800fc04:	4602      	mov	r2, r0
 800fc06:	4631      	mov	r1, r6
 800fc08:	4821      	ldr	r0, [pc, #132]	; (800fc90 <canIdle_UpdateResp+0x124>)
 800fc0a:	f7f0 ffbb 	bl	8000b84 <cdc_printf>
   memcpy((void *)&Obj.md80_Respond.dataRet0, (void *)&app->rsp.data[0], 4);
 800fc0e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800fc10:	f8c5 312c 	str.w	r3, [r5, #300]	; 0x12c
   memcpy((void *)&Obj.md80_Respond.dataRet1, (void *)&app->rsp.data[4], 4);
 800fc14:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fc16:	f8c5 3130 	str.w	r3, [r5, #304]	; 0x130
   memcpy((void *)&Obj.md80_Respond.dataRet2, (void *)&app->rsp.data[8], 4);
 800fc1a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800fc1c:	f8c5 3134 	str.w	r3, [r5, #308]	; 0x134
   memcpy((void *)&Obj.md80_Respond.dataRet3, (void *)&app->rsp.data[12], 4);
 800fc20:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800fc22:	f8c5 3138 	str.w	r3, [r5, #312]	; 0x138
   memcpy((void *)&Obj.md80_Respond.dataRet4, (void *)&app->rsp.data[16], 4);
 800fc26:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800fc28:	f8c5 313c 	str.w	r3, [r5, #316]	; 0x13c
}
 800fc2c:	bd70      	pop	{r4, r5, r6, pc}
      if (app->numMd80Det > 0u)
 800fc2e:	f890 0054 	ldrb.w	r0, [r0, #84]	; 0x54
 800fc32:	b330      	cbz	r0, 800fc82 <canIdle_UpdateResp+0x116>
         for (iter = 0u; iter < app->numMd80Det; iter++)
 800fc34:	2300      	movs	r3, #0
 800fc36:	e010      	b.n	800fc5a <canIdle_UpdateResp+0xee>
            Obj.md80_addrs[iter] = (uint32_t)app->rsp.data[iter * 2u] + ((uint32_t)app->rsp.data[(iter * 2u) + 1u] << 8);
 800fc38:	005a      	lsls	r2, r3, #1
 800fc3a:	eb04 0143 	add.w	r1, r4, r3, lsl #1
 800fc3e:	f891 103c 	ldrb.w	r1, [r1, #60]	; 0x3c
 800fc42:	3201      	adds	r2, #1
 800fc44:	4422      	add	r2, r4
 800fc46:	f892 203c 	ldrb.w	r2, [r2, #60]	; 0x3c
 800fc4a:	eb01 2102 	add.w	r1, r1, r2, lsl #8
 800fc4e:	4a0f      	ldr	r2, [pc, #60]	; (800fc8c <canIdle_UpdateResp+0x120>)
 800fc50:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800fc54:	6051      	str	r1, [r2, #4]
         for (iter = 0u; iter < app->numMd80Det; iter++)
 800fc56:	3301      	adds	r3, #1
 800fc58:	b2db      	uxtb	r3, r3
 800fc5a:	4298      	cmp	r0, r3
 800fc5c:	d8ec      	bhi.n	800fc38 <canIdle_UpdateResp+0xcc>
 800fc5e:	e006      	b.n	800fc6e <canIdle_UpdateResp+0x102>
            Obj.md80_addrs[iter] = 0U;
 800fc60:	4a0a      	ldr	r2, [pc, #40]	; (800fc8c <canIdle_UpdateResp+0x120>)
 800fc62:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800fc66:	2100      	movs	r1, #0
 800fc68:	6051      	str	r1, [r2, #4]
         for (;iter < CANIDLE_TOTAL_DEV_SUPPORT; iter++)
 800fc6a:	3301      	adds	r3, #1
 800fc6c:	b2db      	uxtb	r3, r3
 800fc6e:	2b07      	cmp	r3, #7
 800fc70:	d9f6      	bls.n	800fc60 <canIdle_UpdateResp+0xf4>
 800fc72:	e7b1      	b.n	800fbd8 <canIdle_UpdateResp+0x6c>
            Obj.md80_addrs[iter] = 0U;
 800fc74:	4b05      	ldr	r3, [pc, #20]	; (800fc8c <canIdle_UpdateResp+0x120>)
 800fc76:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800fc7a:	2200      	movs	r2, #0
 800fc7c:	605a      	str	r2, [r3, #4]
         for (iter = 0u; iter < CANIDLE_TOTAL_DEV_SUPPORT; iter++)
 800fc7e:	3001      	adds	r0, #1
 800fc80:	b2c0      	uxtb	r0, r0
 800fc82:	2807      	cmp	r0, #7
 800fc84:	d9f6      	bls.n	800fc74 <canIdle_UpdateResp+0x108>
 800fc86:	e7a7      	b.n	800fbd8 <canIdle_UpdateResp+0x6c>
 800fc88:	200071cc 	.word	0x200071cc
 800fc8c:	2000d350 	.word	0x2000d350
 800fc90:	080138e0 	.word	0x080138e0

0800fc94 <canIdle_Command_Exit>:
{
 800fc94:	b510      	push	{r4, lr}
 800fc96:	4604      	mov	r4, r0
   taskENTER_CRITICAL();
 800fc98:	f7fa f994 	bl	8009fc4 <vPortEnterCritical>
   app->rsp.frId = app->cmd.frId;
 800fc9c:	7fe3      	ldrb	r3, [r4, #31]
 800fc9e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
   app->rsp.motorId = app->cmd.motorId;
 800fca2:	7fa3      	ldrb	r3, [r4, #30]
 800fca4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
   app->rsp.size = app->cmd.size;
 800fca8:	f894 3020 	ldrb.w	r3, [r4, #32]
 800fcac:	f884 303b 	strb.w	r3, [r4, #59]	; 0x3b
   canIdle_UpdateResp(app);
 800fcb0:	4620      	mov	r0, r4
 800fcb2:	f7ff ff5b 	bl	800fb6c <canIdle_UpdateResp>
   taskEXIT_CRITICAL();
 800fcb6:	f7fa f9a7 	bl	800a008 <vPortExitCritical>
}
 800fcba:	2000      	movs	r0, #0
 800fcbc:	bd10      	pop	{r4, pc}
	...

0800fcc0 <canIdle_UpdateCmd>:

void canIdle_UpdateCmd (uint8_t md80id, uint8_t command, uint8_t size, uint8_t *cmd)
{
 800fcc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcc4:	b082      	sub	sp, #8
 800fcc6:	4604      	mov	r4, r0
 800fcc8:	460e      	mov	r6, r1
 800fcca:	4617      	mov	r7, r2
 800fccc:	4698      	mov	r8, r3
   isMd80IdExist = true;

   if (true == isMd80IdExist)
   {
      /* Enter critical section. */
      taskENTER_CRITICAL();
 800fcce:	f7fa f979 	bl	8009fc4 <vPortEnterCritical>

      /* Save the cmd. */
      pCanIdleM->hostReq.motorId = md80id;
 800fcd2:	4d12      	ldr	r5, [pc, #72]	; (800fd1c <canIdle_UpdateCmd+0x5c>)
 800fcd4:	702c      	strb	r4, [r5, #0]
      pCanIdleM->hostReq.frId = command;
 800fcd6:	706e      	strb	r6, [r5, #1]
      pCanIdleM->hostReq.size = size;
 800fcd8:	70af      	strb	r7, [r5, #2]
      memcpy((uint8_t *)&pCanIdleM->hostReq.data[0], (uint8_t *)cmd, size);
 800fcda:	463a      	mov	r2, r7
 800fcdc:	4641      	mov	r1, r8
 800fcde:	1ce8      	adds	r0, r5, #3
 800fce0:	f002 f87a 	bl	8011dd8 <memcpy>

      /* Set flag determine it having new command.*/
      pCanIdleM->isNewCommand = true;
 800fce4:	2301      	movs	r3, #1
 800fce6:	776b      	strb	r3, [r5, #29]

      /* Exit critical section. */
      taskEXIT_CRITICAL();
 800fce8:	f7fa f98e 	bl	800a008 <vPortExitCritical>

      cdc_printf("@%u\t[canM command]:\t%s for %d\r\n", Obj.md80_Respond.timestamp, busFrameTypeName(command), md80id);
 800fcec:	4f0c      	ldr	r7, [pc, #48]	; (800fd20 <canIdle_UpdateCmd+0x60>)
 800fcee:	f8d7 8128 	ldr.w	r8, [r7, #296]	; 0x128
 800fcf2:	4630      	mov	r0, r6
 800fcf4:	f7ff ff00 	bl	800faf8 <busFrameTypeName>
 800fcf8:	4605      	mov	r5, r0
 800fcfa:	4623      	mov	r3, r4
 800fcfc:	4602      	mov	r2, r0
 800fcfe:	4641      	mov	r1, r8
 800fd00:	4808      	ldr	r0, [pc, #32]	; (800fd24 <canIdle_UpdateCmd+0x64>)
 800fd02:	f7f0 ff3f 	bl	8000b84 <cdc_printf>
      sendMessage(canM_command, 3, Obj.md80_Respond.timestamp, busFrameTypeName(command), md80id);
 800fd06:	9400      	str	r4, [sp, #0]
 800fd08:	462b      	mov	r3, r5
 800fd0a:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800fd0e:	2103      	movs	r1, #3
 800fd10:	2006      	movs	r0, #6
 800fd12:	f7f0 fefb 	bl	8000b0c <sendMessage>
   }
   else
   {
      /* Do nothing. */
   }
}
 800fd16:	b002      	add	sp, #8
 800fd18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd1c:	2000984c 	.word	0x2000984c
 800fd20:	2000d350 	.word	0x2000d350
 800fd24:	080138fc 	.word	0x080138fc

0800fd28 <canIdle_Init>:

void canIdle_Init()
{
 800fd28:	b508      	push	{r3, lr}
   /* Configuration the baudrate of CAN to 1M. */
   canM_SetNewBaudrate(CAN_BAUD_1M);
 800fd2a:	2001      	movs	r0, #1
 800fd2c:	f000 f96a 	bl	8010004 <canM_SetNewBaudrate>
}
 800fd30:	bd08      	pop	{r3, pc}
	...

0800fd34 <canIdle_MainFunction>:
	}
	return ret;
}

void canIdle_MainFunction()
{
 800fd34:	b510      	push	{r4, lr}
   tCanIdle_Data * const pCanIdleM = (tCanIdle_Data *)&canIdle_Module;
   tCanIdle_States nextState = pCanIdleM->state;
 800fd36:	4b12      	ldr	r3, [pc, #72]	; (800fd80 <canIdle_MainFunction+0x4c>)
 800fd38:	7edc      	ldrb	r4, [r3, #27]

   /* Update data control. */
   //if(nextState != CANIDLE_IDLE) cdc_printf("[can2motor]@%u:\t %s\n",GetCycleCount(), tCanIdle_StatesName(nextState));
   canIdle_UpdateDataControl();
 800fd3a:	f7ff f877 	bl	800ee2c <canIdle_UpdateDataControl>

   /* Run mode. */
   switch (nextState)
 800fd3e:	2c03      	cmp	r4, #3
 800fd40:	d818      	bhi.n	800fd74 <canIdle_MainFunction+0x40>
 800fd42:	e8df f004 	tbb	[pc, r4]
 800fd46:	0b02      	.short	0x0b02
 800fd48:	130f      	.short	0x130f
   {
   case CANIDLE_IDLE:
      nextState = canIdle_EventHandle(pCanIdleM);
 800fd4a:	480d      	ldr	r0, [pc, #52]	; (800fd80 <canIdle_MainFunction+0x4c>)
 800fd4c:	f7ff f846 	bl	800eddc <canIdle_EventHandle>
   default:
      nextState = CANIDLE_IDLE;
      break;
   }

   pCanIdleM->state = nextState;
 800fd50:	4b0b      	ldr	r3, [pc, #44]	; (800fd80 <canIdle_MainFunction+0x4c>)
 800fd52:	76d8      	strb	r0, [r3, #27]

   if (CANIDLE_RUN == pCanIdleM->workState)
 800fd54:	7f1b      	ldrb	r3, [r3, #28]
 800fd56:	2b01      	cmp	r3, #1
 800fd58:	d00e      	beq.n	800fd78 <canIdle_MainFunction+0x44>
   {
	  //we switched to running mode and from now on commands will run constantly - position/impedance commands only change the targets.
      canIdle_Control(pCanIdleM);
   }
}
 800fd5a:	bd10      	pop	{r4, pc}
      nextState = canIdle_Command_Enter(pCanIdleM);
 800fd5c:	4808      	ldr	r0, [pc, #32]	; (800fd80 <canIdle_MainFunction+0x4c>)
 800fd5e:	f7ff f845 	bl	800edec <canIdle_Command_Enter>
      break;
 800fd62:	e7f5      	b.n	800fd50 <canIdle_MainFunction+0x1c>
      nextState = canIdle_Command(pCanIdleM);
 800fd64:	4806      	ldr	r0, [pc, #24]	; (800fd80 <canIdle_MainFunction+0x4c>)
 800fd66:	f7ff fe81 	bl	800fa6c <canIdle_Command>
      break;
 800fd6a:	e7f1      	b.n	800fd50 <canIdle_MainFunction+0x1c>
      nextState = canIdle_Command_Exit(pCanIdleM);
 800fd6c:	4804      	ldr	r0, [pc, #16]	; (800fd80 <canIdle_MainFunction+0x4c>)
 800fd6e:	f7ff ff91 	bl	800fc94 <canIdle_Command_Exit>
      break;
 800fd72:	e7ed      	b.n	800fd50 <canIdle_MainFunction+0x1c>
   switch (nextState)
 800fd74:	2000      	movs	r0, #0
 800fd76:	e7eb      	b.n	800fd50 <canIdle_MainFunction+0x1c>
      canIdle_Control(pCanIdleM);
 800fd78:	4801      	ldr	r0, [pc, #4]	; (800fd80 <canIdle_MainFunction+0x4c>)
 800fd7a:	f7ff fcd7 	bl	800f72c <canIdle_Control>
}
 800fd7e:	e7ec      	b.n	800fd5a <canIdle_MainFunction+0x26>
 800fd80:	2000984c 	.word	0x2000984c

0800fd84 <canM_getDeviceId>:
 * @param id - Device Can id.
 * 
 * @return the device ID as a uint8_t value.
 */
static uint8_t canM_getDeviceId(tCanM_DeviceId id)
{
 800fd84:	4601      	mov	r1, r0
   uint8_t iter = 0u;
   uint8_t deviceId = CAN_DEV_ID_INVALID;

   for (iter = 0u; iter < CAN_DEV_TOTAL; iter++)
 800fd86:	2000      	movs	r0, #0
 800fd88:	e001      	b.n	800fd8e <canM_getDeviceId+0xa>
 800fd8a:	3001      	adds	r0, #1
 800fd8c:	b2c0      	uxtb	r0, r0
 800fd8e:	2807      	cmp	r0, #7
 800fd90:	d80a      	bhi.n	800fda8 <canM_getDeviceId+0x24>
   {
      if ((id == canM_Devices[iter].deviceId) && (CAN_DEV_ID_INVALID != canM_Devices[iter].deviceId))
 800fd92:	f44f 7316 	mov.w	r3, #600	; 0x258
 800fd96:	fb00 f303 	mul.w	r3, r0, r3
 800fd9a:	4a04      	ldr	r2, [pc, #16]	; (800fdac <canM_getDeviceId+0x28>)
 800fd9c:	5cd3      	ldrb	r3, [r2, r3]
 800fd9e:	428b      	cmp	r3, r1
 800fda0:	d1f3      	bne.n	800fd8a <canM_getDeviceId+0x6>
 800fda2:	2b0a      	cmp	r3, #10
 800fda4:	d0f1      	beq.n	800fd8a <canM_getDeviceId+0x6>
 800fda6:	e000      	b.n	800fdaa <canM_getDeviceId+0x26>
   uint8_t deviceId = CAN_DEV_ID_INVALID;
 800fda8:	200a      	movs	r0, #10
         break;
      }
   }

   return (deviceId);
}
 800fdaa:	4770      	bx	lr
 800fdac:	2000016c 	.word	0x2000016c

0800fdb0 <canM_N_USData_indication>:
                                    uint32_t size,
                                    CAN_ISO_TP_RESAULT error)
{
   int ret = 0;

   if (N_TIMEOUT_CR == error)
 800fdb0:	2b03      	cmp	r3, #3
 800fdb2:	d001      	beq.n	800fdb8 <canM_N_USData_indication+0x8>
   {
      canM_Module.local.state = CANM_IDLE;
   }

   return ret;
}
 800fdb4:	2000      	movs	r0, #0
 800fdb6:	4770      	bx	lr
      canM_Module.local.state = CANM_IDLE;
 800fdb8:	4b02      	ldr	r3, [pc, #8]	; (800fdc4 <canM_N_USData_indication+0x14>)
 800fdba:	2200      	movs	r2, #0
 800fdbc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 800fdc0:	e7f8      	b.n	800fdb4 <canM_N_USData_indication+0x4>
 800fdc2:	bf00      	nop
 800fdc4:	2000142c 	.word	0x2000142c

0800fdc8 <canM_N_USData_confirm>:
                                 uint32_t size,
                                 CAN_ISO_TP_RESAULT error)
{
   int ret = 0;

   if (N_TIMEOUT_A == error)
 800fdc8:	2b01      	cmp	r3, #1
 800fdca:	d001      	beq.n	800fdd0 <canM_N_USData_confirm+0x8>
   {
      canM_Module.local.state = CANM_IDLE;
   }

   return ret;
}
 800fdcc:	2000      	movs	r0, #0
 800fdce:	4770      	bx	lr
      canM_Module.local.state = CANM_IDLE;
 800fdd0:	4b02      	ldr	r3, [pc, #8]	; (800fddc <canM_N_USData_confirm+0x14>)
 800fdd2:	2200      	movs	r2, #0
 800fdd4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 800fdd8:	e7f8      	b.n	800fdcc <canM_N_USData_confirm+0x4>
 800fdda:	bf00      	nop
 800fddc:	2000142c 	.word	0x2000142c

0800fde0 <canM_WaitingEvent>:
 * @param module A pointer to a structure of type tCanM_Module, which contains various variables and flags related to the CAN module.
 * 
 * @return the value of the variable "nextState".
 */
static tCanM_State canM_WaitingEvent(tCanM_Module *const module)
{
 800fde0:	b538      	push	{r3, r4, r5, lr}
   tCanM_State nextState = CANM_IDLE;
   uint8_t idx = CAN_DEV_ID_INVALID;

   if (true == module->local.isNewReq)
 800fde2:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 800fde6:	b19b      	cbz	r3, 800fe10 <canM_WaitingEvent+0x30>
 800fde8:	4604      	mov	r4, r0
   {
      /* Reset flag. */
      module->local.isNewReq = false;
 800fdea:	2500      	movs	r5, #0
 800fdec:	f880 5049 	strb.w	r5, [r0, #73]	; 0x49
      module->local.isRecMsg = false;
 800fdf0:	f880 504a 	strb.w	r5, [r0, #74]	; 0x4a
      module->output.isNewResp = false;
 800fdf4:	f880 511a 	strb.w	r5, [r0, #282]	; 0x11a

      /* Verify the can id before module jump to next state. */
      idx = canM_getDeviceId (module->input.id);
 800fdf8:	f890 0045 	ldrb.w	r0, [r0, #69]	; 0x45
 800fdfc:	f7ff ffc2 	bl	800fd84 <canM_getDeviceId>
      module->local.isFunction = false;
 800fe00:	f884 504b 	strb.w	r5, [r4, #75]	; 0x4b

      if (CAN_DEV_ID_INVALID != idx)
 800fe04:	280a      	cmp	r0, #10
 800fe06:	d005      	beq.n	800fe14 <canM_WaitingEvent+0x34>
      {
         module->local.idx = idx;
 800fe08:	f884 004c 	strb.w	r0, [r4, #76]	; 0x4c
         /* Change mode to next state. */
         nextState = CANM_PROCESS_ENTRY;
 800fe0c:	2001      	movs	r0, #1
 800fe0e:	e000      	b.n	800fe12 <canM_WaitingEvent+0x32>
   tCanM_State nextState = CANM_IDLE;
 800fe10:	2000      	movs	r0, #0
      }
   }

   return (nextState);
}
 800fe12:	bd38      	pop	{r3, r4, r5, pc}
   tCanM_State nextState = CANM_IDLE;
 800fe14:	2000      	movs	r0, #0
 800fe16:	e7fc      	b.n	800fe12 <canM_WaitingEvent+0x32>

0800fe18 <canM_Process>:
}

static tCanM_State canM_Process (tCanM_Module *const module)
{
   tCanM_State nextState = CANM_PROCESS;
   uint8_t idx = module->local.idx;
 800fe18:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c

   if (CAN_DEV_ID_INVALID != idx)
 800fe1c:	2b0a      	cmp	r3, #10
 800fe1e:	d007      	beq.n	800fe30 <canM_Process+0x18>
   {
      /* FIXME - Consider add the code to manage the state timeout, device can not send data and receive data from
      Device can on bus after command sent. */

      if (true == module->local.isRecMsg)
 800fe20:	f890 304a 	ldrb.w	r3, [r0, #74]	; 0x4a
 800fe24:	b133      	cbz	r3, 800fe34 <canM_Process+0x1c>
      {
         /* Update new state. */
         nextState = CANM_PROCESS_POST;

         /* Reset flag. */
         module->local.isRecMsg = false;
 800fe26:	2300      	movs	r3, #0
 800fe28:	f880 304a 	strb.w	r3, [r0, #74]	; 0x4a
         nextState = CANM_PROCESS_POST;
 800fe2c:	2003      	movs	r0, #3
 800fe2e:	4770      	bx	lr
   tCanM_State nextState = CANM_PROCESS;
 800fe30:	2002      	movs	r0, #2
 800fe32:	4770      	bx	lr
 800fe34:	2002      	movs	r0, #2
//      }
   }


   return (nextState);
}
 800fe36:	4770      	bx	lr

0800fe38 <canM_FDCanSend>:
{
 800fe38:	b530      	push	{r4, r5, lr}
 800fe3a:	b08b      	sub	sp, #44	; 0x2c
 800fe3c:	4605      	mov	r5, r0
 800fe3e:	460c      	mov	r4, r1
   FDCAN_TxHeaderTypeDef txHeader = {0};
 800fe40:	2224      	movs	r2, #36	; 0x24
 800fe42:	2100      	movs	r1, #0
 800fe44:	a801      	add	r0, sp, #4
 800fe46:	f001 ff09 	bl	8011c5c <memset>
   txHeader.Identifier = msg->id.id;
 800fe4a:	6823      	ldr	r3, [r4, #0]
 800fe4c:	f3c3 031c 	ubfx	r3, r3, #0, #29
 800fe50:	9301      	str	r3, [sp, #4]
   txHeader.IdType = (true == msg->id.isExt) ? FDCAN_EXTENDED_ID : FDCAN_STANDARD_ID;
 800fe52:	78e3      	ldrb	r3, [r4, #3]
 800fe54:	065a      	lsls	r2, r3, #25
 800fe56:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800fe5a:	9202      	str	r2, [sp, #8]
   txHeader.DataLength = (FDCAN_DLC_BYTES_0 | ((uint32_t)CANM_DLC_OFF(msg->dlc)));
 800fe5c:	7922      	ldrb	r2, [r4, #4]
 800fe5e:	0412      	lsls	r2, r2, #16
 800fe60:	9204      	str	r2, [sp, #16]
   txHeader.FDFormat = (true == msg->id.isCANFD) ? FDCAN_FD_CAN : FDCAN_CLASSIC_CAN;
 800fe62:	03da      	lsls	r2, r3, #15
 800fe64:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800fe68:	9207      	str	r2, [sp, #28]
   txHeader.TxFrameType = (true == msg->id.isRemote) ? FDCAN_REMOTE_FRAME : FDCAN_DATA_FRAME;
 800fe6a:	059b      	lsls	r3, r3, #22
 800fe6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800fe70:	9303      	str	r3, [sp, #12]
   if (HAL_OK == HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, (uint8_t *)msg->data))
 800fe72:	1d62      	adds	r2, r4, #5
 800fe74:	a901      	add	r1, sp, #4
 800fe76:	4807      	ldr	r0, [pc, #28]	; (800fe94 <canM_FDCanSend+0x5c>)
 800fe78:	f7f1 ff5c 	bl	8001d34 <HAL_FDCAN_AddMessageToTxFifoQ>
 800fe7c:	b928      	cbnz	r0, 800fe8a <canM_FDCanSend+0x52>
      if (NULL != link->init_info.print_debug)
 800fe7e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800fe80:	b133      	cbz	r3, 800fe90 <canM_FDCanSend+0x58>
         link->init_info.print_debug(canM_msg);
 800fe82:	4805      	ldr	r0, [pc, #20]	; (800fe98 <canM_FDCanSend+0x60>)
 800fe84:	4798      	blx	r3
      ret = OP_OK;
 800fe86:	2000      	movs	r0, #0
 800fe88:	e000      	b.n	800fe8c <canM_FDCanSend+0x54>
   int ret = OP_NOK;
 800fe8a:	2001      	movs	r0, #1
}
 800fe8c:	b00b      	add	sp, #44	; 0x2c
 800fe8e:	bd30      	pop	{r4, r5, pc}
      ret = OP_OK;
 800fe90:	2000      	movs	r0, #0
   return (ret);
 800fe92:	e7fb      	b.n	800fe8c <canM_FDCanSend+0x54>
 800fe94:	20001ca0 	.word	0x20001ca0
 800fe98:	200098a4 	.word	0x200098a4

0800fe9c <canM_getCurrentTimeInMillis>:
{
 800fe9c:	b508      	push	{r3, lr}
   uint32_t milliseconds = (uint32_t)(xTaskGetTickCount()/portTICK_PERIOD_MS);
 800fe9e:	f7f9 fa3d 	bl	800931c <xTaskGetTickCount>
}
 800fea2:	bd08      	pop	{r3, pc}

0800fea4 <canM_pollEvent>:
{
 800fea4:	b510      	push	{r4, lr}
   uint8_t idx = module->input.id;
 800fea6:	f890 4045 	ldrb.w	r4, [r0, #69]	; 0x45
      currTimeMs = canM_getCurrentTimeInMillis();
 800feaa:	f7ff fff7 	bl	800fe9c <canM_getCurrentTimeInMillis>
 800feae:	4601      	mov	r1, r0
      link = (can_iso_tp_link_t_p)&canM_Devices[idx].local;
 800feb0:	f44f 7316 	mov.w	r3, #600	; 0x258
 800feb4:	fb03 f404 	mul.w	r4, r3, r4
 800feb8:	3438      	adds	r4, #56	; 0x38
 800feba:	4b03      	ldr	r3, [pc, #12]	; (800fec8 <canM_pollEvent+0x24>)
 800febc:	441c      	add	r4, r3
      iso_can_tp_poll(link, currTimeMs);
 800febe:	1d20      	adds	r0, r4, #4
 800fec0:	f7fb f85a 	bl	800af78 <iso_can_tp_poll>
}
 800fec4:	bd10      	pop	{r4, pc}
 800fec6:	bf00      	nop
 800fec8:	2000016c 	.word	0x2000016c

0800fecc <canM_ProcessEntry>:
{
 800fecc:	b508      	push	{r3, lr}
   uint8_t idx = module->local.idx;
 800fece:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
   uint8_t isFunctionId = (uint8_t)module->local.isFunction;
 800fed2:	f890 104b 	ldrb.w	r1, [r0, #75]	; 0x4b
   if (CAN_DEV_ID_INVALID != idx)
 800fed6:	2b0a      	cmp	r3, #10
 800fed8:	d101      	bne.n	800fede <canM_ProcessEntry+0x12>
   tCanM_State nextState = CANM_PROCESS_ENTRY;
 800feda:	2001      	movs	r0, #1
}
 800fedc:	bd08      	pop	{r3, pc}
      link = (can_iso_tp_link_t_p)&canM_Devices[idx].local;
 800fede:	f44f 7216 	mov.w	r2, #600	; 0x258
 800fee2:	fb02 fc03 	mul.w	ip, r2, r3
 800fee6:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 800feea:	4b05      	ldr	r3, [pc, #20]	; (800ff00 <canM_ProcessEntry+0x34>)
 800feec:	449c      	add	ip, r3
      if (OP_OK != iso_can_tp_N_USData_request (link, isFunctionId, (uint8_t *)module->input.dataReq, module->input.size))
 800feee:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800fef2:	1d02      	adds	r2, r0, #4
 800fef4:	f10c 0004 	add.w	r0, ip, #4
 800fef8:	f7fb f97a 	bl	800b1f0 <iso_can_tp_N_USData_request>
      nextState = CANM_PROCESS;
 800fefc:	2002      	movs	r0, #2
 800fefe:	e7ed      	b.n	800fedc <canM_ProcessEntry+0x10>
 800ff00:	2000016c 	.word	0x2000016c

0800ff04 <canM_ProcessPost>:

static tCanM_State canM_ProcessPost(tCanM_Module *const module)
{
 800ff04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff06:	4605      	mov	r5, r0
   tCanM_State nextState = CANM_PROCESS_POST;
   can_iso_tp_link_t_p link = NULL;
   uint8_t idx = module->local.idx;
 800ff08:	f890 604c 	ldrb.w	r6, [r0, #76]	; 0x4c

   /* Get the link and config of device. */
   link = (can_iso_tp_link_t_p)&canM_Devices[idx].local;
 800ff0c:	f44f 7416 	mov.w	r4, #600	; 0x258
 800ff10:	fb06 f404 	mul.w	r4, r6, r4
 800ff14:	3438      	adds	r4, #56	; 0x38
 800ff16:	4b20      	ldr	r3, [pc, #128]	; (800ff98 <canM_ProcessPost+0x94>)
 800ff18:	441c      	add	r4, r3
 800ff1a:	3404      	adds	r4, #4

   if (OP_OK == iso_can_tp_L_Data_indication(link, (struct CAN_msg *)&module->local.canResp))
 800ff1c:	f100 0790 	add.w	r7, r0, #144	; 0x90
 800ff20:	4639      	mov	r1, r7
 800ff22:	4620      	mov	r0, r4
 800ff24:	f7fb f8ee 	bl	800b104 <iso_can_tp_L_Data_indication>
 800ff28:	b108      	cbz	r0, 800ff2e <canM_ProcessPost+0x2a>

   /* Back to IDLE state. */
   nextState = CANM_IDLE;

   return (nextState);
}
 800ff2a:	2000      	movs	r0, #0
 800ff2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      iso_can_tp_L_Data_confirm(link, (struct CAN_msg *)&module->local.canResp, N_OK);
 800ff2e:	2200      	movs	r2, #0
 800ff30:	4639      	mov	r1, r7
 800ff32:	4620      	mov	r0, r4
 800ff34:	f7fb f86a 	bl	800b00c <iso_can_tp_L_Data_confirm>
      taskENTER_CRITICAL();
 800ff38:	f7fa f844 	bl	8009fc4 <vPortEnterCritical>
      memcpy((uint8_t *)module->output.dataResp, (uint8_t *)module->local.canResp.data, dlc2len(module->local.canResp.dlc));
 800ff3c:	f105 04d8 	add.w	r4, r5, #216	; 0xd8
 800ff40:	f105 0795 	add.w	r7, r5, #149	; 0x95
 800ff44:	f895 0094 	ldrb.w	r0, [r5, #148]	; 0x94
 800ff48:	f7fa ff3a 	bl	800adc0 <dlc2len>
 800ff4c:	4602      	mov	r2, r0
 800ff4e:	4639      	mov	r1, r7
 800ff50:	4620      	mov	r0, r4
 800ff52:	f001 ff41 	bl	8011dd8 <memcpy>
      module->output.size = dlc2len(module->local.canResp.dlc);
 800ff56:	f895 0094 	ldrb.w	r0, [r5, #148]	; 0x94
 800ff5a:	f7fa ff31 	bl	800adc0 <dlc2len>
 800ff5e:	f885 0118 	strb.w	r0, [r5, #280]	; 0x118
      module->output.id = canM_Devices[idx].deviceId;
 800ff62:	f44f 7416 	mov.w	r4, #600	; 0x258
 800ff66:	fb04 f306 	mul.w	r3, r4, r6
 800ff6a:	4a0b      	ldr	r2, [pc, #44]	; (800ff98 <canM_ProcessPost+0x94>)
 800ff6c:	5cd3      	ldrb	r3, [r2, r3]
 800ff6e:	f885 3119 	strb.w	r3, [r5, #281]	; 0x119
      module->output.isNewResp = true;
 800ff72:	2301      	movs	r3, #1
 800ff74:	f885 311a 	strb.w	r3, [r5, #282]	; 0x11a
      taskEXIT_CRITICAL();
 800ff78:	f7fa f846 	bl	800a008 <vPortExitCritical>
      if (NULL != module->dev[idx].funIrq)
 800ff7c:	f8d5 311c 	ldr.w	r3, [r5, #284]	; 0x11c
 800ff80:	fb04 3306 	mla	r3, r4, r6, r3
 800ff84:	f8d3 3254 	ldr.w	r3, [r3, #596]	; 0x254
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d0ce      	beq.n	800ff2a <canM_ProcessPost+0x26>
         module->dev[idx].funIrq(module->local.dataResp, module->output.size);
 800ff8c:	f895 1118 	ldrb.w	r1, [r5, #280]	; 0x118
 800ff90:	f105 004d 	add.w	r0, r5, #77	; 0x4d
 800ff94:	4798      	blx	r3
 800ff96:	e7c8      	b.n	800ff2a <canM_ProcessPost+0x26>
 800ff98:	2000016c 	.word	0x2000016c

0800ff9c <canM_Start>:

   return ret;
}

bool canM_Start (void)
{
 800ff9c:	b510      	push	{r4, lr}
   bool ret = false;
   tCanM_Module * pModule = (tCanM_Module *)&canM_Module;

   /* Enter critical section. */
   taskENTER_CRITICAL();
 800ff9e:	f7fa f811 	bl	8009fc4 <vPortEnterCritical>

   /* Active notify when receive new msg. */
   HAL_FDCAN_ActivateNotification (pModule->config.phfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 800ffa2:	4c0b      	ldr	r4, [pc, #44]	; (800ffd0 <canM_Start+0x34>)
 800ffa4:	2200      	movs	r2, #0
 800ffa6:	2101      	movs	r1, #1
 800ffa8:	6820      	ldr	r0, [r4, #0]
 800ffaa:	f7f2 f81d 	bl	8001fe8 <HAL_FDCAN_ActivateNotification>

   /* Start FDCAN core. */
   if (HAL_OK == HAL_FDCAN_Start (pModule->config.phfdcan))
 800ffae:	6820      	ldr	r0, [r4, #0]
 800ffb0:	f7f1 fe64 	bl	8001c7c <HAL_FDCAN_Start>
 800ffb4:	b948      	cbnz	r0, 800ffca <canM_Start+0x2e>
   {
      /* Reset state of module to Idle. */
      pModule->local.isNewReq = false;
 800ffb6:	2200      	movs	r2, #0
 800ffb8:	f884 2049 	strb.w	r2, [r4, #73]	; 0x49
      pModule->local.state = CANM_IDLE;
 800ffbc:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48

      ret = true;
 800ffc0:	2401      	movs	r4, #1
   }

   /* Exit critical section. */
   taskEXIT_CRITICAL();
 800ffc2:	f7fa f821 	bl	800a008 <vPortExitCritical>

   return (ret);
}
 800ffc6:	4620      	mov	r0, r4
 800ffc8:	bd10      	pop	{r4, pc}
   bool ret = false;
 800ffca:	2400      	movs	r4, #0
 800ffcc:	e7f9      	b.n	800ffc2 <canM_Start+0x26>
 800ffce:	bf00      	nop
 800ffd0:	2000142c 	.word	0x2000142c

0800ffd4 <canM_Stop>:

bool canM_Stop (void)
{
 800ffd4:	b510      	push	{r4, lr}
   bool ret = false;
   tCanM_Module * pModule = (tCanM_Module *)&canM_Module;

   /* Enter critical section. */
   taskENTER_CRITICAL();
 800ffd6:	f7f9 fff5 	bl	8009fc4 <vPortEnterCritical>

   if (HAL_OK == HAL_FDCAN_Stop (pModule->config.phfdcan))
 800ffda:	4b09      	ldr	r3, [pc, #36]	; (8010000 <canM_Stop+0x2c>)
 800ffdc:	6818      	ldr	r0, [r3, #0]
 800ffde:	f7f1 fe64 	bl	8001caa <HAL_FDCAN_Stop>
 800ffe2:	b950      	cbnz	r0, 800fffa <canM_Stop+0x26>
   {
      /* Reset state of module to Idle. */
      pModule->local.isNewReq = false;
 800ffe4:	4b06      	ldr	r3, [pc, #24]	; (8010000 <canM_Stop+0x2c>)
 800ffe6:	2200      	movs	r2, #0
 800ffe8:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
      pModule->local.state = CANM_IDLE;
 800ffec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

      ret = true;
 800fff0:	2401      	movs	r4, #1
   }

   /* Exit critical section. */
   taskEXIT_CRITICAL();
 800fff2:	f7fa f809 	bl	800a008 <vPortExitCritical>

   return (ret);
}
 800fff6:	4620      	mov	r0, r4
 800fff8:	bd10      	pop	{r4, pc}
   bool ret = false;
 800fffa:	2400      	movs	r4, #0
 800fffc:	e7f9      	b.n	800fff2 <canM_Stop+0x1e>
 800fffe:	bf00      	nop
 8010000:	2000142c 	.word	0x2000142c

08010004 <canM_SetNewBaudrate>:
{
 8010004:	b570      	push	{r4, r5, r6, lr}
   if (pModule->local.state == CANM_IDLE)
 8010006:	4b1d      	ldr	r3, [pc, #116]	; (801007c <canM_SetNewBaudrate+0x78>)
 8010008:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 801000c:	2b00      	cmp	r3, #0
 801000e:	d12f      	bne.n	8010070 <canM_SetNewBaudrate+0x6c>
 8010010:	4604      	mov	r4, r0
      switch (newBaudrateMbps)
 8010012:	2808      	cmp	r0, #8
 8010014:	bf94      	ite	ls
 8010016:	2600      	movls	r6, #0
 8010018:	2601      	movhi	r6, #1
 801001a:	bb66      	cbnz	r6, 8010076 <canM_SetNewBaudrate+0x72>
 801001c:	f44f 709b 	mov.w	r0, #310	; 0x136
 8010020:	40e0      	lsrs	r0, r4
 8010022:	f010 0501 	ands.w	r5, r0, #1
 8010026:	d024      	beq.n	8010072 <canM_SetNewBaudrate+0x6e>
         taskENTER_CRITICAL();
 8010028:	f7f9 ffcc 	bl	8009fc4 <vPortEnterCritical>
         canM_Stop();
 801002c:	f7ff ffd2 	bl	800ffd4 <canM_Stop>
         pModule->config.phfdcan->Init.NominalPrescaler = pBusTiming[newBaudrateMbps].nominal.prescaler;
 8010030:	0122      	lsls	r2, r4, #4
 8010032:	4b13      	ldr	r3, [pc, #76]	; (8010080 <canM_SetNewBaudrate+0x7c>)
 8010034:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 8010038:	4910      	ldr	r1, [pc, #64]	; (801007c <canM_SetNewBaudrate+0x78>)
 801003a:	6808      	ldr	r0, [r1, #0]
 801003c:	5a9b      	ldrh	r3, [r3, r2]
 801003e:	6143      	str	r3, [r0, #20]
         pModule->config.phfdcan->Init.NominalSyncJumpWidth = pBusTiming[newBaudrateMbps].nominal.syncJumpWidth;
 8010040:	8863      	ldrh	r3, [r4, #2]
 8010042:	6183      	str	r3, [r0, #24]
         pModule->config.phfdcan->Init.NominalTimeSeg1 = pBusTiming[newBaudrateMbps].nominal.timeSeq1;
 8010044:	88a3      	ldrh	r3, [r4, #4]
 8010046:	61c3      	str	r3, [r0, #28]
         pModule->config.phfdcan->Init.NominalTimeSeg2 = pBusTiming[newBaudrateMbps].nominal.timeSeq2;
 8010048:	88e3      	ldrh	r3, [r4, #6]
 801004a:	6203      	str	r3, [r0, #32]
         pModule->config.phfdcan->Init.DataPrescaler = pBusTiming[newBaudrateMbps].data.prescaler;
 801004c:	8923      	ldrh	r3, [r4, #8]
 801004e:	6243      	str	r3, [r0, #36]	; 0x24
         pModule->config.phfdcan->Init.DataSyncJumpWidth = pBusTiming[newBaudrateMbps].data.syncJumpWidth;
 8010050:	8963      	ldrh	r3, [r4, #10]
 8010052:	6283      	str	r3, [r0, #40]	; 0x28
         pModule->config.phfdcan->Init.DataTimeSeg1 = pBusTiming[newBaudrateMbps].data.timeSeq1;
 8010054:	89a3      	ldrh	r3, [r4, #12]
 8010056:	62c3      	str	r3, [r0, #44]	; 0x2c
         pModule->config.phfdcan->Init.DataTimeSeg2 = pBusTiming[newBaudrateMbps].data.timeSeq2;
 8010058:	89e3      	ldrh	r3, [r4, #14]
 801005a:	6303      	str	r3, [r0, #48]	; 0x30
         if (HAL_OK != HAL_FDCAN_Init(pModule->config.phfdcan))
 801005c:	f7f1 fc56 	bl	800190c <HAL_FDCAN_Init>
 8010060:	b900      	cbnz	r0, 8010064 <canM_SetNewBaudrate+0x60>
 8010062:	462e      	mov	r6, r5
         canM_Start();
 8010064:	f7ff ff9a 	bl	800ff9c <canM_Start>
         taskEXIT_CRITICAL();
 8010068:	f7f9 ffce 	bl	800a008 <vPortExitCritical>
 801006c:	4635      	mov	r5, r6
 801006e:	e000      	b.n	8010072 <canM_SetNewBaudrate+0x6e>
   bool ret = false;
 8010070:	2500      	movs	r5, #0
}
 8010072:	4628      	mov	r0, r5
 8010074:	bd70      	pop	{r4, r5, r6, pc}
      switch (newBaudrateMbps)
 8010076:	2500      	movs	r5, #0
 8010078:	e7fb      	b.n	8010072 <canM_SetNewBaudrate+0x6e>
 801007a:	bf00      	nop
 801007c:	2000142c 	.word	0x2000142c
 8010080:	0801391c 	.word	0x0801391c

08010084 <canM_SetAddrTxRxDev>:

void canM_SetAddrTxRxDev (tCanM_DeviceId id, uint16_t addrTx, uint16_t addrRx)
{
   uint8_t idx = id;

   if (CAN_DEV_ID_INVALID != idx)
 8010084:	280a      	cmp	r0, #10
 8010086:	d010      	beq.n	80100aa <canM_SetAddrTxRxDev+0x26>
{
 8010088:	b410      	push	{r4}
   {
      canM_Devices[idx].local.init_info.tx_id.id = addrTx;
 801008a:	4b08      	ldr	r3, [pc, #32]	; (80100ac <canM_SetAddrTxRxDev+0x28>)
 801008c:	f44f 7416 	mov.w	r4, #600	; 0x258
 8010090:	fb04 3300 	mla	r3, r4, r0, r3
 8010094:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8010096:	f361 041c 	bfi	r4, r1, #0, #29
 801009a:	641c      	str	r4, [r3, #64]	; 0x40
      canM_Devices[idx].local.init_info.rx_id.id = addrRx;
 801009c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 801009e:	f362 011c 	bfi	r1, r2, #0, #29
 80100a2:	6459      	str	r1, [r3, #68]	; 0x44
   }
}
 80100a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80100a8:	4770      	bx	lr
 80100aa:	4770      	bx	lr
 80100ac:	2000016c 	.word	0x2000016c

080100b0 <canM_GetAddrTxRxDev>:

void canM_GetAddrTxRxDev(tCanM_DeviceId id, uint16_t * addrTx, uint16_t * addrRx)
{
	uint8_t idx = id;

	if (CAN_DEV_ID_INVALID != idx)
 80100b0:	280a      	cmp	r0, #10
 80100b2:	d00a      	beq.n	80100ca <canM_GetAddrTxRxDev+0x1a>
	{
	  *addrTx = (uint16_t)canM_Devices[idx].local.init_info.tx_id.id;
 80100b4:	4b05      	ldr	r3, [pc, #20]	; (80100cc <canM_GetAddrTxRxDev+0x1c>)
 80100b6:	f44f 7c16 	mov.w	ip, #600	; 0x258
 80100ba:	fb0c 3300 	mla	r3, ip, r0, r3
 80100be:	f8b3 0040 	ldrh.w	r0, [r3, #64]	; 0x40
 80100c2:	8008      	strh	r0, [r1, #0]
	  *addrRx = (uint16_t)canM_Devices[idx].local.init_info.rx_id.id;
 80100c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80100c8:	8013      	strh	r3, [r2, #0]
	}
}
 80100ca:	4770      	bx	lr
 80100cc:	2000016c 	.word	0x2000016c

080100d0 <canM_Send>:

bool canM_Send (tCanM_DeviceId id, const uint8_t *payload, uint8_t size)
{
 80100d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   bool ret = false;

   if (CANM_IDLE == canM_Module.local.state)
 80100d2:	4b0d      	ldr	r3, [pc, #52]	; (8010108 <canM_Send+0x38>)
 80100d4:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80100d8:	b10b      	cbz	r3, 80100de <canM_Send+0xe>
   bool ret = false;
 80100da:	2000      	movs	r0, #0

      ret = true;
   }

   return (ret);
}
 80100dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80100de:	4606      	mov	r6, r0
 80100e0:	460d      	mov	r5, r1
 80100e2:	4614      	mov	r4, r2
      taskENTER_CRITICAL();
 80100e4:	f7f9 ff6e 	bl	8009fc4 <vPortEnterCritical>
      canM_Module.input.id = id;
 80100e8:	4f07      	ldr	r7, [pc, #28]	; (8010108 <canM_Send+0x38>)
 80100ea:	f887 6045 	strb.w	r6, [r7, #69]	; 0x45
      canM_Module.input.size = size;
 80100ee:	f887 4044 	strb.w	r4, [r7, #68]	; 0x44
      memcpy((void *)canM_Module.input.dataReq, (void *)payload, size);
 80100f2:	4622      	mov	r2, r4
 80100f4:	4629      	mov	r1, r5
 80100f6:	1d38      	adds	r0, r7, #4
 80100f8:	f001 fe6e 	bl	8011dd8 <memcpy>
      taskEXIT_CRITICAL();
 80100fc:	f7f9 ff84 	bl	800a008 <vPortExitCritical>
      canM_Module.local.isNewReq = true;
 8010100:	2001      	movs	r0, #1
 8010102:	f887 0049 	strb.w	r0, [r7, #73]	; 0x49
      ret = true;
 8010106:	e7e9      	b.n	80100dc <canM_Send+0xc>
 8010108:	2000142c 	.word	0x2000142c

0801010c <canM_SendToAddr>:

bool canM_SendToAddr (uint32_t addrTx, const uint8_t * payload, uint8_t size)
{
 801010c:	b570      	push	{r4, r5, r6, lr}
 801010e:	b092      	sub	sp, #72	; 0x48
 8010110:	4606      	mov	r6, r0
 8010112:	460d      	mov	r5, r1
 8010114:	4614      	mov	r4, r2
   bool ret = false;

   struct CAN_msg msg = {
 8010116:	2248      	movs	r2, #72	; 0x48
 8010118:	2100      	movs	r1, #0
 801011a:	4668      	mov	r0, sp
 801011c:	f001 fd9e 	bl	8011c5c <memset>
 8010120:	9b00      	ldr	r3, [sp, #0]
 8010122:	f366 031c 	bfi	r3, r6, #0, #29
 8010126:	9300      	str	r3, [sp, #0]
 8010128:	f89d 3003 	ldrb.w	r3, [sp, #3]
 801012c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010130:	f88d 3003 	strb.w	r3, [sp, #3]
      .id.id = addrTx,
      .id.isCANFD = true,
      .id.isExt = false,
      .id.isRemote = false,
      .dlc = lenToMinDlc(size),
 8010134:	4620      	mov	r0, r4
 8010136:	f7fa fe4b 	bl	800add0 <lenToMinDlc>
   struct CAN_msg msg = {
 801013a:	f88d 0004 	strb.w	r0, [sp, #4]
   };

   memcpy((uint8_t *)msg.data, (uint8_t *)payload, size);
 801013e:	4622      	mov	r2, r4
 8010140:	4629      	mov	r1, r5
 8010142:	f10d 0005 	add.w	r0, sp, #5
 8010146:	f001 fe47 	bl	8011dd8 <memcpy>

   if (OP_OK == canM_FDCanSend (NULL, (struct CAN_msg *)&msg))
 801014a:	4669      	mov	r1, sp
 801014c:	2000      	movs	r0, #0
 801014e:	f7ff fe73 	bl	800fe38 <canM_FDCanSend>
 8010152:	b110      	cbz	r0, 801015a <canM_SendToAddr+0x4e>
   bool ret = false;
 8010154:	2000      	movs	r0, #0
   {
      ret = true;
   }

   return (ret);
}
 8010156:	b012      	add	sp, #72	; 0x48
 8010158:	bd70      	pop	{r4, r5, r6, pc}
      ret = true;
 801015a:	2001      	movs	r0, #1
 801015c:	e7fb      	b.n	8010156 <canM_SendToAddr+0x4a>
	...

08010160 <canM_Read>:

bool canM_Read (tCanM_DeviceId * const id, const uint8_t *payload, uint8_t *size)
{
 8010160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   bool ret = false;
   uint8_t lenDataRet = 0u;

   if (true == canM_Module.output.isNewResp)
 8010164:	4b0d      	ldr	r3, [pc, #52]	; (801019c <canM_Read+0x3c>)
 8010166:	f893 511a 	ldrb.w	r5, [r3, #282]	; 0x11a
 801016a:	b915      	cbnz	r5, 8010172 <canM_Read+0x12>

      ret = true;
   }

   return ret;
}
 801016c:	4628      	mov	r0, r5
 801016e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010172:	4606      	mov	r6, r0
 8010174:	4608      	mov	r0, r1
 8010176:	4614      	mov	r4, r2
      lenDataRet = canM_Module.output.size;
 8010178:	461f      	mov	r7, r3
 801017a:	f893 8118 	ldrb.w	r8, [r3, #280]	; 0x118
      memcpy((uint8_t *)payload, (uint8_t *)canM_Module.output.dataResp, lenDataRet);
 801017e:	4642      	mov	r2, r8
 8010180:	f103 01d8 	add.w	r1, r3, #216	; 0xd8
 8010184:	f001 fe28 	bl	8011dd8 <memcpy>
      *size = lenDataRet;
 8010188:	f884 8000 	strb.w	r8, [r4]
      canM_Module.output.isNewResp = false;
 801018c:	2300      	movs	r3, #0
 801018e:	f887 311a 	strb.w	r3, [r7, #282]	; 0x11a
      *id = canM_Module.output.id;
 8010192:	f897 3119 	ldrb.w	r3, [r7, #281]	; 0x119
 8010196:	7033      	strb	r3, [r6, #0]
      ret = true;
 8010198:	e7e8      	b.n	801016c <canM_Read+0xc>
 801019a:	bf00      	nop
 801019c:	2000142c 	.word	0x2000142c

080101a0 <canM_ReadAddr>:


bool canM_ReadAddr (uint32_t * const id, const uint8_t *payload, uint8_t *size)
{
 80101a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   bool ret = false;
   uint8_t lenDataRet = 0u;

   if (true == canM_Module.local.isRecMsg)
 80101a4:	4b10      	ldr	r3, [pc, #64]	; (80101e8 <canM_ReadAddr+0x48>)
 80101a6:	f893 604a 	ldrb.w	r6, [r3, #74]	; 0x4a
 80101aa:	b916      	cbnz	r6, 80101b2 <canM_ReadAddr+0x12>

      ret = true;
   }

   return ret;
}
 80101ac:	4630      	mov	r0, r6
 80101ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80101b2:	4607      	mov	r7, r0
 80101b4:	460d      	mov	r5, r1
 80101b6:	4614      	mov	r4, r2
      lenDataRet = dlc2len(canM_Module.local.canResp.dlc);
 80101b8:	4699      	mov	r9, r3
 80101ba:	f893 0094 	ldrb.w	r0, [r3, #148]	; 0x94
 80101be:	f7fa fdff 	bl	800adc0 <dlc2len>
 80101c2:	4680      	mov	r8, r0
      memcpy((uint8_t *)payload, (uint8_t *)canM_Module.local.canResp.data, lenDataRet);
 80101c4:	4602      	mov	r2, r0
 80101c6:	f109 0195 	add.w	r1, r9, #149	; 0x95
 80101ca:	4628      	mov	r0, r5
 80101cc:	f001 fe04 	bl	8011dd8 <memcpy>
      canM_Module.local.isRecMsg = false;
 80101d0:	2300      	movs	r3, #0
 80101d2:	f889 304a 	strb.w	r3, [r9, #74]	; 0x4a
      *id = canM_Module.local.canResp.id.id;
 80101d6:	f8d9 3090 	ldr.w	r3, [r9, #144]	; 0x90
 80101da:	f3c3 031c 	ubfx	r3, r3, #0, #29
 80101de:	603b      	str	r3, [r7, #0]
      *size = lenDataRet;
 80101e0:	f884 8000 	strb.w	r8, [r4]
      ret = true;
 80101e4:	e7e2      	b.n	80101ac <canM_ReadAddr+0xc>
 80101e6:	bf00      	nop
 80101e8:	2000142c 	.word	0x2000142c

080101ec <canM_Init>:

   return (ret);
}

void canM_Init (tCanM_Module *const module)
{
 80101ec:	b538      	push	{r3, r4, r5, lr}
 80101ee:	4605      	mov	r5, r0
   uint8_t iter = 0u;

   /* Enable the CAN TP layer. */
   for (iter = 0u; iter < CAN_DEV_TOTAL; iter++)
 80101f0:	2400      	movs	r4, #0
 80101f2:	e009      	b.n	8010208 <canM_Init+0x1c>
         canM_Module.dev[iter].config.rx_buff = module->local.dataResp;
         canM_Module.dev[iter].config.rx_buff_len = CANM_RX_SIZE;
      }

      /* Link configuration of each device on bus can. */
      iso_can_tp_create(&canM_Module.dev[iter].local, &canM_Module.dev[iter].config);
 80101f4:	4a19      	ldr	r2, [pc, #100]	; (801025c <canM_Init+0x70>)
 80101f6:	f8d2 011c 	ldr.w	r0, [r2, #284]	; 0x11c
 80101fa:	4418      	add	r0, r3
 80101fc:	1d01      	adds	r1, r0, #4
 80101fe:	303c      	adds	r0, #60	; 0x3c
 8010200:	f7fa fdf4 	bl	800adec <iso_can_tp_create>
   for (iter = 0u; iter < CAN_DEV_TOTAL; iter++)
 8010204:	3401      	adds	r4, #1
 8010206:	b2e4      	uxtb	r4, r4
 8010208:	2c07      	cmp	r4, #7
 801020a:	d823      	bhi.n	8010254 <canM_Init+0x68>
      if (false != canM_Module.dev[iter].isActive)
 801020c:	4b13      	ldr	r3, [pc, #76]	; (801025c <canM_Init+0x70>)
 801020e:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8010212:	f44f 7316 	mov.w	r3, #600	; 0x258
 8010216:	fb04 f303 	mul.w	r3, r4, r3
 801021a:	441a      	add	r2, r3
 801021c:	7851      	ldrb	r1, [r2, #1]
 801021e:	2900      	cmp	r1, #0
 8010220:	d0e8      	beq.n	80101f4 <canM_Init+0x8>
         canM_Module.dev[iter].config.L_Data_request = canM_FDCanSend;
 8010222:	490f      	ldr	r1, [pc, #60]	; (8010260 <canM_Init+0x74>)
 8010224:	6151      	str	r1, [r2, #20]
         canM_Module.dev[iter].config.N_USData_indication = (void *)canM_N_USData_indication;
 8010226:	4a0d      	ldr	r2, [pc, #52]	; (801025c <canM_Init+0x70>)
 8010228:	f8d2 111c 	ldr.w	r1, [r2, #284]	; 0x11c
 801022c:	4419      	add	r1, r3
 801022e:	480d      	ldr	r0, [pc, #52]	; (8010264 <canM_Init+0x78>)
 8010230:	6188      	str	r0, [r1, #24]
         canM_Module.dev[iter].config.N_USData_confirm = (void *)canM_N_USData_confirm;
 8010232:	f8d2 111c 	ldr.w	r1, [r2, #284]	; 0x11c
 8010236:	4419      	add	r1, r3
 8010238:	480b      	ldr	r0, [pc, #44]	; (8010268 <canM_Init+0x7c>)
 801023a:	61c8      	str	r0, [r1, #28]
         canM_Module.dev[iter].config.rx_buff = module->local.dataResp;
 801023c:	f8d2 111c 	ldr.w	r1, [r2, #284]	; 0x11c
 8010240:	4419      	add	r1, r3
 8010242:	f105 004d 	add.w	r0, r5, #77	; 0x4d
 8010246:	6208      	str	r0, [r1, #32]
         canM_Module.dev[iter].config.rx_buff_len = CANM_RX_SIZE;
 8010248:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
 801024c:	441a      	add	r2, r3
 801024e:	2140      	movs	r1, #64	; 0x40
 8010250:	6251      	str	r1, [r2, #36]	; 0x24
 8010252:	e7cf      	b.n	80101f4 <canM_Init+0x8>
   }

   /* Start CanM. */
   canM_Start();
 8010254:	f7ff fea2 	bl	800ff9c <canM_Start>
}
 8010258:	bd38      	pop	{r3, r4, r5, pc}
 801025a:	bf00      	nop
 801025c:	2000142c 	.word	0x2000142c
 8010260:	0800fe39 	.word	0x0800fe39
 8010264:	0800fdb1 	.word	0x0800fdb1
 8010268:	0800fdc9 	.word	0x0800fdc9

0801026c <canM_MainFunction>:
	return ret;
}


void canM_MainFunction(tCanM_Module *const module)
{
 801026c:	b538      	push	{r3, r4, r5, lr}
 801026e:	4604      	mov	r4, r0
   tCanM_State nextState = module->local.state;
 8010270:	f890 5048 	ldrb.w	r5, [r0, #72]	; 0x48

   canM_pollEvent(module);
 8010274:	f7ff fe16 	bl	800fea4 <canM_pollEvent>

   //cdc_printf("@%d: canM stage: %d\r\n",HAL_GetTick(), module->local.state);
   //cdc_printf("@%d: canM stage: %d\r\n",osKernelSysTick(), module->local.state);
   //if (nextState!= CANM_IDLE) cdc_printf("[can2Master]@%u:\t %s\n",GetCycleCount(), tCanM_State_StatesName(nextState));
   switch (module->local.state)
 8010278:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 801027c:	2b03      	cmp	r3, #3
 801027e:	d807      	bhi.n	8010290 <canM_MainFunction+0x24>
 8010280:	e8df f003 	tbb	[pc, r3]
 8010284:	130e0902 	.word	0x130e0902
   {
   case CANM_IDLE:
      nextState = canM_WaitingEvent(module);
 8010288:	4620      	mov	r0, r4
 801028a:	f7ff fda9 	bl	800fde0 <canM_WaitingEvent>
 801028e:	4605      	mov	r5, r0

   default:
      break;
   }

   module->local.state = nextState;
 8010290:	f884 5048 	strb.w	r5, [r4, #72]	; 0x48
}
 8010294:	bd38      	pop	{r3, r4, r5, pc}
      nextState = canM_ProcessEntry(module);
 8010296:	4620      	mov	r0, r4
 8010298:	f7ff fe18 	bl	800fecc <canM_ProcessEntry>
 801029c:	4605      	mov	r5, r0
      break;
 801029e:	e7f7      	b.n	8010290 <canM_MainFunction+0x24>
      nextState = canM_Process(module);
 80102a0:	4620      	mov	r0, r4
 80102a2:	f7ff fdb9 	bl	800fe18 <canM_Process>
 80102a6:	4605      	mov	r5, r0
      break;
 80102a8:	e7f2      	b.n	8010290 <canM_MainFunction+0x24>
      nextState = canM_ProcessPost(module);
 80102aa:	4620      	mov	r0, r4
 80102ac:	f7ff fe2a 	bl	800ff04 <canM_ProcessPost>
 80102b0:	4605      	mov	r5, r0
      break;
 80102b2:	e7ed      	b.n	8010290 <canM_MainFunction+0x24>

080102b4 <HAL_FDCAN_RxFifo0Callback>:
 * 
 * @param hfdcan The parameter `hfdcan` is a pointer to the FDCAN handle structure. It is used to identify the FDCAN peripheral and its associated configuration and status.
 * @param RxFifo0ITs RxFifo0ITs is a bitmask that indicates which interrupt flags are set for the Rx FIFO 0. The function checks if the FDCAN_IT_RX_FIFO0_NEW_MESSAGE flag is set in the bitmask to determine if a new message has been received in Rx FIFO 0.
 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80102b4:	b530      	push	{r4, r5, lr}
 80102b6:	b08b      	sub	sp, #44	; 0x2c
 80102b8:	4605      	mov	r5, r0
 80102ba:	460c      	mov	r4, r1
   FDCAN_RxHeaderTypeDef rxHeader = {0u};
 80102bc:	2228      	movs	r2, #40	; 0x28
 80102be:	2100      	movs	r1, #0
 80102c0:	4668      	mov	r0, sp
 80102c2:	f001 fccb 	bl	8011c5c <memset>
   BaseType_t xHigherPriorityTaskWoken = pdFALSE;

   if (FDCAN_IT_RX_FIFO0_NEW_MESSAGE == (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE))   {
 80102c6:	f014 0f01 	tst.w	r4, #1
 80102ca:	d101      	bne.n	80102d0 <HAL_FDCAN_RxFifo0Callback+0x1c>
      /* Exit critical section. */
      taskEXIT_CRITICAL_FROM_ISR(xHigherPriorityTaskWoken);
      if(0) cdc_printf("HAL_FDCAN_RxFifo0Callback @%u\r\n", GetCycleCount());
   }
   return;
}
 80102cc:	b00b      	add	sp, #44	; 0x2c
 80102ce:	bd30      	pop	{r4, r5, pc}
	__asm volatile
 80102d0:	f3ef 8311 	mrs	r3, BASEPRI
 80102d4:	f04f 0250 	mov.w	r2, #80	; 0x50
 80102d8:	f382 8811 	msr	BASEPRI, r2
 80102dc:	f3bf 8f6f 	isb	sy
 80102e0:	f3bf 8f4f 	dsb	sy
      if (HAL_OK == HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, (FDCAN_RxHeaderTypeDef *)&rxHeader, (uint8_t *)canM_Module.local.canResp.data))
 80102e4:	4b1e      	ldr	r3, [pc, #120]	; (8010360 <HAL_FDCAN_RxFifo0Callback+0xac>)
 80102e6:	466a      	mov	r2, sp
 80102e8:	2140      	movs	r1, #64	; 0x40
 80102ea:	4628      	mov	r0, r5
 80102ec:	f7f1 fde8 	bl	8001ec0 <HAL_FDCAN_GetRxMessage>
 80102f0:	2800      	cmp	r0, #0
 80102f2:	d130      	bne.n	8010356 <HAL_FDCAN_RxFifo0Callback+0xa2>
         canM_Module.local.canResp.id.id = rxHeader.Identifier;
 80102f4:	4b1b      	ldr	r3, [pc, #108]	; (8010364 <HAL_FDCAN_RxFifo0Callback+0xb0>)
 80102f6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80102fa:	9900      	ldr	r1, [sp, #0]
 80102fc:	f361 021c 	bfi	r2, r1, #0, #29
 8010300:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
         canM_Module.local.canResp.id.isCANFD = (FDCAN_FD_CAN == rxHeader.FDFormat) ? true : false;
 8010304:	9a06      	ldr	r2, [sp, #24]
 8010306:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 801030a:	bf14      	ite	ne
 801030c:	2200      	movne	r2, #0
 801030e:	2201      	moveq	r2, #1
 8010310:	f893 1093 	ldrb.w	r1, [r3, #147]	; 0x93
 8010314:	f362 1186 	bfi	r1, r2, #6, #1
 8010318:	f883 1093 	strb.w	r1, [r3, #147]	; 0x93
         canM_Module.local.canResp.id.isExt = (FDCAN_EXTENDED_ID == rxHeader.IdType) ? true : false;
 801031c:	9a01      	ldr	r2, [sp, #4]
 801031e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8010322:	bf14      	ite	ne
 8010324:	2200      	movne	r2, #0
 8010326:	2201      	moveq	r2, #1
 8010328:	b2c9      	uxtb	r1, r1
 801032a:	f362 1145 	bfi	r1, r2, #5, #1
 801032e:	f883 1093 	strb.w	r1, [r3, #147]	; 0x93
         canM_Module.local.canResp.id.isRemote = (FDCAN_REMOTE_FRAME == rxHeader.RxFrameType) ? true : false;
 8010332:	9a02      	ldr	r2, [sp, #8]
 8010334:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8010338:	bf14      	ite	ne
 801033a:	2200      	movne	r2, #0
 801033c:	2201      	moveq	r2, #1
 801033e:	b2c9      	uxtb	r1, r1
 8010340:	f362 11c7 	bfi	r1, r2, #7, #1
 8010344:	f883 1093 	strb.w	r1, [r3, #147]	; 0x93
         canM_Module.local.canResp.dlc = (uint8_t)(rxHeader.DataLength >> 16U);
 8010348:	f89d 200e 	ldrb.w	r2, [sp, #14]
 801034c:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
         canM_Module.local.isRecMsg = true;
 8010350:	2201      	movs	r2, #1
 8010352:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	__asm volatile
 8010356:	2300      	movs	r3, #0
 8010358:	f383 8811 	msr	BASEPRI, r3
   return;
 801035c:	e7b6      	b.n	80102cc <HAL_FDCAN_RxFifo0Callback+0x18>
 801035e:	bf00      	nop
 8010360:	200014c1 	.word	0x200014c1
 8010364:	2000142c 	.word	0x2000142c

08010368 <ethCat_check_dc_handler>:
uint16_t ethCat_check_dc_handler (void)
{
   uint16_t ret = 0u;

   return ret;
}
 8010368:	2000      	movs	r0, #0
 801036a:	4770      	bx	lr

0801036c <ethCat_hw_eep_handler>:

void ethCat_hw_eep_handler (void)
{

}
 801036c:	4770      	bx	lr
	...

08010370 <ethCat_object_download_hook>:
{
 8010370:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010372:	b087      	sub	sp, #28
   uint8_t md80id = Obj.md80_Command.md80_dev_no;
 8010374:	4b1f      	ldr	r3, [pc, #124]	; (80103f4 <ethCat_object_download_hook+0x84>)
 8010376:	f893 5140 	ldrb.w	r5, [r3, #320]	; 0x140
   uint8_t cmd = Obj.md80_Command.command;
 801037a:	f893 4141 	ldrb.w	r4, [r3, #321]	; 0x141
   uint8_t length = Obj.md80_Command.size;
 801037e:	f893 6142 	ldrb.w	r6, [r3, #322]	; 0x142
   uint8_t dataCmd[ETHCAT_LENGTH_DATAMAX] = {0u};
 8010382:	2300      	movs	r3, #0
 8010384:	9300      	str	r3, [sp, #0]
 8010386:	9301      	str	r3, [sp, #4]
 8010388:	9302      	str	r3, [sp, #8]
 801038a:	9303      	str	r3, [sp, #12]
 801038c:	9304      	str	r3, [sp, #16]
 801038e:	9305      	str	r3, [sp, #20]
   switch (index)
 8010390:	f242 0301 	movw	r3, #8193	; 0x2001
 8010394:	4298      	cmp	r0, r3
 8010396:	d002      	beq.n	801039e <ethCat_object_download_hook+0x2e>
}
 8010398:	2000      	movs	r0, #0
 801039a:	b007      	add	sp, #28
 801039c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((cmd != BUS_FRAME_NONE) && (cmd < BUS_FRAME_INVALID) && (subindex == 9))
 801039e:	1e63      	subs	r3, r4, #1
 80103a0:	b2db      	uxtb	r3, r3
 80103a2:	2b08      	cmp	r3, #8
 80103a4:	d8f8      	bhi.n	8010398 <ethCat_object_download_hook+0x28>
 80103a6:	2909      	cmp	r1, #9
 80103a8:	d1f6      	bne.n	8010398 <ethCat_object_download_hook+0x28>
         memcpy(&dataCmd[0],  (uint8_t *)&Obj.md80_Command.dataSet0, sizeof(Obj.md80_Command.dataSet0));
 80103aa:	4f12      	ldr	r7, [pc, #72]	; (80103f4 <ethCat_object_download_hook+0x84>)
 80103ac:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80103b0:	9300      	str	r3, [sp, #0]
         memcpy(&dataCmd[4],  (uint8_t *)&Obj.md80_Command.dataSet1, sizeof(Obj.md80_Command.dataSet1));
 80103b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80103b6:	9301      	str	r3, [sp, #4]
         memcpy(&dataCmd[8],  (uint8_t *)&Obj.md80_Command.dataSet2, sizeof(Obj.md80_Command.dataSet2));
 80103b8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80103bc:	9302      	str	r3, [sp, #8]
         memcpy(&dataCmd[12], (uint8_t *)&Obj.md80_Command.dataSet3, sizeof(Obj.md80_Command.dataSet3));
 80103be:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80103c2:	9303      	str	r3, [sp, #12]
         memcpy(&dataCmd[16], (uint8_t *)&Obj.md80_Command.dataSet4, sizeof(Obj.md80_Command.dataSet4));
 80103c4:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80103c8:	9304      	str	r3, [sp, #16]
         Obj.md80_Last_Command_Received.command = cmd;
 80103ca:	f8c7 415c 	str.w	r4, [r7, #348]	; 0x15c
         Obj.md80_Last_Command_Received.counter = Obj.md80_Command.counter;
 80103ce:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80103d2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
         Obj.md80_Last_Command_Received.timestamp = (uint32_t)(xTaskGetTickCount() / portTICK_PERIOD_MS);
 80103d6:	f7f8 ffa1 	bl	800931c <xTaskGetTickCount>
 80103da:	f8c7 0164 	str.w	r0, [r7, #356]	; 0x164
         Obj.md80_Command.command = BUS_FRAME_NONE;
 80103de:	2300      	movs	r3, #0
 80103e0:	f887 3141 	strb.w	r3, [r7, #321]	; 0x141
         canIdle_UpdateCmd(md80id, cmd, length, dataCmd);
 80103e4:	466b      	mov	r3, sp
 80103e6:	4632      	mov	r2, r6
 80103e8:	4621      	mov	r1, r4
 80103ea:	4628      	mov	r0, r5
 80103ec:	f7ff fc68 	bl	800fcc0 <canIdle_UpdateCmd>
 80103f0:	e7d2      	b.n	8010398 <ethCat_object_download_hook+0x28>
 80103f2:	bf00      	nop
 80103f4:	2000d350 	.word	0x2000d350

080103f8 <cb_get_inputs>:
}
 80103f8:	4770      	bx	lr

080103fa <cb_set_outputs>:
}
 80103fa:	4770      	bx	lr

080103fc <ethCat_Init>:

void ethCat_Init (void)
{
 80103fc:	b510      	push	{r4, lr}
      .esc_hw_eep_handler = ethCat_hw_eep_handler,
      .esc_check_dc_handler = ethCat_check_dc_handler,
   };

   /* Turn off etherCat. */
   HAL_GPIO_WritePin (LAN_Reset_CMD_GPIO_Port, LAN_Reset_CMD_Pin, GPIO_PIN_RESET);
 80103fe:	4c0a      	ldr	r4, [pc, #40]	; (8010428 <ethCat_Init+0x2c>)
 8010400:	2200      	movs	r2, #0
 8010402:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8010406:	4620      	mov	r0, r4
 8010408:	f7f2 f8ca 	bl	80025a0 <HAL_GPIO_WritePin>

   /* Delay */
   osDelay(ETHCAT_DELAY_MS);
 801040c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8010410:	f7f8 f85d 	bl	80084ce <osDelay>

   /* Turn on etherCat. */
   HAL_GPIO_WritePin (LAN_Reset_CMD_GPIO_Port, LAN_Reset_CMD_Pin, GPIO_PIN_SET);
 8010414:	2201      	movs	r2, #1
 8010416:	f44f 6100 	mov.w	r1, #2048	; 0x800
 801041a:	4620      	mov	r0, r4
 801041c:	f7f2 f8c0 	bl	80025a0 <HAL_GPIO_WritePin>

   /* Initialize the EtherCat module. */
   ecat_slv_init (&ethCat_cfg);
 8010420:	4802      	ldr	r0, [pc, #8]	; (801042c <ethCat_Init+0x30>)
 8010422:	f7fb fcef 	bl	800be04 <ecat_slv_init>
}
 8010426:	bd10      	pop	{r4, pc}
 8010428:	48000400 	.word	0x48000400
 801042c:	2000154c 	.word	0x2000154c

08010430 <ethCat_MainFunction>:

void ethCat_MainFunction (void)
{
 8010430:	b508      	push	{r3, lr}
	static uint32_t start=0;
	static uint32_t end =0;

	//start = DWT->CYCCNT;//GetCycleCount();
	//start = xTaskGetTickCount()/portTICK_PERIOD_MS;
	ecat_slv();
 8010432:	f7fb fcdf 	bl	800bdf4 <ecat_slv>
	//end= DWT->CYCCNT;//GetCycleCount();
	//end= xTaskGetTickCount()/portTICK_PERIOD_MS;
	//sendMessage(ETHCat,2,666, (end-start));

}
 8010436:	bd08      	pop	{r3, pc}

08010438 <timerCounterCb>:

void timerCounterCb(void const * argument)
{
#if ETHCAT_DUMMYDATA_500US == 1
   /* Update the counter dummy for md80: 1ms */
   Obj.md80_0_DataReturn.counter++;
 8010438:	4a05      	ldr	r2, [pc, #20]	; (8010450 <timerCounterCb+0x18>)
 801043a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 801043c:	3301      	adds	r3, #1
 801043e:	6313      	str	r3, [r2, #48]	; 0x30

   Obj.md80_0_DataReturn.timestamp = (uint32_t)(DWT->CYCCNT/160);
 8010440:	4b04      	ldr	r3, [pc, #16]	; (8010454 <timerCounterCb+0x1c>)
 8010442:	685b      	ldr	r3, [r3, #4]
 8010444:	4904      	ldr	r1, [pc, #16]	; (8010458 <timerCounterCb+0x20>)
 8010446:	fba1 1303 	umull	r1, r3, r1, r3
 801044a:	09db      	lsrs	r3, r3, #7
 801044c:	6353      	str	r3, [r2, #52]	; 0x34
   //Obj.md80_0_DataReturn.timestamp = (uint32_t)(xTaskGetTickCount()/portTICK_PERIOD_MS);
#endif
}
 801044e:	4770      	bx	lr
 8010450:	2000d350 	.word	0x2000d350
 8010454:	e0001000 	.word	0xe0001000
 8010458:	cccccccd 	.word	0xcccccccd

0801045c <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 801045c:	b508      	push	{r3, lr}
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 801045e:	4803      	ldr	r0, [pc, #12]	; (801046c <_cbSendSystemDesc+0x10>)
 8010460:	f000 fe5a 	bl	8011118 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8010464:	4802      	ldr	r0, [pc, #8]	; (8010470 <_cbSendSystemDesc+0x14>)
 8010466:	f000 fe57 	bl	8011118 <SEGGER_SYSVIEW_SendSysDesc>
}
 801046a:	bd08      	pop	{r3, pc}
 801046c:	080169a8 	.word	0x080169a8
 8010470:	080169cc 	.word	0x080169cc

08010474 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8010474:	b508      	push	{r3, lr}
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8010476:	4b06      	ldr	r3, [pc, #24]	; (8010490 <SEGGER_SYSVIEW_Conf+0x1c>)
 8010478:	6818      	ldr	r0, [r3, #0]
 801047a:	4b06      	ldr	r3, [pc, #24]	; (8010494 <SEGGER_SYSVIEW_Conf+0x20>)
 801047c:	4a06      	ldr	r2, [pc, #24]	; (8010498 <SEGGER_SYSVIEW_Conf+0x24>)
 801047e:	4601      	mov	r1, r0
 8010480:	f000 faaa 	bl	80109d8 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8010484:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8010488:	f000 fadc 	bl	8010a44 <SEGGER_SYSVIEW_SetRAMBase>
}
 801048c:	bd08      	pop	{r3, pc}
 801048e:	bf00      	nop
 8010490:	20000000 	.word	0x20000000
 8010494:	0801045d 	.word	0x0801045d
 8010498:	08016a2c 	.word	0x08016a2c

0801049c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 801049c:	b508      	push	{r3, lr}
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 801049e:	f7f8 ff43 	bl	8009328 <xTaskGetTickCountFromISR>
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80104a2:	0ec3      	lsrs	r3, r0, #27
 80104a4:	0141      	lsls	r1, r0, #5
 80104a6:	1a09      	subs	r1, r1, r0
 80104a8:	f163 0300 	sbc.w	r3, r3, #0
 80104ac:	009b      	lsls	r3, r3, #2
 80104ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80104b2:	0089      	lsls	r1, r1, #2
 80104b4:	1809      	adds	r1, r1, r0
 80104b6:	f143 0300 	adc.w	r3, r3, #0
 80104ba:	00db      	lsls	r3, r3, #3
  return Time;
}
 80104bc:	00c8      	lsls	r0, r1, #3
 80104be:	ea43 7151 	orr.w	r1, r3, r1, lsr #29
 80104c2:	bd08      	pop	{r3, pc}

080104c4 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80104c4:	b510      	push	{r4, lr}
 80104c6:	b086      	sub	sp, #24
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80104c8:	2400      	movs	r4, #0
 80104ca:	9401      	str	r4, [sp, #4]
 80104cc:	9402      	str	r4, [sp, #8]
 80104ce:	9403      	str	r4, [sp, #12]
 80104d0:	9404      	str	r4, [sp, #16]
 80104d2:	9405      	str	r4, [sp, #20]
  TaskInfo.TaskID     = TaskID;
 80104d4:	9001      	str	r0, [sp, #4]
  TaskInfo.sName      = sName;
 80104d6:	9102      	str	r1, [sp, #8]
  TaskInfo.Prio       = Prio;
 80104d8:	9203      	str	r2, [sp, #12]
  TaskInfo.StackBase  = StackBase;
 80104da:	9304      	str	r3, [sp, #16]
  TaskInfo.StackSize  = StackSize;
 80104dc:	9b08      	ldr	r3, [sp, #32]
 80104de:	9305      	str	r3, [sp, #20]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80104e0:	a801      	add	r0, sp, #4
 80104e2:	f000 fdb7 	bl	8011054 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80104e6:	b006      	add	sp, #24
 80104e8:	bd10      	pop	{r4, pc}
	...

080104ec <SYSVIEW_AddTask>:
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80104ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80104ee:	b083      	sub	sp, #12
 80104f0:	4605      	mov	r5, r0
 80104f2:	460c      	mov	r4, r1
 80104f4:	4616      	mov	r6, r2
 80104f6:	461f      	mov	r7, r3
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80104f8:	2205      	movs	r2, #5
 80104fa:	4913      	ldr	r1, [pc, #76]	; (8010548 <SYSVIEW_AddTask+0x5c>)
 80104fc:	4620      	mov	r0, r4
 80104fe:	f001 fb9d 	bl	8011c3c <memcmp>
 8010502:	b1d0      	cbz	r0, 801053a <SYSVIEW_AddTask+0x4e>
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8010504:	4b11      	ldr	r3, [pc, #68]	; (801054c <SYSVIEW_AddTask+0x60>)
 8010506:	681a      	ldr	r2, [r3, #0]
 8010508:	2a07      	cmp	r2, #7
 801050a:	d818      	bhi.n	801053e <SYSVIEW_AddTask+0x52>
  _aTasks[_NumTasks].xHandle = xHandle;
 801050c:	4b10      	ldr	r3, [pc, #64]	; (8010550 <SYSVIEW_AddTask+0x64>)
 801050e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8010512:	eb03 0180 	add.w	r1, r3, r0, lsl #2
 8010516:	f843 5020 	str.w	r5, [r3, r0, lsl #2]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 801051a:	604c      	str	r4, [r1, #4]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 801051c:	608e      	str	r6, [r1, #8]
  _aTasks[_NumTasks].pxStack = pxStack;
 801051e:	60cf      	str	r7, [r1, #12]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8010520:	9b08      	ldr	r3, [sp, #32]
 8010522:	610b      	str	r3, [r1, #16]
  _NumTasks++;
 8010524:	3201      	adds	r2, #1
 8010526:	4b09      	ldr	r3, [pc, #36]	; (801054c <SYSVIEW_AddTask+0x60>)
 8010528:	601a      	str	r2, [r3, #0]
  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 801052a:	9b08      	ldr	r3, [sp, #32]
 801052c:	9300      	str	r3, [sp, #0]
 801052e:	463b      	mov	r3, r7
 8010530:	4632      	mov	r2, r6
 8010532:	4621      	mov	r1, r4
 8010534:	4628      	mov	r0, r5
 8010536:	f7ff ffc5 	bl	80104c4 <SYSVIEW_SendTaskInfo>
}
 801053a:	b003      	add	sp, #12
 801053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 801053e:	4805      	ldr	r0, [pc, #20]	; (8010554 <SYSVIEW_AddTask+0x68>)
 8010540:	f000 fec0 	bl	80112c4 <SEGGER_SYSVIEW_Warn>
    return;
 8010544:	e7f9      	b.n	801053a <SYSVIEW_AddTask+0x4e>
 8010546:	bf00      	nop
 8010548:	080130c0 	.word	0x080130c0
 801054c:	200099a4 	.word	0x200099a4
 8010550:	200099a8 	.word	0x200099a8
 8010554:	080169dc 	.word	0x080169dc

08010558 <_cbSendTaskList>:
static void _cbSendTaskList(void) {
 8010558:	b530      	push	{r4, r5, lr}
 801055a:	b083      	sub	sp, #12
  for (n = 0; n < _NumTasks; n++) {
 801055c:	2400      	movs	r4, #0
 801055e:	e00d      	b.n	801057c <_cbSendTaskList+0x24>
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8010560:	4d09      	ldr	r5, [pc, #36]	; (8010588 <_cbSendTaskList+0x30>)
 8010562:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8010566:	0098      	lsls	r0, r3, #2
 8010568:	1829      	adds	r1, r5, r0
 801056a:	690b      	ldr	r3, [r1, #16]
 801056c:	9300      	str	r3, [sp, #0]
 801056e:	68cb      	ldr	r3, [r1, #12]
 8010570:	688a      	ldr	r2, [r1, #8]
 8010572:	6849      	ldr	r1, [r1, #4]
 8010574:	5828      	ldr	r0, [r5, r0]
 8010576:	f7ff ffa5 	bl	80104c4 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 801057a:	3401      	adds	r4, #1
 801057c:	4b03      	ldr	r3, [pc, #12]	; (801058c <_cbSendTaskList+0x34>)
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	42a3      	cmp	r3, r4
 8010582:	d8ed      	bhi.n	8010560 <_cbSendTaskList+0x8>
}
 8010584:	b003      	add	sp, #12
 8010586:	bd30      	pop	{r4, r5, pc}
 8010588:	200099a8 	.word	0x200099a8
 801058c:	200099a4 	.word	0x200099a4

08010590 <_DoInit>:
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8010590:	4a12      	ldr	r2, [pc, #72]	; (80105dc <_DoInit+0x4c>)
 8010592:	2303      	movs	r3, #3
 8010594:	6113      	str	r3, [r2, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8010596:	6153      	str	r3, [r2, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8010598:	4911      	ldr	r1, [pc, #68]	; (80105e0 <_DoInit+0x50>)
 801059a:	6191      	str	r1, [r2, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 801059c:	4b11      	ldr	r3, [pc, #68]	; (80105e4 <_DoInit+0x54>)
 801059e:	61d3      	str	r3, [r2, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80105a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105a4:	6213      	str	r3, [r2, #32]
  p->aUp[0].RdOff         = 0u;
 80105a6:	2300      	movs	r3, #0
 80105a8:	6293      	str	r3, [r2, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80105aa:	6253      	str	r3, [r2, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80105ac:	62d3      	str	r3, [r2, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80105ae:	6611      	str	r1, [r2, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80105b0:	490d      	ldr	r1, [pc, #52]	; (80105e8 <_DoInit+0x58>)
 80105b2:	6651      	str	r1, [r2, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80105b4:	2110      	movs	r1, #16
 80105b6:	6691      	str	r1, [r2, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 80105b8:	6713      	str	r3, [r2, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 80105ba:	66d3      	str	r3, [r2, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80105bc:	6753      	str	r3, [r2, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80105be:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80105c2:	e006      	b.n	80105d2 <_DoInit+0x42>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80105c4:	f1c3 020f 	rsb	r2, r3, #15
 80105c8:	4908      	ldr	r1, [pc, #32]	; (80105ec <_DoInit+0x5c>)
 80105ca:	5c89      	ldrb	r1, [r1, r2]
 80105cc:	4a03      	ldr	r2, [pc, #12]	; (80105dc <_DoInit+0x4c>)
 80105ce:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80105d0:	3301      	adds	r3, #1
 80105d2:	2b0f      	cmp	r3, #15
 80105d4:	d9f6      	bls.n	80105c4 <_DoInit+0x34>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80105d6:	f3bf 8f5f 	dmb	sy
}
 80105da:	4770      	bx	lr
 80105dc:	20009a48 	.word	0x20009a48
 80105e0:	08016a34 	.word	0x08016a34
 80105e4:	20009b00 	.word	0x20009b00
 80105e8:	20009af0 	.word	0x20009af0
 80105ec:	08016a40 	.word	0x08016a40

080105f0 <_GetAvailWriteSpace>:
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80105f0:	6903      	ldr	r3, [r0, #16]
  WrOff = pRing->WrOff;
 80105f2:	68c2      	ldr	r2, [r0, #12]
  if (RdOff <= WrOff) {
 80105f4:	4293      	cmp	r3, r2
 80105f6:	d804      	bhi.n	8010602 <_GetAvailWriteSpace+0x12>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80105f8:	6881      	ldr	r1, [r0, #8]
 80105fa:	1a8a      	subs	r2, r1, r2
 80105fc:	4413      	add	r3, r2
 80105fe:	1e58      	subs	r0, r3, #1
 8010600:	4770      	bx	lr
  } else {
    r = RdOff - WrOff - 1u;
 8010602:	1a98      	subs	r0, r3, r2
 8010604:	3801      	subs	r0, #1
  }
  return r;
}
 8010606:	4770      	bx	lr

08010608 <_WriteNoCheck>:
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8010608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801060c:	4604      	mov	r4, r0
 801060e:	4688      	mov	r8, r1
 8010610:	4616      	mov	r6, r2
  WrOff = pRing->WrOff;
 8010612:	68c5      	ldr	r5, [r0, #12]
  Rem = pRing->SizeOfBuffer - WrOff;
 8010614:	6887      	ldr	r7, [r0, #8]
 8010616:	eba7 0905 	sub.w	r9, r7, r5
  if (Rem > NumBytes) {
 801061a:	4591      	cmp	r9, r2
 801061c:	d909      	bls.n	8010632 <_WriteNoCheck+0x2a>
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 801061e:	6840      	ldr	r0, [r0, #4]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8010620:	4428      	add	r0, r5
 8010622:	f001 fbd9 	bl	8011dd8 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8010626:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 801062a:	4435      	add	r5, r6
 801062c:	60e5      	str	r5, [r4, #12]
}
 801062e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8010632:	6840      	ldr	r0, [r0, #4]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8010634:	464a      	mov	r2, r9
 8010636:	4428      	add	r0, r5
 8010638:	f001 fbce 	bl	8011dd8 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 801063c:	1bed      	subs	r5, r5, r7
 801063e:	4435      	add	r5, r6
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8010640:	462a      	mov	r2, r5
 8010642:	eb08 0109 	add.w	r1, r8, r9
 8010646:	6860      	ldr	r0, [r4, #4]
 8010648:	f001 fbc6 	bl	8011dd8 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 801064c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8010650:	60e5      	str	r5, [r4, #12]
}
 8010652:	e7ec      	b.n	801062e <_WriteNoCheck+0x26>

08010654 <_WriteBlocking>:
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8010654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010658:	4606      	mov	r6, r0
 801065a:	4688      	mov	r8, r1
 801065c:	4617      	mov	r7, r2
  WrOff = pRing->WrOff;
 801065e:	68c5      	ldr	r5, [r0, #12]
  NumBytesWritten = 0u;
 8010660:	f04f 0900 	mov.w	r9, #0
 8010664:	e01a      	b.n	801069c <_WriteBlocking+0x48>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8010666:	1b5b      	subs	r3, r3, r5
 8010668:	1e5a      	subs	r2, r3, #1
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 801066a:	68b3      	ldr	r3, [r6, #8]
 801066c:	1b5c      	subs	r4, r3, r5
 801066e:	4294      	cmp	r4, r2
 8010670:	bf28      	it	cs
 8010672:	4614      	movcs	r4, r2
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8010674:	42bc      	cmp	r4, r7
 8010676:	bf28      	it	cs
 8010678:	463c      	movcs	r4, r7
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 801067a:	6870      	ldr	r0, [r6, #4]
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 801067c:	4622      	mov	r2, r4
 801067e:	4641      	mov	r1, r8
 8010680:	4428      	add	r0, r5
 8010682:	f001 fba9 	bl	8011dd8 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8010686:	44a1      	add	r9, r4
    pBuffer         += NumBytesToWrite;
 8010688:	44a0      	add	r8, r4
    NumBytes        -= NumBytesToWrite;
 801068a:	1b3f      	subs	r7, r7, r4
    WrOff           += NumBytesToWrite;
 801068c:	4425      	add	r5, r4
    if (WrOff == pRing->SizeOfBuffer) {
 801068e:	68b3      	ldr	r3, [r6, #8]
 8010690:	42ab      	cmp	r3, r5
 8010692:	d00b      	beq.n	80106ac <_WriteBlocking+0x58>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8010694:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8010698:	60f5      	str	r5, [r6, #12]
  } while (NumBytes);
 801069a:	b14f      	cbz	r7, 80106b0 <_WriteBlocking+0x5c>
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 801069c:	6933      	ldr	r3, [r6, #16]
    if (RdOff > WrOff) {
 801069e:	429d      	cmp	r5, r3
 80106a0:	d3e1      	bcc.n	8010666 <_WriteBlocking+0x12>
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80106a2:	68b2      	ldr	r2, [r6, #8]
 80106a4:	1b5b      	subs	r3, r3, r5
 80106a6:	441a      	add	r2, r3
 80106a8:	3a01      	subs	r2, #1
 80106aa:	e7de      	b.n	801066a <_WriteBlocking+0x16>
      WrOff = 0u;
 80106ac:	2500      	movs	r5, #0
 80106ae:	e7f1      	b.n	8010694 <_WriteBlocking+0x40>
}
 80106b0:	4648      	mov	r0, r9
 80106b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

080106b8 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80106b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80106bc:	4604      	mov	r4, r0
 80106be:	4688      	mov	r8, r1
 80106c0:	4691      	mov	r9, r2
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80106c2:	4b24      	ldr	r3, [pc, #144]	; (8010754 <SEGGER_RTT_ReadNoLock+0x9c>)
 80106c4:	781b      	ldrb	r3, [r3, #0]
 80106c6:	b1c3      	cbz	r3, 80106fa <SEGGER_RTT_ReadNoLock+0x42>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  pBuffer = (unsigned char*)pData;
  RdOff = pRing->RdOff;
 80106c8:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80106cc:	4b21      	ldr	r3, [pc, #132]	; (8010754 <SEGGER_RTT_ReadNoLock+0x9c>)
 80106ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80106d2:	6f1f      	ldr	r7, [r3, #112]	; 0x70
  WrOff = pRing->WrOff;
 80106d4:	6edd      	ldr	r5, [r3, #108]	; 0x6c
  NumBytesRead = 0u;
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80106d6:	42af      	cmp	r7, r5
 80106d8:	d812      	bhi.n	8010700 <SEGGER_RTT_ReadNoLock+0x48>
  NumBytesRead = 0u;
 80106da:	2600      	movs	r6, #0
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80106dc:	1bed      	subs	r5, r5, r7
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80106de:	454d      	cmp	r5, r9
 80106e0:	bf28      	it	cs
 80106e2:	464d      	movcs	r5, r9
  if (NumBytesRem > 0u) {
 80106e4:	bb3d      	cbnz	r5, 8010736 <SEGGER_RTT_ReadNoLock+0x7e>
    pBuffer      += NumBytesRem;
    BufferSize   -= NumBytesRem;
    RdOff        += NumBytesRem;
#endif
  }
  if (NumBytesRead) {
 80106e6:	b12e      	cbz	r6, 80106f4 <SEGGER_RTT_ReadNoLock+0x3c>
    pRing->RdOff = RdOff;
 80106e8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80106ec:	4b19      	ldr	r3, [pc, #100]	; (8010754 <SEGGER_RTT_ReadNoLock+0x9c>)
 80106ee:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80106f2:	671f      	str	r7, [r3, #112]	; 0x70
  }
  //
  return NumBytesRead;
}
 80106f4:	4630      	mov	r0, r6
 80106f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  INIT();
 80106fa:	f7ff ff49 	bl	8010590 <_DoInit>
 80106fe:	e7e3      	b.n	80106c8 <SEGGER_RTT_ReadNoLock+0x10>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8010700:	4613      	mov	r3, r2
 8010702:	4a14      	ldr	r2, [pc, #80]	; (8010754 <SEGGER_RTT_ReadNoLock+0x9c>)
 8010704:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8010708:	f8da 6068 	ldr.w	r6, [sl, #104]	; 0x68
 801070c:	1bf6      	subs	r6, r6, r7
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 801070e:	454e      	cmp	r6, r9
 8010710:	bf28      	it	cs
 8010712:	464e      	movcs	r6, r9
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8010714:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8010718:	4632      	mov	r2, r6
 801071a:	4439      	add	r1, r7
 801071c:	4640      	mov	r0, r8
 801071e:	f001 fb5b 	bl	8011dd8 <memcpy>
    pBuffer      += NumBytesRem;
 8010722:	44b0      	add	r8, r6
    BufferSize   -= NumBytesRem;
 8010724:	eba9 0906 	sub.w	r9, r9, r6
    RdOff        += NumBytesRem;
 8010728:	4437      	add	r7, r6
    if (RdOff == pRing->SizeOfBuffer) {
 801072a:	f8da 3068 	ldr.w	r3, [sl, #104]	; 0x68
 801072e:	42bb      	cmp	r3, r7
 8010730:	d1d4      	bne.n	80106dc <SEGGER_RTT_ReadNoLock+0x24>
      RdOff = 0u;
 8010732:	2700      	movs	r7, #0
 8010734:	e7d2      	b.n	80106dc <SEGGER_RTT_ReadNoLock+0x24>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8010736:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 801073a:	4b06      	ldr	r3, [pc, #24]	; (8010754 <SEGGER_RTT_ReadNoLock+0x9c>)
 801073c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010740:	6e59      	ldr	r1, [r3, #100]	; 0x64
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8010742:	462a      	mov	r2, r5
 8010744:	4439      	add	r1, r7
 8010746:	4640      	mov	r0, r8
 8010748:	f001 fb46 	bl	8011dd8 <memcpy>
    NumBytesRead += NumBytesRem;
 801074c:	442e      	add	r6, r5
    RdOff        += NumBytesRem;
 801074e:	442f      	add	r7, r5
 8010750:	e7c9      	b.n	80106e6 <SEGGER_RTT_ReadNoLock+0x2e>
 8010752:	bf00      	nop
 8010754:	20009a48 	.word	0x20009a48

08010758 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8010758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801075a:	460f      	mov	r7, r1
 801075c:	4616      	mov	r6, r2
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 801075e:	4b18      	ldr	r3, [pc, #96]	; (80107c0 <SEGGER_RTT_WriteNoLock+0x68>)
 8010760:	1c45      	adds	r5, r0, #1
 8010762:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010766:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 801076a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 801076e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8010772:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8010774:	2c01      	cmp	r4, #1
 8010776:	d011      	beq.n	801079c <SEGGER_RTT_WriteNoLock+0x44>
 8010778:	2c02      	cmp	r4, #2
 801077a:	d01c      	beq.n	80107b6 <SEGGER_RTT_WriteNoLock+0x5e>
 801077c:	b114      	cbz	r4, 8010784 <SEGGER_RTT_WriteNoLock+0x2c>
 801077e:	2400      	movs	r4, #0
  }
  //
  // Finish up.
  //
  return Status;
}
 8010780:	4620      	mov	r0, r4
 8010782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    Avail = _GetAvailWriteSpace(pRing);
 8010784:	4628      	mov	r0, r5
 8010786:	f7ff ff33 	bl	80105f0 <_GetAvailWriteSpace>
    if (Avail < NumBytes) {
 801078a:	4286      	cmp	r6, r0
 801078c:	d8f8      	bhi.n	8010780 <SEGGER_RTT_WriteNoLock+0x28>
      _WriteNoCheck(pRing, pData, NumBytes);
 801078e:	4632      	mov	r2, r6
 8010790:	4639      	mov	r1, r7
 8010792:	4628      	mov	r0, r5
 8010794:	f7ff ff38 	bl	8010608 <_WriteNoCheck>
      Status = NumBytes;
 8010798:	4634      	mov	r4, r6
 801079a:	e7f1      	b.n	8010780 <SEGGER_RTT_WriteNoLock+0x28>
    Avail = _GetAvailWriteSpace(pRing);
 801079c:	4628      	mov	r0, r5
 801079e:	f7ff ff27 	bl	80105f0 <_GetAvailWriteSpace>
    Status = Avail < NumBytes ? Avail : NumBytes;
 80107a2:	4634      	mov	r4, r6
 80107a4:	4286      	cmp	r6, r0
 80107a6:	bf28      	it	cs
 80107a8:	4604      	movcs	r4, r0
    _WriteNoCheck(pRing, pData, Status);
 80107aa:	4622      	mov	r2, r4
 80107ac:	4639      	mov	r1, r7
 80107ae:	4628      	mov	r0, r5
 80107b0:	f7ff ff2a 	bl	8010608 <_WriteNoCheck>
    break;
 80107b4:	e7e4      	b.n	8010780 <SEGGER_RTT_WriteNoLock+0x28>
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80107b6:	4628      	mov	r0, r5
 80107b8:	f7ff ff4c 	bl	8010654 <_WriteBlocking>
 80107bc:	4604      	mov	r4, r0
    break;
 80107be:	e7df      	b.n	8010780 <SEGGER_RTT_WriteNoLock+0x28>
 80107c0:	20009a48 	.word	0x20009a48

080107c4 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80107c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107c6:	4604      	mov	r4, r0
 80107c8:	460d      	mov	r5, r1
 80107ca:	4616      	mov	r6, r2
  unsigned Status;

  INIT();
 80107cc:	4b09      	ldr	r3, [pc, #36]	; (80107f4 <SEGGER_RTT_Write+0x30>)
 80107ce:	781b      	ldrb	r3, [r3, #0]
 80107d0:	b16b      	cbz	r3, 80107ee <SEGGER_RTT_Write+0x2a>
  SEGGER_RTT_LOCK();
 80107d2:	f3ef 8711 	mrs	r7, BASEPRI
 80107d6:	f04f 0120 	mov.w	r1, #32
 80107da:	f381 8811 	msr	BASEPRI, r1
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80107de:	4632      	mov	r2, r6
 80107e0:	4629      	mov	r1, r5
 80107e2:	4620      	mov	r0, r4
 80107e4:	f7ff ffb8 	bl	8010758 <SEGGER_RTT_WriteNoLock>
  SEGGER_RTT_UNLOCK();
 80107e8:	f387 8811 	msr	BASEPRI, r7
  return Status;
}
 80107ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  INIT();
 80107ee:	f7ff fecf 	bl	8010590 <_DoInit>
 80107f2:	e7ee      	b.n	80107d2 <SEGGER_RTT_Write+0xe>
 80107f4:	20009a48 	.word	0x20009a48

080107f8 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80107f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107fa:	4607      	mov	r7, r0
 80107fc:	460e      	mov	r6, r1
 80107fe:	4615      	mov	r5, r2
 8010800:	461c      	mov	r4, r3
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8010802:	4b1f      	ldr	r3, [pc, #124]	; (8010880 <SEGGER_RTT_AllocUpBuffer+0x88>)
 8010804:	781b      	ldrb	r3, [r3, #0]
 8010806:	2b00      	cmp	r3, #0
 8010808:	d034      	beq.n	8010874 <SEGGER_RTT_AllocUpBuffer+0x7c>
  SEGGER_RTT_LOCK();
 801080a:	f3ef 8211 	mrs	r2, BASEPRI
 801080e:	f04f 0120 	mov.w	r1, #32
 8010812:	f381 8811 	msr	BASEPRI, r1
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  BufferIndex = 0;
 8010816:	2000      	movs	r0, #0
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8010818:	f100 0c01 	add.w	ip, r0, #1
 801081c:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8010820:	4b17      	ldr	r3, [pc, #92]	; (8010880 <SEGGER_RTT_AllocUpBuffer+0x88>)
 8010822:	eb03 0ccc 	add.w	ip, r3, ip, lsl #3
 8010826:	f8dc 3004 	ldr.w	r3, [ip, #4]
 801082a:	b123      	cbz	r3, 8010836 <SEGGER_RTT_AllocUpBuffer+0x3e>
      break;
    }
    BufferIndex++;
 801082c:	3001      	adds	r0, #1
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 801082e:	4b14      	ldr	r3, [pc, #80]	; (8010880 <SEGGER_RTT_AllocUpBuffer+0x88>)
 8010830:	691b      	ldr	r3, [r3, #16]
 8010832:	4283      	cmp	r3, r0
 8010834:	dcf0      	bgt.n	8010818 <SEGGER_RTT_AllocUpBuffer+0x20>
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8010836:	4b12      	ldr	r3, [pc, #72]	; (8010880 <SEGGER_RTT_AllocUpBuffer+0x88>)
 8010838:	691b      	ldr	r3, [r3, #16]
 801083a:	4283      	cmp	r3, r0
 801083c:	dd1d      	ble.n	801087a <SEGGER_RTT_AllocUpBuffer+0x82>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 801083e:	4b10      	ldr	r3, [pc, #64]	; (8010880 <SEGGER_RTT_AllocUpBuffer+0x88>)
 8010840:	1c41      	adds	r1, r0, #1
 8010842:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 8010846:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 801084a:	f843 700c 	str.w	r7, [r3, ip]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 801084e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8010852:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8010856:	604e      	str	r6, [r1, #4]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8010858:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 801085c:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8010860:	621d      	str	r5, [r3, #32]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8010862:	2100      	movs	r1, #0
 8010864:	6299      	str	r1, [r3, #40]	; 0x28
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8010866:	6259      	str	r1, [r3, #36]	; 0x24
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8010868:	62dc      	str	r4, [r3, #44]	; 0x2c
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 801086a:	f3bf 8f5f 	dmb	sy
  } else {
    BufferIndex = -1;
  }
  SEGGER_RTT_UNLOCK();
 801086e:	f382 8811 	msr	BASEPRI, r2
  return BufferIndex;
}
 8010872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  INIT();
 8010874:	f7ff fe8c 	bl	8010590 <_DoInit>
 8010878:	e7c7      	b.n	801080a <SEGGER_RTT_AllocUpBuffer+0x12>
    BufferIndex = -1;
 801087a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801087e:	e7f6      	b.n	801086e <SEGGER_RTT_AllocUpBuffer+0x76>
 8010880:	20009a48 	.word	0x20009a48

08010884 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8010884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010888:	4604      	mov	r4, r0
 801088a:	4688      	mov	r8, r1
 801088c:	4617      	mov	r7, r2
 801088e:	461e      	mov	r6, r3
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8010890:	4b17      	ldr	r3, [pc, #92]	; (80108f0 <SEGGER_RTT_ConfigDownBuffer+0x6c>)
 8010892:	781b      	ldrb	r3, [r3, #0]
 8010894:	b333      	cbz	r3, 80108e4 <SEGGER_RTT_ConfigDownBuffer+0x60>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8010896:	2c02      	cmp	r4, #2
 8010898:	d827      	bhi.n	80108ea <SEGGER_RTT_ConfigDownBuffer+0x66>
    SEGGER_RTT_LOCK();
 801089a:	f3ef 8011 	mrs	r0, BASEPRI
 801089e:	f04f 0120 	mov.w	r1, #32
 80108a2:	f381 8811 	msr	BASEPRI, r1
    pDown = &pRTTCB->aDown[BufferIndex];
    if (BufferIndex) {
 80108a6:	b17c      	cbz	r4, 80108c8 <SEGGER_RTT_ConfigDownBuffer+0x44>
      pDown->sName        = sName;
 80108a8:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80108ac:	4d10      	ldr	r5, [pc, #64]	; (80108f0 <SEGGER_RTT_ConfigDownBuffer+0x6c>)
 80108ae:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 80108b2:	f8cc 8060 	str.w	r8, [ip, #96]	; 0x60
      pDown->pBuffer      = (char*)pBuffer;
 80108b6:	f8cc 7064 	str.w	r7, [ip, #100]	; 0x64
      pDown->SizeOfBuffer = BufferSize;
 80108ba:	f8cc 6068 	str.w	r6, [ip, #104]	; 0x68
      pDown->RdOff        = 0u;
 80108be:	2300      	movs	r3, #0
 80108c0:	f8cc 3070 	str.w	r3, [ip, #112]	; 0x70
      pDown->WrOff        = 0u;
 80108c4:	f8cc 306c 	str.w	r3, [ip, #108]	; 0x6c
    }
    pDown->Flags          = Flags;
 80108c8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80108cc:	4b08      	ldr	r3, [pc, #32]	; (80108f0 <SEGGER_RTT_ConfigDownBuffer+0x6c>)
 80108ce:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80108d2:	9a06      	ldr	r2, [sp, #24]
 80108d4:	675a      	str	r2, [r3, #116]	; 0x74
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80108d6:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80108da:	f380 8811 	msr	BASEPRI, r0
    r =  0;
 80108de:	2000      	movs	r0, #0
  } else {
    r = -1;
  }
  return r;
}
 80108e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  INIT();
 80108e4:	f7ff fe54 	bl	8010590 <_DoInit>
 80108e8:	e7d5      	b.n	8010896 <SEGGER_RTT_ConfigDownBuffer+0x12>
    r = -1;
 80108ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  return r;
 80108ee:	e7f7      	b.n	80108e0 <SEGGER_RTT_ConfigDownBuffer+0x5c>
 80108f0:	20009a48 	.word	0x20009a48

080108f4 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80108f4:	4684      	mov	ip, r0
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
  if (pText != NULL) {
 80108f6:	460b      	mov	r3, r1
 80108f8:	b329      	cbz	r1, 8010946 <_EncodeStr+0x52>
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80108fa:	b410      	push	{r4}
  Len = 0;
 80108fc:	2100      	movs	r1, #0
 80108fe:	e000      	b.n	8010902 <_EncodeStr+0xe>
    while(*(pText + Len) != 0) {
      Len++;
 8010900:	3101      	adds	r1, #1
    while(*(pText + Len) != 0) {
 8010902:	5c5c      	ldrb	r4, [r3, r1]
 8010904:	2c00      	cmp	r4, #0
 8010906:	d1fb      	bne.n	8010900 <_EncodeStr+0xc>
    }
    if (Len > Limit) {
 8010908:	4291      	cmp	r1, r2
 801090a:	d800      	bhi.n	801090e <_EncodeStr+0x1a>
 801090c:	460a      	mov	r2, r1
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 801090e:	2afe      	cmp	r2, #254	; 0xfe
 8010910:	d804      	bhi.n	801091c <_EncodeStr+0x28>
    *pPayload++ = (U8)Len;
 8010912:	4660      	mov	r0, ip
 8010914:	f800 2b01 	strb.w	r2, [r0], #1
    *pPayload++ = ((Len >> 8) & 255);
  }
  //
  // copy string
  //
  n = 0;
 8010918:	2100      	movs	r1, #0
  while (n < Len) {
 801091a:	e00f      	b.n	801093c <_EncodeStr+0x48>
    *pPayload++ = 255;
 801091c:	21ff      	movs	r1, #255	; 0xff
 801091e:	f88c 1000 	strb.w	r1, [ip]
    *pPayload++ = (Len & 255);
 8010922:	f88c 2001 	strb.w	r2, [ip, #1]
    *pPayload++ = ((Len >> 8) & 255);
 8010926:	0a11      	lsrs	r1, r2, #8
 8010928:	f10c 0003 	add.w	r0, ip, #3
 801092c:	f88c 1002 	strb.w	r1, [ip, #2]
 8010930:	e7f2      	b.n	8010918 <_EncodeStr+0x24>
    *pPayload++ = *pText++;
 8010932:	f813 cb01 	ldrb.w	ip, [r3], #1
 8010936:	f800 cb01 	strb.w	ip, [r0], #1
    n++;
 801093a:	3101      	adds	r1, #1
  while (n < Len) {
 801093c:	4291      	cmp	r1, r2
 801093e:	d3f8      	bcc.n	8010932 <_EncodeStr+0x3e>
  }
  return pPayload;
}
 8010940:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010944:	4770      	bx	lr
  Len = 0;
 8010946:	2200      	movs	r2, #0
    *pPayload++ = (U8)Len;
 8010948:	f800 2b01 	strb.w	r2, [r0], #1
  n = 0;
 801094c:	2100      	movs	r1, #0
 801094e:	e004      	b.n	801095a <_EncodeStr+0x66>
    *pPayload++ = *pText++;
 8010950:	f813 cb01 	ldrb.w	ip, [r3], #1
 8010954:	f800 cb01 	strb.w	ip, [r0], #1
    n++;
 8010958:	3101      	adds	r1, #1
  while (n < Len) {
 801095a:	4291      	cmp	r1, r2
 801095c:	d3f8      	bcc.n	8010950 <_EncodeStr+0x5c>
 801095e:	4770      	bx	lr

08010960 <_PreparePacket>:
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
}
 8010960:	3007      	adds	r0, #7
 8010962:	4770      	bx	lr

08010964 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8010964:	b510      	push	{r4, lr}
 8010966:	b084      	sub	sp, #16
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8010968:	2301      	movs	r3, #1
 801096a:	f88d 3004 	strb.w	r3, [sp, #4]
  pPayload   = &aPacket[1];
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 801096e:	4b18      	ldr	r3, [pc, #96]	; (80109d0 <_TrySendOverflowPacket+0x6c>)
 8010970:	695b      	ldr	r3, [r3, #20]
 8010972:	f10d 0205 	add.w	r2, sp, #5
 8010976:	e004      	b.n	8010982 <_TrySendOverflowPacket+0x1e>
 8010978:	f063 017f 	orn	r1, r3, #127	; 0x7f
 801097c:	f802 1b01 	strb.w	r1, [r2], #1
 8010980:	09db      	lsrs	r3, r3, #7
 8010982:	2b7f      	cmp	r3, #127	; 0x7f
 8010984:	d8f8      	bhi.n	8010978 <_TrySendOverflowPacket+0x14>
 8010986:	f802 3b01 	strb.w	r3, [r2], #1
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 801098a:	4b12      	ldr	r3, [pc, #72]	; (80109d4 <_TrySendOverflowPacket+0x70>)
 801098c:	685c      	ldr	r4, [r3, #4]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 801098e:	4b10      	ldr	r3, [pc, #64]	; (80109d0 <_TrySendOverflowPacket+0x6c>)
 8010990:	68db      	ldr	r3, [r3, #12]
 8010992:	1ae3      	subs	r3, r4, r3
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8010994:	e004      	b.n	80109a0 <_TrySendOverflowPacket+0x3c>
 8010996:	f063 017f 	orn	r1, r3, #127	; 0x7f
 801099a:	f802 1b01 	strb.w	r1, [r2], #1
 801099e:	09db      	lsrs	r3, r3, #7
 80109a0:	2b7f      	cmp	r3, #127	; 0x7f
 80109a2:	d8f8      	bhi.n	8010996 <_TrySendOverflowPacket+0x32>
 80109a4:	f802 3b01 	strb.w	r3, [r2], #1
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 80109a8:	a901      	add	r1, sp, #4
 80109aa:	1a52      	subs	r2, r2, r1
 80109ac:	4b08      	ldr	r3, [pc, #32]	; (80109d0 <_TrySendOverflowPacket+0x6c>)
 80109ae:	7858      	ldrb	r0, [r3, #1]
 80109b0:	f7ef fc36 	bl	8000220 <SEGGER_RTT_ASM_WriteSkipNoLock>
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 80109b4:	b130      	cbz	r0, 80109c4 <_TrySendOverflowPacket+0x60>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80109b6:	4b06      	ldr	r3, [pc, #24]	; (80109d0 <_TrySendOverflowPacket+0x6c>)
 80109b8:	60dc      	str	r4, [r3, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80109ba:	781a      	ldrb	r2, [r3, #0]
 80109bc:	3a01      	subs	r2, #1
 80109be:	701a      	strb	r2, [r3, #0]
  } else {
    _SYSVIEW_Globals.DropCount++;
  }
  //
  return Status;
}
 80109c0:	b004      	add	sp, #16
 80109c2:	bd10      	pop	{r4, pc}
    _SYSVIEW_Globals.DropCount++;
 80109c4:	4a02      	ldr	r2, [pc, #8]	; (80109d0 <_TrySendOverflowPacket+0x6c>)
 80109c6:	6953      	ldr	r3, [r2, #20]
 80109c8:	3301      	adds	r3, #1
 80109ca:	6153      	str	r3, [r2, #20]
  return Status;
 80109cc:	e7f8      	b.n	80109c0 <_TrySendOverflowPacket+0x5c>
 80109ce:	bf00      	nop
 80109d0:	20009f0c 	.word	0x20009f0c
 80109d4:	e0001000 	.word	0xe0001000

080109d8 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 80109d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80109dc:	b082      	sub	sp, #8
 80109de:	4607      	mov	r7, r0
 80109e0:	460e      	mov	r6, r1
 80109e2:	4690      	mov	r8, r2
 80109e4:	461d      	mov	r5, r3
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80109e6:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8010a40 <SEGGER_SYSVIEW_Init+0x68>
 80109ea:	2300      	movs	r3, #0
 80109ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80109f0:	490f      	ldr	r1, [pc, #60]	; (8010a30 <SEGGER_SYSVIEW_Init+0x58>)
 80109f2:	4648      	mov	r0, r9
 80109f4:	f7ff ff00 	bl	80107f8 <SEGGER_RTT_AllocUpBuffer>
 80109f8:	b2c0      	uxtb	r0, r0
 80109fa:	4c0e      	ldr	r4, [pc, #56]	; (8010a34 <SEGGER_SYSVIEW_Init+0x5c>)
 80109fc:	7060      	strb	r0, [r4, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 80109fe:	7620      	strb	r0, [r4, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8010a00:	f04f 0a00 	mov.w	sl, #0
 8010a04:	f8cd a000 	str.w	sl, [sp]
 8010a08:	2308      	movs	r3, #8
 8010a0a:	4a0b      	ldr	r2, [pc, #44]	; (8010a38 <SEGGER_SYSVIEW_Init+0x60>)
 8010a0c:	4649      	mov	r1, r9
 8010a0e:	f7ff ff39 	bl	8010884 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8010a12:	f8c4 a010 	str.w	sl, [r4, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8010a16:	4b09      	ldr	r3, [pc, #36]	; (8010a3c <SEGGER_SYSVIEW_Init+0x64>)
 8010a18:	685b      	ldr	r3, [r3, #4]
 8010a1a:	60e3      	str	r3, [r4, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8010a1c:	f8c4 8020 	str.w	r8, [r4, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8010a20:	6067      	str	r7, [r4, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8010a22:	60a6      	str	r6, [r4, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8010a24:	6265      	str	r5, [r4, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8010a26:	f884 a000 	strb.w	sl, [r4]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8010a2a:	b002      	add	sp, #8
 8010a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a30:	20009f34 	.word	0x20009f34
 8010a34:	20009f0c 	.word	0x20009f0c
 8010a38:	20009f00 	.word	0x20009f00
 8010a3c:	e0001000 	.word	0xe0001000
 8010a40:	08016a54 	.word	0x08016a54

08010a44 <SEGGER_SYSVIEW_SetRAMBase>:
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8010a44:	4b01      	ldr	r3, [pc, #4]	; (8010a4c <SEGGER_SYSVIEW_SetRAMBase+0x8>)
 8010a46:	6118      	str	r0, [r3, #16]
}
 8010a48:	4770      	bx	lr
 8010a4a:	bf00      	nop
 8010a4c:	20009f0c 	.word	0x20009f0c

08010a50 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8010a50:	b508      	push	{r3, lr}
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8010a52:	4b03      	ldr	r3, [pc, #12]	; (8010a60 <SEGGER_SYSVIEW_SendTaskList+0x10>)
 8010a54:	6a1b      	ldr	r3, [r3, #32]
 8010a56:	b113      	cbz	r3, 8010a5e <SEGGER_SYSVIEW_SendTaskList+0xe>
 8010a58:	685b      	ldr	r3, [r3, #4]
 8010a5a:	b103      	cbz	r3, 8010a5e <SEGGER_SYSVIEW_SendTaskList+0xe>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8010a5c:	4798      	blx	r3
  }
}
 8010a5e:	bd08      	pop	{r3, pc}
 8010a60:	20009f0c 	.word	0x20009f0c

08010a64 <SEGGER_SYSVIEW_ShrinkId>:
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
  return SHRINK_ID(Id);
 8010a64:	4b01      	ldr	r3, [pc, #4]	; (8010a6c <SEGGER_SYSVIEW_ShrinkId+0x8>)
 8010a66:	691b      	ldr	r3, [r3, #16]
}
 8010a68:	1ac0      	subs	r0, r0, r3
 8010a6a:	4770      	bx	lr
 8010a6c:	20009f0c 	.word	0x20009f0c

08010a70 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8010a70:	b510      	push	{r4, lr}
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8010a72:	4b06      	ldr	r3, [pc, #24]	; (8010a8c <SEGGER_SYSVIEW_SendModuleDescription+0x1c>)
 8010a74:	681c      	ldr	r4, [r3, #0]
 8010a76:	b924      	cbnz	r4, 8010a82 <SEGGER_SYSVIEW_SendModuleDescription+0x12>
        pModule->pfSendModuleDesc();
      }
      pModule = pModule->pNext;
    } while (pModule);
  }
}
 8010a78:	bd10      	pop	{r4, pc}
        pModule->pfSendModuleDesc();
 8010a7a:	4798      	blx	r3
      pModule = pModule->pNext;
 8010a7c:	6924      	ldr	r4, [r4, #16]
    } while (pModule);
 8010a7e:	2c00      	cmp	r4, #0
 8010a80:	d0fa      	beq.n	8010a78 <SEGGER_SYSVIEW_SendModuleDescription+0x8>
      if (pModule->pfSendModuleDesc) {
 8010a82:	68e3      	ldr	r3, [r4, #12]
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d1f8      	bne.n	8010a7a <SEGGER_SYSVIEW_SendModuleDescription+0xa>
 8010a88:	e7f8      	b.n	8010a7c <SEGGER_SYSVIEW_SendModuleDescription+0xc>
 8010a8a:	bf00      	nop
 8010a8c:	2000b018 	.word	0x2000b018

08010a90 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8010a90:	b510      	push	{r4, lr}
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8010a92:	f3ef 8411 	mrs	r4, BASEPRI
 8010a96:	f04f 0120 	mov.w	r1, #32
 8010a9a:	f381 8811 	msr	BASEPRI, r1
 8010a9e:	480b      	ldr	r0, [pc, #44]	; (8010acc <SEGGER_SYSVIEW_SendNumModules+0x3c>)
 8010aa0:	f7ff ff5e 	bl	8010960 <_PreparePacket>
  pPayload = pPayloadStart;
  ENCODE_U32(pPayload, _NumModules);
 8010aa4:	4b0a      	ldr	r3, [pc, #40]	; (8010ad0 <SEGGER_SYSVIEW_SendNumModules+0x40>)
 8010aa6:	781b      	ldrb	r3, [r3, #0]
 8010aa8:	4601      	mov	r1, r0
 8010aaa:	e004      	b.n	8010ab6 <SEGGER_SYSVIEW_SendNumModules+0x26>
 8010aac:	f063 027f 	orn	r2, r3, #127	; 0x7f
 8010ab0:	f801 2b01 	strb.w	r2, [r1], #1
 8010ab4:	09db      	lsrs	r3, r3, #7
 8010ab6:	2b7f      	cmp	r3, #127	; 0x7f
 8010ab8:	d8f8      	bhi.n	8010aac <SEGGER_SYSVIEW_SendNumModules+0x1c>
 8010aba:	f801 3b01 	strb.w	r3, [r1], #1
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8010abe:	221b      	movs	r2, #27
 8010ac0:	f000 f8b0 	bl	8010c24 <_SendPacket>
  RECORD_END();
 8010ac4:	f384 8811 	msr	BASEPRI, r4
}
 8010ac8:	bd10      	pop	{r4, pc}
 8010aca:	bf00      	nop
 8010acc:	2000af34 	.word	0x2000af34
 8010ad0:	20009f08 	.word	0x20009f08

08010ad4 <SEGGER_SYSVIEW_Start>:
void SEGGER_SYSVIEW_Start(void) {
 8010ad4:	b538      	push	{r3, r4, r5, lr}
    _SYSVIEW_Globals.EnableState = 1;
 8010ad6:	4d29      	ldr	r5, [pc, #164]	; (8010b7c <SEGGER_SYSVIEW_Start+0xa8>)
 8010ad8:	2301      	movs	r3, #1
 8010ada:	702b      	strb	r3, [r5, #0]
    SEGGER_SYSVIEW_LOCK();
 8010adc:	f3ef 8411 	mrs	r4, BASEPRI
 8010ae0:	f04f 0120 	mov.w	r1, #32
 8010ae4:	f381 8811 	msr	BASEPRI, r1
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8010ae8:	220a      	movs	r2, #10
 8010aea:	4925      	ldr	r1, [pc, #148]	; (8010b80 <SEGGER_SYSVIEW_Start+0xac>)
 8010aec:	7868      	ldrb	r0, [r5, #1]
 8010aee:	f7ef fb97 	bl	8000220 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8010af2:	f384 8811 	msr	BASEPRI, r4
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8010af6:	200a      	movs	r0, #10
 8010af8:	f000 f95a 	bl	8010db0 <SEGGER_SYSVIEW_RecordVoid>
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8010afc:	f3ef 8411 	mrs	r4, BASEPRI
 8010b00:	f04f 0120 	mov.w	r1, #32
 8010b04:	f381 8811 	msr	BASEPRI, r1
 8010b08:	481e      	ldr	r0, [pc, #120]	; (8010b84 <SEGGER_SYSVIEW_Start+0xb0>)
 8010b0a:	f7ff ff29 	bl	8010960 <_PreparePacket>
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8010b0e:	686a      	ldr	r2, [r5, #4]
 8010b10:	4603      	mov	r3, r0
 8010b12:	e004      	b.n	8010b1e <SEGGER_SYSVIEW_Start+0x4a>
 8010b14:	f062 017f 	orn	r1, r2, #127	; 0x7f
 8010b18:	f803 1b01 	strb.w	r1, [r3], #1
 8010b1c:	09d2      	lsrs	r2, r2, #7
 8010b1e:	2a7f      	cmp	r2, #127	; 0x7f
 8010b20:	d8f8      	bhi.n	8010b14 <SEGGER_SYSVIEW_Start+0x40>
 8010b22:	f803 2b01 	strb.w	r2, [r3], #1
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8010b26:	4a15      	ldr	r2, [pc, #84]	; (8010b7c <SEGGER_SYSVIEW_Start+0xa8>)
 8010b28:	6892      	ldr	r2, [r2, #8]
 8010b2a:	e004      	b.n	8010b36 <SEGGER_SYSVIEW_Start+0x62>
 8010b2c:	f062 017f 	orn	r1, r2, #127	; 0x7f
 8010b30:	f803 1b01 	strb.w	r1, [r3], #1
 8010b34:	09d2      	lsrs	r2, r2, #7
 8010b36:	2a7f      	cmp	r2, #127	; 0x7f
 8010b38:	d8f8      	bhi.n	8010b2c <SEGGER_SYSVIEW_Start+0x58>
 8010b3a:	f803 2b01 	strb.w	r2, [r3], #1
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8010b3e:	4a0f      	ldr	r2, [pc, #60]	; (8010b7c <SEGGER_SYSVIEW_Start+0xa8>)
 8010b40:	6912      	ldr	r2, [r2, #16]
 8010b42:	e004      	b.n	8010b4e <SEGGER_SYSVIEW_Start+0x7a>
 8010b44:	f062 017f 	orn	r1, r2, #127	; 0x7f
 8010b48:	f803 1b01 	strb.w	r1, [r3], #1
 8010b4c:	09d2      	lsrs	r2, r2, #7
 8010b4e:	2a7f      	cmp	r2, #127	; 0x7f
 8010b50:	d8f8      	bhi.n	8010b44 <SEGGER_SYSVIEW_Start+0x70>
 8010b52:	4619      	mov	r1, r3
 8010b54:	f801 2b02 	strb.w	r2, [r1], #2
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8010b58:	2200      	movs	r2, #0
 8010b5a:	705a      	strb	r2, [r3, #1]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8010b5c:	2218      	movs	r2, #24
 8010b5e:	f000 f861 	bl	8010c24 <_SendPacket>
      RECORD_END();
 8010b62:	f384 8811 	msr	BASEPRI, r4
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8010b66:	4b05      	ldr	r3, [pc, #20]	; (8010b7c <SEGGER_SYSVIEW_Start+0xa8>)
 8010b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b6a:	b103      	cbz	r3, 8010b6e <SEGGER_SYSVIEW_Start+0x9a>
      _SYSVIEW_Globals.pfSendSysDesc();
 8010b6c:	4798      	blx	r3
    SEGGER_SYSVIEW_RecordSystime();
 8010b6e:	f000 f97d 	bl	8010e6c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8010b72:	f7ff ff6d 	bl	8010a50 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8010b76:	f7ff ff8b 	bl	8010a90 <SEGGER_SYSVIEW_SendNumModules>
}
 8010b7a:	bd38      	pop	{r3, r4, r5, pc}
 8010b7c:	20009f0c 	.word	0x20009f0c
 8010b80:	08016a5c 	.word	0x08016a5c
 8010b84:	2000af34 	.word	0x2000af34

08010b88 <_HandleIncomingPacket>:
static void _HandleIncomingPacket(void) {
 8010b88:	b500      	push	{lr}
 8010b8a:	b083      	sub	sp, #12
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8010b8c:	2201      	movs	r2, #1
 8010b8e:	f10d 0107 	add.w	r1, sp, #7
 8010b92:	4b23      	ldr	r3, [pc, #140]	; (8010c20 <_HandleIncomingPacket+0x98>)
 8010b94:	7e18      	ldrb	r0, [r3, #24]
 8010b96:	f7ff fd8f 	bl	80106b8 <SEGGER_RTT_ReadNoLock>
  if (Status > 0) {
 8010b9a:	b308      	cbz	r0, 8010be0 <_HandleIncomingPacket+0x58>
    switch (Cmd) {
 8010b9c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8010ba0:	2b07      	cmp	r3, #7
 8010ba2:	d80a      	bhi.n	8010bba <_HandleIncomingPacket+0x32>
 8010ba4:	b25a      	sxtb	r2, r3
 8010ba6:	b382      	cbz	r2, 8010c0a <_HandleIncomingPacket+0x82>
 8010ba8:	1e5a      	subs	r2, r3, #1
 8010baa:	2a06      	cmp	r2, #6
 8010bac:	d82d      	bhi.n	8010c0a <_HandleIncomingPacket+0x82>
 8010bae:	e8df f002 	tbb	[pc, r2]
 8010bb2:	1a15      	.short	0x1a15
 8010bb4:	2623201d 	.word	0x2623201d
 8010bb8:	29          	.byte	0x29
 8010bb9:	00          	.byte	0x00
 8010bba:	2b7f      	cmp	r3, #127	; 0x7f
 8010bbc:	d010      	beq.n	8010be0 <_HandleIncomingPacket+0x58>
 8010bbe:	2b80      	cmp	r3, #128	; 0x80
 8010bc0:	d123      	bne.n	8010c0a <_HandleIncomingPacket+0x82>
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8010bc2:	2201      	movs	r2, #1
 8010bc4:	f10d 0107 	add.w	r1, sp, #7
 8010bc8:	4b15      	ldr	r3, [pc, #84]	; (8010c20 <_HandleIncomingPacket+0x98>)
 8010bca:	7e18      	ldrb	r0, [r3, #24]
 8010bcc:	f7ff fd74 	bl	80106b8 <SEGGER_RTT_ReadNoLock>
      if (Status > 0) {
 8010bd0:	b130      	cbz	r0, 8010be0 <_HandleIncomingPacket+0x58>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8010bd2:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8010bd6:	f000 fb39 	bl	801124c <SEGGER_SYSVIEW_SendModule>
 8010bda:	e001      	b.n	8010be0 <_HandleIncomingPacket+0x58>
      SEGGER_SYSVIEW_Start();
 8010bdc:	f7ff ff7a 	bl	8010ad4 <SEGGER_SYSVIEW_Start>
}
 8010be0:	b003      	add	sp, #12
 8010be2:	f85d fb04 	ldr.w	pc, [sp], #4
      SEGGER_SYSVIEW_Stop();
 8010be6:	f000 f9d9 	bl	8010f9c <SEGGER_SYSVIEW_Stop>
      break;
 8010bea:	e7f9      	b.n	8010be0 <_HandleIncomingPacket+0x58>
      SEGGER_SYSVIEW_RecordSystime();
 8010bec:	f000 f93e 	bl	8010e6c <SEGGER_SYSVIEW_RecordSystime>
      break;
 8010bf0:	e7f6      	b.n	8010be0 <_HandleIncomingPacket+0x58>
      SEGGER_SYSVIEW_SendTaskList();
 8010bf2:	f7ff ff2d 	bl	8010a50 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8010bf6:	e7f3      	b.n	8010be0 <_HandleIncomingPacket+0x58>
      SEGGER_SYSVIEW_GetSysDesc();
 8010bf8:	f000 f9ec 	bl	8010fd4 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8010bfc:	e7f0      	b.n	8010be0 <_HandleIncomingPacket+0x58>
      SEGGER_SYSVIEW_SendNumModules();
 8010bfe:	f7ff ff47 	bl	8010a90 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8010c02:	e7ed      	b.n	8010be0 <_HandleIncomingPacket+0x58>
      SEGGER_SYSVIEW_SendModuleDescription();
 8010c04:	f7ff ff34 	bl	8010a70 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8010c08:	e7ea      	b.n	8010be0 <_HandleIncomingPacket+0x58>
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8010c0a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8010c0e:	d0e7      	beq.n	8010be0 <_HandleIncomingPacket+0x58>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8010c10:	2201      	movs	r2, #1
 8010c12:	f10d 0107 	add.w	r1, sp, #7
 8010c16:	4b02      	ldr	r3, [pc, #8]	; (8010c20 <_HandleIncomingPacket+0x98>)
 8010c18:	7e18      	ldrb	r0, [r3, #24]
 8010c1a:	f7ff fd4d 	bl	80106b8 <SEGGER_RTT_ReadNoLock>
}
 8010c1e:	e7df      	b.n	8010be0 <_HandleIncomingPacket+0x58>
 8010c20:	20009f0c 	.word	0x20009f0c

08010c24 <_SendPacket>:
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8010c24:	b570      	push	{r4, r5, r6, lr}
 8010c26:	4606      	mov	r6, r0
 8010c28:	460c      	mov	r4, r1
 8010c2a:	4615      	mov	r5, r2
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8010c2c:	4b5d      	ldr	r3, [pc, #372]	; (8010da4 <_SendPacket+0x180>)
 8010c2e:	781b      	ldrb	r3, [r3, #0]
 8010c30:	2b01      	cmp	r3, #1
 8010c32:	d004      	beq.n	8010c3e <_SendPacket+0x1a>
  if (_SYSVIEW_Globals.EnableState == 0) {
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	f000 8094 	beq.w	8010d62 <_SendPacket+0x13e>
  if (_SYSVIEW_Globals.EnableState == 2) {
 8010c3a:	2b02      	cmp	r3, #2
 8010c3c:	d013      	beq.n	8010c66 <_SendPacket+0x42>
  if (EventId < 32) {
 8010c3e:	2d1f      	cmp	r5, #31
 8010c40:	d806      	bhi.n	8010c50 <_SendPacket+0x2c>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8010c42:	4b58      	ldr	r3, [pc, #352]	; (8010da4 <_SendPacket+0x180>)
 8010c44:	69db      	ldr	r3, [r3, #28]
 8010c46:	40eb      	lsrs	r3, r5
 8010c48:	f013 0f01 	tst.w	r3, #1
 8010c4c:	f040 8089 	bne.w	8010d62 <_SendPacket+0x13e>
  if (EventId < 24) {
 8010c50:	2d17      	cmp	r5, #23
 8010c52:	d80f      	bhi.n	8010c74 <_SendPacket+0x50>
    *--pStartPacket = (U8)EventId;
 8010c54:	1e71      	subs	r1, r6, #1
 8010c56:	f806 5c01 	strb.w	r5, [r6, #-1]
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8010c5a:	4b53      	ldr	r3, [pc, #332]	; (8010da8 <_SendPacket+0x184>)
 8010c5c:	685d      	ldr	r5, [r3, #4]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8010c5e:	4b51      	ldr	r3, [pc, #324]	; (8010da4 <_SendPacket+0x180>)
 8010c60:	68db      	ldr	r3, [r3, #12]
 8010c62:	1aeb      	subs	r3, r5, r3
  ENCODE_U32(pEndPacket, Delta);
 8010c64:	e071      	b.n	8010d4a <_SendPacket+0x126>
    _TrySendOverflowPacket();
 8010c66:	f7ff fe7d 	bl	8010964 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8010c6a:	4b4e      	ldr	r3, [pc, #312]	; (8010da4 <_SendPacket+0x180>)
 8010c6c:	781b      	ldrb	r3, [r3, #0]
 8010c6e:	2b01      	cmp	r3, #1
 8010c70:	d177      	bne.n	8010d62 <_SendPacket+0x13e>
Send:
 8010c72:	e7e4      	b.n	8010c3e <_SendPacket+0x1a>
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8010c74:	1ba3      	subs	r3, r4, r6
    if (NumBytes > 127) {
 8010c76:	2b7f      	cmp	r3, #127	; 0x7f
 8010c78:	d90e      	bls.n	8010c98 <_SendPacket+0x74>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8010c7a:	f3c3 12c7 	ubfx	r2, r3, #7, #8
 8010c7e:	f806 2c01 	strb.w	r2, [r6, #-1]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8010c82:	1eb2      	subs	r2, r6, #2
 8010c84:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010c88:	f806 3c02 	strb.w	r3, [r6, #-2]
    if (EventId < 127) {
 8010c8c:	2d7e      	cmp	r5, #126	; 0x7e
 8010c8e:	d807      	bhi.n	8010ca0 <_SendPacket+0x7c>
      *--pStartPacket = (U8)EventId;
 8010c90:	1e51      	subs	r1, r2, #1
 8010c92:	f802 5c01 	strb.w	r5, [r2, #-1]
 8010c96:	e7e0      	b.n	8010c5a <_SendPacket+0x36>
      *--pStartPacket = (U8)NumBytes;
 8010c98:	1e72      	subs	r2, r6, #1
 8010c9a:	f806 3c01 	strb.w	r3, [r6, #-1]
 8010c9e:	e7f5      	b.n	8010c8c <_SendPacket+0x68>
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8010ca0:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
 8010ca4:	d209      	bcs.n	8010cba <_SendPacket+0x96>
        *--pStartPacket = (U8)(EventId >>  7);
 8010ca6:	f3c5 13c7 	ubfx	r3, r5, #7, #8
 8010caa:	f802 3c01 	strb.w	r3, [r2, #-1]
        *--pStartPacket = (U8)(EventId | 0x80);
 8010cae:	1e91      	subs	r1, r2, #2
 8010cb0:	f065 057f 	orn	r5, r5, #127	; 0x7f
 8010cb4:	f802 5c02 	strb.w	r5, [r2, #-2]
 8010cb8:	e7cf      	b.n	8010c5a <_SendPacket+0x36>
      } else if (EventId < (1u << 21)) {    // Encodes in 3 bytes
 8010cba:	f5b5 1f00 	cmp.w	r5, #2097152	; 0x200000
 8010cbe:	d20e      	bcs.n	8010cde <_SendPacket+0xba>
        *--pStartPacket = (U8)(EventId >> 14);
 8010cc0:	f3c5 3387 	ubfx	r3, r5, #14, #8
 8010cc4:	f802 3c01 	strb.w	r3, [r2, #-1]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8010cc8:	09eb      	lsrs	r3, r5, #7
 8010cca:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010cce:	f802 3c02 	strb.w	r3, [r2, #-2]
        *--pStartPacket = (U8)(EventId | 0x80);
 8010cd2:	1ed1      	subs	r1, r2, #3
 8010cd4:	f065 057f 	orn	r5, r5, #127	; 0x7f
 8010cd8:	f802 5c03 	strb.w	r5, [r2, #-3]
 8010cdc:	e7bd      	b.n	8010c5a <_SendPacket+0x36>
      } else if (EventId < (1u << 28)) {    // Encodes in 4 bytes
 8010cde:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
 8010ce2:	d213      	bcs.n	8010d0c <_SendPacket+0xe8>
        *--pStartPacket = (U8)(EventId >> 21);
 8010ce4:	f3c5 5347 	ubfx	r3, r5, #21, #8
 8010ce8:	f802 3c01 	strb.w	r3, [r2, #-1]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8010cec:	0bab      	lsrs	r3, r5, #14
 8010cee:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010cf2:	f802 3c02 	strb.w	r3, [r2, #-2]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8010cf6:	09eb      	lsrs	r3, r5, #7
 8010cf8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010cfc:	f802 3c03 	strb.w	r3, [r2, #-3]
        *--pStartPacket = (U8)(EventId | 0x80);
 8010d00:	1f11      	subs	r1, r2, #4
 8010d02:	f065 057f 	orn	r5, r5, #127	; 0x7f
 8010d06:	f802 5c04 	strb.w	r5, [r2, #-4]
 8010d0a:	e7a6      	b.n	8010c5a <_SendPacket+0x36>
        *--pStartPacket = (U8)(EventId >> 28);
 8010d0c:	0f2b      	lsrs	r3, r5, #28
 8010d0e:	f802 3c01 	strb.w	r3, [r2, #-1]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8010d12:	0d6b      	lsrs	r3, r5, #21
 8010d14:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010d18:	f802 3c02 	strb.w	r3, [r2, #-2]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8010d1c:	0bab      	lsrs	r3, r5, #14
 8010d1e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010d22:	f802 3c03 	strb.w	r3, [r2, #-3]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8010d26:	09eb      	lsrs	r3, r5, #7
 8010d28:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010d2c:	f802 3c04 	strb.w	r3, [r2, #-4]
        *--pStartPacket = (U8)(EventId | 0x80);
 8010d30:	1f51      	subs	r1, r2, #5
 8010d32:	f065 057f 	orn	r5, r5, #127	; 0x7f
 8010d36:	f802 5c05 	strb.w	r5, [r2, #-5]
 8010d3a:	e78e      	b.n	8010c5a <_SendPacket+0x36>
  ENCODE_U32(pEndPacket, Delta);
 8010d3c:	4622      	mov	r2, r4
 8010d3e:	f063 007f 	orn	r0, r3, #127	; 0x7f
 8010d42:	f802 0b01 	strb.w	r0, [r2], #1
 8010d46:	09db      	lsrs	r3, r3, #7
 8010d48:	4614      	mov	r4, r2
 8010d4a:	2b7f      	cmp	r3, #127	; 0x7f
 8010d4c:	d8f6      	bhi.n	8010d3c <_SendPacket+0x118>
 8010d4e:	f804 3b01 	strb.w	r3, [r4], #1
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8010d52:	1a62      	subs	r2, r4, r1
 8010d54:	4b13      	ldr	r3, [pc, #76]	; (8010da4 <_SendPacket+0x180>)
 8010d56:	7858      	ldrb	r0, [r3, #1]
 8010d58:	f7ef fa62 	bl	8000220 <SEGGER_RTT_ASM_WriteSkipNoLock>
  if (Status) {
 8010d5c:	b1a0      	cbz	r0, 8010d88 <_SendPacket+0x164>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8010d5e:	4b11      	ldr	r3, [pc, #68]	; (8010da4 <_SendPacket+0x180>)
 8010d60:	60dd      	str	r5, [r3, #12]
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8010d62:	4b10      	ldr	r3, [pc, #64]	; (8010da4 <_SendPacket+0x180>)
 8010d64:	7e1b      	ldrb	r3, [r3, #24]
 8010d66:	4a11      	ldr	r2, [pc, #68]	; (8010dac <_SendPacket+0x188>)
 8010d68:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8010d6c:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8010d70:	6ec9      	ldr	r1, [r1, #108]	; 0x6c
 8010d72:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010d76:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8010d7a:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8010d7c:	4299      	cmp	r1, r3
 8010d7e:	d002      	beq.n	8010d86 <_SendPacket+0x162>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8010d80:	4b08      	ldr	r3, [pc, #32]	; (8010da4 <_SendPacket+0x180>)
 8010d82:	789b      	ldrb	r3, [r3, #2]
 8010d84:	b12b      	cbz	r3, 8010d92 <_SendPacket+0x16e>
}
 8010d86:	bd70      	pop	{r4, r5, r6, pc}
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8010d88:	4a06      	ldr	r2, [pc, #24]	; (8010da4 <_SendPacket+0x180>)
 8010d8a:	7813      	ldrb	r3, [r2, #0]
 8010d8c:	3301      	adds	r3, #1
 8010d8e:	7013      	strb	r3, [r2, #0]
 8010d90:	e7e7      	b.n	8010d62 <_SendPacket+0x13e>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8010d92:	4c04      	ldr	r4, [pc, #16]	; (8010da4 <_SendPacket+0x180>)
 8010d94:	2301      	movs	r3, #1
 8010d96:	70a3      	strb	r3, [r4, #2]
      _HandleIncomingPacket();
 8010d98:	f7ff fef6 	bl	8010b88 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8010d9c:	2300      	movs	r3, #0
 8010d9e:	70a3      	strb	r3, [r4, #2]
}
 8010da0:	e7f1      	b.n	8010d86 <_SendPacket+0x162>
 8010da2:	bf00      	nop
 8010da4:	20009f0c 	.word	0x20009f0c
 8010da8:	e0001000 	.word	0xe0001000
 8010dac:	20009a48 	.word	0x20009a48

08010db0 <SEGGER_SYSVIEW_RecordVoid>:
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8010db0:	b538      	push	{r3, r4, r5, lr}
 8010db2:	4604      	mov	r4, r0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8010db4:	f3ef 8511 	mrs	r5, BASEPRI
 8010db8:	f04f 0120 	mov.w	r1, #32
 8010dbc:	f381 8811 	msr	BASEPRI, r1
 8010dc0:	4804      	ldr	r0, [pc, #16]	; (8010dd4 <SEGGER_SYSVIEW_RecordVoid+0x24>)
 8010dc2:	f7ff fdcd 	bl	8010960 <_PreparePacket>
 8010dc6:	4601      	mov	r1, r0
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8010dc8:	4622      	mov	r2, r4
 8010dca:	f7ff ff2b 	bl	8010c24 <_SendPacket>
  RECORD_END();
 8010dce:	f385 8811 	msr	BASEPRI, r5
}
 8010dd2:	bd38      	pop	{r3, r4, r5, pc}
 8010dd4:	2000af34 	.word	0x2000af34

08010dd8 <SEGGER_SYSVIEW_RecordU32>:
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8010dd8:	b570      	push	{r4, r5, r6, lr}
 8010dda:	4606      	mov	r6, r0
 8010ddc:	460c      	mov	r4, r1
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8010dde:	f3ef 8511 	mrs	r5, BASEPRI
 8010de2:	f04f 0120 	mov.w	r1, #32
 8010de6:	f381 8811 	msr	BASEPRI, r1
 8010dea:	480a      	ldr	r0, [pc, #40]	; (8010e14 <SEGGER_SYSVIEW_RecordU32+0x3c>)
 8010dec:	f7ff fdb8 	bl	8010960 <_PreparePacket>
  ENCODE_U32(pPayload, Value);
 8010df0:	4601      	mov	r1, r0
 8010df2:	e004      	b.n	8010dfe <SEGGER_SYSVIEW_RecordU32+0x26>
 8010df4:	f064 037f 	orn	r3, r4, #127	; 0x7f
 8010df8:	f801 3b01 	strb.w	r3, [r1], #1
 8010dfc:	09e4      	lsrs	r4, r4, #7
 8010dfe:	2c7f      	cmp	r4, #127	; 0x7f
 8010e00:	d8f8      	bhi.n	8010df4 <SEGGER_SYSVIEW_RecordU32+0x1c>
 8010e02:	f801 4b01 	strb.w	r4, [r1], #1
  _SendPacket(pPayloadStart, pPayload, EventID);
 8010e06:	4632      	mov	r2, r6
 8010e08:	f7ff ff0c 	bl	8010c24 <_SendPacket>
  RECORD_END();
 8010e0c:	f385 8811 	msr	BASEPRI, r5
}
 8010e10:	bd70      	pop	{r4, r5, r6, pc}
 8010e12:	bf00      	nop
 8010e14:	2000af34 	.word	0x2000af34

08010e18 <SEGGER_SYSVIEW_RecordU32x2>:
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8010e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e1a:	4606      	mov	r6, r0
 8010e1c:	460f      	mov	r7, r1
 8010e1e:	4614      	mov	r4, r2
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8010e20:	f3ef 8511 	mrs	r5, BASEPRI
 8010e24:	f04f 0120 	mov.w	r1, #32
 8010e28:	f381 8811 	msr	BASEPRI, r1
 8010e2c:	480e      	ldr	r0, [pc, #56]	; (8010e68 <SEGGER_SYSVIEW_RecordU32x2+0x50>)
 8010e2e:	f7ff fd97 	bl	8010960 <_PreparePacket>
  ENCODE_U32(pPayload, Para0);
 8010e32:	4601      	mov	r1, r0
 8010e34:	e004      	b.n	8010e40 <SEGGER_SYSVIEW_RecordU32x2+0x28>
 8010e36:	f067 037f 	orn	r3, r7, #127	; 0x7f
 8010e3a:	f801 3b01 	strb.w	r3, [r1], #1
 8010e3e:	09ff      	lsrs	r7, r7, #7
 8010e40:	2f7f      	cmp	r7, #127	; 0x7f
 8010e42:	d8f8      	bhi.n	8010e36 <SEGGER_SYSVIEW_RecordU32x2+0x1e>
 8010e44:	f801 7b01 	strb.w	r7, [r1], #1
  ENCODE_U32(pPayload, Para1);
 8010e48:	e004      	b.n	8010e54 <SEGGER_SYSVIEW_RecordU32x2+0x3c>
 8010e4a:	f064 037f 	orn	r3, r4, #127	; 0x7f
 8010e4e:	f801 3b01 	strb.w	r3, [r1], #1
 8010e52:	09e4      	lsrs	r4, r4, #7
 8010e54:	2c7f      	cmp	r4, #127	; 0x7f
 8010e56:	d8f8      	bhi.n	8010e4a <SEGGER_SYSVIEW_RecordU32x2+0x32>
 8010e58:	f801 4b01 	strb.w	r4, [r1], #1
  _SendPacket(pPayloadStart, pPayload, EventID);
 8010e5c:	4632      	mov	r2, r6
 8010e5e:	f7ff fee1 	bl	8010c24 <_SendPacket>
  RECORD_END();
 8010e62:	f385 8811 	msr	BASEPRI, r5
}
 8010e66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e68:	2000af34 	.word	0x2000af34

08010e6c <SEGGER_SYSVIEW_RecordSystime>:
void SEGGER_SYSVIEW_RecordSystime(void) {
 8010e6c:	b508      	push	{r3, lr}
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8010e6e:	4b09      	ldr	r3, [pc, #36]	; (8010e94 <SEGGER_SYSVIEW_RecordSystime+0x28>)
 8010e70:	6a1b      	ldr	r3, [r3, #32]
 8010e72:	b143      	cbz	r3, 8010e86 <SEGGER_SYSVIEW_RecordSystime+0x1a>
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	b133      	cbz	r3, 8010e86 <SEGGER_SYSVIEW_RecordSystime+0x1a>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8010e78:	4798      	blx	r3
 8010e7a:	460a      	mov	r2, r1
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8010e7c:	4601      	mov	r1, r0
 8010e7e:	200d      	movs	r0, #13
 8010e80:	f7ff ffca 	bl	8010e18 <SEGGER_SYSVIEW_RecordU32x2>
}
 8010e84:	bd08      	pop	{r3, pc}
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8010e86:	4b04      	ldr	r3, [pc, #16]	; (8010e98 <SEGGER_SYSVIEW_RecordSystime+0x2c>)
 8010e88:	6859      	ldr	r1, [r3, #4]
 8010e8a:	200c      	movs	r0, #12
 8010e8c:	f7ff ffa4 	bl	8010dd8 <SEGGER_SYSVIEW_RecordU32>
}
 8010e90:	e7f8      	b.n	8010e84 <SEGGER_SYSVIEW_RecordSystime+0x18>
 8010e92:	bf00      	nop
 8010e94:	20009f0c 	.word	0x20009f0c
 8010e98:	e0001000 	.word	0xe0001000

08010e9c <SEGGER_SYSVIEW_RecordU32x3>:
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8010e9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ea0:	4606      	mov	r6, r0
 8010ea2:	4688      	mov	r8, r1
 8010ea4:	4617      	mov	r7, r2
 8010ea6:	461c      	mov	r4, r3
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8010ea8:	f3ef 8511 	mrs	r5, BASEPRI
 8010eac:	f04f 0120 	mov.w	r1, #32
 8010eb0:	f381 8811 	msr	BASEPRI, r1
 8010eb4:	4815      	ldr	r0, [pc, #84]	; (8010f0c <SEGGER_SYSVIEW_RecordU32x3+0x70>)
 8010eb6:	f7ff fd53 	bl	8010960 <_PreparePacket>
  ENCODE_U32(pPayload, Para0);
 8010eba:	4601      	mov	r1, r0
 8010ebc:	e005      	b.n	8010eca <SEGGER_SYSVIEW_RecordU32x3+0x2e>
 8010ebe:	f068 037f 	orn	r3, r8, #127	; 0x7f
 8010ec2:	f801 3b01 	strb.w	r3, [r1], #1
 8010ec6:	ea4f 18d8 	mov.w	r8, r8, lsr #7
 8010eca:	f1b8 0f7f 	cmp.w	r8, #127	; 0x7f
 8010ece:	d8f6      	bhi.n	8010ebe <SEGGER_SYSVIEW_RecordU32x3+0x22>
 8010ed0:	f801 8b01 	strb.w	r8, [r1], #1
  ENCODE_U32(pPayload, Para1);
 8010ed4:	e004      	b.n	8010ee0 <SEGGER_SYSVIEW_RecordU32x3+0x44>
 8010ed6:	f067 037f 	orn	r3, r7, #127	; 0x7f
 8010eda:	f801 3b01 	strb.w	r3, [r1], #1
 8010ede:	09ff      	lsrs	r7, r7, #7
 8010ee0:	2f7f      	cmp	r7, #127	; 0x7f
 8010ee2:	d8f8      	bhi.n	8010ed6 <SEGGER_SYSVIEW_RecordU32x3+0x3a>
 8010ee4:	f801 7b01 	strb.w	r7, [r1], #1
  ENCODE_U32(pPayload, Para2);
 8010ee8:	e004      	b.n	8010ef4 <SEGGER_SYSVIEW_RecordU32x3+0x58>
 8010eea:	f064 037f 	orn	r3, r4, #127	; 0x7f
 8010eee:	f801 3b01 	strb.w	r3, [r1], #1
 8010ef2:	09e4      	lsrs	r4, r4, #7
 8010ef4:	2c7f      	cmp	r4, #127	; 0x7f
 8010ef6:	d8f8      	bhi.n	8010eea <SEGGER_SYSVIEW_RecordU32x3+0x4e>
 8010ef8:	f801 4b01 	strb.w	r4, [r1], #1
  _SendPacket(pPayloadStart, pPayload, EventID);
 8010efc:	4632      	mov	r2, r6
 8010efe:	f7ff fe91 	bl	8010c24 <_SendPacket>
  RECORD_END();
 8010f02:	f385 8811 	msr	BASEPRI, r5
}
 8010f06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f0a:	bf00      	nop
 8010f0c:	2000af34 	.word	0x2000af34

08010f10 <SEGGER_SYSVIEW_RecordU32x4>:
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8010f10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f14:	4606      	mov	r6, r0
 8010f16:	4689      	mov	r9, r1
 8010f18:	4690      	mov	r8, r2
 8010f1a:	461f      	mov	r7, r3
 8010f1c:	9c08      	ldr	r4, [sp, #32]
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8010f1e:	f3ef 8511 	mrs	r5, BASEPRI
 8010f22:	f04f 0120 	mov.w	r1, #32
 8010f26:	f381 8811 	msr	BASEPRI, r1
 8010f2a:	481b      	ldr	r0, [pc, #108]	; (8010f98 <SEGGER_SYSVIEW_RecordU32x4+0x88>)
 8010f2c:	f7ff fd18 	bl	8010960 <_PreparePacket>
  ENCODE_U32(pPayload, Para0);
 8010f30:	4601      	mov	r1, r0
 8010f32:	e005      	b.n	8010f40 <SEGGER_SYSVIEW_RecordU32x4+0x30>
 8010f34:	f069 037f 	orn	r3, r9, #127	; 0x7f
 8010f38:	f801 3b01 	strb.w	r3, [r1], #1
 8010f3c:	ea4f 19d9 	mov.w	r9, r9, lsr #7
 8010f40:	f1b9 0f7f 	cmp.w	r9, #127	; 0x7f
 8010f44:	d8f6      	bhi.n	8010f34 <SEGGER_SYSVIEW_RecordU32x4+0x24>
 8010f46:	f801 9b01 	strb.w	r9, [r1], #1
  ENCODE_U32(pPayload, Para1);
 8010f4a:	e005      	b.n	8010f58 <SEGGER_SYSVIEW_RecordU32x4+0x48>
 8010f4c:	f068 037f 	orn	r3, r8, #127	; 0x7f
 8010f50:	f801 3b01 	strb.w	r3, [r1], #1
 8010f54:	ea4f 18d8 	mov.w	r8, r8, lsr #7
 8010f58:	f1b8 0f7f 	cmp.w	r8, #127	; 0x7f
 8010f5c:	d8f6      	bhi.n	8010f4c <SEGGER_SYSVIEW_RecordU32x4+0x3c>
 8010f5e:	f801 8b01 	strb.w	r8, [r1], #1
  ENCODE_U32(pPayload, Para2);
 8010f62:	e004      	b.n	8010f6e <SEGGER_SYSVIEW_RecordU32x4+0x5e>
 8010f64:	f067 037f 	orn	r3, r7, #127	; 0x7f
 8010f68:	f801 3b01 	strb.w	r3, [r1], #1
 8010f6c:	09ff      	lsrs	r7, r7, #7
 8010f6e:	2f7f      	cmp	r7, #127	; 0x7f
 8010f70:	d8f8      	bhi.n	8010f64 <SEGGER_SYSVIEW_RecordU32x4+0x54>
 8010f72:	f801 7b01 	strb.w	r7, [r1], #1
  ENCODE_U32(pPayload, Para3);
 8010f76:	e004      	b.n	8010f82 <SEGGER_SYSVIEW_RecordU32x4+0x72>
 8010f78:	f064 037f 	orn	r3, r4, #127	; 0x7f
 8010f7c:	f801 3b01 	strb.w	r3, [r1], #1
 8010f80:	09e4      	lsrs	r4, r4, #7
 8010f82:	2c7f      	cmp	r4, #127	; 0x7f
 8010f84:	d8f8      	bhi.n	8010f78 <SEGGER_SYSVIEW_RecordU32x4+0x68>
 8010f86:	f801 4b01 	strb.w	r4, [r1], #1
  _SendPacket(pPayloadStart, pPayload, EventID);
 8010f8a:	4632      	mov	r2, r6
 8010f8c:	f7ff fe4a 	bl	8010c24 <_SendPacket>
  RECORD_END();
 8010f90:	f385 8811 	msr	BASEPRI, r5
}
 8010f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f98:	2000af34 	.word	0x2000af34

08010f9c <SEGGER_SYSVIEW_Stop>:
void SEGGER_SYSVIEW_Stop(void) {
 8010f9c:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8010f9e:	f3ef 8411 	mrs	r4, BASEPRI
 8010fa2:	f04f 0120 	mov.w	r1, #32
 8010fa6:	f381 8811 	msr	BASEPRI, r1
 8010faa:	4808      	ldr	r0, [pc, #32]	; (8010fcc <SEGGER_SYSVIEW_Stop+0x30>)
 8010fac:	f7ff fcd8 	bl	8010960 <_PreparePacket>
  if (_SYSVIEW_Globals.EnableState) {
 8010fb0:	4b07      	ldr	r3, [pc, #28]	; (8010fd0 <SEGGER_SYSVIEW_Stop+0x34>)
 8010fb2:	781b      	ldrb	r3, [r3, #0]
 8010fb4:	b913      	cbnz	r3, 8010fbc <SEGGER_SYSVIEW_Stop+0x20>
  RECORD_END();
 8010fb6:	f384 8811 	msr	BASEPRI, r4
}
 8010fba:	bd10      	pop	{r4, pc}
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8010fbc:	220b      	movs	r2, #11
 8010fbe:	4601      	mov	r1, r0
 8010fc0:	f7ff fe30 	bl	8010c24 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8010fc4:	4b02      	ldr	r3, [pc, #8]	; (8010fd0 <SEGGER_SYSVIEW_Stop+0x34>)
 8010fc6:	2200      	movs	r2, #0
 8010fc8:	701a      	strb	r2, [r3, #0]
 8010fca:	e7f4      	b.n	8010fb6 <SEGGER_SYSVIEW_Stop+0x1a>
 8010fcc:	2000af34 	.word	0x2000af34
 8010fd0:	20009f0c 	.word	0x20009f0c

08010fd4 <SEGGER_SYSVIEW_GetSysDesc>:
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8010fd4:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8010fd6:	f3ef 8411 	mrs	r4, BASEPRI
 8010fda:	f04f 0120 	mov.w	r1, #32
 8010fde:	f381 8811 	msr	BASEPRI, r1
 8010fe2:	481a      	ldr	r0, [pc, #104]	; (801104c <SEGGER_SYSVIEW_GetSysDesc+0x78>)
 8010fe4:	f7ff fcbc 	bl	8010960 <_PreparePacket>
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8010fe8:	4b19      	ldr	r3, [pc, #100]	; (8011050 <SEGGER_SYSVIEW_GetSysDesc+0x7c>)
 8010fea:	685a      	ldr	r2, [r3, #4]
 8010fec:	4603      	mov	r3, r0
 8010fee:	e004      	b.n	8010ffa <SEGGER_SYSVIEW_GetSysDesc+0x26>
 8010ff0:	f062 017f 	orn	r1, r2, #127	; 0x7f
 8010ff4:	f803 1b01 	strb.w	r1, [r3], #1
 8010ff8:	09d2      	lsrs	r2, r2, #7
 8010ffa:	2a7f      	cmp	r2, #127	; 0x7f
 8010ffc:	d8f8      	bhi.n	8010ff0 <SEGGER_SYSVIEW_GetSysDesc+0x1c>
 8010ffe:	f803 2b01 	strb.w	r2, [r3], #1
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8011002:	4a13      	ldr	r2, [pc, #76]	; (8011050 <SEGGER_SYSVIEW_GetSysDesc+0x7c>)
 8011004:	6892      	ldr	r2, [r2, #8]
 8011006:	e004      	b.n	8011012 <SEGGER_SYSVIEW_GetSysDesc+0x3e>
 8011008:	f062 017f 	orn	r1, r2, #127	; 0x7f
 801100c:	f803 1b01 	strb.w	r1, [r3], #1
 8011010:	09d2      	lsrs	r2, r2, #7
 8011012:	2a7f      	cmp	r2, #127	; 0x7f
 8011014:	d8f8      	bhi.n	8011008 <SEGGER_SYSVIEW_GetSysDesc+0x34>
 8011016:	f803 2b01 	strb.w	r2, [r3], #1
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 801101a:	4a0d      	ldr	r2, [pc, #52]	; (8011050 <SEGGER_SYSVIEW_GetSysDesc+0x7c>)
 801101c:	6912      	ldr	r2, [r2, #16]
 801101e:	e004      	b.n	801102a <SEGGER_SYSVIEW_GetSysDesc+0x56>
 8011020:	f062 017f 	orn	r1, r2, #127	; 0x7f
 8011024:	f803 1b01 	strb.w	r1, [r3], #1
 8011028:	09d2      	lsrs	r2, r2, #7
 801102a:	2a7f      	cmp	r2, #127	; 0x7f
 801102c:	d8f8      	bhi.n	8011020 <SEGGER_SYSVIEW_GetSysDesc+0x4c>
 801102e:	4619      	mov	r1, r3
 8011030:	f801 2b02 	strb.w	r2, [r1], #2
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8011034:	2200      	movs	r2, #0
 8011036:	705a      	strb	r2, [r3, #1]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8011038:	2218      	movs	r2, #24
 801103a:	f7ff fdf3 	bl	8010c24 <_SendPacket>
  RECORD_END();
 801103e:	f384 8811 	msr	BASEPRI, r4
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8011042:	4b03      	ldr	r3, [pc, #12]	; (8011050 <SEGGER_SYSVIEW_GetSysDesc+0x7c>)
 8011044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011046:	b103      	cbz	r3, 801104a <SEGGER_SYSVIEW_GetSysDesc+0x76>
    _SYSVIEW_Globals.pfSendSysDesc();
 8011048:	4798      	blx	r3
}
 801104a:	bd10      	pop	{r4, pc}
 801104c:	2000af34 	.word	0x2000af34
 8011050:	20009f0c 	.word	0x20009f0c

08011054 <SEGGER_SYSVIEW_SendTaskInfo>:
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8011054:	b570      	push	{r4, r5, r6, lr}
 8011056:	4606      	mov	r6, r0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8011058:	f3ef 8511 	mrs	r5, BASEPRI
 801105c:	f04f 0120 	mov.w	r1, #32
 8011060:	f381 8811 	msr	BASEPRI, r1
 8011064:	482a      	ldr	r0, [pc, #168]	; (8011110 <SEGGER_SYSVIEW_SendTaskInfo+0xbc>)
 8011066:	f7ff fc7b 	bl	8010960 <_PreparePacket>
 801106a:	4604      	mov	r4, r0
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 801106c:	6833      	ldr	r3, [r6, #0]
 801106e:	4a29      	ldr	r2, [pc, #164]	; (8011114 <SEGGER_SYSVIEW_SendTaskInfo+0xc0>)
 8011070:	6912      	ldr	r2, [r2, #16]
 8011072:	1a9b      	subs	r3, r3, r2
 8011074:	e004      	b.n	8011080 <SEGGER_SYSVIEW_SendTaskInfo+0x2c>
 8011076:	f063 027f 	orn	r2, r3, #127	; 0x7f
 801107a:	f800 2b01 	strb.w	r2, [r0], #1
 801107e:	09db      	lsrs	r3, r3, #7
 8011080:	2b7f      	cmp	r3, #127	; 0x7f
 8011082:	d8f8      	bhi.n	8011076 <SEGGER_SYSVIEW_SendTaskInfo+0x22>
 8011084:	f800 3b01 	strb.w	r3, [r0], #1
  ENCODE_U32(pPayload, pInfo->Prio);
 8011088:	68b3      	ldr	r3, [r6, #8]
 801108a:	e004      	b.n	8011096 <SEGGER_SYSVIEW_SendTaskInfo+0x42>
 801108c:	f063 027f 	orn	r2, r3, #127	; 0x7f
 8011090:	f800 2b01 	strb.w	r2, [r0], #1
 8011094:	09db      	lsrs	r3, r3, #7
 8011096:	2b7f      	cmp	r3, #127	; 0x7f
 8011098:	d8f8      	bhi.n	801108c <SEGGER_SYSVIEW_SendTaskInfo+0x38>
 801109a:	f800 3b01 	strb.w	r3, [r0], #1
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 801109e:	2220      	movs	r2, #32
 80110a0:	6871      	ldr	r1, [r6, #4]
 80110a2:	f7ff fc27 	bl	80108f4 <_EncodeStr>
 80110a6:	4601      	mov	r1, r0
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80110a8:	2209      	movs	r2, #9
 80110aa:	4620      	mov	r0, r4
 80110ac:	f7ff fdba 	bl	8010c24 <_SendPacket>
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80110b0:	6832      	ldr	r2, [r6, #0]
 80110b2:	4b18      	ldr	r3, [pc, #96]	; (8011114 <SEGGER_SYSVIEW_SendTaskInfo+0xc0>)
 80110b4:	691b      	ldr	r3, [r3, #16]
 80110b6:	1ad2      	subs	r2, r2, r3
 80110b8:	4623      	mov	r3, r4
 80110ba:	e004      	b.n	80110c6 <SEGGER_SYSVIEW_SendTaskInfo+0x72>
 80110bc:	f062 017f 	orn	r1, r2, #127	; 0x7f
 80110c0:	f803 1b01 	strb.w	r1, [r3], #1
 80110c4:	09d2      	lsrs	r2, r2, #7
 80110c6:	2a7f      	cmp	r2, #127	; 0x7f
 80110c8:	d8f8      	bhi.n	80110bc <SEGGER_SYSVIEW_SendTaskInfo+0x68>
 80110ca:	f803 2b01 	strb.w	r2, [r3], #1
  ENCODE_U32(pPayload, pInfo->StackBase);
 80110ce:	68f2      	ldr	r2, [r6, #12]
 80110d0:	e004      	b.n	80110dc <SEGGER_SYSVIEW_SendTaskInfo+0x88>
 80110d2:	f062 017f 	orn	r1, r2, #127	; 0x7f
 80110d6:	f803 1b01 	strb.w	r1, [r3], #1
 80110da:	09d2      	lsrs	r2, r2, #7
 80110dc:	2a7f      	cmp	r2, #127	; 0x7f
 80110de:	d8f8      	bhi.n	80110d2 <SEGGER_SYSVIEW_SendTaskInfo+0x7e>
 80110e0:	f803 2b01 	strb.w	r2, [r3], #1
  ENCODE_U32(pPayload, pInfo->StackSize);
 80110e4:	6932      	ldr	r2, [r6, #16]
 80110e6:	e004      	b.n	80110f2 <SEGGER_SYSVIEW_SendTaskInfo+0x9e>
 80110e8:	f062 017f 	orn	r1, r2, #127	; 0x7f
 80110ec:	f803 1b01 	strb.w	r1, [r3], #1
 80110f0:	09d2      	lsrs	r2, r2, #7
 80110f2:	2a7f      	cmp	r2, #127	; 0x7f
 80110f4:	d8f8      	bhi.n	80110e8 <SEGGER_SYSVIEW_SendTaskInfo+0x94>
 80110f6:	4619      	mov	r1, r3
 80110f8:	f801 2b02 	strb.w	r2, [r1], #2
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80110fc:	2200      	movs	r2, #0
 80110fe:	705a      	strb	r2, [r3, #1]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8011100:	2215      	movs	r2, #21
 8011102:	4620      	mov	r0, r4
 8011104:	f7ff fd8e 	bl	8010c24 <_SendPacket>
  RECORD_END();
 8011108:	f385 8811 	msr	BASEPRI, r5
}
 801110c:	bd70      	pop	{r4, r5, r6, pc}
 801110e:	bf00      	nop
 8011110:	2000af34 	.word	0x2000af34
 8011114:	20009f0c 	.word	0x20009f0c

08011118 <SEGGER_SYSVIEW_SendSysDesc>:
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8011118:	b570      	push	{r4, r5, r6, lr}
 801111a:	4605      	mov	r5, r0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 801111c:	f3ef 8611 	mrs	r6, BASEPRI
 8011120:	f04f 0120 	mov.w	r1, #32
 8011124:	f381 8811 	msr	BASEPRI, r1
 8011128:	4807      	ldr	r0, [pc, #28]	; (8011148 <SEGGER_SYSVIEW_SendSysDesc+0x30>)
 801112a:	f7ff fc19 	bl	8010960 <_PreparePacket>
 801112e:	4604      	mov	r4, r0
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8011130:	2280      	movs	r2, #128	; 0x80
 8011132:	4629      	mov	r1, r5
 8011134:	f7ff fbde 	bl	80108f4 <_EncodeStr>
 8011138:	4601      	mov	r1, r0
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 801113a:	220e      	movs	r2, #14
 801113c:	4620      	mov	r0, r4
 801113e:	f7ff fd71 	bl	8010c24 <_SendPacket>
  RECORD_END();
 8011142:	f386 8811 	msr	BASEPRI, r6
}
 8011146:	bd70      	pop	{r4, r5, r6, pc}
 8011148:	2000af34 	.word	0x2000af34

0801114c <SEGGER_SYSVIEW_OnIdle>:
void SEGGER_SYSVIEW_OnIdle(void) {
 801114c:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 801114e:	f3ef 8411 	mrs	r4, BASEPRI
 8011152:	f04f 0120 	mov.w	r1, #32
 8011156:	f381 8811 	msr	BASEPRI, r1
 801115a:	4805      	ldr	r0, [pc, #20]	; (8011170 <SEGGER_SYSVIEW_OnIdle+0x24>)
 801115c:	f7ff fc00 	bl	8010960 <_PreparePacket>
 8011160:	4601      	mov	r1, r0
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8011162:	2211      	movs	r2, #17
 8011164:	f7ff fd5e 	bl	8010c24 <_SendPacket>
  RECORD_END();
 8011168:	f384 8811 	msr	BASEPRI, r4
}
 801116c:	bd10      	pop	{r4, pc}
 801116e:	bf00      	nop
 8011170:	2000af34 	.word	0x2000af34

08011174 <SEGGER_SYSVIEW_OnTaskCreate>:
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8011174:	b538      	push	{r3, r4, r5, lr}
 8011176:	4604      	mov	r4, r0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8011178:	f3ef 8511 	mrs	r5, BASEPRI
 801117c:	f04f 0120 	mov.w	r1, #32
 8011180:	f381 8811 	msr	BASEPRI, r1
 8011184:	480b      	ldr	r0, [pc, #44]	; (80111b4 <SEGGER_SYSVIEW_OnTaskCreate+0x40>)
 8011186:	f7ff fbeb 	bl	8010960 <_PreparePacket>
  TaskId = SHRINK_ID(TaskId);
 801118a:	4b0b      	ldr	r3, [pc, #44]	; (80111b8 <SEGGER_SYSVIEW_OnTaskCreate+0x44>)
 801118c:	691b      	ldr	r3, [r3, #16]
 801118e:	1ae3      	subs	r3, r4, r3
  ENCODE_U32(pPayload, TaskId);
 8011190:	4601      	mov	r1, r0
 8011192:	e004      	b.n	801119e <SEGGER_SYSVIEW_OnTaskCreate+0x2a>
 8011194:	f063 027f 	orn	r2, r3, #127	; 0x7f
 8011198:	f801 2b01 	strb.w	r2, [r1], #1
 801119c:	09db      	lsrs	r3, r3, #7
 801119e:	2b7f      	cmp	r3, #127	; 0x7f
 80111a0:	d8f8      	bhi.n	8011194 <SEGGER_SYSVIEW_OnTaskCreate+0x20>
 80111a2:	f801 3b01 	strb.w	r3, [r1], #1
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80111a6:	2208      	movs	r2, #8
 80111a8:	f7ff fd3c 	bl	8010c24 <_SendPacket>
  RECORD_END();
 80111ac:	f385 8811 	msr	BASEPRI, r5
}
 80111b0:	bd38      	pop	{r3, r4, r5, pc}
 80111b2:	bf00      	nop
 80111b4:	2000af34 	.word	0x2000af34
 80111b8:	20009f0c 	.word	0x20009f0c

080111bc <SEGGER_SYSVIEW_OnTaskStartExec>:
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80111bc:	b538      	push	{r3, r4, r5, lr}
 80111be:	4604      	mov	r4, r0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80111c0:	f3ef 8511 	mrs	r5, BASEPRI
 80111c4:	f04f 0120 	mov.w	r1, #32
 80111c8:	f381 8811 	msr	BASEPRI, r1
 80111cc:	480b      	ldr	r0, [pc, #44]	; (80111fc <SEGGER_SYSVIEW_OnTaskStartExec+0x40>)
 80111ce:	f7ff fbc7 	bl	8010960 <_PreparePacket>
  TaskId = SHRINK_ID(TaskId);
 80111d2:	4b0b      	ldr	r3, [pc, #44]	; (8011200 <SEGGER_SYSVIEW_OnTaskStartExec+0x44>)
 80111d4:	691b      	ldr	r3, [r3, #16]
 80111d6:	1ae3      	subs	r3, r4, r3
  ENCODE_U32(pPayload, TaskId);
 80111d8:	4601      	mov	r1, r0
 80111da:	e004      	b.n	80111e6 <SEGGER_SYSVIEW_OnTaskStartExec+0x2a>
 80111dc:	f063 027f 	orn	r2, r3, #127	; 0x7f
 80111e0:	f801 2b01 	strb.w	r2, [r1], #1
 80111e4:	09db      	lsrs	r3, r3, #7
 80111e6:	2b7f      	cmp	r3, #127	; 0x7f
 80111e8:	d8f8      	bhi.n	80111dc <SEGGER_SYSVIEW_OnTaskStartExec+0x20>
 80111ea:	f801 3b01 	strb.w	r3, [r1], #1
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 80111ee:	2204      	movs	r2, #4
 80111f0:	f7ff fd18 	bl	8010c24 <_SendPacket>
  RECORD_END();
 80111f4:	f385 8811 	msr	BASEPRI, r5
}
 80111f8:	bd38      	pop	{r3, r4, r5, pc}
 80111fa:	bf00      	nop
 80111fc:	2000af34 	.word	0x2000af34
 8011200:	20009f0c 	.word	0x20009f0c

08011204 <SEGGER_SYSVIEW_OnTaskStartReady>:
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8011204:	b538      	push	{r3, r4, r5, lr}
 8011206:	4604      	mov	r4, r0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8011208:	f3ef 8511 	mrs	r5, BASEPRI
 801120c:	f04f 0120 	mov.w	r1, #32
 8011210:	f381 8811 	msr	BASEPRI, r1
 8011214:	480b      	ldr	r0, [pc, #44]	; (8011244 <SEGGER_SYSVIEW_OnTaskStartReady+0x40>)
 8011216:	f7ff fba3 	bl	8010960 <_PreparePacket>
  TaskId = SHRINK_ID(TaskId);
 801121a:	4b0b      	ldr	r3, [pc, #44]	; (8011248 <SEGGER_SYSVIEW_OnTaskStartReady+0x44>)
 801121c:	691b      	ldr	r3, [r3, #16]
 801121e:	1ae3      	subs	r3, r4, r3
  ENCODE_U32(pPayload, TaskId);
 8011220:	4601      	mov	r1, r0
 8011222:	e004      	b.n	801122e <SEGGER_SYSVIEW_OnTaskStartReady+0x2a>
 8011224:	f063 027f 	orn	r2, r3, #127	; 0x7f
 8011228:	f801 2b01 	strb.w	r2, [r1], #1
 801122c:	09db      	lsrs	r3, r3, #7
 801122e:	2b7f      	cmp	r3, #127	; 0x7f
 8011230:	d8f8      	bhi.n	8011224 <SEGGER_SYSVIEW_OnTaskStartReady+0x20>
 8011232:	f801 3b01 	strb.w	r3, [r1], #1
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8011236:	2206      	movs	r2, #6
 8011238:	f7ff fcf4 	bl	8010c24 <_SendPacket>
  RECORD_END();
 801123c:	f385 8811 	msr	BASEPRI, r5
}
 8011240:	bd38      	pop	{r3, r4, r5, pc}
 8011242:	bf00      	nop
 8011244:	2000af34 	.word	0x2000af34
 8011248:	20009f0c 	.word	0x20009f0c

0801124c <SEGGER_SYSVIEW_SendModule>:
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 801124c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (_pFirstModule != 0) {
 801124e:	4b1b      	ldr	r3, [pc, #108]	; (80112bc <SEGGER_SYSVIEW_SendModule+0x70>)
 8011250:	681c      	ldr	r4, [r3, #0]
 8011252:	b394      	cbz	r4, 80112ba <SEGGER_SYSVIEW_SendModule+0x6e>
    for (n = 0; n < ModuleId; n++) {
 8011254:	2300      	movs	r3, #0
 8011256:	4607      	mov	r7, r0
 8011258:	4298      	cmp	r0, r3
 801125a:	d903      	bls.n	8011264 <SEGGER_SYSVIEW_SendModule+0x18>
      pModule = pModule->pNext;
 801125c:	6924      	ldr	r4, [r4, #16]
      if (pModule == 0) {
 801125e:	b10c      	cbz	r4, 8011264 <SEGGER_SYSVIEW_SendModule+0x18>
    for (n = 0; n < ModuleId; n++) {
 8011260:	3301      	adds	r3, #1
 8011262:	e7f8      	b.n	8011256 <SEGGER_SYSVIEW_SendModule+0xa>
    if (pModule != 0) {
 8011264:	b34c      	cbz	r4, 80112ba <SEGGER_SYSVIEW_SendModule+0x6e>
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8011266:	f3ef 8611 	mrs	r6, BASEPRI
 801126a:	f04f 0120 	mov.w	r1, #32
 801126e:	f381 8811 	msr	BASEPRI, r1
 8011272:	4813      	ldr	r0, [pc, #76]	; (80112c0 <SEGGER_SYSVIEW_SendModule+0x74>)
 8011274:	f7ff fb74 	bl	8010960 <_PreparePacket>
 8011278:	4605      	mov	r5, r0
      ENCODE_U32(pPayload, ModuleId);
 801127a:	e004      	b.n	8011286 <SEGGER_SYSVIEW_SendModule+0x3a>
 801127c:	f067 037f 	orn	r3, r7, #127	; 0x7f
 8011280:	f800 3b01 	strb.w	r3, [r0], #1
 8011284:	09ff      	lsrs	r7, r7, #7
 8011286:	2f7f      	cmp	r7, #127	; 0x7f
 8011288:	d8f8      	bhi.n	801127c <SEGGER_SYSVIEW_SendModule+0x30>
 801128a:	f800 7b01 	strb.w	r7, [r0], #1
      ENCODE_U32(pPayload, (pModule->EventOffset));
 801128e:	68a3      	ldr	r3, [r4, #8]
 8011290:	e004      	b.n	801129c <SEGGER_SYSVIEW_SendModule+0x50>
 8011292:	f063 027f 	orn	r2, r3, #127	; 0x7f
 8011296:	f800 2b01 	strb.w	r2, [r0], #1
 801129a:	09db      	lsrs	r3, r3, #7
 801129c:	2b7f      	cmp	r3, #127	; 0x7f
 801129e:	d8f8      	bhi.n	8011292 <SEGGER_SYSVIEW_SendModule+0x46>
 80112a0:	f800 3b01 	strb.w	r3, [r0], #1
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80112a4:	2280      	movs	r2, #128	; 0x80
 80112a6:	6821      	ldr	r1, [r4, #0]
 80112a8:	f7ff fb24 	bl	80108f4 <_EncodeStr>
 80112ac:	4601      	mov	r1, r0
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80112ae:	2216      	movs	r2, #22
 80112b0:	4628      	mov	r0, r5
 80112b2:	f7ff fcb7 	bl	8010c24 <_SendPacket>
      RECORD_END();
 80112b6:	f386 8811 	msr	BASEPRI, r6
}
 80112ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80112bc:	2000b018 	.word	0x2000b018
 80112c0:	2000af34 	.word	0x2000af34

080112c4 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80112c4:	b570      	push	{r4, r5, r6, lr}
 80112c6:	4605      	mov	r5, r0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80112c8:	f3ef 8611 	mrs	r6, BASEPRI
 80112cc:	f04f 0120 	mov.w	r1, #32
 80112d0:	f381 8811 	msr	BASEPRI, r1
 80112d4:	480a      	ldr	r0, [pc, #40]	; (8011300 <SEGGER_SYSVIEW_Warn+0x3c>)
 80112d6:	f7ff fb43 	bl	8010960 <_PreparePacket>
 80112da:	4604      	mov	r4, r0
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80112dc:	2280      	movs	r2, #128	; 0x80
 80112de:	4629      	mov	r1, r5
 80112e0:	f7ff fb08 	bl	80108f4 <_EncodeStr>
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80112e4:	4601      	mov	r1, r0
 80112e6:	2301      	movs	r3, #1
 80112e8:	f801 3b02 	strb.w	r3, [r1], #2
  ENCODE_U32(pPayload, 0);
 80112ec:	2300      	movs	r3, #0
 80112ee:	7043      	strb	r3, [r0, #1]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80112f0:	221a      	movs	r2, #26
 80112f2:	4620      	mov	r0, r4
 80112f4:	f7ff fc96 	bl	8010c24 <_SendPacket>
  RECORD_END();
 80112f8:	f386 8811 	msr	BASEPRI, r6
}
 80112fc:	bd70      	pop	{r4, r5, r6, pc}
 80112fe:	bf00      	nop
 8011300:	2000af34 	.word	0x2000af34

08011304 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 8011304:	b510      	push	{r4, lr}
 8011306:	4611      	mov	r1, r2
 8011308:	461c      	mov	r4, r3
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 801130a:	461a      	mov	r2, r3
 801130c:	2000      	movs	r0, #0
 801130e:	f7ff fa59 	bl	80107c4 <SEGGER_RTT_Write>
  return len;
}
 8011312:	4620      	mov	r0, r4
 8011314:	bd10      	pop	{r4, pc}
	...

08011318 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8011318:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 801131a:	2200      	movs	r2, #0
 801131c:	490f      	ldr	r1, [pc, #60]	; (801135c <MX_USB_Device_Init+0x44>)
 801131e:	4810      	ldr	r0, [pc, #64]	; (8011360 <MX_USB_Device_Init+0x48>)
 8011320:	f7f6 fba7 	bl	8007a72 <USBD_Init>
 8011324:	b970      	cbnz	r0, 8011344 <MX_USB_Device_Init+0x2c>
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8011326:	490f      	ldr	r1, [pc, #60]	; (8011364 <MX_USB_Device_Init+0x4c>)
 8011328:	480d      	ldr	r0, [pc, #52]	; (8011360 <MX_USB_Device_Init+0x48>)
 801132a:	f7f6 fbb9 	bl	8007aa0 <USBD_RegisterClass>
 801132e:	b960      	cbnz	r0, 801134a <MX_USB_Device_Init+0x32>
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8011330:	490d      	ldr	r1, [pc, #52]	; (8011368 <MX_USB_Device_Init+0x50>)
 8011332:	480b      	ldr	r0, [pc, #44]	; (8011360 <MX_USB_Device_Init+0x48>)
 8011334:	f7f6 fb4f 	bl	80079d6 <USBD_CDC_RegisterInterface>
 8011338:	b950      	cbnz	r0, 8011350 <MX_USB_Device_Init+0x38>
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 801133a:	4809      	ldr	r0, [pc, #36]	; (8011360 <MX_USB_Device_Init+0x48>)
 801133c:	f7f6 fbc7 	bl	8007ace <USBD_Start>
 8011340:	b948      	cbnz	r0, 8011356 <MX_USB_Device_Init+0x3e>
    Error_Handler();
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8011342:	bd08      	pop	{r3, pc}
    Error_Handler();
 8011344:	f7ef fc5c 	bl	8000c00 <Error_Handler>
 8011348:	e7ed      	b.n	8011326 <MX_USB_Device_Init+0xe>
    Error_Handler();
 801134a:	f7ef fc59 	bl	8000c00 <Error_Handler>
 801134e:	e7ef      	b.n	8011330 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8011350:	f7ef fc56 	bl	8000c00 <Error_Handler>
 8011354:	e7f1      	b.n	801133a <MX_USB_Device_Init+0x22>
    Error_Handler();
 8011356:	f7ef fc53 	bl	8000c00 <Error_Handler>
}
 801135a:	e7f2      	b.n	8011342 <MX_USB_Device_Init+0x2a>
 801135c:	200015b0 	.word	0x200015b0
 8011360:	2000b01c 	.word	0x2000b01c
 8011364:	2000000c 	.word	0x2000000c
 8011368:	2000159c 	.word	0x2000159c

0801136c <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 801136c:	2000      	movs	r0, #0
 801136e:	4770      	bx	lr

08011370 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8011370:	2000      	movs	r0, #0
 8011372:	4770      	bx	lr

08011374 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8011374:	2000      	movs	r0, #0
 8011376:	4770      	bx	lr

08011378 <CDC_Receive_FS>:
{
 8011378:	b510      	push	{r4, lr}
 801137a:	4601      	mov	r1, r0
	dataReceivedFlag =1;
 801137c:	4b05      	ldr	r3, [pc, #20]	; (8011394 <CDC_Receive_FS+0x1c>)
 801137e:	2201      	movs	r2, #1
 8011380:	701a      	strb	r2, [r3, #0]
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8011382:	4c05      	ldr	r4, [pc, #20]	; (8011398 <CDC_Receive_FS+0x20>)
 8011384:	4620      	mov	r0, r4
 8011386:	f7f6 fb38 	bl	80079fa <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801138a:	4620      	mov	r0, r4
 801138c:	f7f6 fb58 	bl	8007a40 <USBD_CDC_ReceivePacket>
}
 8011390:	2000      	movs	r0, #0
 8011392:	bd10      	pop	{r4, pc}
 8011394:	2000c2ec 	.word	0x2000c2ec
 8011398:	2000b01c 	.word	0x2000b01c

0801139c <CDC_Init_FS>:
{
 801139c:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801139e:	4c06      	ldr	r4, [pc, #24]	; (80113b8 <CDC_Init_FS+0x1c>)
 80113a0:	2200      	movs	r2, #0
 80113a2:	4906      	ldr	r1, [pc, #24]	; (80113bc <CDC_Init_FS+0x20>)
 80113a4:	4620      	mov	r0, r4
 80113a6:	f7f6 fb1d 	bl	80079e4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80113aa:	4905      	ldr	r1, [pc, #20]	; (80113c0 <CDC_Init_FS+0x24>)
 80113ac:	4620      	mov	r0, r4
 80113ae:	f7f6 fb24 	bl	80079fa <USBD_CDC_SetRxBuffer>
}
 80113b2:	2000      	movs	r0, #0
 80113b4:	bd10      	pop	{r4, pc}
 80113b6:	bf00      	nop
 80113b8:	2000b01c 	.word	0x2000b01c
 80113bc:	2000baec 	.word	0x2000baec
 80113c0:	2000b2ec 	.word	0x2000b2ec

080113c4 <CDC_Transmit_FS>:
{
 80113c4:	b510      	push	{r4, lr}
 80113c6:	460a      	mov	r2, r1
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80113c8:	4c04      	ldr	r4, [pc, #16]	; (80113dc <CDC_Transmit_FS+0x18>)
 80113ca:	4601      	mov	r1, r0
 80113cc:	4620      	mov	r0, r4
 80113ce:	f7f6 fb09 	bl	80079e4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80113d2:	4620      	mov	r0, r4
 80113d4:	f7f6 fb1a 	bl	8007a0c <USBD_CDC_TransmitPacket>
}
 80113d8:	bd10      	pop	{r4, pc}
 80113da:	bf00      	nop
 80113dc:	2000b01c 	.word	0x2000b01c

080113e0 <USBD_CDC_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 80113e0:	2312      	movs	r3, #18
 80113e2:	800b      	strh	r3, [r1, #0]
  return USBD_CDC_DeviceDesc;
}
 80113e4:	4800      	ldr	r0, [pc, #0]	; (80113e8 <USBD_CDC_DeviceDescriptor+0x8>)
 80113e6:	4770      	bx	lr
 80113e8:	200015d0 	.word	0x200015d0

080113ec <USBD_CDC_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80113ec:	2304      	movs	r3, #4
 80113ee:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 80113f0:	4800      	ldr	r0, [pc, #0]	; (80113f4 <USBD_CDC_LangIDStrDescriptor+0x8>)
 80113f2:	4770      	bx	lr
 80113f4:	200015e4 	.word	0x200015e4

080113f8 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 80113f8:	2300      	movs	r3, #0
 80113fa:	4293      	cmp	r3, r2
 80113fc:	d21e      	bcs.n	801143c <IntToUnicode+0x44>
{
 80113fe:	b500      	push	{lr}
 8011400:	e010      	b.n	8011424 <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011402:	f10c 0c37 	add.w	ip, ip, #55	; 0x37
 8011406:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 801140a:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 801140c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8011410:	f10c 0c01 	add.w	ip, ip, #1
 8011414:	f04f 0e00 	mov.w	lr, #0
 8011418:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 801141c:	3301      	adds	r3, #1
 801141e:	b2db      	uxtb	r3, r3
 8011420:	4293      	cmp	r3, r2
 8011422:	d209      	bcs.n	8011438 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 8011424:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 8011428:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
 801142c:	d2e9      	bcs.n	8011402 <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 801142e:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8011432:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 8011436:	e7e8      	b.n	801140a <IntToUnicode+0x12>
  }
}
 8011438:	f85d fb04 	ldr.w	pc, [sp], #4
 801143c:	4770      	bx	lr
	...

08011440 <Get_SerialNum>:
{
 8011440:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011442:	4b0b      	ldr	r3, [pc, #44]	; (8011470 <Get_SerialNum+0x30>)
 8011444:	f8d3 0590 	ldr.w	r0, [r3, #1424]	; 0x590
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011448:	f8d3 4594 	ldr.w	r4, [r3, #1428]	; 0x594
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801144c:	f8d3 3598 	ldr.w	r3, [r3, #1432]	; 0x598
  if (deviceserial0 != 0)
 8011450:	18c0      	adds	r0, r0, r3
 8011452:	d100      	bne.n	8011456 <Get_SerialNum+0x16>
}
 8011454:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011456:	4d07      	ldr	r5, [pc, #28]	; (8011474 <Get_SerialNum+0x34>)
 8011458:	2208      	movs	r2, #8
 801145a:	1ca9      	adds	r1, r5, #2
 801145c:	f7ff ffcc 	bl	80113f8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011460:	2204      	movs	r2, #4
 8011462:	f105 0112 	add.w	r1, r5, #18
 8011466:	4620      	mov	r0, r4
 8011468:	f7ff ffc6 	bl	80113f8 <IntToUnicode>
}
 801146c:	e7f2      	b.n	8011454 <Get_SerialNum+0x14>
 801146e:	bf00      	nop
 8011470:	1fff7000 	.word	0x1fff7000
 8011474:	200015e8 	.word	0x200015e8

08011478 <USBD_CDC_SerialStrDescriptor>:
{
 8011478:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 801147a:	231a      	movs	r3, #26
 801147c:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 801147e:	f7ff ffdf 	bl	8011440 <Get_SerialNum>
}
 8011482:	4801      	ldr	r0, [pc, #4]	; (8011488 <USBD_CDC_SerialStrDescriptor+0x10>)
 8011484:	bd08      	pop	{r3, pc}
 8011486:	bf00      	nop
 8011488:	200015e8 	.word	0x200015e8

0801148c <USBD_CDC_ProductStrDescriptor>:
{
 801148c:	b508      	push	{r3, lr}
 801148e:	460a      	mov	r2, r1
  if(speed == 0)
 8011490:	b928      	cbnz	r0, 801149e <USBD_CDC_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8011492:	4905      	ldr	r1, [pc, #20]	; (80114a8 <USBD_CDC_ProductStrDescriptor+0x1c>)
 8011494:	4805      	ldr	r0, [pc, #20]	; (80114ac <USBD_CDC_ProductStrDescriptor+0x20>)
 8011496:	f7f6 ff96 	bl	80083c6 <USBD_GetString>
}
 801149a:	4803      	ldr	r0, [pc, #12]	; (80114a8 <USBD_CDC_ProductStrDescriptor+0x1c>)
 801149c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801149e:	4902      	ldr	r1, [pc, #8]	; (80114a8 <USBD_CDC_ProductStrDescriptor+0x1c>)
 80114a0:	4802      	ldr	r0, [pc, #8]	; (80114ac <USBD_CDC_ProductStrDescriptor+0x20>)
 80114a2:	f7f6 ff90 	bl	80083c6 <USBD_GetString>
 80114a6:	e7f8      	b.n	801149a <USBD_CDC_ProductStrDescriptor+0xe>
 80114a8:	2000c2f0 	.word	0x2000c2f0
 80114ac:	08016a68 	.word	0x08016a68

080114b0 <USBD_CDC_ManufacturerStrDescriptor>:
{
 80114b0:	b510      	push	{r4, lr}
 80114b2:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80114b4:	4c03      	ldr	r4, [pc, #12]	; (80114c4 <USBD_CDC_ManufacturerStrDescriptor+0x14>)
 80114b6:	4621      	mov	r1, r4
 80114b8:	4803      	ldr	r0, [pc, #12]	; (80114c8 <USBD_CDC_ManufacturerStrDescriptor+0x18>)
 80114ba:	f7f6 ff84 	bl	80083c6 <USBD_GetString>
}
 80114be:	4620      	mov	r0, r4
 80114c0:	bd10      	pop	{r4, pc}
 80114c2:	bf00      	nop
 80114c4:	2000c2f0 	.word	0x2000c2f0
 80114c8:	08016a80 	.word	0x08016a80

080114cc <USBD_CDC_ConfigStrDescriptor>:
{
 80114cc:	b508      	push	{r3, lr}
 80114ce:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 80114d0:	b928      	cbnz	r0, 80114de <USBD_CDC_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80114d2:	4905      	ldr	r1, [pc, #20]	; (80114e8 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 80114d4:	4805      	ldr	r0, [pc, #20]	; (80114ec <USBD_CDC_ConfigStrDescriptor+0x20>)
 80114d6:	f7f6 ff76 	bl	80083c6 <USBD_GetString>
}
 80114da:	4803      	ldr	r0, [pc, #12]	; (80114e8 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 80114dc:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80114de:	4902      	ldr	r1, [pc, #8]	; (80114e8 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 80114e0:	4802      	ldr	r0, [pc, #8]	; (80114ec <USBD_CDC_ConfigStrDescriptor+0x20>)
 80114e2:	f7f6 ff70 	bl	80083c6 <USBD_GetString>
 80114e6:	e7f8      	b.n	80114da <USBD_CDC_ConfigStrDescriptor+0xe>
 80114e8:	2000c2f0 	.word	0x2000c2f0
 80114ec:	08016a94 	.word	0x08016a94

080114f0 <USBD_CDC_InterfaceStrDescriptor>:
{
 80114f0:	b508      	push	{r3, lr}
 80114f2:	460a      	mov	r2, r1
  if(speed == 0)
 80114f4:	b928      	cbnz	r0, 8011502 <USBD_CDC_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80114f6:	4905      	ldr	r1, [pc, #20]	; (801150c <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 80114f8:	4805      	ldr	r0, [pc, #20]	; (8011510 <USBD_CDC_InterfaceStrDescriptor+0x20>)
 80114fa:	f7f6 ff64 	bl	80083c6 <USBD_GetString>
}
 80114fe:	4803      	ldr	r0, [pc, #12]	; (801150c <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 8011500:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8011502:	4902      	ldr	r1, [pc, #8]	; (801150c <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 8011504:	4802      	ldr	r0, [pc, #8]	; (8011510 <USBD_CDC_InterfaceStrDescriptor+0x20>)
 8011506:	f7f6 ff5e 	bl	80083c6 <USBD_GetString>
 801150a:	e7f8      	b.n	80114fe <USBD_CDC_InterfaceStrDescriptor+0xe>
 801150c:	2000c2f0 	.word	0x2000c2f0
 8011510:	08016aa0 	.word	0x08016aa0

08011514 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8011514:	2803      	cmp	r0, #3
 8011516:	d805      	bhi.n	8011524 <USBD_Get_USB_Status+0x10>
 8011518:	e8df f000 	tbb	[pc, r0]
 801151c:	05020405 	.word	0x05020405
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011520:	2001      	movs	r0, #1
    break;
 8011522:	4770      	bx	lr
      usb_status = USBD_FAIL;
 8011524:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8011526:	4770      	bx	lr

08011528 <SystemClockConfig_Resume>:
{
 8011528:	b508      	push	{r3, lr}
  SystemClock_Config();
 801152a:	f7ef fb6b 	bl	8000c04 <SystemClock_Config>
}
 801152e:	bd08      	pop	{r3, pc}

08011530 <HAL_PCD_MspInit>:
{
 8011530:	b510      	push	{r4, lr}
 8011532:	b096      	sub	sp, #88	; 0x58
 8011534:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8011536:	2254      	movs	r2, #84	; 0x54
 8011538:	2100      	movs	r1, #0
 801153a:	a801      	add	r0, sp, #4
 801153c:	f000 fb8e 	bl	8011c5c <memset>
  if(pcdHandle->Instance==USB)
 8011540:	6822      	ldr	r2, [r4, #0]
 8011542:	4b11      	ldr	r3, [pc, #68]	; (8011588 <HAL_PCD_MspInit+0x58>)
 8011544:	429a      	cmp	r2, r3
 8011546:	d001      	beq.n	801154c <HAL_PCD_MspInit+0x1c>
}
 8011548:	b016      	add	sp, #88	; 0x58
 801154a:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801154c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8011550:	9301      	str	r3, [sp, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8011552:	a801      	add	r0, sp, #4
 8011554:	f7f2 fe24 	bl	80041a0 <HAL_RCCEx_PeriphCLKConfig>
 8011558:	b990      	cbnz	r0, 8011580 <HAL_PCD_MspInit+0x50>
    __HAL_RCC_USB_CLK_ENABLE();
 801155a:	4b0c      	ldr	r3, [pc, #48]	; (801158c <HAL_PCD_MspInit+0x5c>)
 801155c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801155e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8011562:	659a      	str	r2, [r3, #88]	; 0x58
 8011564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011566:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801156a:	9300      	str	r3, [sp, #0]
 801156c:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
 801156e:	2200      	movs	r2, #0
 8011570:	2105      	movs	r1, #5
 8011572:	2014      	movs	r0, #20
 8011574:	f7ef fe52 	bl	800121c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8011578:	2014      	movs	r0, #20
 801157a:	f7ef fe95 	bl	80012a8 <HAL_NVIC_EnableIRQ>
}
 801157e:	e7e3      	b.n	8011548 <HAL_PCD_MspInit+0x18>
      Error_Handler();
 8011580:	f7ef fb3e 	bl	8000c00 <Error_Handler>
 8011584:	e7e9      	b.n	801155a <HAL_PCD_MspInit+0x2a>
 8011586:	bf00      	nop
 8011588:	40005c00 	.word	0x40005c00
 801158c:	40021000 	.word	0x40021000

08011590 <HAL_PCD_SetupStageCallback>:
{
 8011590:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011592:	f500 712c 	add.w	r1, r0, #688	; 0x2b0
 8011596:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 801159a:	f7f6 faad 	bl	8007af8 <USBD_LL_SetupStage>
}
 801159e:	bd08      	pop	{r3, pc}

080115a0 <HAL_PCD_DataOutStageCallback>:
{
 80115a0:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80115a2:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 80115a6:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 80115aa:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 80115ae:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 80115b2:	f7f6 facd 	bl	8007b50 <USBD_LL_DataOutStage>
}
 80115b6:	bd08      	pop	{r3, pc}

080115b8 <HAL_PCD_DataInStageCallback>:
{
 80115b8:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80115ba:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 80115be:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 80115c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80115c4:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 80115c8:	f7f6 fafe 	bl	8007bc8 <USBD_LL_DataInStage>
}
 80115cc:	bd08      	pop	{r3, pc}

080115ce <HAL_PCD_SOFCallback>:
{
 80115ce:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80115d0:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 80115d4:	f7f6 fb9e 	bl	8007d14 <USBD_LL_SOF>
}
 80115d8:	bd08      	pop	{r3, pc}

080115da <HAL_PCD_ResetCallback>:
{
 80115da:	b510      	push	{r4, lr}
 80115dc:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80115de:	6883      	ldr	r3, [r0, #8]
 80115e0:	2b02      	cmp	r3, #2
 80115e2:	d109      	bne.n	80115f8 <HAL_PCD_ResetCallback+0x1e>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80115e4:	2101      	movs	r1, #1
 80115e6:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 80115ea:	f7f6 fb79 	bl	8007ce0 <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80115ee:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 80115f2:	f7f6 fb48 	bl	8007c86 <USBD_LL_Reset>
}
 80115f6:	bd10      	pop	{r4, pc}
    Error_Handler();
 80115f8:	f7ef fb02 	bl	8000c00 <Error_Handler>
 80115fc:	e7f2      	b.n	80115e4 <HAL_PCD_ResetCallback+0xa>
	...

08011600 <HAL_PCD_SuspendCallback>:
{
 8011600:	b510      	push	{r4, lr}
 8011602:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011604:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 8011608:	f7f6 fb6d 	bl	8007ce6 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 801160c:	69a3      	ldr	r3, [r4, #24]
 801160e:	b123      	cbz	r3, 801161a <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011610:	4a02      	ldr	r2, [pc, #8]	; (801161c <HAL_PCD_SuspendCallback+0x1c>)
 8011612:	6913      	ldr	r3, [r2, #16]
 8011614:	f043 0306 	orr.w	r3, r3, #6
 8011618:	6113      	str	r3, [r2, #16]
}
 801161a:	bd10      	pop	{r4, pc}
 801161c:	e000ed00 	.word	0xe000ed00

08011620 <HAL_PCD_ResumeCallback>:
{
 8011620:	b510      	push	{r4, lr}
 8011622:	4604      	mov	r4, r0
  if (hpcd->Init.low_power_enable)
 8011624:	6983      	ldr	r3, [r0, #24]
 8011626:	b923      	cbnz	r3, 8011632 <HAL_PCD_ResumeCallback+0x12>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011628:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 801162c:	f7f6 fb65 	bl	8007cfa <USBD_LL_Resume>
}
 8011630:	bd10      	pop	{r4, pc}
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011632:	4a04      	ldr	r2, [pc, #16]	; (8011644 <HAL_PCD_ResumeCallback+0x24>)
 8011634:	6913      	ldr	r3, [r2, #16]
 8011636:	f023 0306 	bic.w	r3, r3, #6
 801163a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 801163c:	f7ff ff74 	bl	8011528 <SystemClockConfig_Resume>
 8011640:	e7f2      	b.n	8011628 <HAL_PCD_ResumeCallback+0x8>
 8011642:	bf00      	nop
 8011644:	e000ed00 	.word	0xe000ed00

08011648 <USBD_LL_Init>:
{
 8011648:	b510      	push	{r4, lr}
 801164a:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 801164c:	481e      	ldr	r0, [pc, #120]	; (80116c8 <USBD_LL_Init+0x80>)
 801164e:	f8c0 42f0 	str.w	r4, [r0, #752]	; 0x2f0
  pdev->pData = &hpcd_USB_FS;
 8011652:	f8c4 02c4 	str.w	r0, [r4, #708]	; 0x2c4
  hpcd_USB_FS.Instance = USB;
 8011656:	4b1d      	ldr	r3, [pc, #116]	; (80116cc <USBD_LL_Init+0x84>)
 8011658:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801165a:	2308      	movs	r3, #8
 801165c:	6043      	str	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 801165e:	2302      	movs	r3, #2
 8011660:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011662:	6103      	str	r3, [r0, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8011664:	2300      	movs	r3, #0
 8011666:	6143      	str	r3, [r0, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8011668:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 801166a:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 801166c:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 801166e:	f7f1 f83d 	bl	80026ec <HAL_PCD_Init>
 8011672:	bb30      	cbnz	r0, 80116c2 <USBD_LL_Init+0x7a>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8011674:	2318      	movs	r3, #24
 8011676:	2200      	movs	r2, #0
 8011678:	4611      	mov	r1, r2
 801167a:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 801167e:	f7f1 ff7d 	bl	800357c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8011682:	2358      	movs	r3, #88	; 0x58
 8011684:	2200      	movs	r2, #0
 8011686:	2180      	movs	r1, #128	; 0x80
 8011688:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 801168c:	f7f1 ff76 	bl	800357c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8011690:	23c0      	movs	r3, #192	; 0xc0
 8011692:	2200      	movs	r2, #0
 8011694:	2181      	movs	r1, #129	; 0x81
 8011696:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 801169a:	f7f1 ff6f 	bl	800357c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 801169e:	f44f 7388 	mov.w	r3, #272	; 0x110
 80116a2:	2200      	movs	r2, #0
 80116a4:	2101      	movs	r1, #1
 80116a6:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 80116aa:	f7f1 ff67 	bl	800357c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80116ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80116b2:	2200      	movs	r2, #0
 80116b4:	2182      	movs	r1, #130	; 0x82
 80116b6:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 80116ba:	f7f1 ff5f 	bl	800357c <HAL_PCDEx_PMAConfig>
}
 80116be:	2000      	movs	r0, #0
 80116c0:	bd10      	pop	{r4, pc}
    Error_Handler( );
 80116c2:	f7ef fa9d 	bl	8000c00 <Error_Handler>
 80116c6:	e7d5      	b.n	8011674 <USBD_LL_Init+0x2c>
 80116c8:	2000c4f0 	.word	0x2000c4f0
 80116cc:	40005c00 	.word	0x40005c00

080116d0 <USBD_LL_Start>:
{
 80116d0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 80116d2:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 80116d6:	f7f1 f889 	bl	80027ec <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80116da:	f7ff ff1b 	bl	8011514 <USBD_Get_USB_Status>
}
 80116de:	bd08      	pop	{r3, pc}

080116e0 <USBD_LL_OpenEP>:
{
 80116e0:	b508      	push	{r3, lr}
 80116e2:	4694      	mov	ip, r2
 80116e4:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80116e6:	4663      	mov	r3, ip
 80116e8:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 80116ec:	f7f1 fe0f 	bl	800330e <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80116f0:	f7ff ff10 	bl	8011514 <USBD_Get_USB_Status>
}
 80116f4:	bd08      	pop	{r3, pc}

080116f6 <USBD_LL_CloseEP>:
{
 80116f6:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80116f8:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 80116fc:	f7f1 fe49 	bl	8003392 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8011700:	f7ff ff08 	bl	8011514 <USBD_Get_USB_Status>
}
 8011704:	bd08      	pop	{r3, pc}

08011706 <USBD_LL_StallEP>:
{
 8011706:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011708:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801170c:	f7f1 fec6 	bl	800349c <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8011710:	f7ff ff00 	bl	8011514 <USBD_Get_USB_Status>
}
 8011714:	bd08      	pop	{r3, pc}

08011716 <USBD_LL_ClearStallEP>:
{
 8011716:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011718:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801171c:	f7f1 fef3 	bl	8003506 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8011720:	f7ff fef8 	bl	8011514 <USBD_Get_USB_Status>
}
 8011724:	bd08      	pop	{r3, pc}

08011726 <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011726:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 801172a:	f011 0f80 	tst.w	r1, #128	; 0x80
 801172e:	d108      	bne.n	8011742 <USBD_LL_IsStallEP+0x1c>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011730:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8011734:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8011738:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801173c:	f893 016a 	ldrb.w	r0, [r3, #362]	; 0x16a
}
 8011740:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011742:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8011746:	3101      	adds	r1, #1
 8011748:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 801174c:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8011750:	7898      	ldrb	r0, [r3, #2]
 8011752:	4770      	bx	lr

08011754 <USBD_LL_SetUSBAddress>:
{
 8011754:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011756:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801175a:	f7f1 fceb 	bl	8003134 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 801175e:	f7ff fed9 	bl	8011514 <USBD_Get_USB_Status>
}
 8011762:	bd08      	pop	{r3, pc}

08011764 <USBD_LL_Transmit>:
{
 8011764:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011766:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801176a:	f7f1 fe6f 	bl	800344c <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 801176e:	f7ff fed1 	bl	8011514 <USBD_Get_USB_Status>
}
 8011772:	bd08      	pop	{r3, pc}

08011774 <USBD_LL_PrepareReceive>:
{
 8011774:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011776:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801177a:	f7f1 fe3c 	bl	80033f6 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 801177e:	f7ff fec9 	bl	8011514 <USBD_Get_USB_Status>
}
 8011782:	bd08      	pop	{r3, pc}

08011784 <USBD_LL_GetRxDataSize>:
{
 8011784:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011786:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801178a:	f7f1 fe56 	bl	800343a <HAL_PCD_EP_GetRxCount>
}
 801178e:	bd08      	pop	{r3, pc}

08011790 <HAL_PCDEx_LPM_Callback>:
{
 8011790:	b510      	push	{r4, lr}
 8011792:	4604      	mov	r4, r0
  switch (msg)
 8011794:	b111      	cbz	r1, 801179c <HAL_PCDEx_LPM_Callback+0xc>
 8011796:	2901      	cmp	r1, #1
 8011798:	d00f      	beq.n	80117ba <HAL_PCDEx_LPM_Callback+0x2a>
}
 801179a:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 801179c:	6983      	ldr	r3, [r0, #24]
 801179e:	b923      	cbnz	r3, 80117aa <HAL_PCDEx_LPM_Callback+0x1a>
    USBD_LL_Resume(hpcd->pData);
 80117a0:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 80117a4:	f7f6 faa9 	bl	8007cfa <USBD_LL_Resume>
    break;
 80117a8:	e7f7      	b.n	801179a <HAL_PCDEx_LPM_Callback+0xa>
      SystemClockConfig_Resume();
 80117aa:	f7ff febd 	bl	8011528 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80117ae:	4a09      	ldr	r2, [pc, #36]	; (80117d4 <HAL_PCDEx_LPM_Callback+0x44>)
 80117b0:	6913      	ldr	r3, [r2, #16]
 80117b2:	f023 0306 	bic.w	r3, r3, #6
 80117b6:	6113      	str	r3, [r2, #16]
 80117b8:	e7f2      	b.n	80117a0 <HAL_PCDEx_LPM_Callback+0x10>
    USBD_LL_Suspend(hpcd->pData);
 80117ba:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 80117be:	f7f6 fa92 	bl	8007ce6 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80117c2:	69a3      	ldr	r3, [r4, #24]
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	d0e8      	beq.n	801179a <HAL_PCDEx_LPM_Callback+0xa>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80117c8:	4a02      	ldr	r2, [pc, #8]	; (80117d4 <HAL_PCDEx_LPM_Callback+0x44>)
 80117ca:	6913      	ldr	r3, [r2, #16]
 80117cc:	f043 0306 	orr.w	r3, r3, #6
 80117d0:	6113      	str	r3, [r2, #16]
}
 80117d2:	e7e2      	b.n	801179a <HAL_PCDEx_LPM_Callback+0xa>
 80117d4:	e000ed00 	.word	0xe000ed00

080117d8 <USBD_static_malloc>:
}
 80117d8:	4800      	ldr	r0, [pc, #0]	; (80117dc <USBD_static_malloc+0x4>)
 80117da:	4770      	bx	lr
 80117dc:	2000c7e4 	.word	0x2000c7e4

080117e0 <USBD_static_free>:
}
 80117e0:	4770      	bx	lr
	...

080117e4 <AppTest_CanIdle_MainFunction>:
{

}

void AppTest_CanIdle_MainFunction ()
{
 80117e4:	b530      	push	{r4, r5, lr}
 80117e6:	b087      	sub	sp, #28
   uint8_t cmd = 0;
   uint8_t length = 0;
   uint8_t dataCmd[ETHCAT_LENGTH_DATAMAX] = {0};
 80117e8:	2300      	movs	r3, #0
 80117ea:	9300      	str	r3, [sp, #0]
 80117ec:	9301      	str	r3, [sp, #4]
 80117ee:	9302      	str	r3, [sp, #8]
 80117f0:	9303      	str	r3, [sp, #12]
 80117f2:	9304      	str	r3, [sp, #16]
 80117f4:	9305      	str	r3, [sp, #20]
   //cdc_printf("[appTest main]@%u:\t %d\n",GetCycleCount(), appTest.testCase);
   switch (appTest.testCase)
 80117f6:	4b5e      	ldr	r3, [pc, #376]	; (8011970 <AppTest_CanIdle_MainFunction+0x18c>)
 80117f8:	f893 31f4 	ldrb.w	r3, [r3, #500]	; 0x1f4
 80117fc:	3b01      	subs	r3, #1
 80117fe:	2b0e      	cmp	r3, #14
 8011800:	d80c      	bhi.n	801181c <AppTest_CanIdle_MainFunction+0x38>
 8011802:	e8df f003 	tbb	[pc, r3]
 8011806:	0b08      	.short	0x0b08
 8011808:	ad93a10b 	.word	0xad93a10b
 801180c:	0b0b0b0b 	.word	0x0b0b0b0b
 8011810:	0b0b0b0b 	.word	0x0b0b0b0b
 8011814:	0d          	.byte	0x0d
 8011815:	00          	.byte	0x00
   case APPTEST_CANIDLE_NO:

      break;

   case APPTEST_CANIDLE_BLINK:
      md80_ConfigBlink (&appTest.dev);
 8011816:	4857      	ldr	r0, [pc, #348]	; (8011974 <AppTest_CanIdle_MainFunction+0x190>)
 8011818:	f7fa f832 	bl	800b880 <md80_ConfigBlink>
      break;

   default:
      break;
   }
}
 801181c:	b007      	add	sp, #28
 801181e:	bd30      	pop	{r4, r5, pc}
      if (false == appTest.isCanIdleEnabled)
 8011820:	4b53      	ldr	r3, [pc, #332]	; (8011970 <AppTest_CanIdle_MainFunction+0x18c>)
 8011822:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8011826:	b32b      	cbz	r3, 8011874 <AppTest_CanIdle_MainFunction+0x90>
      md80_SetTargetPosition (&appTest.dev , appTest.angleRad);
 8011828:	4c51      	ldr	r4, [pc, #324]	; (8011970 <AppTest_CanIdle_MainFunction+0x18c>)
 801182a:	ed94 0a7e 	vldr	s0, [r4, #504]	; 0x1f8
 801182e:	1d20      	adds	r0, r4, #4
 8011830:	f7fa f954 	bl	800badc <md80_SetTargetPosition>
      if (appTest.rotationCycle)
 8011834:	f894 3204 	ldrb.w	r3, [r4, #516]	; 0x204
 8011838:	2b00      	cmp	r3, #0
 801183a:	d063      	beq.n	8011904 <AppTest_CanIdle_MainFunction+0x120>
         appTest.angleRad += appTest.dt;
 801183c:	ed94 7a7f 	vldr	s14, [r4, #508]	; 0x1fc
 8011840:	edd4 7a7e 	vldr	s15, [r4, #504]	; 0x1f8
 8011844:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011848:	edc4 7a7e 	vstr	s15, [r4, #504]	; 0x1f8
      if (appTest.angleRad >= appTest.maxAngleRad)
 801184c:	4b48      	ldr	r3, [pc, #288]	; (8011970 <AppTest_CanIdle_MainFunction+0x18c>)
 801184e:	edd3 7a7e 	vldr	s15, [r3, #504]	; 0x1f8
 8011852:	ed93 7a80 	vldr	s14, [r3, #512]	; 0x200
 8011856:	eef4 7ac7 	vcmpe.f32	s15, s14
 801185a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801185e:	db5b      	blt.n	8011918 <AppTest_CanIdle_MainFunction+0x134>
    	   appTest.rotationCycle = false;
 8011860:	2200      	movs	r2, #0
 8011862:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
      md80_MainFunction (&appTest.dev);
 8011866:	4843      	ldr	r0, [pc, #268]	; (8011974 <AppTest_CanIdle_MainFunction+0x190>)
 8011868:	f7fa f8f0 	bl	800ba4c <md80_MainFunction>
      osDelay(10);
 801186c:	200a      	movs	r0, #10
 801186e:	f7f6 fe2e 	bl	80084ce <osDelay>
      break;
 8011872:	e7d3      	b.n	801181c <AppTest_CanIdle_MainFunction+0x38>
    	   canM_SetAddrTxRxDev(DEV_CAN_0, appTest.md80id, appTest.md80id);
 8011874:	4d3e      	ldr	r5, [pc, #248]	; (8011970 <AppTest_CanIdle_MainFunction+0x18c>)
 8011876:	462c      	mov	r4, r5
 8011878:	f834 1b04 	ldrh.w	r1, [r4], #4
 801187c:	460a      	mov	r2, r1
 801187e:	2000      	movs	r0, #0
 8011880:	f7fe fc00 	bl	8010084 <canM_SetAddrTxRxDev>
      	osDelay(1000);
 8011884:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8011888:	f7f6 fe21 	bl	80084ce <osDelay>
         md80_ControlMd80Mode (&appTest.dev, MD80_IMPEDANCE);
 801188c:	2104      	movs	r1, #4
 801188e:	4620      	mov	r0, r4
 8011890:	f7fa f8b2 	bl	800b9f8 <md80_ControlMd80Mode>
         osDelay(1000);
 8011894:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8011898:	f7f6 fe19 	bl	80084ce <osDelay>
         md80_ControlMd80Enable (&appTest.dev, true);
 801189c:	2101      	movs	r1, #1
 801189e:	4620      	mov	r0, r4
 80118a0:	f7fa f8bf 	bl	800ba22 <md80_ControlMd80Enable>
         osDelay(1000);
 80118a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80118a8:	f7f6 fe11 	bl	80084ce <osDelay>
         md80_SetImpedanceControllerParams(&appTest.dev, 10.0f, 1.0f);
 80118ac:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80118b0:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80118b4:	4620      	mov	r0, r4
 80118b6:	f7fa f8f9 	bl	800baac <md80_SetImpedanceControllerParams>
         osDelay(1000);
 80118ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80118be:	f7f6 fe06 	bl	80084ce <osDelay>
         md80_SetEncoderZero(&appTest.dev);
 80118c2:	4620      	mov	r0, r4
 80118c4:	f7fa f90e 	bl	800bae4 <md80_SetEncoderZero>
         osDelay(1000);
 80118c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80118cc:	f7f6 fdff 	bl	80084ce <osDelay>
         md80_SetMaxTorque (&appTest.dev, 10.0);
 80118d0:	210a      	movs	r1, #10
 80118d2:	4620      	mov	r0, r4
 80118d4:	f7fa f8f2 	bl	800babc <md80_SetMaxTorque>
         md80_SetMaxVelocity (&appTest.dev, 5.0);
 80118d8:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 80118dc:	4620      	mov	r0, r4
 80118de:	f7fa f8f7 	bl	800bad0 <md80_SetMaxVelocity>
         osDelay(1000);
 80118e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80118e6:	f7f6 fdf2 	bl	80084ce <osDelay>
         md80_SetCurrentLimit(&appTest.dev, 1.0f);
 80118ea:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80118ee:	4620      	mov	r0, r4
 80118f0:	f7fa f852 	bl	800b998 <md80_SetCurrentLimit>
         osDelay(500);
 80118f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80118f8:	f7f6 fde9 	bl	80084ce <osDelay>
         appTest.isCanIdleEnabled = true;
 80118fc:	2301      	movs	r3, #1
 80118fe:	f885 3205 	strb.w	r3, [r5, #517]	; 0x205
 8011902:	e791      	b.n	8011828 <AppTest_CanIdle_MainFunction+0x44>
         appTest.angleRad -= appTest.dt;
 8011904:	4b1a      	ldr	r3, [pc, #104]	; (8011970 <AppTest_CanIdle_MainFunction+0x18c>)
 8011906:	ed93 7a7f 	vldr	s14, [r3, #508]	; 0x1fc
 801190a:	edd3 7a7e 	vldr	s15, [r3, #504]	; 0x1f8
 801190e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011912:	edc3 7a7e 	vstr	s15, [r3, #504]	; 0x1f8
 8011916:	e799      	b.n	801184c <AppTest_CanIdle_MainFunction+0x68>
      else if (appTest.angleRad <= 0)
 8011918:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801191c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011920:	d8a1      	bhi.n	8011866 <AppTest_CanIdle_MainFunction+0x82>
    	   appTest.rotationCycle = true;
 8011922:	4b13      	ldr	r3, [pc, #76]	; (8011970 <AppTest_CanIdle_MainFunction+0x18c>)
 8011924:	2201      	movs	r2, #1
 8011926:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 801192a:	e79c      	b.n	8011866 <AppTest_CanIdle_MainFunction+0x82>
                         appTest.newTimeoutMs, 
 801192c:	4c10      	ldr	r4, [pc, #64]	; (8011970 <AppTest_CanIdle_MainFunction+0x18c>)
      md80_ConfigMd80Can(&appTest.dev, 
 801192e:	f894 320a 	ldrb.w	r3, [r4, #522]	; 0x20a
 8011932:	f8b4 2208 	ldrh.w	r2, [r4, #520]	; 0x208
 8011936:	f894 1206 	ldrb.w	r1, [r4, #518]	; 0x206
 801193a:	1d20      	adds	r0, r4, #4
 801193c:	f7f9 ffd8 	bl	800b8f0 <md80_ConfigMd80Can>
      appTest.testCase = APPTEST_CANIDLE_NO;
 8011940:	2300      	movs	r3, #0
 8011942:	f884 31f4 	strb.w	r3, [r4, #500]	; 0x1f4
      break;
 8011946:	e769      	b.n	801181c <AppTest_CanIdle_MainFunction+0x38>
      canIdle_UpdateCmd(appTest.md80id, BUS_FRAME_CANDLE_CONFIG_BAUDRATE, 1, (uint8_t *)&appTest.md80BaudrateSet);
 8011948:	4c09      	ldr	r4, [pc, #36]	; (8011970 <AppTest_CanIdle_MainFunction+0x18c>)
 801194a:	f204 2306 	addw	r3, r4, #518	; 0x206
 801194e:	2201      	movs	r2, #1
 8011950:	2102      	movs	r1, #2
 8011952:	7820      	ldrb	r0, [r4, #0]
 8011954:	f7fe f9b4 	bl	800fcc0 <canIdle_UpdateCmd>
      appTest.testCase = APPTEST_CANIDLE_NO;
 8011958:	2300      	movs	r3, #0
 801195a:	f884 31f4 	strb.w	r3, [r4, #500]	; 0x1f4
      break;
 801195e:	e75d      	b.n	801181c <AppTest_CanIdle_MainFunction+0x38>
      md80_ConfigMd80Save(&appTest.dev);
 8011960:	4c03      	ldr	r4, [pc, #12]	; (8011970 <AppTest_CanIdle_MainFunction+0x18c>)
 8011962:	1d20      	adds	r0, r4, #4
 8011964:	f7f9 ffee 	bl	800b944 <md80_ConfigMd80Save>
      appTest.testCase = APPTEST_CANIDLE_NO;
 8011968:	2300      	movs	r3, #0
 801196a:	f884 31f4 	strb.w	r3, [r4, #500]	; 0x1f4
}
 801196e:	e755      	b.n	801181c <AppTest_CanIdle_MainFunction+0x38>
 8011970:	20001604 	.word	0x20001604
 8011974:	20001608 	.word	0x20001608

08011978 <AppTest_Init>:
#endif

#if APPTEST_LAN9252 == 1
   AppTest_Lan9252_Init();
#endif
}
 8011978:	4770      	bx	lr

0801197a <AppTest_MainFunction>:

void AppTest_MainFunction ()
{
 801197a:	b508      	push	{r3, lr}
#if APPTEST_TMC8462 == 1
   AppTest_TMC8462A_MainFunction();
#endif

#if APPTEST_CANIDLE == 1
   AppTest_CanIdle_MainFunction();
 801197c:	f7ff ff32 	bl	80117e4 <AppTest_CanIdle_MainFunction>
#endif

#if APPTEST_LAN9252 == 1
   AppTest_Lan9252_MainFunction();
#endif
}
 8011980:	bd08      	pop	{r3, pc}
	...

08011984 <__assert_func>:
 8011984:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011986:	4614      	mov	r4, r2
 8011988:	461a      	mov	r2, r3
 801198a:	4b09      	ldr	r3, [pc, #36]	; (80119b0 <__assert_func+0x2c>)
 801198c:	681b      	ldr	r3, [r3, #0]
 801198e:	4605      	mov	r5, r0
 8011990:	68d8      	ldr	r0, [r3, #12]
 8011992:	b14c      	cbz	r4, 80119a8 <__assert_func+0x24>
 8011994:	4b07      	ldr	r3, [pc, #28]	; (80119b4 <__assert_func+0x30>)
 8011996:	9100      	str	r1, [sp, #0]
 8011998:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801199c:	4906      	ldr	r1, [pc, #24]	; (80119b8 <__assert_func+0x34>)
 801199e:	462b      	mov	r3, r5
 80119a0:	f000 f8a0 	bl	8011ae4 <fiprintf>
 80119a4:	f000 fa26 	bl	8011df4 <abort>
 80119a8:	4b04      	ldr	r3, [pc, #16]	; (80119bc <__assert_func+0x38>)
 80119aa:	461c      	mov	r4, r3
 80119ac:	e7f3      	b.n	8011996 <__assert_func+0x12>
 80119ae:	bf00      	nop
 80119b0:	20001868 	.word	0x20001868
 80119b4:	08016aae 	.word	0x08016aae
 80119b8:	08016abb 	.word	0x08016abb
 80119bc:	08016ae9 	.word	0x08016ae9

080119c0 <std>:
 80119c0:	2300      	movs	r3, #0
 80119c2:	b510      	push	{r4, lr}
 80119c4:	4604      	mov	r4, r0
 80119c6:	e9c0 3300 	strd	r3, r3, [r0]
 80119ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80119ce:	6083      	str	r3, [r0, #8]
 80119d0:	8181      	strh	r1, [r0, #12]
 80119d2:	6643      	str	r3, [r0, #100]	; 0x64
 80119d4:	81c2      	strh	r2, [r0, #14]
 80119d6:	6183      	str	r3, [r0, #24]
 80119d8:	4619      	mov	r1, r3
 80119da:	2208      	movs	r2, #8
 80119dc:	305c      	adds	r0, #92	; 0x5c
 80119de:	f000 f93d 	bl	8011c5c <memset>
 80119e2:	4b05      	ldr	r3, [pc, #20]	; (80119f8 <std+0x38>)
 80119e4:	6263      	str	r3, [r4, #36]	; 0x24
 80119e6:	4b05      	ldr	r3, [pc, #20]	; (80119fc <std+0x3c>)
 80119e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80119ea:	4b05      	ldr	r3, [pc, #20]	; (8011a00 <std+0x40>)
 80119ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80119ee:	4b05      	ldr	r3, [pc, #20]	; (8011a04 <std+0x44>)
 80119f0:	6224      	str	r4, [r4, #32]
 80119f2:	6323      	str	r3, [r4, #48]	; 0x30
 80119f4:	bd10      	pop	{r4, pc}
 80119f6:	bf00      	nop
 80119f8:	08011b45 	.word	0x08011b45
 80119fc:	08011b67 	.word	0x08011b67
 8011a00:	08011b9f 	.word	0x08011b9f
 8011a04:	08011bc3 	.word	0x08011bc3

08011a08 <stdio_exit_handler>:
 8011a08:	4a02      	ldr	r2, [pc, #8]	; (8011a14 <stdio_exit_handler+0xc>)
 8011a0a:	4903      	ldr	r1, [pc, #12]	; (8011a18 <stdio_exit_handler+0x10>)
 8011a0c:	4803      	ldr	r0, [pc, #12]	; (8011a1c <stdio_exit_handler+0x14>)
 8011a0e:	f000 b87b 	b.w	8011b08 <_fwalk_sglue>
 8011a12:	bf00      	nop
 8011a14:	20001810 	.word	0x20001810
 8011a18:	08012959 	.word	0x08012959
 8011a1c:	2000181c 	.word	0x2000181c

08011a20 <cleanup_stdio>:
 8011a20:	6841      	ldr	r1, [r0, #4]
 8011a22:	4b0c      	ldr	r3, [pc, #48]	; (8011a54 <cleanup_stdio+0x34>)
 8011a24:	4299      	cmp	r1, r3
 8011a26:	b510      	push	{r4, lr}
 8011a28:	4604      	mov	r4, r0
 8011a2a:	d001      	beq.n	8011a30 <cleanup_stdio+0x10>
 8011a2c:	f000 ff94 	bl	8012958 <_fflush_r>
 8011a30:	68a1      	ldr	r1, [r4, #8]
 8011a32:	4b09      	ldr	r3, [pc, #36]	; (8011a58 <cleanup_stdio+0x38>)
 8011a34:	4299      	cmp	r1, r3
 8011a36:	d002      	beq.n	8011a3e <cleanup_stdio+0x1e>
 8011a38:	4620      	mov	r0, r4
 8011a3a:	f000 ff8d 	bl	8012958 <_fflush_r>
 8011a3e:	68e1      	ldr	r1, [r4, #12]
 8011a40:	4b06      	ldr	r3, [pc, #24]	; (8011a5c <cleanup_stdio+0x3c>)
 8011a42:	4299      	cmp	r1, r3
 8011a44:	d004      	beq.n	8011a50 <cleanup_stdio+0x30>
 8011a46:	4620      	mov	r0, r4
 8011a48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011a4c:	f000 bf84 	b.w	8012958 <_fflush_r>
 8011a50:	bd10      	pop	{r4, pc}
 8011a52:	bf00      	nop
 8011a54:	2000ca04 	.word	0x2000ca04
 8011a58:	2000ca6c 	.word	0x2000ca6c
 8011a5c:	2000cad4 	.word	0x2000cad4

08011a60 <global_stdio_init.part.0>:
 8011a60:	b510      	push	{r4, lr}
 8011a62:	4b0b      	ldr	r3, [pc, #44]	; (8011a90 <global_stdio_init.part.0+0x30>)
 8011a64:	4c0b      	ldr	r4, [pc, #44]	; (8011a94 <global_stdio_init.part.0+0x34>)
 8011a66:	4a0c      	ldr	r2, [pc, #48]	; (8011a98 <global_stdio_init.part.0+0x38>)
 8011a68:	601a      	str	r2, [r3, #0]
 8011a6a:	4620      	mov	r0, r4
 8011a6c:	2200      	movs	r2, #0
 8011a6e:	2104      	movs	r1, #4
 8011a70:	f7ff ffa6 	bl	80119c0 <std>
 8011a74:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8011a78:	2201      	movs	r2, #1
 8011a7a:	2109      	movs	r1, #9
 8011a7c:	f7ff ffa0 	bl	80119c0 <std>
 8011a80:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8011a84:	2202      	movs	r2, #2
 8011a86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011a8a:	2112      	movs	r1, #18
 8011a8c:	f7ff bf98 	b.w	80119c0 <std>
 8011a90:	2000cb3c 	.word	0x2000cb3c
 8011a94:	2000ca04 	.word	0x2000ca04
 8011a98:	08011a09 	.word	0x08011a09

08011a9c <__sfp_lock_acquire>:
 8011a9c:	4801      	ldr	r0, [pc, #4]	; (8011aa4 <__sfp_lock_acquire+0x8>)
 8011a9e:	f000 b999 	b.w	8011dd4 <__retarget_lock_acquire_recursive>
 8011aa2:	bf00      	nop
 8011aa4:	2000cb45 	.word	0x2000cb45

08011aa8 <__sfp_lock_release>:
 8011aa8:	4801      	ldr	r0, [pc, #4]	; (8011ab0 <__sfp_lock_release+0x8>)
 8011aaa:	f000 b994 	b.w	8011dd6 <__retarget_lock_release_recursive>
 8011aae:	bf00      	nop
 8011ab0:	2000cb45 	.word	0x2000cb45

08011ab4 <__sinit>:
 8011ab4:	b510      	push	{r4, lr}
 8011ab6:	4604      	mov	r4, r0
 8011ab8:	f7ff fff0 	bl	8011a9c <__sfp_lock_acquire>
 8011abc:	6a23      	ldr	r3, [r4, #32]
 8011abe:	b11b      	cbz	r3, 8011ac8 <__sinit+0x14>
 8011ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011ac4:	f7ff bff0 	b.w	8011aa8 <__sfp_lock_release>
 8011ac8:	4b04      	ldr	r3, [pc, #16]	; (8011adc <__sinit+0x28>)
 8011aca:	6223      	str	r3, [r4, #32]
 8011acc:	4b04      	ldr	r3, [pc, #16]	; (8011ae0 <__sinit+0x2c>)
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d1f5      	bne.n	8011ac0 <__sinit+0xc>
 8011ad4:	f7ff ffc4 	bl	8011a60 <global_stdio_init.part.0>
 8011ad8:	e7f2      	b.n	8011ac0 <__sinit+0xc>
 8011ada:	bf00      	nop
 8011adc:	08011a21 	.word	0x08011a21
 8011ae0:	2000cb3c 	.word	0x2000cb3c

08011ae4 <fiprintf>:
 8011ae4:	b40e      	push	{r1, r2, r3}
 8011ae6:	b503      	push	{r0, r1, lr}
 8011ae8:	4601      	mov	r1, r0
 8011aea:	ab03      	add	r3, sp, #12
 8011aec:	4805      	ldr	r0, [pc, #20]	; (8011b04 <fiprintf+0x20>)
 8011aee:	f853 2b04 	ldr.w	r2, [r3], #4
 8011af2:	6800      	ldr	r0, [r0, #0]
 8011af4:	9301      	str	r3, [sp, #4]
 8011af6:	f000 fbff 	bl	80122f8 <_vfiprintf_r>
 8011afa:	b002      	add	sp, #8
 8011afc:	f85d eb04 	ldr.w	lr, [sp], #4
 8011b00:	b003      	add	sp, #12
 8011b02:	4770      	bx	lr
 8011b04:	20001868 	.word	0x20001868

08011b08 <_fwalk_sglue>:
 8011b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b0c:	4607      	mov	r7, r0
 8011b0e:	4688      	mov	r8, r1
 8011b10:	4614      	mov	r4, r2
 8011b12:	2600      	movs	r6, #0
 8011b14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011b18:	f1b9 0901 	subs.w	r9, r9, #1
 8011b1c:	d505      	bpl.n	8011b2a <_fwalk_sglue+0x22>
 8011b1e:	6824      	ldr	r4, [r4, #0]
 8011b20:	2c00      	cmp	r4, #0
 8011b22:	d1f7      	bne.n	8011b14 <_fwalk_sglue+0xc>
 8011b24:	4630      	mov	r0, r6
 8011b26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011b2a:	89ab      	ldrh	r3, [r5, #12]
 8011b2c:	2b01      	cmp	r3, #1
 8011b2e:	d907      	bls.n	8011b40 <_fwalk_sglue+0x38>
 8011b30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011b34:	3301      	adds	r3, #1
 8011b36:	d003      	beq.n	8011b40 <_fwalk_sglue+0x38>
 8011b38:	4629      	mov	r1, r5
 8011b3a:	4638      	mov	r0, r7
 8011b3c:	47c0      	blx	r8
 8011b3e:	4306      	orrs	r6, r0
 8011b40:	3568      	adds	r5, #104	; 0x68
 8011b42:	e7e9      	b.n	8011b18 <_fwalk_sglue+0x10>

08011b44 <__sread>:
 8011b44:	b510      	push	{r4, lr}
 8011b46:	460c      	mov	r4, r1
 8011b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011b4c:	f000 f906 	bl	8011d5c <_read_r>
 8011b50:	2800      	cmp	r0, #0
 8011b52:	bfab      	itete	ge
 8011b54:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011b56:	89a3      	ldrhlt	r3, [r4, #12]
 8011b58:	181b      	addge	r3, r3, r0
 8011b5a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011b5e:	bfac      	ite	ge
 8011b60:	6563      	strge	r3, [r4, #84]	; 0x54
 8011b62:	81a3      	strhlt	r3, [r4, #12]
 8011b64:	bd10      	pop	{r4, pc}

08011b66 <__swrite>:
 8011b66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b6a:	461f      	mov	r7, r3
 8011b6c:	898b      	ldrh	r3, [r1, #12]
 8011b6e:	05db      	lsls	r3, r3, #23
 8011b70:	4605      	mov	r5, r0
 8011b72:	460c      	mov	r4, r1
 8011b74:	4616      	mov	r6, r2
 8011b76:	d505      	bpl.n	8011b84 <__swrite+0x1e>
 8011b78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011b7c:	2302      	movs	r3, #2
 8011b7e:	2200      	movs	r2, #0
 8011b80:	f000 f8da 	bl	8011d38 <_lseek_r>
 8011b84:	89a3      	ldrh	r3, [r4, #12]
 8011b86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011b8a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011b8e:	81a3      	strh	r3, [r4, #12]
 8011b90:	4632      	mov	r2, r6
 8011b92:	463b      	mov	r3, r7
 8011b94:	4628      	mov	r0, r5
 8011b96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011b9a:	f7ff bbb3 	b.w	8011304 <_write_r>

08011b9e <__sseek>:
 8011b9e:	b510      	push	{r4, lr}
 8011ba0:	460c      	mov	r4, r1
 8011ba2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ba6:	f000 f8c7 	bl	8011d38 <_lseek_r>
 8011baa:	1c43      	adds	r3, r0, #1
 8011bac:	89a3      	ldrh	r3, [r4, #12]
 8011bae:	bf15      	itete	ne
 8011bb0:	6560      	strne	r0, [r4, #84]	; 0x54
 8011bb2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011bb6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011bba:	81a3      	strheq	r3, [r4, #12]
 8011bbc:	bf18      	it	ne
 8011bbe:	81a3      	strhne	r3, [r4, #12]
 8011bc0:	bd10      	pop	{r4, pc}

08011bc2 <__sclose>:
 8011bc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011bc6:	f000 b851 	b.w	8011c6c <_close_r>

08011bca <_vsniprintf_r>:
 8011bca:	b530      	push	{r4, r5, lr}
 8011bcc:	4614      	mov	r4, r2
 8011bce:	2c00      	cmp	r4, #0
 8011bd0:	b09b      	sub	sp, #108	; 0x6c
 8011bd2:	4605      	mov	r5, r0
 8011bd4:	461a      	mov	r2, r3
 8011bd6:	da05      	bge.n	8011be4 <_vsniprintf_r+0x1a>
 8011bd8:	238b      	movs	r3, #139	; 0x8b
 8011bda:	6003      	str	r3, [r0, #0]
 8011bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011be0:	b01b      	add	sp, #108	; 0x6c
 8011be2:	bd30      	pop	{r4, r5, pc}
 8011be4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8011be8:	f8ad 300c 	strh.w	r3, [sp, #12]
 8011bec:	bf14      	ite	ne
 8011bee:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8011bf2:	4623      	moveq	r3, r4
 8011bf4:	9302      	str	r3, [sp, #8]
 8011bf6:	9305      	str	r3, [sp, #20]
 8011bf8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011bfc:	9100      	str	r1, [sp, #0]
 8011bfe:	9104      	str	r1, [sp, #16]
 8011c00:	f8ad 300e 	strh.w	r3, [sp, #14]
 8011c04:	4669      	mov	r1, sp
 8011c06:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8011c08:	f000 fa4e 	bl	80120a8 <_svfiprintf_r>
 8011c0c:	1c43      	adds	r3, r0, #1
 8011c0e:	bfbc      	itt	lt
 8011c10:	238b      	movlt	r3, #139	; 0x8b
 8011c12:	602b      	strlt	r3, [r5, #0]
 8011c14:	2c00      	cmp	r4, #0
 8011c16:	d0e3      	beq.n	8011be0 <_vsniprintf_r+0x16>
 8011c18:	9b00      	ldr	r3, [sp, #0]
 8011c1a:	2200      	movs	r2, #0
 8011c1c:	701a      	strb	r2, [r3, #0]
 8011c1e:	e7df      	b.n	8011be0 <_vsniprintf_r+0x16>

08011c20 <vsniprintf>:
 8011c20:	b507      	push	{r0, r1, r2, lr}
 8011c22:	9300      	str	r3, [sp, #0]
 8011c24:	4613      	mov	r3, r2
 8011c26:	460a      	mov	r2, r1
 8011c28:	4601      	mov	r1, r0
 8011c2a:	4803      	ldr	r0, [pc, #12]	; (8011c38 <vsniprintf+0x18>)
 8011c2c:	6800      	ldr	r0, [r0, #0]
 8011c2e:	f7ff ffcc 	bl	8011bca <_vsniprintf_r>
 8011c32:	b003      	add	sp, #12
 8011c34:	f85d fb04 	ldr.w	pc, [sp], #4
 8011c38:	20001868 	.word	0x20001868

08011c3c <memcmp>:
 8011c3c:	b510      	push	{r4, lr}
 8011c3e:	3901      	subs	r1, #1
 8011c40:	4402      	add	r2, r0
 8011c42:	4290      	cmp	r0, r2
 8011c44:	d101      	bne.n	8011c4a <memcmp+0xe>
 8011c46:	2000      	movs	r0, #0
 8011c48:	e005      	b.n	8011c56 <memcmp+0x1a>
 8011c4a:	7803      	ldrb	r3, [r0, #0]
 8011c4c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011c50:	42a3      	cmp	r3, r4
 8011c52:	d001      	beq.n	8011c58 <memcmp+0x1c>
 8011c54:	1b18      	subs	r0, r3, r4
 8011c56:	bd10      	pop	{r4, pc}
 8011c58:	3001      	adds	r0, #1
 8011c5a:	e7f2      	b.n	8011c42 <memcmp+0x6>

08011c5c <memset>:
 8011c5c:	4402      	add	r2, r0
 8011c5e:	4603      	mov	r3, r0
 8011c60:	4293      	cmp	r3, r2
 8011c62:	d100      	bne.n	8011c66 <memset+0xa>
 8011c64:	4770      	bx	lr
 8011c66:	f803 1b01 	strb.w	r1, [r3], #1
 8011c6a:	e7f9      	b.n	8011c60 <memset+0x4>

08011c6c <_close_r>:
 8011c6c:	b538      	push	{r3, r4, r5, lr}
 8011c6e:	4d06      	ldr	r5, [pc, #24]	; (8011c88 <_close_r+0x1c>)
 8011c70:	2300      	movs	r3, #0
 8011c72:	4604      	mov	r4, r0
 8011c74:	4608      	mov	r0, r1
 8011c76:	602b      	str	r3, [r5, #0]
 8011c78:	f7ef f978 	bl	8000f6c <_close>
 8011c7c:	1c43      	adds	r3, r0, #1
 8011c7e:	d102      	bne.n	8011c86 <_close_r+0x1a>
 8011c80:	682b      	ldr	r3, [r5, #0]
 8011c82:	b103      	cbz	r3, 8011c86 <_close_r+0x1a>
 8011c84:	6023      	str	r3, [r4, #0]
 8011c86:	bd38      	pop	{r3, r4, r5, pc}
 8011c88:	2000cb40 	.word	0x2000cb40

08011c8c <_reclaim_reent>:
 8011c8c:	4b29      	ldr	r3, [pc, #164]	; (8011d34 <_reclaim_reent+0xa8>)
 8011c8e:	681b      	ldr	r3, [r3, #0]
 8011c90:	4283      	cmp	r3, r0
 8011c92:	b570      	push	{r4, r5, r6, lr}
 8011c94:	4604      	mov	r4, r0
 8011c96:	d04b      	beq.n	8011d30 <_reclaim_reent+0xa4>
 8011c98:	69c3      	ldr	r3, [r0, #28]
 8011c9a:	b143      	cbz	r3, 8011cae <_reclaim_reent+0x22>
 8011c9c:	68db      	ldr	r3, [r3, #12]
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d144      	bne.n	8011d2c <_reclaim_reent+0xa0>
 8011ca2:	69e3      	ldr	r3, [r4, #28]
 8011ca4:	6819      	ldr	r1, [r3, #0]
 8011ca6:	b111      	cbz	r1, 8011cae <_reclaim_reent+0x22>
 8011ca8:	4620      	mov	r0, r4
 8011caa:	f000 f8ab 	bl	8011e04 <_free_r>
 8011cae:	6961      	ldr	r1, [r4, #20]
 8011cb0:	b111      	cbz	r1, 8011cb8 <_reclaim_reent+0x2c>
 8011cb2:	4620      	mov	r0, r4
 8011cb4:	f000 f8a6 	bl	8011e04 <_free_r>
 8011cb8:	69e1      	ldr	r1, [r4, #28]
 8011cba:	b111      	cbz	r1, 8011cc2 <_reclaim_reent+0x36>
 8011cbc:	4620      	mov	r0, r4
 8011cbe:	f000 f8a1 	bl	8011e04 <_free_r>
 8011cc2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8011cc4:	b111      	cbz	r1, 8011ccc <_reclaim_reent+0x40>
 8011cc6:	4620      	mov	r0, r4
 8011cc8:	f000 f89c 	bl	8011e04 <_free_r>
 8011ccc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011cce:	b111      	cbz	r1, 8011cd6 <_reclaim_reent+0x4a>
 8011cd0:	4620      	mov	r0, r4
 8011cd2:	f000 f897 	bl	8011e04 <_free_r>
 8011cd6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8011cd8:	b111      	cbz	r1, 8011ce0 <_reclaim_reent+0x54>
 8011cda:	4620      	mov	r0, r4
 8011cdc:	f000 f892 	bl	8011e04 <_free_r>
 8011ce0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8011ce2:	b111      	cbz	r1, 8011cea <_reclaim_reent+0x5e>
 8011ce4:	4620      	mov	r0, r4
 8011ce6:	f000 f88d 	bl	8011e04 <_free_r>
 8011cea:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8011cec:	b111      	cbz	r1, 8011cf4 <_reclaim_reent+0x68>
 8011cee:	4620      	mov	r0, r4
 8011cf0:	f000 f888 	bl	8011e04 <_free_r>
 8011cf4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8011cf6:	b111      	cbz	r1, 8011cfe <_reclaim_reent+0x72>
 8011cf8:	4620      	mov	r0, r4
 8011cfa:	f000 f883 	bl	8011e04 <_free_r>
 8011cfe:	6a23      	ldr	r3, [r4, #32]
 8011d00:	b1b3      	cbz	r3, 8011d30 <_reclaim_reent+0xa4>
 8011d02:	4620      	mov	r0, r4
 8011d04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011d08:	4718      	bx	r3
 8011d0a:	5949      	ldr	r1, [r1, r5]
 8011d0c:	b941      	cbnz	r1, 8011d20 <_reclaim_reent+0x94>
 8011d0e:	3504      	adds	r5, #4
 8011d10:	69e3      	ldr	r3, [r4, #28]
 8011d12:	2d80      	cmp	r5, #128	; 0x80
 8011d14:	68d9      	ldr	r1, [r3, #12]
 8011d16:	d1f8      	bne.n	8011d0a <_reclaim_reent+0x7e>
 8011d18:	4620      	mov	r0, r4
 8011d1a:	f000 f873 	bl	8011e04 <_free_r>
 8011d1e:	e7c0      	b.n	8011ca2 <_reclaim_reent+0x16>
 8011d20:	680e      	ldr	r6, [r1, #0]
 8011d22:	4620      	mov	r0, r4
 8011d24:	f000 f86e 	bl	8011e04 <_free_r>
 8011d28:	4631      	mov	r1, r6
 8011d2a:	e7ef      	b.n	8011d0c <_reclaim_reent+0x80>
 8011d2c:	2500      	movs	r5, #0
 8011d2e:	e7ef      	b.n	8011d10 <_reclaim_reent+0x84>
 8011d30:	bd70      	pop	{r4, r5, r6, pc}
 8011d32:	bf00      	nop
 8011d34:	20001868 	.word	0x20001868

08011d38 <_lseek_r>:
 8011d38:	b538      	push	{r3, r4, r5, lr}
 8011d3a:	4d07      	ldr	r5, [pc, #28]	; (8011d58 <_lseek_r+0x20>)
 8011d3c:	4604      	mov	r4, r0
 8011d3e:	4608      	mov	r0, r1
 8011d40:	4611      	mov	r1, r2
 8011d42:	2200      	movs	r2, #0
 8011d44:	602a      	str	r2, [r5, #0]
 8011d46:	461a      	mov	r2, r3
 8011d48:	f7ef f91a 	bl	8000f80 <_lseek>
 8011d4c:	1c43      	adds	r3, r0, #1
 8011d4e:	d102      	bne.n	8011d56 <_lseek_r+0x1e>
 8011d50:	682b      	ldr	r3, [r5, #0]
 8011d52:	b103      	cbz	r3, 8011d56 <_lseek_r+0x1e>
 8011d54:	6023      	str	r3, [r4, #0]
 8011d56:	bd38      	pop	{r3, r4, r5, pc}
 8011d58:	2000cb40 	.word	0x2000cb40

08011d5c <_read_r>:
 8011d5c:	b538      	push	{r3, r4, r5, lr}
 8011d5e:	4d07      	ldr	r5, [pc, #28]	; (8011d7c <_read_r+0x20>)
 8011d60:	4604      	mov	r4, r0
 8011d62:	4608      	mov	r0, r1
 8011d64:	4611      	mov	r1, r2
 8011d66:	2200      	movs	r2, #0
 8011d68:	602a      	str	r2, [r5, #0]
 8011d6a:	461a      	mov	r2, r3
 8011d6c:	f7ef f8ee 	bl	8000f4c <_read>
 8011d70:	1c43      	adds	r3, r0, #1
 8011d72:	d102      	bne.n	8011d7a <_read_r+0x1e>
 8011d74:	682b      	ldr	r3, [r5, #0]
 8011d76:	b103      	cbz	r3, 8011d7a <_read_r+0x1e>
 8011d78:	6023      	str	r3, [r4, #0]
 8011d7a:	bd38      	pop	{r3, r4, r5, pc}
 8011d7c:	2000cb40 	.word	0x2000cb40

08011d80 <__errno>:
 8011d80:	4b01      	ldr	r3, [pc, #4]	; (8011d88 <__errno+0x8>)
 8011d82:	6818      	ldr	r0, [r3, #0]
 8011d84:	4770      	bx	lr
 8011d86:	bf00      	nop
 8011d88:	20001868 	.word	0x20001868

08011d8c <__libc_init_array>:
 8011d8c:	b570      	push	{r4, r5, r6, lr}
 8011d8e:	4d0d      	ldr	r5, [pc, #52]	; (8011dc4 <__libc_init_array+0x38>)
 8011d90:	4c0d      	ldr	r4, [pc, #52]	; (8011dc8 <__libc_init_array+0x3c>)
 8011d92:	1b64      	subs	r4, r4, r5
 8011d94:	10a4      	asrs	r4, r4, #2
 8011d96:	2600      	movs	r6, #0
 8011d98:	42a6      	cmp	r6, r4
 8011d9a:	d109      	bne.n	8011db0 <__libc_init_array+0x24>
 8011d9c:	4d0b      	ldr	r5, [pc, #44]	; (8011dcc <__libc_init_array+0x40>)
 8011d9e:	4c0c      	ldr	r4, [pc, #48]	; (8011dd0 <__libc_init_array+0x44>)
 8011da0:	f000 ffc2 	bl	8012d28 <_init>
 8011da4:	1b64      	subs	r4, r4, r5
 8011da6:	10a4      	asrs	r4, r4, #2
 8011da8:	2600      	movs	r6, #0
 8011daa:	42a6      	cmp	r6, r4
 8011dac:	d105      	bne.n	8011dba <__libc_init_array+0x2e>
 8011dae:	bd70      	pop	{r4, r5, r6, pc}
 8011db0:	f855 3b04 	ldr.w	r3, [r5], #4
 8011db4:	4798      	blx	r3
 8011db6:	3601      	adds	r6, #1
 8011db8:	e7ee      	b.n	8011d98 <__libc_init_array+0xc>
 8011dba:	f855 3b04 	ldr.w	r3, [r5], #4
 8011dbe:	4798      	blx	r3
 8011dc0:	3601      	adds	r6, #1
 8011dc2:	e7f2      	b.n	8011daa <__libc_init_array+0x1e>
 8011dc4:	08016b28 	.word	0x08016b28
 8011dc8:	08016b28 	.word	0x08016b28
 8011dcc:	08016b28 	.word	0x08016b28
 8011dd0:	08016b2c 	.word	0x08016b2c

08011dd4 <__retarget_lock_acquire_recursive>:
 8011dd4:	4770      	bx	lr

08011dd6 <__retarget_lock_release_recursive>:
 8011dd6:	4770      	bx	lr

08011dd8 <memcpy>:
 8011dd8:	440a      	add	r2, r1
 8011dda:	4291      	cmp	r1, r2
 8011ddc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8011de0:	d100      	bne.n	8011de4 <memcpy+0xc>
 8011de2:	4770      	bx	lr
 8011de4:	b510      	push	{r4, lr}
 8011de6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011dea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011dee:	4291      	cmp	r1, r2
 8011df0:	d1f9      	bne.n	8011de6 <memcpy+0xe>
 8011df2:	bd10      	pop	{r4, pc}

08011df4 <abort>:
 8011df4:	b508      	push	{r3, lr}
 8011df6:	2006      	movs	r0, #6
 8011df8:	f000 feae 	bl	8012b58 <raise>
 8011dfc:	2001      	movs	r0, #1
 8011dfe:	f7ef f89f 	bl	8000f40 <_exit>
	...

08011e04 <_free_r>:
 8011e04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011e06:	2900      	cmp	r1, #0
 8011e08:	d044      	beq.n	8011e94 <_free_r+0x90>
 8011e0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011e0e:	9001      	str	r0, [sp, #4]
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	f1a1 0404 	sub.w	r4, r1, #4
 8011e16:	bfb8      	it	lt
 8011e18:	18e4      	addlt	r4, r4, r3
 8011e1a:	f000 f8df 	bl	8011fdc <__malloc_lock>
 8011e1e:	4a1e      	ldr	r2, [pc, #120]	; (8011e98 <_free_r+0x94>)
 8011e20:	9801      	ldr	r0, [sp, #4]
 8011e22:	6813      	ldr	r3, [r2, #0]
 8011e24:	b933      	cbnz	r3, 8011e34 <_free_r+0x30>
 8011e26:	6063      	str	r3, [r4, #4]
 8011e28:	6014      	str	r4, [r2, #0]
 8011e2a:	b003      	add	sp, #12
 8011e2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011e30:	f000 b8da 	b.w	8011fe8 <__malloc_unlock>
 8011e34:	42a3      	cmp	r3, r4
 8011e36:	d908      	bls.n	8011e4a <_free_r+0x46>
 8011e38:	6825      	ldr	r5, [r4, #0]
 8011e3a:	1961      	adds	r1, r4, r5
 8011e3c:	428b      	cmp	r3, r1
 8011e3e:	bf01      	itttt	eq
 8011e40:	6819      	ldreq	r1, [r3, #0]
 8011e42:	685b      	ldreq	r3, [r3, #4]
 8011e44:	1949      	addeq	r1, r1, r5
 8011e46:	6021      	streq	r1, [r4, #0]
 8011e48:	e7ed      	b.n	8011e26 <_free_r+0x22>
 8011e4a:	461a      	mov	r2, r3
 8011e4c:	685b      	ldr	r3, [r3, #4]
 8011e4e:	b10b      	cbz	r3, 8011e54 <_free_r+0x50>
 8011e50:	42a3      	cmp	r3, r4
 8011e52:	d9fa      	bls.n	8011e4a <_free_r+0x46>
 8011e54:	6811      	ldr	r1, [r2, #0]
 8011e56:	1855      	adds	r5, r2, r1
 8011e58:	42a5      	cmp	r5, r4
 8011e5a:	d10b      	bne.n	8011e74 <_free_r+0x70>
 8011e5c:	6824      	ldr	r4, [r4, #0]
 8011e5e:	4421      	add	r1, r4
 8011e60:	1854      	adds	r4, r2, r1
 8011e62:	42a3      	cmp	r3, r4
 8011e64:	6011      	str	r1, [r2, #0]
 8011e66:	d1e0      	bne.n	8011e2a <_free_r+0x26>
 8011e68:	681c      	ldr	r4, [r3, #0]
 8011e6a:	685b      	ldr	r3, [r3, #4]
 8011e6c:	6053      	str	r3, [r2, #4]
 8011e6e:	440c      	add	r4, r1
 8011e70:	6014      	str	r4, [r2, #0]
 8011e72:	e7da      	b.n	8011e2a <_free_r+0x26>
 8011e74:	d902      	bls.n	8011e7c <_free_r+0x78>
 8011e76:	230c      	movs	r3, #12
 8011e78:	6003      	str	r3, [r0, #0]
 8011e7a:	e7d6      	b.n	8011e2a <_free_r+0x26>
 8011e7c:	6825      	ldr	r5, [r4, #0]
 8011e7e:	1961      	adds	r1, r4, r5
 8011e80:	428b      	cmp	r3, r1
 8011e82:	bf04      	itt	eq
 8011e84:	6819      	ldreq	r1, [r3, #0]
 8011e86:	685b      	ldreq	r3, [r3, #4]
 8011e88:	6063      	str	r3, [r4, #4]
 8011e8a:	bf04      	itt	eq
 8011e8c:	1949      	addeq	r1, r1, r5
 8011e8e:	6021      	streq	r1, [r4, #0]
 8011e90:	6054      	str	r4, [r2, #4]
 8011e92:	e7ca      	b.n	8011e2a <_free_r+0x26>
 8011e94:	b003      	add	sp, #12
 8011e96:	bd30      	pop	{r4, r5, pc}
 8011e98:	2000cb48 	.word	0x2000cb48

08011e9c <sbrk_aligned>:
 8011e9c:	b570      	push	{r4, r5, r6, lr}
 8011e9e:	4e0e      	ldr	r6, [pc, #56]	; (8011ed8 <sbrk_aligned+0x3c>)
 8011ea0:	460c      	mov	r4, r1
 8011ea2:	6831      	ldr	r1, [r6, #0]
 8011ea4:	4605      	mov	r5, r0
 8011ea6:	b911      	cbnz	r1, 8011eae <sbrk_aligned+0x12>
 8011ea8:	f000 fe72 	bl	8012b90 <_sbrk_r>
 8011eac:	6030      	str	r0, [r6, #0]
 8011eae:	4621      	mov	r1, r4
 8011eb0:	4628      	mov	r0, r5
 8011eb2:	f000 fe6d 	bl	8012b90 <_sbrk_r>
 8011eb6:	1c43      	adds	r3, r0, #1
 8011eb8:	d00a      	beq.n	8011ed0 <sbrk_aligned+0x34>
 8011eba:	1cc4      	adds	r4, r0, #3
 8011ebc:	f024 0403 	bic.w	r4, r4, #3
 8011ec0:	42a0      	cmp	r0, r4
 8011ec2:	d007      	beq.n	8011ed4 <sbrk_aligned+0x38>
 8011ec4:	1a21      	subs	r1, r4, r0
 8011ec6:	4628      	mov	r0, r5
 8011ec8:	f000 fe62 	bl	8012b90 <_sbrk_r>
 8011ecc:	3001      	adds	r0, #1
 8011ece:	d101      	bne.n	8011ed4 <sbrk_aligned+0x38>
 8011ed0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8011ed4:	4620      	mov	r0, r4
 8011ed6:	bd70      	pop	{r4, r5, r6, pc}
 8011ed8:	2000cb4c 	.word	0x2000cb4c

08011edc <_malloc_r>:
 8011edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011ee0:	1ccd      	adds	r5, r1, #3
 8011ee2:	f025 0503 	bic.w	r5, r5, #3
 8011ee6:	3508      	adds	r5, #8
 8011ee8:	2d0c      	cmp	r5, #12
 8011eea:	bf38      	it	cc
 8011eec:	250c      	movcc	r5, #12
 8011eee:	2d00      	cmp	r5, #0
 8011ef0:	4607      	mov	r7, r0
 8011ef2:	db01      	blt.n	8011ef8 <_malloc_r+0x1c>
 8011ef4:	42a9      	cmp	r1, r5
 8011ef6:	d905      	bls.n	8011f04 <_malloc_r+0x28>
 8011ef8:	230c      	movs	r3, #12
 8011efa:	603b      	str	r3, [r7, #0]
 8011efc:	2600      	movs	r6, #0
 8011efe:	4630      	mov	r0, r6
 8011f00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f04:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8011fd8 <_malloc_r+0xfc>
 8011f08:	f000 f868 	bl	8011fdc <__malloc_lock>
 8011f0c:	f8d8 3000 	ldr.w	r3, [r8]
 8011f10:	461c      	mov	r4, r3
 8011f12:	bb5c      	cbnz	r4, 8011f6c <_malloc_r+0x90>
 8011f14:	4629      	mov	r1, r5
 8011f16:	4638      	mov	r0, r7
 8011f18:	f7ff ffc0 	bl	8011e9c <sbrk_aligned>
 8011f1c:	1c43      	adds	r3, r0, #1
 8011f1e:	4604      	mov	r4, r0
 8011f20:	d155      	bne.n	8011fce <_malloc_r+0xf2>
 8011f22:	f8d8 4000 	ldr.w	r4, [r8]
 8011f26:	4626      	mov	r6, r4
 8011f28:	2e00      	cmp	r6, #0
 8011f2a:	d145      	bne.n	8011fb8 <_malloc_r+0xdc>
 8011f2c:	2c00      	cmp	r4, #0
 8011f2e:	d048      	beq.n	8011fc2 <_malloc_r+0xe6>
 8011f30:	6823      	ldr	r3, [r4, #0]
 8011f32:	4631      	mov	r1, r6
 8011f34:	4638      	mov	r0, r7
 8011f36:	eb04 0903 	add.w	r9, r4, r3
 8011f3a:	f000 fe29 	bl	8012b90 <_sbrk_r>
 8011f3e:	4581      	cmp	r9, r0
 8011f40:	d13f      	bne.n	8011fc2 <_malloc_r+0xe6>
 8011f42:	6821      	ldr	r1, [r4, #0]
 8011f44:	1a6d      	subs	r5, r5, r1
 8011f46:	4629      	mov	r1, r5
 8011f48:	4638      	mov	r0, r7
 8011f4a:	f7ff ffa7 	bl	8011e9c <sbrk_aligned>
 8011f4e:	3001      	adds	r0, #1
 8011f50:	d037      	beq.n	8011fc2 <_malloc_r+0xe6>
 8011f52:	6823      	ldr	r3, [r4, #0]
 8011f54:	442b      	add	r3, r5
 8011f56:	6023      	str	r3, [r4, #0]
 8011f58:	f8d8 3000 	ldr.w	r3, [r8]
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	d038      	beq.n	8011fd2 <_malloc_r+0xf6>
 8011f60:	685a      	ldr	r2, [r3, #4]
 8011f62:	42a2      	cmp	r2, r4
 8011f64:	d12b      	bne.n	8011fbe <_malloc_r+0xe2>
 8011f66:	2200      	movs	r2, #0
 8011f68:	605a      	str	r2, [r3, #4]
 8011f6a:	e00f      	b.n	8011f8c <_malloc_r+0xb0>
 8011f6c:	6822      	ldr	r2, [r4, #0]
 8011f6e:	1b52      	subs	r2, r2, r5
 8011f70:	d41f      	bmi.n	8011fb2 <_malloc_r+0xd6>
 8011f72:	2a0b      	cmp	r2, #11
 8011f74:	d917      	bls.n	8011fa6 <_malloc_r+0xca>
 8011f76:	1961      	adds	r1, r4, r5
 8011f78:	42a3      	cmp	r3, r4
 8011f7a:	6025      	str	r5, [r4, #0]
 8011f7c:	bf18      	it	ne
 8011f7e:	6059      	strne	r1, [r3, #4]
 8011f80:	6863      	ldr	r3, [r4, #4]
 8011f82:	bf08      	it	eq
 8011f84:	f8c8 1000 	streq.w	r1, [r8]
 8011f88:	5162      	str	r2, [r4, r5]
 8011f8a:	604b      	str	r3, [r1, #4]
 8011f8c:	4638      	mov	r0, r7
 8011f8e:	f104 060b 	add.w	r6, r4, #11
 8011f92:	f000 f829 	bl	8011fe8 <__malloc_unlock>
 8011f96:	f026 0607 	bic.w	r6, r6, #7
 8011f9a:	1d23      	adds	r3, r4, #4
 8011f9c:	1af2      	subs	r2, r6, r3
 8011f9e:	d0ae      	beq.n	8011efe <_malloc_r+0x22>
 8011fa0:	1b9b      	subs	r3, r3, r6
 8011fa2:	50a3      	str	r3, [r4, r2]
 8011fa4:	e7ab      	b.n	8011efe <_malloc_r+0x22>
 8011fa6:	42a3      	cmp	r3, r4
 8011fa8:	6862      	ldr	r2, [r4, #4]
 8011faa:	d1dd      	bne.n	8011f68 <_malloc_r+0x8c>
 8011fac:	f8c8 2000 	str.w	r2, [r8]
 8011fb0:	e7ec      	b.n	8011f8c <_malloc_r+0xb0>
 8011fb2:	4623      	mov	r3, r4
 8011fb4:	6864      	ldr	r4, [r4, #4]
 8011fb6:	e7ac      	b.n	8011f12 <_malloc_r+0x36>
 8011fb8:	4634      	mov	r4, r6
 8011fba:	6876      	ldr	r6, [r6, #4]
 8011fbc:	e7b4      	b.n	8011f28 <_malloc_r+0x4c>
 8011fbe:	4613      	mov	r3, r2
 8011fc0:	e7cc      	b.n	8011f5c <_malloc_r+0x80>
 8011fc2:	230c      	movs	r3, #12
 8011fc4:	603b      	str	r3, [r7, #0]
 8011fc6:	4638      	mov	r0, r7
 8011fc8:	f000 f80e 	bl	8011fe8 <__malloc_unlock>
 8011fcc:	e797      	b.n	8011efe <_malloc_r+0x22>
 8011fce:	6025      	str	r5, [r4, #0]
 8011fd0:	e7dc      	b.n	8011f8c <_malloc_r+0xb0>
 8011fd2:	605b      	str	r3, [r3, #4]
 8011fd4:	deff      	udf	#255	; 0xff
 8011fd6:	bf00      	nop
 8011fd8:	2000cb48 	.word	0x2000cb48

08011fdc <__malloc_lock>:
 8011fdc:	4801      	ldr	r0, [pc, #4]	; (8011fe4 <__malloc_lock+0x8>)
 8011fde:	f7ff bef9 	b.w	8011dd4 <__retarget_lock_acquire_recursive>
 8011fe2:	bf00      	nop
 8011fe4:	2000cb44 	.word	0x2000cb44

08011fe8 <__malloc_unlock>:
 8011fe8:	4801      	ldr	r0, [pc, #4]	; (8011ff0 <__malloc_unlock+0x8>)
 8011fea:	f7ff bef4 	b.w	8011dd6 <__retarget_lock_release_recursive>
 8011fee:	bf00      	nop
 8011ff0:	2000cb44 	.word	0x2000cb44

08011ff4 <__ssputs_r>:
 8011ff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ff8:	688e      	ldr	r6, [r1, #8]
 8011ffa:	461f      	mov	r7, r3
 8011ffc:	42be      	cmp	r6, r7
 8011ffe:	680b      	ldr	r3, [r1, #0]
 8012000:	4682      	mov	sl, r0
 8012002:	460c      	mov	r4, r1
 8012004:	4690      	mov	r8, r2
 8012006:	d82c      	bhi.n	8012062 <__ssputs_r+0x6e>
 8012008:	898a      	ldrh	r2, [r1, #12]
 801200a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801200e:	d026      	beq.n	801205e <__ssputs_r+0x6a>
 8012010:	6965      	ldr	r5, [r4, #20]
 8012012:	6909      	ldr	r1, [r1, #16]
 8012014:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012018:	eba3 0901 	sub.w	r9, r3, r1
 801201c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012020:	1c7b      	adds	r3, r7, #1
 8012022:	444b      	add	r3, r9
 8012024:	106d      	asrs	r5, r5, #1
 8012026:	429d      	cmp	r5, r3
 8012028:	bf38      	it	cc
 801202a:	461d      	movcc	r5, r3
 801202c:	0553      	lsls	r3, r2, #21
 801202e:	d527      	bpl.n	8012080 <__ssputs_r+0x8c>
 8012030:	4629      	mov	r1, r5
 8012032:	f7ff ff53 	bl	8011edc <_malloc_r>
 8012036:	4606      	mov	r6, r0
 8012038:	b360      	cbz	r0, 8012094 <__ssputs_r+0xa0>
 801203a:	6921      	ldr	r1, [r4, #16]
 801203c:	464a      	mov	r2, r9
 801203e:	f7ff fecb 	bl	8011dd8 <memcpy>
 8012042:	89a3      	ldrh	r3, [r4, #12]
 8012044:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012048:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801204c:	81a3      	strh	r3, [r4, #12]
 801204e:	6126      	str	r6, [r4, #16]
 8012050:	6165      	str	r5, [r4, #20]
 8012052:	444e      	add	r6, r9
 8012054:	eba5 0509 	sub.w	r5, r5, r9
 8012058:	6026      	str	r6, [r4, #0]
 801205a:	60a5      	str	r5, [r4, #8]
 801205c:	463e      	mov	r6, r7
 801205e:	42be      	cmp	r6, r7
 8012060:	d900      	bls.n	8012064 <__ssputs_r+0x70>
 8012062:	463e      	mov	r6, r7
 8012064:	6820      	ldr	r0, [r4, #0]
 8012066:	4632      	mov	r2, r6
 8012068:	4641      	mov	r1, r8
 801206a:	f000 fd33 	bl	8012ad4 <memmove>
 801206e:	68a3      	ldr	r3, [r4, #8]
 8012070:	1b9b      	subs	r3, r3, r6
 8012072:	60a3      	str	r3, [r4, #8]
 8012074:	6823      	ldr	r3, [r4, #0]
 8012076:	4433      	add	r3, r6
 8012078:	6023      	str	r3, [r4, #0]
 801207a:	2000      	movs	r0, #0
 801207c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012080:	462a      	mov	r2, r5
 8012082:	f000 fd95 	bl	8012bb0 <_realloc_r>
 8012086:	4606      	mov	r6, r0
 8012088:	2800      	cmp	r0, #0
 801208a:	d1e0      	bne.n	801204e <__ssputs_r+0x5a>
 801208c:	6921      	ldr	r1, [r4, #16]
 801208e:	4650      	mov	r0, sl
 8012090:	f7ff feb8 	bl	8011e04 <_free_r>
 8012094:	230c      	movs	r3, #12
 8012096:	f8ca 3000 	str.w	r3, [sl]
 801209a:	89a3      	ldrh	r3, [r4, #12]
 801209c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80120a0:	81a3      	strh	r3, [r4, #12]
 80120a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80120a6:	e7e9      	b.n	801207c <__ssputs_r+0x88>

080120a8 <_svfiprintf_r>:
 80120a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120ac:	4698      	mov	r8, r3
 80120ae:	898b      	ldrh	r3, [r1, #12]
 80120b0:	061b      	lsls	r3, r3, #24
 80120b2:	b09d      	sub	sp, #116	; 0x74
 80120b4:	4607      	mov	r7, r0
 80120b6:	460d      	mov	r5, r1
 80120b8:	4614      	mov	r4, r2
 80120ba:	d50e      	bpl.n	80120da <_svfiprintf_r+0x32>
 80120bc:	690b      	ldr	r3, [r1, #16]
 80120be:	b963      	cbnz	r3, 80120da <_svfiprintf_r+0x32>
 80120c0:	2140      	movs	r1, #64	; 0x40
 80120c2:	f7ff ff0b 	bl	8011edc <_malloc_r>
 80120c6:	6028      	str	r0, [r5, #0]
 80120c8:	6128      	str	r0, [r5, #16]
 80120ca:	b920      	cbnz	r0, 80120d6 <_svfiprintf_r+0x2e>
 80120cc:	230c      	movs	r3, #12
 80120ce:	603b      	str	r3, [r7, #0]
 80120d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80120d4:	e0d0      	b.n	8012278 <_svfiprintf_r+0x1d0>
 80120d6:	2340      	movs	r3, #64	; 0x40
 80120d8:	616b      	str	r3, [r5, #20]
 80120da:	2300      	movs	r3, #0
 80120dc:	9309      	str	r3, [sp, #36]	; 0x24
 80120de:	2320      	movs	r3, #32
 80120e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80120e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80120e8:	2330      	movs	r3, #48	; 0x30
 80120ea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8012290 <_svfiprintf_r+0x1e8>
 80120ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80120f2:	f04f 0901 	mov.w	r9, #1
 80120f6:	4623      	mov	r3, r4
 80120f8:	469a      	mov	sl, r3
 80120fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80120fe:	b10a      	cbz	r2, 8012104 <_svfiprintf_r+0x5c>
 8012100:	2a25      	cmp	r2, #37	; 0x25
 8012102:	d1f9      	bne.n	80120f8 <_svfiprintf_r+0x50>
 8012104:	ebba 0b04 	subs.w	fp, sl, r4
 8012108:	d00b      	beq.n	8012122 <_svfiprintf_r+0x7a>
 801210a:	465b      	mov	r3, fp
 801210c:	4622      	mov	r2, r4
 801210e:	4629      	mov	r1, r5
 8012110:	4638      	mov	r0, r7
 8012112:	f7ff ff6f 	bl	8011ff4 <__ssputs_r>
 8012116:	3001      	adds	r0, #1
 8012118:	f000 80a9 	beq.w	801226e <_svfiprintf_r+0x1c6>
 801211c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801211e:	445a      	add	r2, fp
 8012120:	9209      	str	r2, [sp, #36]	; 0x24
 8012122:	f89a 3000 	ldrb.w	r3, [sl]
 8012126:	2b00      	cmp	r3, #0
 8012128:	f000 80a1 	beq.w	801226e <_svfiprintf_r+0x1c6>
 801212c:	2300      	movs	r3, #0
 801212e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012132:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012136:	f10a 0a01 	add.w	sl, sl, #1
 801213a:	9304      	str	r3, [sp, #16]
 801213c:	9307      	str	r3, [sp, #28]
 801213e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012142:	931a      	str	r3, [sp, #104]	; 0x68
 8012144:	4654      	mov	r4, sl
 8012146:	2205      	movs	r2, #5
 8012148:	f814 1b01 	ldrb.w	r1, [r4], #1
 801214c:	4850      	ldr	r0, [pc, #320]	; (8012290 <_svfiprintf_r+0x1e8>)
 801214e:	f7ee f8b7 	bl	80002c0 <memchr>
 8012152:	9a04      	ldr	r2, [sp, #16]
 8012154:	b9d8      	cbnz	r0, 801218e <_svfiprintf_r+0xe6>
 8012156:	06d0      	lsls	r0, r2, #27
 8012158:	bf44      	itt	mi
 801215a:	2320      	movmi	r3, #32
 801215c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012160:	0711      	lsls	r1, r2, #28
 8012162:	bf44      	itt	mi
 8012164:	232b      	movmi	r3, #43	; 0x2b
 8012166:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801216a:	f89a 3000 	ldrb.w	r3, [sl]
 801216e:	2b2a      	cmp	r3, #42	; 0x2a
 8012170:	d015      	beq.n	801219e <_svfiprintf_r+0xf6>
 8012172:	9a07      	ldr	r2, [sp, #28]
 8012174:	4654      	mov	r4, sl
 8012176:	2000      	movs	r0, #0
 8012178:	f04f 0c0a 	mov.w	ip, #10
 801217c:	4621      	mov	r1, r4
 801217e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012182:	3b30      	subs	r3, #48	; 0x30
 8012184:	2b09      	cmp	r3, #9
 8012186:	d94d      	bls.n	8012224 <_svfiprintf_r+0x17c>
 8012188:	b1b0      	cbz	r0, 80121b8 <_svfiprintf_r+0x110>
 801218a:	9207      	str	r2, [sp, #28]
 801218c:	e014      	b.n	80121b8 <_svfiprintf_r+0x110>
 801218e:	eba0 0308 	sub.w	r3, r0, r8
 8012192:	fa09 f303 	lsl.w	r3, r9, r3
 8012196:	4313      	orrs	r3, r2
 8012198:	9304      	str	r3, [sp, #16]
 801219a:	46a2      	mov	sl, r4
 801219c:	e7d2      	b.n	8012144 <_svfiprintf_r+0x9c>
 801219e:	9b03      	ldr	r3, [sp, #12]
 80121a0:	1d19      	adds	r1, r3, #4
 80121a2:	681b      	ldr	r3, [r3, #0]
 80121a4:	9103      	str	r1, [sp, #12]
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	bfbb      	ittet	lt
 80121aa:	425b      	neglt	r3, r3
 80121ac:	f042 0202 	orrlt.w	r2, r2, #2
 80121b0:	9307      	strge	r3, [sp, #28]
 80121b2:	9307      	strlt	r3, [sp, #28]
 80121b4:	bfb8      	it	lt
 80121b6:	9204      	strlt	r2, [sp, #16]
 80121b8:	7823      	ldrb	r3, [r4, #0]
 80121ba:	2b2e      	cmp	r3, #46	; 0x2e
 80121bc:	d10c      	bne.n	80121d8 <_svfiprintf_r+0x130>
 80121be:	7863      	ldrb	r3, [r4, #1]
 80121c0:	2b2a      	cmp	r3, #42	; 0x2a
 80121c2:	d134      	bne.n	801222e <_svfiprintf_r+0x186>
 80121c4:	9b03      	ldr	r3, [sp, #12]
 80121c6:	1d1a      	adds	r2, r3, #4
 80121c8:	681b      	ldr	r3, [r3, #0]
 80121ca:	9203      	str	r2, [sp, #12]
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	bfb8      	it	lt
 80121d0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80121d4:	3402      	adds	r4, #2
 80121d6:	9305      	str	r3, [sp, #20]
 80121d8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80122a0 <_svfiprintf_r+0x1f8>
 80121dc:	7821      	ldrb	r1, [r4, #0]
 80121de:	2203      	movs	r2, #3
 80121e0:	4650      	mov	r0, sl
 80121e2:	f7ee f86d 	bl	80002c0 <memchr>
 80121e6:	b138      	cbz	r0, 80121f8 <_svfiprintf_r+0x150>
 80121e8:	9b04      	ldr	r3, [sp, #16]
 80121ea:	eba0 000a 	sub.w	r0, r0, sl
 80121ee:	2240      	movs	r2, #64	; 0x40
 80121f0:	4082      	lsls	r2, r0
 80121f2:	4313      	orrs	r3, r2
 80121f4:	3401      	adds	r4, #1
 80121f6:	9304      	str	r3, [sp, #16]
 80121f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80121fc:	4825      	ldr	r0, [pc, #148]	; (8012294 <_svfiprintf_r+0x1ec>)
 80121fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012202:	2206      	movs	r2, #6
 8012204:	f7ee f85c 	bl	80002c0 <memchr>
 8012208:	2800      	cmp	r0, #0
 801220a:	d038      	beq.n	801227e <_svfiprintf_r+0x1d6>
 801220c:	4b22      	ldr	r3, [pc, #136]	; (8012298 <_svfiprintf_r+0x1f0>)
 801220e:	bb1b      	cbnz	r3, 8012258 <_svfiprintf_r+0x1b0>
 8012210:	9b03      	ldr	r3, [sp, #12]
 8012212:	3307      	adds	r3, #7
 8012214:	f023 0307 	bic.w	r3, r3, #7
 8012218:	3308      	adds	r3, #8
 801221a:	9303      	str	r3, [sp, #12]
 801221c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801221e:	4433      	add	r3, r6
 8012220:	9309      	str	r3, [sp, #36]	; 0x24
 8012222:	e768      	b.n	80120f6 <_svfiprintf_r+0x4e>
 8012224:	fb0c 3202 	mla	r2, ip, r2, r3
 8012228:	460c      	mov	r4, r1
 801222a:	2001      	movs	r0, #1
 801222c:	e7a6      	b.n	801217c <_svfiprintf_r+0xd4>
 801222e:	2300      	movs	r3, #0
 8012230:	3401      	adds	r4, #1
 8012232:	9305      	str	r3, [sp, #20]
 8012234:	4619      	mov	r1, r3
 8012236:	f04f 0c0a 	mov.w	ip, #10
 801223a:	4620      	mov	r0, r4
 801223c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012240:	3a30      	subs	r2, #48	; 0x30
 8012242:	2a09      	cmp	r2, #9
 8012244:	d903      	bls.n	801224e <_svfiprintf_r+0x1a6>
 8012246:	2b00      	cmp	r3, #0
 8012248:	d0c6      	beq.n	80121d8 <_svfiprintf_r+0x130>
 801224a:	9105      	str	r1, [sp, #20]
 801224c:	e7c4      	b.n	80121d8 <_svfiprintf_r+0x130>
 801224e:	fb0c 2101 	mla	r1, ip, r1, r2
 8012252:	4604      	mov	r4, r0
 8012254:	2301      	movs	r3, #1
 8012256:	e7f0      	b.n	801223a <_svfiprintf_r+0x192>
 8012258:	ab03      	add	r3, sp, #12
 801225a:	9300      	str	r3, [sp, #0]
 801225c:	462a      	mov	r2, r5
 801225e:	4b0f      	ldr	r3, [pc, #60]	; (801229c <_svfiprintf_r+0x1f4>)
 8012260:	a904      	add	r1, sp, #16
 8012262:	4638      	mov	r0, r7
 8012264:	f3af 8000 	nop.w
 8012268:	1c42      	adds	r2, r0, #1
 801226a:	4606      	mov	r6, r0
 801226c:	d1d6      	bne.n	801221c <_svfiprintf_r+0x174>
 801226e:	89ab      	ldrh	r3, [r5, #12]
 8012270:	065b      	lsls	r3, r3, #25
 8012272:	f53f af2d 	bmi.w	80120d0 <_svfiprintf_r+0x28>
 8012276:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012278:	b01d      	add	sp, #116	; 0x74
 801227a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801227e:	ab03      	add	r3, sp, #12
 8012280:	9300      	str	r3, [sp, #0]
 8012282:	462a      	mov	r2, r5
 8012284:	4b05      	ldr	r3, [pc, #20]	; (801229c <_svfiprintf_r+0x1f4>)
 8012286:	a904      	add	r1, sp, #16
 8012288:	4638      	mov	r0, r7
 801228a:	f000 f9bd 	bl	8012608 <_printf_i>
 801228e:	e7eb      	b.n	8012268 <_svfiprintf_r+0x1c0>
 8012290:	08016aea 	.word	0x08016aea
 8012294:	08016af4 	.word	0x08016af4
 8012298:	00000000 	.word	0x00000000
 801229c:	08011ff5 	.word	0x08011ff5
 80122a0:	08016af0 	.word	0x08016af0

080122a4 <__sfputc_r>:
 80122a4:	6893      	ldr	r3, [r2, #8]
 80122a6:	3b01      	subs	r3, #1
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	b410      	push	{r4}
 80122ac:	6093      	str	r3, [r2, #8]
 80122ae:	da08      	bge.n	80122c2 <__sfputc_r+0x1e>
 80122b0:	6994      	ldr	r4, [r2, #24]
 80122b2:	42a3      	cmp	r3, r4
 80122b4:	db01      	blt.n	80122ba <__sfputc_r+0x16>
 80122b6:	290a      	cmp	r1, #10
 80122b8:	d103      	bne.n	80122c2 <__sfputc_r+0x1e>
 80122ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80122be:	f000 bb73 	b.w	80129a8 <__swbuf_r>
 80122c2:	6813      	ldr	r3, [r2, #0]
 80122c4:	1c58      	adds	r0, r3, #1
 80122c6:	6010      	str	r0, [r2, #0]
 80122c8:	7019      	strb	r1, [r3, #0]
 80122ca:	4608      	mov	r0, r1
 80122cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80122d0:	4770      	bx	lr

080122d2 <__sfputs_r>:
 80122d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80122d4:	4606      	mov	r6, r0
 80122d6:	460f      	mov	r7, r1
 80122d8:	4614      	mov	r4, r2
 80122da:	18d5      	adds	r5, r2, r3
 80122dc:	42ac      	cmp	r4, r5
 80122de:	d101      	bne.n	80122e4 <__sfputs_r+0x12>
 80122e0:	2000      	movs	r0, #0
 80122e2:	e007      	b.n	80122f4 <__sfputs_r+0x22>
 80122e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80122e8:	463a      	mov	r2, r7
 80122ea:	4630      	mov	r0, r6
 80122ec:	f7ff ffda 	bl	80122a4 <__sfputc_r>
 80122f0:	1c43      	adds	r3, r0, #1
 80122f2:	d1f3      	bne.n	80122dc <__sfputs_r+0xa>
 80122f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080122f8 <_vfiprintf_r>:
 80122f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122fc:	460d      	mov	r5, r1
 80122fe:	b09d      	sub	sp, #116	; 0x74
 8012300:	4614      	mov	r4, r2
 8012302:	4698      	mov	r8, r3
 8012304:	4606      	mov	r6, r0
 8012306:	b118      	cbz	r0, 8012310 <_vfiprintf_r+0x18>
 8012308:	6a03      	ldr	r3, [r0, #32]
 801230a:	b90b      	cbnz	r3, 8012310 <_vfiprintf_r+0x18>
 801230c:	f7ff fbd2 	bl	8011ab4 <__sinit>
 8012310:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012312:	07d9      	lsls	r1, r3, #31
 8012314:	d405      	bmi.n	8012322 <_vfiprintf_r+0x2a>
 8012316:	89ab      	ldrh	r3, [r5, #12]
 8012318:	059a      	lsls	r2, r3, #22
 801231a:	d402      	bmi.n	8012322 <_vfiprintf_r+0x2a>
 801231c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801231e:	f7ff fd59 	bl	8011dd4 <__retarget_lock_acquire_recursive>
 8012322:	89ab      	ldrh	r3, [r5, #12]
 8012324:	071b      	lsls	r3, r3, #28
 8012326:	d501      	bpl.n	801232c <_vfiprintf_r+0x34>
 8012328:	692b      	ldr	r3, [r5, #16]
 801232a:	b99b      	cbnz	r3, 8012354 <_vfiprintf_r+0x5c>
 801232c:	4629      	mov	r1, r5
 801232e:	4630      	mov	r0, r6
 8012330:	f000 fb78 	bl	8012a24 <__swsetup_r>
 8012334:	b170      	cbz	r0, 8012354 <_vfiprintf_r+0x5c>
 8012336:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012338:	07dc      	lsls	r4, r3, #31
 801233a:	d504      	bpl.n	8012346 <_vfiprintf_r+0x4e>
 801233c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012340:	b01d      	add	sp, #116	; 0x74
 8012342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012346:	89ab      	ldrh	r3, [r5, #12]
 8012348:	0598      	lsls	r0, r3, #22
 801234a:	d4f7      	bmi.n	801233c <_vfiprintf_r+0x44>
 801234c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801234e:	f7ff fd42 	bl	8011dd6 <__retarget_lock_release_recursive>
 8012352:	e7f3      	b.n	801233c <_vfiprintf_r+0x44>
 8012354:	2300      	movs	r3, #0
 8012356:	9309      	str	r3, [sp, #36]	; 0x24
 8012358:	2320      	movs	r3, #32
 801235a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801235e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012362:	2330      	movs	r3, #48	; 0x30
 8012364:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8012518 <_vfiprintf_r+0x220>
 8012368:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801236c:	f04f 0901 	mov.w	r9, #1
 8012370:	4623      	mov	r3, r4
 8012372:	469a      	mov	sl, r3
 8012374:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012378:	b10a      	cbz	r2, 801237e <_vfiprintf_r+0x86>
 801237a:	2a25      	cmp	r2, #37	; 0x25
 801237c:	d1f9      	bne.n	8012372 <_vfiprintf_r+0x7a>
 801237e:	ebba 0b04 	subs.w	fp, sl, r4
 8012382:	d00b      	beq.n	801239c <_vfiprintf_r+0xa4>
 8012384:	465b      	mov	r3, fp
 8012386:	4622      	mov	r2, r4
 8012388:	4629      	mov	r1, r5
 801238a:	4630      	mov	r0, r6
 801238c:	f7ff ffa1 	bl	80122d2 <__sfputs_r>
 8012390:	3001      	adds	r0, #1
 8012392:	f000 80a9 	beq.w	80124e8 <_vfiprintf_r+0x1f0>
 8012396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012398:	445a      	add	r2, fp
 801239a:	9209      	str	r2, [sp, #36]	; 0x24
 801239c:	f89a 3000 	ldrb.w	r3, [sl]
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	f000 80a1 	beq.w	80124e8 <_vfiprintf_r+0x1f0>
 80123a6:	2300      	movs	r3, #0
 80123a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80123ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80123b0:	f10a 0a01 	add.w	sl, sl, #1
 80123b4:	9304      	str	r3, [sp, #16]
 80123b6:	9307      	str	r3, [sp, #28]
 80123b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80123bc:	931a      	str	r3, [sp, #104]	; 0x68
 80123be:	4654      	mov	r4, sl
 80123c0:	2205      	movs	r2, #5
 80123c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80123c6:	4854      	ldr	r0, [pc, #336]	; (8012518 <_vfiprintf_r+0x220>)
 80123c8:	f7ed ff7a 	bl	80002c0 <memchr>
 80123cc:	9a04      	ldr	r2, [sp, #16]
 80123ce:	b9d8      	cbnz	r0, 8012408 <_vfiprintf_r+0x110>
 80123d0:	06d1      	lsls	r1, r2, #27
 80123d2:	bf44      	itt	mi
 80123d4:	2320      	movmi	r3, #32
 80123d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80123da:	0713      	lsls	r3, r2, #28
 80123dc:	bf44      	itt	mi
 80123de:	232b      	movmi	r3, #43	; 0x2b
 80123e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80123e4:	f89a 3000 	ldrb.w	r3, [sl]
 80123e8:	2b2a      	cmp	r3, #42	; 0x2a
 80123ea:	d015      	beq.n	8012418 <_vfiprintf_r+0x120>
 80123ec:	9a07      	ldr	r2, [sp, #28]
 80123ee:	4654      	mov	r4, sl
 80123f0:	2000      	movs	r0, #0
 80123f2:	f04f 0c0a 	mov.w	ip, #10
 80123f6:	4621      	mov	r1, r4
 80123f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80123fc:	3b30      	subs	r3, #48	; 0x30
 80123fe:	2b09      	cmp	r3, #9
 8012400:	d94d      	bls.n	801249e <_vfiprintf_r+0x1a6>
 8012402:	b1b0      	cbz	r0, 8012432 <_vfiprintf_r+0x13a>
 8012404:	9207      	str	r2, [sp, #28]
 8012406:	e014      	b.n	8012432 <_vfiprintf_r+0x13a>
 8012408:	eba0 0308 	sub.w	r3, r0, r8
 801240c:	fa09 f303 	lsl.w	r3, r9, r3
 8012410:	4313      	orrs	r3, r2
 8012412:	9304      	str	r3, [sp, #16]
 8012414:	46a2      	mov	sl, r4
 8012416:	e7d2      	b.n	80123be <_vfiprintf_r+0xc6>
 8012418:	9b03      	ldr	r3, [sp, #12]
 801241a:	1d19      	adds	r1, r3, #4
 801241c:	681b      	ldr	r3, [r3, #0]
 801241e:	9103      	str	r1, [sp, #12]
 8012420:	2b00      	cmp	r3, #0
 8012422:	bfbb      	ittet	lt
 8012424:	425b      	neglt	r3, r3
 8012426:	f042 0202 	orrlt.w	r2, r2, #2
 801242a:	9307      	strge	r3, [sp, #28]
 801242c:	9307      	strlt	r3, [sp, #28]
 801242e:	bfb8      	it	lt
 8012430:	9204      	strlt	r2, [sp, #16]
 8012432:	7823      	ldrb	r3, [r4, #0]
 8012434:	2b2e      	cmp	r3, #46	; 0x2e
 8012436:	d10c      	bne.n	8012452 <_vfiprintf_r+0x15a>
 8012438:	7863      	ldrb	r3, [r4, #1]
 801243a:	2b2a      	cmp	r3, #42	; 0x2a
 801243c:	d134      	bne.n	80124a8 <_vfiprintf_r+0x1b0>
 801243e:	9b03      	ldr	r3, [sp, #12]
 8012440:	1d1a      	adds	r2, r3, #4
 8012442:	681b      	ldr	r3, [r3, #0]
 8012444:	9203      	str	r2, [sp, #12]
 8012446:	2b00      	cmp	r3, #0
 8012448:	bfb8      	it	lt
 801244a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801244e:	3402      	adds	r4, #2
 8012450:	9305      	str	r3, [sp, #20]
 8012452:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8012528 <_vfiprintf_r+0x230>
 8012456:	7821      	ldrb	r1, [r4, #0]
 8012458:	2203      	movs	r2, #3
 801245a:	4650      	mov	r0, sl
 801245c:	f7ed ff30 	bl	80002c0 <memchr>
 8012460:	b138      	cbz	r0, 8012472 <_vfiprintf_r+0x17a>
 8012462:	9b04      	ldr	r3, [sp, #16]
 8012464:	eba0 000a 	sub.w	r0, r0, sl
 8012468:	2240      	movs	r2, #64	; 0x40
 801246a:	4082      	lsls	r2, r0
 801246c:	4313      	orrs	r3, r2
 801246e:	3401      	adds	r4, #1
 8012470:	9304      	str	r3, [sp, #16]
 8012472:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012476:	4829      	ldr	r0, [pc, #164]	; (801251c <_vfiprintf_r+0x224>)
 8012478:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801247c:	2206      	movs	r2, #6
 801247e:	f7ed ff1f 	bl	80002c0 <memchr>
 8012482:	2800      	cmp	r0, #0
 8012484:	d03f      	beq.n	8012506 <_vfiprintf_r+0x20e>
 8012486:	4b26      	ldr	r3, [pc, #152]	; (8012520 <_vfiprintf_r+0x228>)
 8012488:	bb1b      	cbnz	r3, 80124d2 <_vfiprintf_r+0x1da>
 801248a:	9b03      	ldr	r3, [sp, #12]
 801248c:	3307      	adds	r3, #7
 801248e:	f023 0307 	bic.w	r3, r3, #7
 8012492:	3308      	adds	r3, #8
 8012494:	9303      	str	r3, [sp, #12]
 8012496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012498:	443b      	add	r3, r7
 801249a:	9309      	str	r3, [sp, #36]	; 0x24
 801249c:	e768      	b.n	8012370 <_vfiprintf_r+0x78>
 801249e:	fb0c 3202 	mla	r2, ip, r2, r3
 80124a2:	460c      	mov	r4, r1
 80124a4:	2001      	movs	r0, #1
 80124a6:	e7a6      	b.n	80123f6 <_vfiprintf_r+0xfe>
 80124a8:	2300      	movs	r3, #0
 80124aa:	3401      	adds	r4, #1
 80124ac:	9305      	str	r3, [sp, #20]
 80124ae:	4619      	mov	r1, r3
 80124b0:	f04f 0c0a 	mov.w	ip, #10
 80124b4:	4620      	mov	r0, r4
 80124b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80124ba:	3a30      	subs	r2, #48	; 0x30
 80124bc:	2a09      	cmp	r2, #9
 80124be:	d903      	bls.n	80124c8 <_vfiprintf_r+0x1d0>
 80124c0:	2b00      	cmp	r3, #0
 80124c2:	d0c6      	beq.n	8012452 <_vfiprintf_r+0x15a>
 80124c4:	9105      	str	r1, [sp, #20]
 80124c6:	e7c4      	b.n	8012452 <_vfiprintf_r+0x15a>
 80124c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80124cc:	4604      	mov	r4, r0
 80124ce:	2301      	movs	r3, #1
 80124d0:	e7f0      	b.n	80124b4 <_vfiprintf_r+0x1bc>
 80124d2:	ab03      	add	r3, sp, #12
 80124d4:	9300      	str	r3, [sp, #0]
 80124d6:	462a      	mov	r2, r5
 80124d8:	4b12      	ldr	r3, [pc, #72]	; (8012524 <_vfiprintf_r+0x22c>)
 80124da:	a904      	add	r1, sp, #16
 80124dc:	4630      	mov	r0, r6
 80124de:	f3af 8000 	nop.w
 80124e2:	4607      	mov	r7, r0
 80124e4:	1c78      	adds	r0, r7, #1
 80124e6:	d1d6      	bne.n	8012496 <_vfiprintf_r+0x19e>
 80124e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80124ea:	07d9      	lsls	r1, r3, #31
 80124ec:	d405      	bmi.n	80124fa <_vfiprintf_r+0x202>
 80124ee:	89ab      	ldrh	r3, [r5, #12]
 80124f0:	059a      	lsls	r2, r3, #22
 80124f2:	d402      	bmi.n	80124fa <_vfiprintf_r+0x202>
 80124f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80124f6:	f7ff fc6e 	bl	8011dd6 <__retarget_lock_release_recursive>
 80124fa:	89ab      	ldrh	r3, [r5, #12]
 80124fc:	065b      	lsls	r3, r3, #25
 80124fe:	f53f af1d 	bmi.w	801233c <_vfiprintf_r+0x44>
 8012502:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012504:	e71c      	b.n	8012340 <_vfiprintf_r+0x48>
 8012506:	ab03      	add	r3, sp, #12
 8012508:	9300      	str	r3, [sp, #0]
 801250a:	462a      	mov	r2, r5
 801250c:	4b05      	ldr	r3, [pc, #20]	; (8012524 <_vfiprintf_r+0x22c>)
 801250e:	a904      	add	r1, sp, #16
 8012510:	4630      	mov	r0, r6
 8012512:	f000 f879 	bl	8012608 <_printf_i>
 8012516:	e7e4      	b.n	80124e2 <_vfiprintf_r+0x1ea>
 8012518:	08016aea 	.word	0x08016aea
 801251c:	08016af4 	.word	0x08016af4
 8012520:	00000000 	.word	0x00000000
 8012524:	080122d3 	.word	0x080122d3
 8012528:	08016af0 	.word	0x08016af0

0801252c <_printf_common>:
 801252c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012530:	4616      	mov	r6, r2
 8012532:	4699      	mov	r9, r3
 8012534:	688a      	ldr	r2, [r1, #8]
 8012536:	690b      	ldr	r3, [r1, #16]
 8012538:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801253c:	4293      	cmp	r3, r2
 801253e:	bfb8      	it	lt
 8012540:	4613      	movlt	r3, r2
 8012542:	6033      	str	r3, [r6, #0]
 8012544:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012548:	4607      	mov	r7, r0
 801254a:	460c      	mov	r4, r1
 801254c:	b10a      	cbz	r2, 8012552 <_printf_common+0x26>
 801254e:	3301      	adds	r3, #1
 8012550:	6033      	str	r3, [r6, #0]
 8012552:	6823      	ldr	r3, [r4, #0]
 8012554:	0699      	lsls	r1, r3, #26
 8012556:	bf42      	ittt	mi
 8012558:	6833      	ldrmi	r3, [r6, #0]
 801255a:	3302      	addmi	r3, #2
 801255c:	6033      	strmi	r3, [r6, #0]
 801255e:	6825      	ldr	r5, [r4, #0]
 8012560:	f015 0506 	ands.w	r5, r5, #6
 8012564:	d106      	bne.n	8012574 <_printf_common+0x48>
 8012566:	f104 0a19 	add.w	sl, r4, #25
 801256a:	68e3      	ldr	r3, [r4, #12]
 801256c:	6832      	ldr	r2, [r6, #0]
 801256e:	1a9b      	subs	r3, r3, r2
 8012570:	42ab      	cmp	r3, r5
 8012572:	dc26      	bgt.n	80125c2 <_printf_common+0x96>
 8012574:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012578:	1e13      	subs	r3, r2, #0
 801257a:	6822      	ldr	r2, [r4, #0]
 801257c:	bf18      	it	ne
 801257e:	2301      	movne	r3, #1
 8012580:	0692      	lsls	r2, r2, #26
 8012582:	d42b      	bmi.n	80125dc <_printf_common+0xb0>
 8012584:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012588:	4649      	mov	r1, r9
 801258a:	4638      	mov	r0, r7
 801258c:	47c0      	blx	r8
 801258e:	3001      	adds	r0, #1
 8012590:	d01e      	beq.n	80125d0 <_printf_common+0xa4>
 8012592:	6823      	ldr	r3, [r4, #0]
 8012594:	6922      	ldr	r2, [r4, #16]
 8012596:	f003 0306 	and.w	r3, r3, #6
 801259a:	2b04      	cmp	r3, #4
 801259c:	bf02      	ittt	eq
 801259e:	68e5      	ldreq	r5, [r4, #12]
 80125a0:	6833      	ldreq	r3, [r6, #0]
 80125a2:	1aed      	subeq	r5, r5, r3
 80125a4:	68a3      	ldr	r3, [r4, #8]
 80125a6:	bf0c      	ite	eq
 80125a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80125ac:	2500      	movne	r5, #0
 80125ae:	4293      	cmp	r3, r2
 80125b0:	bfc4      	itt	gt
 80125b2:	1a9b      	subgt	r3, r3, r2
 80125b4:	18ed      	addgt	r5, r5, r3
 80125b6:	2600      	movs	r6, #0
 80125b8:	341a      	adds	r4, #26
 80125ba:	42b5      	cmp	r5, r6
 80125bc:	d11a      	bne.n	80125f4 <_printf_common+0xc8>
 80125be:	2000      	movs	r0, #0
 80125c0:	e008      	b.n	80125d4 <_printf_common+0xa8>
 80125c2:	2301      	movs	r3, #1
 80125c4:	4652      	mov	r2, sl
 80125c6:	4649      	mov	r1, r9
 80125c8:	4638      	mov	r0, r7
 80125ca:	47c0      	blx	r8
 80125cc:	3001      	adds	r0, #1
 80125ce:	d103      	bne.n	80125d8 <_printf_common+0xac>
 80125d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80125d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125d8:	3501      	adds	r5, #1
 80125da:	e7c6      	b.n	801256a <_printf_common+0x3e>
 80125dc:	18e1      	adds	r1, r4, r3
 80125de:	1c5a      	adds	r2, r3, #1
 80125e0:	2030      	movs	r0, #48	; 0x30
 80125e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80125e6:	4422      	add	r2, r4
 80125e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80125ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80125f0:	3302      	adds	r3, #2
 80125f2:	e7c7      	b.n	8012584 <_printf_common+0x58>
 80125f4:	2301      	movs	r3, #1
 80125f6:	4622      	mov	r2, r4
 80125f8:	4649      	mov	r1, r9
 80125fa:	4638      	mov	r0, r7
 80125fc:	47c0      	blx	r8
 80125fe:	3001      	adds	r0, #1
 8012600:	d0e6      	beq.n	80125d0 <_printf_common+0xa4>
 8012602:	3601      	adds	r6, #1
 8012604:	e7d9      	b.n	80125ba <_printf_common+0x8e>
	...

08012608 <_printf_i>:
 8012608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801260c:	7e0f      	ldrb	r7, [r1, #24]
 801260e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012610:	2f78      	cmp	r7, #120	; 0x78
 8012612:	4691      	mov	r9, r2
 8012614:	4680      	mov	r8, r0
 8012616:	460c      	mov	r4, r1
 8012618:	469a      	mov	sl, r3
 801261a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801261e:	d807      	bhi.n	8012630 <_printf_i+0x28>
 8012620:	2f62      	cmp	r7, #98	; 0x62
 8012622:	d80a      	bhi.n	801263a <_printf_i+0x32>
 8012624:	2f00      	cmp	r7, #0
 8012626:	f000 80d4 	beq.w	80127d2 <_printf_i+0x1ca>
 801262a:	2f58      	cmp	r7, #88	; 0x58
 801262c:	f000 80c0 	beq.w	80127b0 <_printf_i+0x1a8>
 8012630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012634:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012638:	e03a      	b.n	80126b0 <_printf_i+0xa8>
 801263a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801263e:	2b15      	cmp	r3, #21
 8012640:	d8f6      	bhi.n	8012630 <_printf_i+0x28>
 8012642:	a101      	add	r1, pc, #4	; (adr r1, 8012648 <_printf_i+0x40>)
 8012644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012648:	080126a1 	.word	0x080126a1
 801264c:	080126b5 	.word	0x080126b5
 8012650:	08012631 	.word	0x08012631
 8012654:	08012631 	.word	0x08012631
 8012658:	08012631 	.word	0x08012631
 801265c:	08012631 	.word	0x08012631
 8012660:	080126b5 	.word	0x080126b5
 8012664:	08012631 	.word	0x08012631
 8012668:	08012631 	.word	0x08012631
 801266c:	08012631 	.word	0x08012631
 8012670:	08012631 	.word	0x08012631
 8012674:	080127b9 	.word	0x080127b9
 8012678:	080126e1 	.word	0x080126e1
 801267c:	08012773 	.word	0x08012773
 8012680:	08012631 	.word	0x08012631
 8012684:	08012631 	.word	0x08012631
 8012688:	080127db 	.word	0x080127db
 801268c:	08012631 	.word	0x08012631
 8012690:	080126e1 	.word	0x080126e1
 8012694:	08012631 	.word	0x08012631
 8012698:	08012631 	.word	0x08012631
 801269c:	0801277b 	.word	0x0801277b
 80126a0:	682b      	ldr	r3, [r5, #0]
 80126a2:	1d1a      	adds	r2, r3, #4
 80126a4:	681b      	ldr	r3, [r3, #0]
 80126a6:	602a      	str	r2, [r5, #0]
 80126a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80126ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80126b0:	2301      	movs	r3, #1
 80126b2:	e09f      	b.n	80127f4 <_printf_i+0x1ec>
 80126b4:	6820      	ldr	r0, [r4, #0]
 80126b6:	682b      	ldr	r3, [r5, #0]
 80126b8:	0607      	lsls	r7, r0, #24
 80126ba:	f103 0104 	add.w	r1, r3, #4
 80126be:	6029      	str	r1, [r5, #0]
 80126c0:	d501      	bpl.n	80126c6 <_printf_i+0xbe>
 80126c2:	681e      	ldr	r6, [r3, #0]
 80126c4:	e003      	b.n	80126ce <_printf_i+0xc6>
 80126c6:	0646      	lsls	r6, r0, #25
 80126c8:	d5fb      	bpl.n	80126c2 <_printf_i+0xba>
 80126ca:	f9b3 6000 	ldrsh.w	r6, [r3]
 80126ce:	2e00      	cmp	r6, #0
 80126d0:	da03      	bge.n	80126da <_printf_i+0xd2>
 80126d2:	232d      	movs	r3, #45	; 0x2d
 80126d4:	4276      	negs	r6, r6
 80126d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80126da:	485a      	ldr	r0, [pc, #360]	; (8012844 <_printf_i+0x23c>)
 80126dc:	230a      	movs	r3, #10
 80126de:	e012      	b.n	8012706 <_printf_i+0xfe>
 80126e0:	682b      	ldr	r3, [r5, #0]
 80126e2:	6820      	ldr	r0, [r4, #0]
 80126e4:	1d19      	adds	r1, r3, #4
 80126e6:	6029      	str	r1, [r5, #0]
 80126e8:	0605      	lsls	r5, r0, #24
 80126ea:	d501      	bpl.n	80126f0 <_printf_i+0xe8>
 80126ec:	681e      	ldr	r6, [r3, #0]
 80126ee:	e002      	b.n	80126f6 <_printf_i+0xee>
 80126f0:	0641      	lsls	r1, r0, #25
 80126f2:	d5fb      	bpl.n	80126ec <_printf_i+0xe4>
 80126f4:	881e      	ldrh	r6, [r3, #0]
 80126f6:	4853      	ldr	r0, [pc, #332]	; (8012844 <_printf_i+0x23c>)
 80126f8:	2f6f      	cmp	r7, #111	; 0x6f
 80126fa:	bf0c      	ite	eq
 80126fc:	2308      	moveq	r3, #8
 80126fe:	230a      	movne	r3, #10
 8012700:	2100      	movs	r1, #0
 8012702:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012706:	6865      	ldr	r5, [r4, #4]
 8012708:	60a5      	str	r5, [r4, #8]
 801270a:	2d00      	cmp	r5, #0
 801270c:	bfa2      	ittt	ge
 801270e:	6821      	ldrge	r1, [r4, #0]
 8012710:	f021 0104 	bicge.w	r1, r1, #4
 8012714:	6021      	strge	r1, [r4, #0]
 8012716:	b90e      	cbnz	r6, 801271c <_printf_i+0x114>
 8012718:	2d00      	cmp	r5, #0
 801271a:	d04b      	beq.n	80127b4 <_printf_i+0x1ac>
 801271c:	4615      	mov	r5, r2
 801271e:	fbb6 f1f3 	udiv	r1, r6, r3
 8012722:	fb03 6711 	mls	r7, r3, r1, r6
 8012726:	5dc7      	ldrb	r7, [r0, r7]
 8012728:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801272c:	4637      	mov	r7, r6
 801272e:	42bb      	cmp	r3, r7
 8012730:	460e      	mov	r6, r1
 8012732:	d9f4      	bls.n	801271e <_printf_i+0x116>
 8012734:	2b08      	cmp	r3, #8
 8012736:	d10b      	bne.n	8012750 <_printf_i+0x148>
 8012738:	6823      	ldr	r3, [r4, #0]
 801273a:	07de      	lsls	r6, r3, #31
 801273c:	d508      	bpl.n	8012750 <_printf_i+0x148>
 801273e:	6923      	ldr	r3, [r4, #16]
 8012740:	6861      	ldr	r1, [r4, #4]
 8012742:	4299      	cmp	r1, r3
 8012744:	bfde      	ittt	le
 8012746:	2330      	movle	r3, #48	; 0x30
 8012748:	f805 3c01 	strble.w	r3, [r5, #-1]
 801274c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8012750:	1b52      	subs	r2, r2, r5
 8012752:	6122      	str	r2, [r4, #16]
 8012754:	f8cd a000 	str.w	sl, [sp]
 8012758:	464b      	mov	r3, r9
 801275a:	aa03      	add	r2, sp, #12
 801275c:	4621      	mov	r1, r4
 801275e:	4640      	mov	r0, r8
 8012760:	f7ff fee4 	bl	801252c <_printf_common>
 8012764:	3001      	adds	r0, #1
 8012766:	d14a      	bne.n	80127fe <_printf_i+0x1f6>
 8012768:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801276c:	b004      	add	sp, #16
 801276e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012772:	6823      	ldr	r3, [r4, #0]
 8012774:	f043 0320 	orr.w	r3, r3, #32
 8012778:	6023      	str	r3, [r4, #0]
 801277a:	4833      	ldr	r0, [pc, #204]	; (8012848 <_printf_i+0x240>)
 801277c:	2778      	movs	r7, #120	; 0x78
 801277e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8012782:	6823      	ldr	r3, [r4, #0]
 8012784:	6829      	ldr	r1, [r5, #0]
 8012786:	061f      	lsls	r7, r3, #24
 8012788:	f851 6b04 	ldr.w	r6, [r1], #4
 801278c:	d402      	bmi.n	8012794 <_printf_i+0x18c>
 801278e:	065f      	lsls	r7, r3, #25
 8012790:	bf48      	it	mi
 8012792:	b2b6      	uxthmi	r6, r6
 8012794:	07df      	lsls	r7, r3, #31
 8012796:	bf48      	it	mi
 8012798:	f043 0320 	orrmi.w	r3, r3, #32
 801279c:	6029      	str	r1, [r5, #0]
 801279e:	bf48      	it	mi
 80127a0:	6023      	strmi	r3, [r4, #0]
 80127a2:	b91e      	cbnz	r6, 80127ac <_printf_i+0x1a4>
 80127a4:	6823      	ldr	r3, [r4, #0]
 80127a6:	f023 0320 	bic.w	r3, r3, #32
 80127aa:	6023      	str	r3, [r4, #0]
 80127ac:	2310      	movs	r3, #16
 80127ae:	e7a7      	b.n	8012700 <_printf_i+0xf8>
 80127b0:	4824      	ldr	r0, [pc, #144]	; (8012844 <_printf_i+0x23c>)
 80127b2:	e7e4      	b.n	801277e <_printf_i+0x176>
 80127b4:	4615      	mov	r5, r2
 80127b6:	e7bd      	b.n	8012734 <_printf_i+0x12c>
 80127b8:	682b      	ldr	r3, [r5, #0]
 80127ba:	6826      	ldr	r6, [r4, #0]
 80127bc:	6961      	ldr	r1, [r4, #20]
 80127be:	1d18      	adds	r0, r3, #4
 80127c0:	6028      	str	r0, [r5, #0]
 80127c2:	0635      	lsls	r5, r6, #24
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	d501      	bpl.n	80127cc <_printf_i+0x1c4>
 80127c8:	6019      	str	r1, [r3, #0]
 80127ca:	e002      	b.n	80127d2 <_printf_i+0x1ca>
 80127cc:	0670      	lsls	r0, r6, #25
 80127ce:	d5fb      	bpl.n	80127c8 <_printf_i+0x1c0>
 80127d0:	8019      	strh	r1, [r3, #0]
 80127d2:	2300      	movs	r3, #0
 80127d4:	6123      	str	r3, [r4, #16]
 80127d6:	4615      	mov	r5, r2
 80127d8:	e7bc      	b.n	8012754 <_printf_i+0x14c>
 80127da:	682b      	ldr	r3, [r5, #0]
 80127dc:	1d1a      	adds	r2, r3, #4
 80127de:	602a      	str	r2, [r5, #0]
 80127e0:	681d      	ldr	r5, [r3, #0]
 80127e2:	6862      	ldr	r2, [r4, #4]
 80127e4:	2100      	movs	r1, #0
 80127e6:	4628      	mov	r0, r5
 80127e8:	f7ed fd6a 	bl	80002c0 <memchr>
 80127ec:	b108      	cbz	r0, 80127f2 <_printf_i+0x1ea>
 80127ee:	1b40      	subs	r0, r0, r5
 80127f0:	6060      	str	r0, [r4, #4]
 80127f2:	6863      	ldr	r3, [r4, #4]
 80127f4:	6123      	str	r3, [r4, #16]
 80127f6:	2300      	movs	r3, #0
 80127f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80127fc:	e7aa      	b.n	8012754 <_printf_i+0x14c>
 80127fe:	6923      	ldr	r3, [r4, #16]
 8012800:	462a      	mov	r2, r5
 8012802:	4649      	mov	r1, r9
 8012804:	4640      	mov	r0, r8
 8012806:	47d0      	blx	sl
 8012808:	3001      	adds	r0, #1
 801280a:	d0ad      	beq.n	8012768 <_printf_i+0x160>
 801280c:	6823      	ldr	r3, [r4, #0]
 801280e:	079b      	lsls	r3, r3, #30
 8012810:	d413      	bmi.n	801283a <_printf_i+0x232>
 8012812:	68e0      	ldr	r0, [r4, #12]
 8012814:	9b03      	ldr	r3, [sp, #12]
 8012816:	4298      	cmp	r0, r3
 8012818:	bfb8      	it	lt
 801281a:	4618      	movlt	r0, r3
 801281c:	e7a6      	b.n	801276c <_printf_i+0x164>
 801281e:	2301      	movs	r3, #1
 8012820:	4632      	mov	r2, r6
 8012822:	4649      	mov	r1, r9
 8012824:	4640      	mov	r0, r8
 8012826:	47d0      	blx	sl
 8012828:	3001      	adds	r0, #1
 801282a:	d09d      	beq.n	8012768 <_printf_i+0x160>
 801282c:	3501      	adds	r5, #1
 801282e:	68e3      	ldr	r3, [r4, #12]
 8012830:	9903      	ldr	r1, [sp, #12]
 8012832:	1a5b      	subs	r3, r3, r1
 8012834:	42ab      	cmp	r3, r5
 8012836:	dcf2      	bgt.n	801281e <_printf_i+0x216>
 8012838:	e7eb      	b.n	8012812 <_printf_i+0x20a>
 801283a:	2500      	movs	r5, #0
 801283c:	f104 0619 	add.w	r6, r4, #25
 8012840:	e7f5      	b.n	801282e <_printf_i+0x226>
 8012842:	bf00      	nop
 8012844:	08016afb 	.word	0x08016afb
 8012848:	08016b0c 	.word	0x08016b0c

0801284c <__sflush_r>:
 801284c:	898a      	ldrh	r2, [r1, #12]
 801284e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012852:	4605      	mov	r5, r0
 8012854:	0710      	lsls	r0, r2, #28
 8012856:	460c      	mov	r4, r1
 8012858:	d458      	bmi.n	801290c <__sflush_r+0xc0>
 801285a:	684b      	ldr	r3, [r1, #4]
 801285c:	2b00      	cmp	r3, #0
 801285e:	dc05      	bgt.n	801286c <__sflush_r+0x20>
 8012860:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012862:	2b00      	cmp	r3, #0
 8012864:	dc02      	bgt.n	801286c <__sflush_r+0x20>
 8012866:	2000      	movs	r0, #0
 8012868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801286c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801286e:	2e00      	cmp	r6, #0
 8012870:	d0f9      	beq.n	8012866 <__sflush_r+0x1a>
 8012872:	2300      	movs	r3, #0
 8012874:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012878:	682f      	ldr	r7, [r5, #0]
 801287a:	6a21      	ldr	r1, [r4, #32]
 801287c:	602b      	str	r3, [r5, #0]
 801287e:	d032      	beq.n	80128e6 <__sflush_r+0x9a>
 8012880:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012882:	89a3      	ldrh	r3, [r4, #12]
 8012884:	075a      	lsls	r2, r3, #29
 8012886:	d505      	bpl.n	8012894 <__sflush_r+0x48>
 8012888:	6863      	ldr	r3, [r4, #4]
 801288a:	1ac0      	subs	r0, r0, r3
 801288c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801288e:	b10b      	cbz	r3, 8012894 <__sflush_r+0x48>
 8012890:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012892:	1ac0      	subs	r0, r0, r3
 8012894:	2300      	movs	r3, #0
 8012896:	4602      	mov	r2, r0
 8012898:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801289a:	6a21      	ldr	r1, [r4, #32]
 801289c:	4628      	mov	r0, r5
 801289e:	47b0      	blx	r6
 80128a0:	1c43      	adds	r3, r0, #1
 80128a2:	89a3      	ldrh	r3, [r4, #12]
 80128a4:	d106      	bne.n	80128b4 <__sflush_r+0x68>
 80128a6:	6829      	ldr	r1, [r5, #0]
 80128a8:	291d      	cmp	r1, #29
 80128aa:	d82b      	bhi.n	8012904 <__sflush_r+0xb8>
 80128ac:	4a29      	ldr	r2, [pc, #164]	; (8012954 <__sflush_r+0x108>)
 80128ae:	410a      	asrs	r2, r1
 80128b0:	07d6      	lsls	r6, r2, #31
 80128b2:	d427      	bmi.n	8012904 <__sflush_r+0xb8>
 80128b4:	2200      	movs	r2, #0
 80128b6:	6062      	str	r2, [r4, #4]
 80128b8:	04d9      	lsls	r1, r3, #19
 80128ba:	6922      	ldr	r2, [r4, #16]
 80128bc:	6022      	str	r2, [r4, #0]
 80128be:	d504      	bpl.n	80128ca <__sflush_r+0x7e>
 80128c0:	1c42      	adds	r2, r0, #1
 80128c2:	d101      	bne.n	80128c8 <__sflush_r+0x7c>
 80128c4:	682b      	ldr	r3, [r5, #0]
 80128c6:	b903      	cbnz	r3, 80128ca <__sflush_r+0x7e>
 80128c8:	6560      	str	r0, [r4, #84]	; 0x54
 80128ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80128cc:	602f      	str	r7, [r5, #0]
 80128ce:	2900      	cmp	r1, #0
 80128d0:	d0c9      	beq.n	8012866 <__sflush_r+0x1a>
 80128d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80128d6:	4299      	cmp	r1, r3
 80128d8:	d002      	beq.n	80128e0 <__sflush_r+0x94>
 80128da:	4628      	mov	r0, r5
 80128dc:	f7ff fa92 	bl	8011e04 <_free_r>
 80128e0:	2000      	movs	r0, #0
 80128e2:	6360      	str	r0, [r4, #52]	; 0x34
 80128e4:	e7c0      	b.n	8012868 <__sflush_r+0x1c>
 80128e6:	2301      	movs	r3, #1
 80128e8:	4628      	mov	r0, r5
 80128ea:	47b0      	blx	r6
 80128ec:	1c41      	adds	r1, r0, #1
 80128ee:	d1c8      	bne.n	8012882 <__sflush_r+0x36>
 80128f0:	682b      	ldr	r3, [r5, #0]
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	d0c5      	beq.n	8012882 <__sflush_r+0x36>
 80128f6:	2b1d      	cmp	r3, #29
 80128f8:	d001      	beq.n	80128fe <__sflush_r+0xb2>
 80128fa:	2b16      	cmp	r3, #22
 80128fc:	d101      	bne.n	8012902 <__sflush_r+0xb6>
 80128fe:	602f      	str	r7, [r5, #0]
 8012900:	e7b1      	b.n	8012866 <__sflush_r+0x1a>
 8012902:	89a3      	ldrh	r3, [r4, #12]
 8012904:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012908:	81a3      	strh	r3, [r4, #12]
 801290a:	e7ad      	b.n	8012868 <__sflush_r+0x1c>
 801290c:	690f      	ldr	r7, [r1, #16]
 801290e:	2f00      	cmp	r7, #0
 8012910:	d0a9      	beq.n	8012866 <__sflush_r+0x1a>
 8012912:	0793      	lsls	r3, r2, #30
 8012914:	680e      	ldr	r6, [r1, #0]
 8012916:	bf08      	it	eq
 8012918:	694b      	ldreq	r3, [r1, #20]
 801291a:	600f      	str	r7, [r1, #0]
 801291c:	bf18      	it	ne
 801291e:	2300      	movne	r3, #0
 8012920:	eba6 0807 	sub.w	r8, r6, r7
 8012924:	608b      	str	r3, [r1, #8]
 8012926:	f1b8 0f00 	cmp.w	r8, #0
 801292a:	dd9c      	ble.n	8012866 <__sflush_r+0x1a>
 801292c:	6a21      	ldr	r1, [r4, #32]
 801292e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012930:	4643      	mov	r3, r8
 8012932:	463a      	mov	r2, r7
 8012934:	4628      	mov	r0, r5
 8012936:	47b0      	blx	r6
 8012938:	2800      	cmp	r0, #0
 801293a:	dc06      	bgt.n	801294a <__sflush_r+0xfe>
 801293c:	89a3      	ldrh	r3, [r4, #12]
 801293e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012942:	81a3      	strh	r3, [r4, #12]
 8012944:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012948:	e78e      	b.n	8012868 <__sflush_r+0x1c>
 801294a:	4407      	add	r7, r0
 801294c:	eba8 0800 	sub.w	r8, r8, r0
 8012950:	e7e9      	b.n	8012926 <__sflush_r+0xda>
 8012952:	bf00      	nop
 8012954:	dfbffffe 	.word	0xdfbffffe

08012958 <_fflush_r>:
 8012958:	b538      	push	{r3, r4, r5, lr}
 801295a:	690b      	ldr	r3, [r1, #16]
 801295c:	4605      	mov	r5, r0
 801295e:	460c      	mov	r4, r1
 8012960:	b913      	cbnz	r3, 8012968 <_fflush_r+0x10>
 8012962:	2500      	movs	r5, #0
 8012964:	4628      	mov	r0, r5
 8012966:	bd38      	pop	{r3, r4, r5, pc}
 8012968:	b118      	cbz	r0, 8012972 <_fflush_r+0x1a>
 801296a:	6a03      	ldr	r3, [r0, #32]
 801296c:	b90b      	cbnz	r3, 8012972 <_fflush_r+0x1a>
 801296e:	f7ff f8a1 	bl	8011ab4 <__sinit>
 8012972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012976:	2b00      	cmp	r3, #0
 8012978:	d0f3      	beq.n	8012962 <_fflush_r+0xa>
 801297a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801297c:	07d0      	lsls	r0, r2, #31
 801297e:	d404      	bmi.n	801298a <_fflush_r+0x32>
 8012980:	0599      	lsls	r1, r3, #22
 8012982:	d402      	bmi.n	801298a <_fflush_r+0x32>
 8012984:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012986:	f7ff fa25 	bl	8011dd4 <__retarget_lock_acquire_recursive>
 801298a:	4628      	mov	r0, r5
 801298c:	4621      	mov	r1, r4
 801298e:	f7ff ff5d 	bl	801284c <__sflush_r>
 8012992:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012994:	07da      	lsls	r2, r3, #31
 8012996:	4605      	mov	r5, r0
 8012998:	d4e4      	bmi.n	8012964 <_fflush_r+0xc>
 801299a:	89a3      	ldrh	r3, [r4, #12]
 801299c:	059b      	lsls	r3, r3, #22
 801299e:	d4e1      	bmi.n	8012964 <_fflush_r+0xc>
 80129a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80129a2:	f7ff fa18 	bl	8011dd6 <__retarget_lock_release_recursive>
 80129a6:	e7dd      	b.n	8012964 <_fflush_r+0xc>

080129a8 <__swbuf_r>:
 80129a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129aa:	460e      	mov	r6, r1
 80129ac:	4614      	mov	r4, r2
 80129ae:	4605      	mov	r5, r0
 80129b0:	b118      	cbz	r0, 80129ba <__swbuf_r+0x12>
 80129b2:	6a03      	ldr	r3, [r0, #32]
 80129b4:	b90b      	cbnz	r3, 80129ba <__swbuf_r+0x12>
 80129b6:	f7ff f87d 	bl	8011ab4 <__sinit>
 80129ba:	69a3      	ldr	r3, [r4, #24]
 80129bc:	60a3      	str	r3, [r4, #8]
 80129be:	89a3      	ldrh	r3, [r4, #12]
 80129c0:	071a      	lsls	r2, r3, #28
 80129c2:	d525      	bpl.n	8012a10 <__swbuf_r+0x68>
 80129c4:	6923      	ldr	r3, [r4, #16]
 80129c6:	b31b      	cbz	r3, 8012a10 <__swbuf_r+0x68>
 80129c8:	6823      	ldr	r3, [r4, #0]
 80129ca:	6922      	ldr	r2, [r4, #16]
 80129cc:	1a98      	subs	r0, r3, r2
 80129ce:	6963      	ldr	r3, [r4, #20]
 80129d0:	b2f6      	uxtb	r6, r6
 80129d2:	4283      	cmp	r3, r0
 80129d4:	4637      	mov	r7, r6
 80129d6:	dc04      	bgt.n	80129e2 <__swbuf_r+0x3a>
 80129d8:	4621      	mov	r1, r4
 80129da:	4628      	mov	r0, r5
 80129dc:	f7ff ffbc 	bl	8012958 <_fflush_r>
 80129e0:	b9e0      	cbnz	r0, 8012a1c <__swbuf_r+0x74>
 80129e2:	68a3      	ldr	r3, [r4, #8]
 80129e4:	3b01      	subs	r3, #1
 80129e6:	60a3      	str	r3, [r4, #8]
 80129e8:	6823      	ldr	r3, [r4, #0]
 80129ea:	1c5a      	adds	r2, r3, #1
 80129ec:	6022      	str	r2, [r4, #0]
 80129ee:	701e      	strb	r6, [r3, #0]
 80129f0:	6962      	ldr	r2, [r4, #20]
 80129f2:	1c43      	adds	r3, r0, #1
 80129f4:	429a      	cmp	r2, r3
 80129f6:	d004      	beq.n	8012a02 <__swbuf_r+0x5a>
 80129f8:	89a3      	ldrh	r3, [r4, #12]
 80129fa:	07db      	lsls	r3, r3, #31
 80129fc:	d506      	bpl.n	8012a0c <__swbuf_r+0x64>
 80129fe:	2e0a      	cmp	r6, #10
 8012a00:	d104      	bne.n	8012a0c <__swbuf_r+0x64>
 8012a02:	4621      	mov	r1, r4
 8012a04:	4628      	mov	r0, r5
 8012a06:	f7ff ffa7 	bl	8012958 <_fflush_r>
 8012a0a:	b938      	cbnz	r0, 8012a1c <__swbuf_r+0x74>
 8012a0c:	4638      	mov	r0, r7
 8012a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012a10:	4621      	mov	r1, r4
 8012a12:	4628      	mov	r0, r5
 8012a14:	f000 f806 	bl	8012a24 <__swsetup_r>
 8012a18:	2800      	cmp	r0, #0
 8012a1a:	d0d5      	beq.n	80129c8 <__swbuf_r+0x20>
 8012a1c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8012a20:	e7f4      	b.n	8012a0c <__swbuf_r+0x64>
	...

08012a24 <__swsetup_r>:
 8012a24:	b538      	push	{r3, r4, r5, lr}
 8012a26:	4b2a      	ldr	r3, [pc, #168]	; (8012ad0 <__swsetup_r+0xac>)
 8012a28:	4605      	mov	r5, r0
 8012a2a:	6818      	ldr	r0, [r3, #0]
 8012a2c:	460c      	mov	r4, r1
 8012a2e:	b118      	cbz	r0, 8012a38 <__swsetup_r+0x14>
 8012a30:	6a03      	ldr	r3, [r0, #32]
 8012a32:	b90b      	cbnz	r3, 8012a38 <__swsetup_r+0x14>
 8012a34:	f7ff f83e 	bl	8011ab4 <__sinit>
 8012a38:	89a3      	ldrh	r3, [r4, #12]
 8012a3a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012a3e:	0718      	lsls	r0, r3, #28
 8012a40:	d422      	bmi.n	8012a88 <__swsetup_r+0x64>
 8012a42:	06d9      	lsls	r1, r3, #27
 8012a44:	d407      	bmi.n	8012a56 <__swsetup_r+0x32>
 8012a46:	2309      	movs	r3, #9
 8012a48:	602b      	str	r3, [r5, #0]
 8012a4a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012a4e:	81a3      	strh	r3, [r4, #12]
 8012a50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012a54:	e034      	b.n	8012ac0 <__swsetup_r+0x9c>
 8012a56:	0758      	lsls	r0, r3, #29
 8012a58:	d512      	bpl.n	8012a80 <__swsetup_r+0x5c>
 8012a5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012a5c:	b141      	cbz	r1, 8012a70 <__swsetup_r+0x4c>
 8012a5e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012a62:	4299      	cmp	r1, r3
 8012a64:	d002      	beq.n	8012a6c <__swsetup_r+0x48>
 8012a66:	4628      	mov	r0, r5
 8012a68:	f7ff f9cc 	bl	8011e04 <_free_r>
 8012a6c:	2300      	movs	r3, #0
 8012a6e:	6363      	str	r3, [r4, #52]	; 0x34
 8012a70:	89a3      	ldrh	r3, [r4, #12]
 8012a72:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012a76:	81a3      	strh	r3, [r4, #12]
 8012a78:	2300      	movs	r3, #0
 8012a7a:	6063      	str	r3, [r4, #4]
 8012a7c:	6923      	ldr	r3, [r4, #16]
 8012a7e:	6023      	str	r3, [r4, #0]
 8012a80:	89a3      	ldrh	r3, [r4, #12]
 8012a82:	f043 0308 	orr.w	r3, r3, #8
 8012a86:	81a3      	strh	r3, [r4, #12]
 8012a88:	6923      	ldr	r3, [r4, #16]
 8012a8a:	b94b      	cbnz	r3, 8012aa0 <__swsetup_r+0x7c>
 8012a8c:	89a3      	ldrh	r3, [r4, #12]
 8012a8e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012a92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012a96:	d003      	beq.n	8012aa0 <__swsetup_r+0x7c>
 8012a98:	4621      	mov	r1, r4
 8012a9a:	4628      	mov	r0, r5
 8012a9c:	f000 f8dd 	bl	8012c5a <__smakebuf_r>
 8012aa0:	89a0      	ldrh	r0, [r4, #12]
 8012aa2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012aa6:	f010 0301 	ands.w	r3, r0, #1
 8012aaa:	d00a      	beq.n	8012ac2 <__swsetup_r+0x9e>
 8012aac:	2300      	movs	r3, #0
 8012aae:	60a3      	str	r3, [r4, #8]
 8012ab0:	6963      	ldr	r3, [r4, #20]
 8012ab2:	425b      	negs	r3, r3
 8012ab4:	61a3      	str	r3, [r4, #24]
 8012ab6:	6923      	ldr	r3, [r4, #16]
 8012ab8:	b943      	cbnz	r3, 8012acc <__swsetup_r+0xa8>
 8012aba:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012abe:	d1c4      	bne.n	8012a4a <__swsetup_r+0x26>
 8012ac0:	bd38      	pop	{r3, r4, r5, pc}
 8012ac2:	0781      	lsls	r1, r0, #30
 8012ac4:	bf58      	it	pl
 8012ac6:	6963      	ldrpl	r3, [r4, #20]
 8012ac8:	60a3      	str	r3, [r4, #8]
 8012aca:	e7f4      	b.n	8012ab6 <__swsetup_r+0x92>
 8012acc:	2000      	movs	r0, #0
 8012ace:	e7f7      	b.n	8012ac0 <__swsetup_r+0x9c>
 8012ad0:	20001868 	.word	0x20001868

08012ad4 <memmove>:
 8012ad4:	4288      	cmp	r0, r1
 8012ad6:	b510      	push	{r4, lr}
 8012ad8:	eb01 0402 	add.w	r4, r1, r2
 8012adc:	d902      	bls.n	8012ae4 <memmove+0x10>
 8012ade:	4284      	cmp	r4, r0
 8012ae0:	4623      	mov	r3, r4
 8012ae2:	d807      	bhi.n	8012af4 <memmove+0x20>
 8012ae4:	1e43      	subs	r3, r0, #1
 8012ae6:	42a1      	cmp	r1, r4
 8012ae8:	d008      	beq.n	8012afc <memmove+0x28>
 8012aea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012aee:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012af2:	e7f8      	b.n	8012ae6 <memmove+0x12>
 8012af4:	4402      	add	r2, r0
 8012af6:	4601      	mov	r1, r0
 8012af8:	428a      	cmp	r2, r1
 8012afa:	d100      	bne.n	8012afe <memmove+0x2a>
 8012afc:	bd10      	pop	{r4, pc}
 8012afe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012b02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012b06:	e7f7      	b.n	8012af8 <memmove+0x24>

08012b08 <_raise_r>:
 8012b08:	291f      	cmp	r1, #31
 8012b0a:	b538      	push	{r3, r4, r5, lr}
 8012b0c:	4604      	mov	r4, r0
 8012b0e:	460d      	mov	r5, r1
 8012b10:	d904      	bls.n	8012b1c <_raise_r+0x14>
 8012b12:	2316      	movs	r3, #22
 8012b14:	6003      	str	r3, [r0, #0]
 8012b16:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012b1a:	bd38      	pop	{r3, r4, r5, pc}
 8012b1c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8012b1e:	b112      	cbz	r2, 8012b26 <_raise_r+0x1e>
 8012b20:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012b24:	b94b      	cbnz	r3, 8012b3a <_raise_r+0x32>
 8012b26:	4620      	mov	r0, r4
 8012b28:	f000 f830 	bl	8012b8c <_getpid_r>
 8012b2c:	462a      	mov	r2, r5
 8012b2e:	4601      	mov	r1, r0
 8012b30:	4620      	mov	r0, r4
 8012b32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012b36:	f000 b817 	b.w	8012b68 <_kill_r>
 8012b3a:	2b01      	cmp	r3, #1
 8012b3c:	d00a      	beq.n	8012b54 <_raise_r+0x4c>
 8012b3e:	1c59      	adds	r1, r3, #1
 8012b40:	d103      	bne.n	8012b4a <_raise_r+0x42>
 8012b42:	2316      	movs	r3, #22
 8012b44:	6003      	str	r3, [r0, #0]
 8012b46:	2001      	movs	r0, #1
 8012b48:	e7e7      	b.n	8012b1a <_raise_r+0x12>
 8012b4a:	2400      	movs	r4, #0
 8012b4c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012b50:	4628      	mov	r0, r5
 8012b52:	4798      	blx	r3
 8012b54:	2000      	movs	r0, #0
 8012b56:	e7e0      	b.n	8012b1a <_raise_r+0x12>

08012b58 <raise>:
 8012b58:	4b02      	ldr	r3, [pc, #8]	; (8012b64 <raise+0xc>)
 8012b5a:	4601      	mov	r1, r0
 8012b5c:	6818      	ldr	r0, [r3, #0]
 8012b5e:	f7ff bfd3 	b.w	8012b08 <_raise_r>
 8012b62:	bf00      	nop
 8012b64:	20001868 	.word	0x20001868

08012b68 <_kill_r>:
 8012b68:	b538      	push	{r3, r4, r5, lr}
 8012b6a:	4d07      	ldr	r5, [pc, #28]	; (8012b88 <_kill_r+0x20>)
 8012b6c:	2300      	movs	r3, #0
 8012b6e:	4604      	mov	r4, r0
 8012b70:	4608      	mov	r0, r1
 8012b72:	4611      	mov	r1, r2
 8012b74:	602b      	str	r3, [r5, #0]
 8012b76:	f7ee f9db 	bl	8000f30 <_kill>
 8012b7a:	1c43      	adds	r3, r0, #1
 8012b7c:	d102      	bne.n	8012b84 <_kill_r+0x1c>
 8012b7e:	682b      	ldr	r3, [r5, #0]
 8012b80:	b103      	cbz	r3, 8012b84 <_kill_r+0x1c>
 8012b82:	6023      	str	r3, [r4, #0]
 8012b84:	bd38      	pop	{r3, r4, r5, pc}
 8012b86:	bf00      	nop
 8012b88:	2000cb40 	.word	0x2000cb40

08012b8c <_getpid_r>:
 8012b8c:	f7ee b9ce 	b.w	8000f2c <_getpid>

08012b90 <_sbrk_r>:
 8012b90:	b538      	push	{r3, r4, r5, lr}
 8012b92:	4d06      	ldr	r5, [pc, #24]	; (8012bac <_sbrk_r+0x1c>)
 8012b94:	2300      	movs	r3, #0
 8012b96:	4604      	mov	r4, r0
 8012b98:	4608      	mov	r0, r1
 8012b9a:	602b      	str	r3, [r5, #0]
 8012b9c:	f7ee f9f2 	bl	8000f84 <_sbrk>
 8012ba0:	1c43      	adds	r3, r0, #1
 8012ba2:	d102      	bne.n	8012baa <_sbrk_r+0x1a>
 8012ba4:	682b      	ldr	r3, [r5, #0]
 8012ba6:	b103      	cbz	r3, 8012baa <_sbrk_r+0x1a>
 8012ba8:	6023      	str	r3, [r4, #0]
 8012baa:	bd38      	pop	{r3, r4, r5, pc}
 8012bac:	2000cb40 	.word	0x2000cb40

08012bb0 <_realloc_r>:
 8012bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012bb4:	4680      	mov	r8, r0
 8012bb6:	4614      	mov	r4, r2
 8012bb8:	460e      	mov	r6, r1
 8012bba:	b921      	cbnz	r1, 8012bc6 <_realloc_r+0x16>
 8012bbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012bc0:	4611      	mov	r1, r2
 8012bc2:	f7ff b98b 	b.w	8011edc <_malloc_r>
 8012bc6:	b92a      	cbnz	r2, 8012bd4 <_realloc_r+0x24>
 8012bc8:	f7ff f91c 	bl	8011e04 <_free_r>
 8012bcc:	4625      	mov	r5, r4
 8012bce:	4628      	mov	r0, r5
 8012bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012bd4:	f000 f8a0 	bl	8012d18 <_malloc_usable_size_r>
 8012bd8:	4284      	cmp	r4, r0
 8012bda:	4607      	mov	r7, r0
 8012bdc:	d802      	bhi.n	8012be4 <_realloc_r+0x34>
 8012bde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012be2:	d812      	bhi.n	8012c0a <_realloc_r+0x5a>
 8012be4:	4621      	mov	r1, r4
 8012be6:	4640      	mov	r0, r8
 8012be8:	f7ff f978 	bl	8011edc <_malloc_r>
 8012bec:	4605      	mov	r5, r0
 8012bee:	2800      	cmp	r0, #0
 8012bf0:	d0ed      	beq.n	8012bce <_realloc_r+0x1e>
 8012bf2:	42bc      	cmp	r4, r7
 8012bf4:	4622      	mov	r2, r4
 8012bf6:	4631      	mov	r1, r6
 8012bf8:	bf28      	it	cs
 8012bfa:	463a      	movcs	r2, r7
 8012bfc:	f7ff f8ec 	bl	8011dd8 <memcpy>
 8012c00:	4631      	mov	r1, r6
 8012c02:	4640      	mov	r0, r8
 8012c04:	f7ff f8fe 	bl	8011e04 <_free_r>
 8012c08:	e7e1      	b.n	8012bce <_realloc_r+0x1e>
 8012c0a:	4635      	mov	r5, r6
 8012c0c:	e7df      	b.n	8012bce <_realloc_r+0x1e>

08012c0e <__swhatbuf_r>:
 8012c0e:	b570      	push	{r4, r5, r6, lr}
 8012c10:	460c      	mov	r4, r1
 8012c12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c16:	2900      	cmp	r1, #0
 8012c18:	b096      	sub	sp, #88	; 0x58
 8012c1a:	4615      	mov	r5, r2
 8012c1c:	461e      	mov	r6, r3
 8012c1e:	da0d      	bge.n	8012c3c <__swhatbuf_r+0x2e>
 8012c20:	89a3      	ldrh	r3, [r4, #12]
 8012c22:	f013 0f80 	tst.w	r3, #128	; 0x80
 8012c26:	f04f 0100 	mov.w	r1, #0
 8012c2a:	bf0c      	ite	eq
 8012c2c:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8012c30:	2340      	movne	r3, #64	; 0x40
 8012c32:	2000      	movs	r0, #0
 8012c34:	6031      	str	r1, [r6, #0]
 8012c36:	602b      	str	r3, [r5, #0]
 8012c38:	b016      	add	sp, #88	; 0x58
 8012c3a:	bd70      	pop	{r4, r5, r6, pc}
 8012c3c:	466a      	mov	r2, sp
 8012c3e:	f000 f849 	bl	8012cd4 <_fstat_r>
 8012c42:	2800      	cmp	r0, #0
 8012c44:	dbec      	blt.n	8012c20 <__swhatbuf_r+0x12>
 8012c46:	9901      	ldr	r1, [sp, #4]
 8012c48:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8012c4c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8012c50:	4259      	negs	r1, r3
 8012c52:	4159      	adcs	r1, r3
 8012c54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012c58:	e7eb      	b.n	8012c32 <__swhatbuf_r+0x24>

08012c5a <__smakebuf_r>:
 8012c5a:	898b      	ldrh	r3, [r1, #12]
 8012c5c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012c5e:	079d      	lsls	r5, r3, #30
 8012c60:	4606      	mov	r6, r0
 8012c62:	460c      	mov	r4, r1
 8012c64:	d507      	bpl.n	8012c76 <__smakebuf_r+0x1c>
 8012c66:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012c6a:	6023      	str	r3, [r4, #0]
 8012c6c:	6123      	str	r3, [r4, #16]
 8012c6e:	2301      	movs	r3, #1
 8012c70:	6163      	str	r3, [r4, #20]
 8012c72:	b002      	add	sp, #8
 8012c74:	bd70      	pop	{r4, r5, r6, pc}
 8012c76:	ab01      	add	r3, sp, #4
 8012c78:	466a      	mov	r2, sp
 8012c7a:	f7ff ffc8 	bl	8012c0e <__swhatbuf_r>
 8012c7e:	9900      	ldr	r1, [sp, #0]
 8012c80:	4605      	mov	r5, r0
 8012c82:	4630      	mov	r0, r6
 8012c84:	f7ff f92a 	bl	8011edc <_malloc_r>
 8012c88:	b948      	cbnz	r0, 8012c9e <__smakebuf_r+0x44>
 8012c8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c8e:	059a      	lsls	r2, r3, #22
 8012c90:	d4ef      	bmi.n	8012c72 <__smakebuf_r+0x18>
 8012c92:	f023 0303 	bic.w	r3, r3, #3
 8012c96:	f043 0302 	orr.w	r3, r3, #2
 8012c9a:	81a3      	strh	r3, [r4, #12]
 8012c9c:	e7e3      	b.n	8012c66 <__smakebuf_r+0xc>
 8012c9e:	89a3      	ldrh	r3, [r4, #12]
 8012ca0:	6020      	str	r0, [r4, #0]
 8012ca2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012ca6:	81a3      	strh	r3, [r4, #12]
 8012ca8:	9b00      	ldr	r3, [sp, #0]
 8012caa:	6163      	str	r3, [r4, #20]
 8012cac:	9b01      	ldr	r3, [sp, #4]
 8012cae:	6120      	str	r0, [r4, #16]
 8012cb0:	b15b      	cbz	r3, 8012cca <__smakebuf_r+0x70>
 8012cb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012cb6:	4630      	mov	r0, r6
 8012cb8:	f000 f81e 	bl	8012cf8 <_isatty_r>
 8012cbc:	b128      	cbz	r0, 8012cca <__smakebuf_r+0x70>
 8012cbe:	89a3      	ldrh	r3, [r4, #12]
 8012cc0:	f023 0303 	bic.w	r3, r3, #3
 8012cc4:	f043 0301 	orr.w	r3, r3, #1
 8012cc8:	81a3      	strh	r3, [r4, #12]
 8012cca:	89a3      	ldrh	r3, [r4, #12]
 8012ccc:	431d      	orrs	r5, r3
 8012cce:	81a5      	strh	r5, [r4, #12]
 8012cd0:	e7cf      	b.n	8012c72 <__smakebuf_r+0x18>
	...

08012cd4 <_fstat_r>:
 8012cd4:	b538      	push	{r3, r4, r5, lr}
 8012cd6:	4d07      	ldr	r5, [pc, #28]	; (8012cf4 <_fstat_r+0x20>)
 8012cd8:	2300      	movs	r3, #0
 8012cda:	4604      	mov	r4, r0
 8012cdc:	4608      	mov	r0, r1
 8012cde:	4611      	mov	r1, r2
 8012ce0:	602b      	str	r3, [r5, #0]
 8012ce2:	f7ee f946 	bl	8000f72 <_fstat>
 8012ce6:	1c43      	adds	r3, r0, #1
 8012ce8:	d102      	bne.n	8012cf0 <_fstat_r+0x1c>
 8012cea:	682b      	ldr	r3, [r5, #0]
 8012cec:	b103      	cbz	r3, 8012cf0 <_fstat_r+0x1c>
 8012cee:	6023      	str	r3, [r4, #0]
 8012cf0:	bd38      	pop	{r3, r4, r5, pc}
 8012cf2:	bf00      	nop
 8012cf4:	2000cb40 	.word	0x2000cb40

08012cf8 <_isatty_r>:
 8012cf8:	b538      	push	{r3, r4, r5, lr}
 8012cfa:	4d06      	ldr	r5, [pc, #24]	; (8012d14 <_isatty_r+0x1c>)
 8012cfc:	2300      	movs	r3, #0
 8012cfe:	4604      	mov	r4, r0
 8012d00:	4608      	mov	r0, r1
 8012d02:	602b      	str	r3, [r5, #0]
 8012d04:	f7ee f93a 	bl	8000f7c <_isatty>
 8012d08:	1c43      	adds	r3, r0, #1
 8012d0a:	d102      	bne.n	8012d12 <_isatty_r+0x1a>
 8012d0c:	682b      	ldr	r3, [r5, #0]
 8012d0e:	b103      	cbz	r3, 8012d12 <_isatty_r+0x1a>
 8012d10:	6023      	str	r3, [r4, #0]
 8012d12:	bd38      	pop	{r3, r4, r5, pc}
 8012d14:	2000cb40 	.word	0x2000cb40

08012d18 <_malloc_usable_size_r>:
 8012d18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012d1c:	1f18      	subs	r0, r3, #4
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	bfbc      	itt	lt
 8012d22:	580b      	ldrlt	r3, [r1, r0]
 8012d24:	18c0      	addlt	r0, r0, r3
 8012d26:	4770      	bx	lr

08012d28 <_init>:
 8012d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d2a:	bf00      	nop
 8012d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012d2e:	bc08      	pop	{r3}
 8012d30:	469e      	mov	lr, r3
 8012d32:	4770      	bx	lr

08012d34 <_fini>:
 8012d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d36:	bf00      	nop
 8012d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012d3a:	bc08      	pop	{r3}
 8012d3c:	469e      	mov	lr, r3
 8012d3e:	4770      	bx	lr
