0.6
2019.1
May 24 2019
15:06:07
E:/BATUHAN DOSYALAR/ICTECH/devler/devlerim/ripple_carry_adder_4-bit/ripple_carry_adder_4-bit.sim/sim_1/synth/timing/xsim/ripple_carry_adder_4_bit_tb_time_synth.v,1608926613,verilog,,E:/BATUHAN DOSYALAR/ICTECH/devler/devlerim/ripple_carry_adder_4-bit/ripple_carry_adder_4-bit.srcs/sim_1/new/ripple_carry_adder_4_bit_tb.v,,glbl;ripple_carry_adder_4_bit,,,,,,,,
E:/BATUHAN DOSYALAR/ICTECH/devler/devlerim/ripple_carry_adder_4-bit/ripple_carry_adder_4-bit.srcs/sim_1/new/ripple_carry_adder_4_bit_tb.v,1608926591,verilog,,,,ripple_carry_adder_4_bit_tb,,,,,,,,
