INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main_clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/my_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/single_pulse_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulse_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_A_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_task_A_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/sub_task_B_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_task_B_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post_Lab_4/Post_Lab_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
