{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 23:50:46 2011 " "Info: Processing started: Mon Nov 14 23:50:46 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Default EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"DE0_Default\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_SET_PLL_COMPENSATE" "CLKUN CLK\[4\] PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|pll1 " "Info: Compensating output pin \"CLKUN\", which is fed by CLK\[4\] port of PLL \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|pll1\"" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 296 632 808 312 "CLKUN" "" } { 152 408 456 168 "CLKUN" "" } } } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "TMPPLL.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/TMPPLL.v" 110 0 0 } } { "PLL_TIMER.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/PLL_TIMER.bdf" { { 96 392 672 312 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 136 248 408 264 "inst" "" } } } }  } 0 0 "Compensating output pin \"%1!s!\", which is fed by %2!s! port of PLL \"%3!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_PLL_PRESERVE_COUNTER_ORDER_OPTION_USED" "advanced parameters are being used " "Info: Clock router will preserve the counter order because advanced parameters are being used" {  } { { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 80 -1 0 } }  } 0 0 "Clock router will preserve the counter order because %1!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Info: Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 5 1 180 2000 " "Info: Implementing clock multiplication of 5, clock division of 1, and phase shift of 180 degrees (2000 ps) for PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 5 4 0 0 " "Info: Implementing clock multiplication of 5, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[4\] 4 1 0 0 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Info: Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] 3 23 0 0 " "Info: Implementing clock multiplication of 3, clock division of 23, and phase shift of 0 degrees (0 ps) for RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1 250 180 2500000 " "Info: Implementing clock multiplication of 1, clock division of 250, and phase shift of 180 degrees (2500000 ps) for RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 1 5000 0 0 " "Info: Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 434 0 0 " "Info: Implementing clock multiplication of 1, clock division of 434, and phase shift of 0 degrees (0 ps) for UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 217 0 0 " "Info: Implementing clock multiplication of 2, clock division of 217, and phase shift of 0 degrees (0 ps) for UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_COUNTER_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|pll1 CLK\[3\] clk3_counter C3 " "Warning: PLL \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|pll1\" has parameter clk3_counter set to C3 specified but port CLK\[3\] is not connected" {  } { { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "TMPPLL.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/TMPPLL.v" 110 0 0 } } { "PLL_TIMER.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/PLL_TIMER.bdf" { { 96 392 672 312 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 136 248 408 264 "inst" "" } } } }  } 0 0 "PLL \"%1!s!\" has parameter %3!s! set to %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15145 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15147 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15149 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15151 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15153 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 87 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 87 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKUN " "Info: Pin CLKUN not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKUN } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKUN" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 296 632 808 312 "CLKUN" "" } { 152 408 456 168 "CLKUN" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKUN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 956 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|pll1 " "Warning: The input ports of the PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 and the PLL PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|pll1 FBIN " "Warning: PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 and PLL PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|pll1 have different input signals for input port FBIN" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 591 3016 4146 0} { 0 { 0 ""} 0 428 3016 4146 0}  }  } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1}  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 591 3016 4146 0} { 0 { 0 ""} 0 428 3016 4146 0}  }  } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 " "Warning: The parameters of the PLL RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 and the PLL RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH_GENERIC" "M " "Info: The values of the parameter \"M\" do not match for the PLL atoms" {  } {  } 0 0 "The values of the parameter \"%1!s!\" do not match for the PLL atoms" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Auto self-reset on loss-of-lock RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 " "Info: The values of the parameter \"Auto self-reset on loss-of-lock\" do not match for the PLL atoms RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 and PLL RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Auto self-reset on loss-of-lock RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 OFF " "Info: The value of the parameter \"Auto self-reset on loss-of-lock\" for the PLL atom RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 is OFF" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Auto self-reset on loss-of-lock RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 ON " "Info: The value of the parameter \"Auto self-reset on loss-of-lock\" for the PLL atom RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 is ON" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 " "Info: The values of the parameter \"Min Lock Period\" do not match for the PLL atoms RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 and PLL RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 15380 " "Info: The value of the parameter \"Min Lock Period\" for the PLL atom RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 18456 " "Info: The value of the parameter \"Min Lock Period\" for the PLL atom RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 " "Info: The values of the parameter \"Max Lock Period\" do not match for the PLL atoms RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 and PLL RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 33330 " "Info: The value of the parameter \"Max Lock Period\" for the PLL atom RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 39996 " "Info: The value of the parameter \"Max Lock Period\" for the PLL atom RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1}  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 207 3016 4146 0} { 0 { 0 ""} 0 228 3016 4146 0}  }  } } { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 77 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "CLKout1 RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 250 MHz 96 MHz " "Critical Warning: Output pin \"CLKout1\" (external output clock of PLL \"RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 250 MHz, but target device can support only maximum output clock frequency of 96 MHz for this combination of I/O standard, current strength and load" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 77 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0} { 0 { 0 ""} 0 958 3016 4146 0}  }  } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKout1" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -16 1280 1456 0 "CLKout1" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKout1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKout1 } } }  } 1 0 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "CLKout2 RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 250 MHz 96 MHz " "Critical Warning: Output pin \"CLKout2\" (external output clock of PLL \"RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 250 MHz, but target device can support only maximum output clock frequency of 96 MHz for this combination of I/O standard, current strength and load" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 77 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0} { 0 { 0 ""} 0 960 3016 4146 0}  }  } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKout2" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 0 1280 1456 16 "CLKout2" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKout2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKout2 } } }  } 1 0 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 0 Pin_G21 " "Critical Warning: PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_G21\"" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -88 216 472 88 "inst19" "" } } } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 591 3016 4146 0}  }  } }  } 1 0 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_CLKIN_FED_BY_GCLK" "RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 CLKIN2 " "Critical Warning: Input pin \"CLKIN2\" feeds inclk port of PLL \"RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1\" by global clock - I/O timing will be affected" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKIN2" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 304 -56 112 320 "CLKIN2" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKIN2 } } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 959 3016 4146 0} { 0 { 0 ""} 0 228 3016 4146 0}  }  } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 77 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 1 0 "Input pin \"%2!s!\" feeds inclk port of PLL \"%1!s!\" by global clock - I/O timing will be affected" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKIN2~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Info: Automatically promoted node CLKIN2~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 304 -56 112 320 "CLKIN2" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN2~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15122 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKIN~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node CLKIN~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15121 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 428 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Info: Automatically promoted node PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 428 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2) " "Info: Automatically promoted node PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 428 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[4\] (placed in counter C4 of PLL_2) " "Info: Automatically promoted node PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[4\] (placed in counter C4 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 428 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 77 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 207 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3) " "Info: Automatically promoted node RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 207 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_3) " "Info: Automatically promoted node RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 207 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Info: Automatically promoted node UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 591 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_4) " "Info: Automatically promoted node UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 591 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AllStore:inst2\|21mux:inst16\|5  " "Info: Automatically promoted node AllStore:inst2\|21mux:inst16\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1338 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MyUart:inst15\|RdCLK  " "Info: Automatically promoted node MyUart:inst15\|RdCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputController:inst13\|RD " "Info: Destination node OutputController:inst13\|RD" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 12 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputController:inst13|RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 778 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyUart:inst15|RdCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 627 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]  " "Info: Automatically promoted node PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:inst14\|ENWFIFO " "Info: Destination node core:inst14\|ENWFIFO" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ENWFIFO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 796 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AllStore:inst2\|21mux:inst16\|5 " "Info: Destination node AllStore:inst2\|21mux:inst16\|5" {  } { { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1338 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst5\|CLKout " "Info: Destination node CLKD16:inst5\|CLKout" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst5|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 974 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 418 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[0\]  " "Info: Automatically promoted node PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 416 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]  " "Info: Automatically promoted node PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 417 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MyRx:inst1\|DataReady  " "Info: Automatically promoted node MyRx:inst1\|DataReady " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode:inst3\|SoftReload " "Info: Destination node Decode:inst3\|SoftReload" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 16 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|SoftReload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 373 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode:inst3\|SetTrigTime " "Info: Destination node Decode:inst3\|SetTrigTime" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|SetTrigTime } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 372 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode:inst3\|SerPLL " "Info: Destination node Decode:inst3\|SerPLL" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 17 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|SerPLL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 378 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyRx:inst1|DataReady } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 347 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decode:inst3\|SetTrigTime  " "Info: Automatically promoted node Decode:inst3\|SetTrigTime " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode:inst3\|SetTrigTime~0 " "Info: Destination node Decode:inst3\|SetTrigTime~0" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|SetTrigTime~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3345 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|SetTrigTime } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 372 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKD16:inst22\|CLKout  " "Info: Automatically promoted node CLKD16:inst22\|CLKout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst22\|CLKout~0 " "Info: Destination node CLKD16:inst22\|CLKout~0" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst22|CLKout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3169 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst22|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 962 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Extra Info: Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 I/O Output Buffer " "Extra Info: Packed 10 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "10 " "Extra Info: Created 10 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|pll1 clk\[4\] CLKUN~output " "Warning: PLL \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"CLKUN~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "TMPPLL.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/TMPPLL.v" 110 0 0 } } { "PLL_TIMER.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/PLL_TIMER.bdf" { { 96 392 672 312 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 136 248 408 264 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 296 632 808 312 "CLKUN" "" } { 152 408 456 168 "CLKUN" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 0 " "Warning: PLL \"RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 driven by CLKIN2~inputclkctrl which is OUTCLK output port of Clock control block type node CLKIN2~inputclkctrl " "Info: Input port INCLK\[0\] of node \"RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1\" is driven by CLKIN2~inputclkctrl which is OUTCLK output port of Clock control block type node CLKIN2~inputclkctrl" {  } { { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "PLLout.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/PLLout.v" 90 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { 104 104 344 264 "inst1" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 304 -56 112 320 "CLKIN2" "" } } } }  } 0 0 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1}  } { { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "PLLout.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/PLLout.v" 90 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { 104 104 344 264 "inst1" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } }  } 0 0 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 compensate_clock 0 " "Warning: PLL \"RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "PLLout.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/PLLout.v" 90 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { 104 104 344 264 "inst1" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } }  } 0 0 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 clk\[0\] CLKout1~output " "Warning: PLL \"RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CLKout1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "PLLout.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/PLLout.v" 90 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { 104 104 344 264 "inst1" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -16 1280 1456 0 "CLKout1" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1 clk\[0\] CLKout2~output " "Warning: PLL \"RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CLKout2~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "PLLout.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/PLLout.v" 90 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { 104 104 344 264 "inst1" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 0 1280 1456 16 "CLKout2" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 0 " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 102 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 48 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } }  } 0 0 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 compensate_clock 0 " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 102 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 48 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } }  } 0 0 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[0\] TestOut\[0\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"TestOut\[0\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 102 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 48 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[1\] TestOut\[1\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"TestOut\[1\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 102 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 48 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[2\] TestOut\[2\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"TestOut\[2\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 102 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 48 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|core:inst14\|ENOUT " "Info: Asynchronous signal \|Block1\|core:inst14\|ENOUT" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_ILLEGAL_FANOUT_SIGNAL" "\|Block1\|MyUart:inst15\|Tx~4 " "Info: Signal fans out to non asynchronous inputs at node \|Block1\|MyUart:inst15\|Tx~4. No action will be taken" {  } {  } 0 0 "Signal fans out to non asynchronous inputs at node %1!s!. No action will be taken" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|core:inst14\|ClrFIFO " "Info: Asynchronous signal \|Block1\|core:inst14\|ClrFIFO" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_SIGNAL_WILL_BE_PIPELINED" "" "Info: The signal will be pipelined in the Execution Phase" {  } {  } 0 0 "The signal will be pipelined in the Execution Phase" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|inst20 " "Info: Asynchronous signal \|Block1\|inst20" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|core:inst14\|state\[3\]~_Duplicate_1 " "Info: Asynchronous signal \|Block1\|core:inst14\|state\[3\]~_Duplicate_1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_ILLEGAL_FANOUT_SIGNAL" "\|Block1\|core:inst14\|state\[1\]~1 " "Info: Signal fans out to non asynchronous inputs at node \|Block1\|core:inst14\|state\[1\]~1. No action will be taken" {  } {  } 0 0 "Signal fans out to non asynchronous inputs at node %1!s!. No action will be taken" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "4 1 " "Info: Found 4 asynchronous signals of which 1 will be pipelined" {  } {  } 0 0 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1}  } {  } 0 0 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 3000 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 3000 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 394 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 394 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 2 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 2 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:55 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:01:55" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLKD4P0 " "Warning: Ignored I/O standard assignment to node \"CLKD4P0\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD4P0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLKD4P1 " "Warning: Ignored I/O standard assignment to node \"CLKD4P1\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD4P1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLKP0 " "Warning: Ignored I/O standard assignment to node \"CLKP0\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKP0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLKP1 " "Warning: Ignored I/O standard assignment to node \"CLKP1\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKP1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENOUT " "Warning: Ignored I/O standard assignment to node \"ENOUT\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENOUT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENTrig " "Warning: Ignored I/O standard assignment to node \"ENTrig\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENTrig" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENWFIFO " "Warning: Ignored I/O standard assignment to node \"ENWFIFO\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENWFIFO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EN_FIFO " "Warning: Ignored I/O standard assignment to node \"EN_FIFO\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN_FIFO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[0\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[0\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[1\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[1\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[2\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[2\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[3\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[3\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[4\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[4\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[5\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[5\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[6\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[6\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[7\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[7\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_FinishRD " "Warning: Ignored I/O standard assignment to node \"OPC_FinishRD\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_FinishRD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_RD " "Warning: Ignored I/O standard assignment to node \"OPC_RD\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_RD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[0\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[0\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[10\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[10\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[11\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[11\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[12\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[12\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[13\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[13\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[14\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[14\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[15\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[15\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[16\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[16\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[17\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[17\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[18\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[18\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[19\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[19\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[1\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[1\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[20\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[20\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[21\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[21\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[22\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[22\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[23\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[23\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[24\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[24\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[25\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[25\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[26\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[26\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[27\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[27\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[28\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[28\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[29\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[29\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[2\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[2\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[30\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[30\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[31\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[31\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[3\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[3\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[4\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[4\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[5\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[5\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[6\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[6\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[7\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[7\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[8\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[8\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[9\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[9\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_tIndex\[0\] " "Warning: Ignored I/O standard assignment to node \"OPC_tIndex\[0\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_tIndex\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_tIndex\[1\] " "Warning: Ignored I/O standard assignment to node \"OPC_tIndex\[1\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_tIndex\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_tIndex\[2\] " "Warning: Ignored I/O standard assignment to node \"OPC_tIndex\[2\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_tIndex\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_tIndex\[3\] " "Warning: Ignored I/O standard assignment to node \"OPC_tIndex\[3\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_tIndex\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_tIndex\[4\] " "Warning: Ignored I/O standard assignment to node \"OPC_tIndex\[4\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_tIndex\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OutCLK " "Warning: Ignored I/O standard assignment to node \"OutCLK\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OutCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PLLbusy " "Warning: Ignored I/O standard assignment to node \"PLLbusy\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLLbusy" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ResTri " "Warning: Ignored I/O standard assignment to node \"ResTri\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ResTri" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[0\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[0\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[10\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[10\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[11\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[11\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[12\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[12\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[13\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[13\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[14\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[14\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[15\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[15\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[16\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[16\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[17\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[17\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[18\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[18\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[19\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[19\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[1\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[1\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[20\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[20\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[21\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[21\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[22\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[22\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[23\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[23\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[24\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[24\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[25\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[25\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[26\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[26\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[27\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[27\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[28\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[28\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[29\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[29\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[2\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[2\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[30\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[30\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[31\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[31\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[3\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[3\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[4\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[4\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[5\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[5\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[6\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[6\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[7\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[7\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[8\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[8\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[9\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[9\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SetInit " "Warning: Ignored I/O standard assignment to node \"SetInit\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SetInit" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SetTrigTime " "Warning: Ignored I/O standard assignment to node \"SetTrigTime\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SetTrigTime" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SoftReload " "Warning: Ignored I/O standard assignment to node \"SoftReload\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoftReload" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TX_DATAOUT\[0\] " "Warning: Ignored I/O standard assignment to node \"TX_DATAOUT\[0\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TX_DATAOUT\[1\] " "Warning: Ignored I/O standard assignment to node \"TX_DATAOUT\[1\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TX_DATAOUT\[2\] " "Warning: Ignored I/O standard assignment to node \"TX_DATAOUT\[2\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TX_DATAOUT\[3\] " "Warning: Ignored I/O standard assignment to node \"TX_DATAOUT\[3\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TX_DATAOUT\[4\] " "Warning: Ignored I/O standard assignment to node \"TX_DATAOUT\[4\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TX_DATAOUT\[5\] " "Warning: Ignored I/O standard assignment to node \"TX_DATAOUT\[5\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TX_DATAOUT\[6\] " "Warning: Ignored I/O standard assignment to node \"TX_DATAOUT\[6\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TX_DATAOUT\[7\] " "Warning: Ignored I/O standard assignment to node \"TX_DATAOUT\[7\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TrigEN_CMD " "Warning: Ignored I/O standard assignment to node \"TrigEN_CMD\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrigEN_CMD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Wrusedw0\[0\] " "Warning: Ignored I/O standard assignment to node \"Wrusedw0\[0\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Wrusedw0\[10\] " "Warning: Ignored I/O standard assignment to node \"Wrusedw0\[10\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Wrusedw0\[1\] " "Warning: Ignored I/O standard assignment to node \"Wrusedw0\[1\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Wrusedw0\[2\] " "Warning: Ignored I/O standard assignment to node \"Wrusedw0\[2\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Wrusedw0\[3\] " "Warning: Ignored I/O standard assignment to node \"Wrusedw0\[3\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Wrusedw0\[4\] " "Warning: Ignored I/O standard assignment to node \"Wrusedw0\[4\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Wrusedw0\[5\] " "Warning: Ignored I/O standard assignment to node \"Wrusedw0\[5\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Wrusedw0\[6\] " "Warning: Ignored I/O standard assignment to node \"Wrusedw0\[6\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Wrusedw0\[7\] " "Warning: Ignored I/O standard assignment to node \"Wrusedw0\[7\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Wrusedw0\[8\] " "Warning: Ignored I/O standard assignment to node \"Wrusedw0\[8\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Wrusedw0\[9\] " "Warning: Ignored I/O standard assignment to node \"Wrusedw0\[9\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "aclr " "Warning: Ignored I/O standard assignment to node \"aclr\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "aclr" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "addEN " "Warning: Ignored I/O standard assignment to node \"addEN\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "addEN" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "state\[0\] " "Warning: Ignored I/O standard assignment to node \"state\[0\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "state\[1\] " "Warning: Ignored I/O standard assignment to node \"state\[1\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "state\[2\] " "Warning: Ignored I/O standard assignment to node \"state\[2\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "state\[3\] " "Warning: Ignored I/O standard assignment to node \"state\[3\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_4uf:auto_generated\|eq_node\[1\]~1 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_4uf:auto_generated\|eq_node\[1\]~1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_4uf:auto_generated\|eq_node\[1\]~1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|xraddr\[0\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|xraddr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|xraddr\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|condition_delay_reg\[0\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|condition_delay_reg\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|condition_delay_reg\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|condition_delay_reg\[2\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|condition_delay_reg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|condition_delay_reg\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~2 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|current_segment_delayed\[0\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|current_segment_delayed\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|current_segment_delayed\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~10 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~10\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~10" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~14 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~14\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~14" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~2 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~5 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~5\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~66 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~66\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~66" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~67 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~67\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~67" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~7 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~7\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~70 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~70\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~70" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~71 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~71\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~71" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~72 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~72\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~72" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[0\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[10\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[12\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[15\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[2\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[3\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[4\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[5\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[7\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|reset_all " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|reset_all\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|reset_all" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sdr~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sdr~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sdr~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[5\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|full_go\[0\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|full_go\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|full_go\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|full_go\[0\]~2 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|full_go\[0\]~2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|full_go\[0\]~2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal1~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal1~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal1~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal3~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal3~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal3~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_advance_pointer_counter\|cntr_5fi:auto_generated\|counter_reg_bit\[3\]~6 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_advance_pointer_counter\|cntr_5fi:auto_generated\|counter_reg_bit\[3\]~6\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_advance_pointer_counter\|cntr_5fi:auto_generated\|counter_reg_bit\[3\]~6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~64 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~64\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~64" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~65 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~65\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~65" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~66 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~66\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~66" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~67 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~67\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~67" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~68 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~68\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~68" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~72 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~72\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~72" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~75 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~75\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~75" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~76 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~76\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~76" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[10\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[13\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[14\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[2\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[3\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[4\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[5\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[6\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_ram_shift_load~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_ram_shift_load~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_ram_shift_load~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Add0~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Add0~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Add0~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Add0~1 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Add0~1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Add0~1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[0\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[1\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[2\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\]~22 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\]~22\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\]~22" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~14 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~14\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~14" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~15 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~15\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~15" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~16 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~16\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~16" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~17 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~17\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~17" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~18 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~18\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~18" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~19 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~19\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~19" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~20 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~20\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~20" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~21 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~21\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~21" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|clear_signal " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|clear_signal\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|clear_signal" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]~20 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]~20\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]~20" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]~24 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]~24\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]~24" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[1\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[2\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[3\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~21 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~21\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~21" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~22 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~22\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~22" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~23 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~23\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~23" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~25 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~25\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~25" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_load_on~1 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_load_on~1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_load_on~1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_load_on~2 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_load_on~2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_load_on~2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~3 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~4 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~4\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~4\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~5 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~5\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~6 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~6\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~7 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~7\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~8 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~8\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~8" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|Equal6~0 " "Warning: Node \"sld_hub:sld_hub_inst\|Equal6~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|Equal6~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|Equal6~1 " "Warning: Node \"sld_hub:sld_hub_inst\|Equal6~1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|Equal6~1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|clr_reg " "Warning: Node \"sld_hub:sld_hub_inst\|clr_reg\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|clr_reg_proc~0 " "Warning: Node \"sld_hub:sld_hub_inst\|clr_reg_proc~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg_proc~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM227 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM227\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM227" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM229 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM229\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM229" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM231 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM231\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM231" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM233 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM233\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM233" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]~16 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[0\]~16\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]~16" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM219 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM219\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM219" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM221 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM221\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM221" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM223_OTERM265 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM223_OTERM265\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM223_OTERM265" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM225 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM225\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM225" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~12 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~12\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~12" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~13 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~13\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~13" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~14 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~14\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~14" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[2\] " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg~15 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg~15\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg~15" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_proc~2 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_proc~2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_proc~2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~57 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~57\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~57" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~58 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~58\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~58" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~59 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~59\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~59" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[3\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[4\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[6\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[7\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~56 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~56\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~56" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~60 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~60\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~60" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~61 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~61\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~61" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~62 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~62\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~62" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~63 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~63\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~63" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~64 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~64\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~64" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~65 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~65\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~65" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~66 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~66\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~66" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[0\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[0\]~46 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[0\]~46\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[0\]~46" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[1\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[2\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[3\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[3\]~49 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[3\]~49\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[3\]~49" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[3\]~50 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[3\]~50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[3\]~50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[3\]~51 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[3\]~51\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[3\]~51" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[3\]~52 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[3\]~52\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[3\]~52" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[4\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[4\]~45 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[4\]~45\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[4\]~45" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[5\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[6\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[7\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg~44 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg~44\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg~44" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg~47 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg~47\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg~47" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg~48 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg~48\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg~48" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg~53 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg~53\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg~53" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg~54 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg~54\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg~54" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg~55 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg~55\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg~55" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg~56 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg~56\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg~56" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|node_ena_proc~0 " "Warning: Node \"sld_hub:sld_hub_inst\|node_ena_proc~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|node_ena_proc~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|node_ena_proc~1 " "Warning: Node \"sld_hub:sld_hub_inst\|node_ena_proc~1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|node_ena_proc~1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|node_ena~7 " "Warning: Node \"sld_hub:sld_hub_inst\|node_ena~7\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|node_ena~7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|node_ena~8 " "Warning: Node \"sld_hub:sld_hub_inst\|node_ena~8\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|node_ena~8" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|node_ena~9 " "Warning: Node \"sld_hub:sld_hub_inst\|node_ena~9\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|node_ena~9" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|reset_ena_reg " "Warning: Node \"sld_hub:sld_hub_inst\|reset_ena_reg\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|reset_ena_reg" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|reset_ena_reg_proc~2 " "Warning: Node \"sld_hub:sld_hub_inst\|reset_ena_reg_proc~2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|reset_ena_reg_proc~2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM251 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM251\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM251" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM297 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM297\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM297" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM299 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM299\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM299" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~49 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~49\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~49" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~50 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM249 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM249\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM249" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM293 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM293\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM293" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM295 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM295\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM295" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM247 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM247\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM247" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM289 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM289\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM289" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM291 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM291\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM291" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM245 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM245\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM245" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM285 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM285\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM285" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM287 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM287\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM287" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM243 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM243\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM243" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM281 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM281\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM281" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM283 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM283\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM283" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM241 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM241\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM241" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM277 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM277\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM277" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM279 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM279\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM279" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM239 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM239\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM239" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM273 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM273\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM273" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM275 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM275\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM275" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM237 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM237\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM237" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM267 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM267\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM267" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM343 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM343\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM343" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM345 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM345\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM345" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM347 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM347\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM347" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM271 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM271\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM271" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~48 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~48\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~48" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~51 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~51\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~51" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~52 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~52\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~52" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~53 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~53\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~53" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~54 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~54\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~54" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~55 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~55\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~55" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~56 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~56\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~56" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~57 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~57\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~57" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\]~29 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\]~29\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\]~29" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[1\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[2\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~16 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~16\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~16" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~17 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~17\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~17" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~18 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~18\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~18" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~19 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~19\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~19" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~20 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~20\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~20" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~21 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~21\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~21" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~22 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~22\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~22" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~23 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~23\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~23" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~24 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~24\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~24" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~25 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~25\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~25" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~26 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~26\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~26" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~27 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~27\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~28 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~28\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~28" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|clear_signal " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|clear_signal\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|clear_signal" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]~25 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]~25\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]~25" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]~26 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]~26\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]~26" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]~29 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]~29\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]~29" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]~30 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]~30\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]~30" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]~31 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]~31\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]~31" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]~32 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]~32\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]~32" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~27 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~27\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~28 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~28\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~28" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~33 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~33\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~33" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~34 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~34\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~34" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[4\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[4\]~35 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[4\]~35\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[4\]~35" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[10\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[12\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[13\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[14\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[6\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[7\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~13 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~13\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~13" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~15 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~15\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~15" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~19 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~19\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~19" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~24 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~24\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~24" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~26 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~26\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~26" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~30 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~30\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~30" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~31 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~31\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~31" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~32 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~32\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~32" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~8 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~8\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~8" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]_NEW479_RTM0481 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]_NEW479_RTM0481\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]_NEW479_RTM0481" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]_OTERM499 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]_OTERM499\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]_OTERM499" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt~0 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo " "Warning: Node \"sld_hub:sld_hub_inst\|tdo\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo_bypass_reg " "Warning: Node \"sld_hub:sld_hub_inst\|tdo_bypass_reg\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo_bypass_reg" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo_bypass_reg~0 " "Warning: Node \"sld_hub:sld_hub_inst\|tdo_bypass_reg~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo_bypass_reg~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo~3 " "Warning: Node \"sld_hub:sld_hub_inst\|tdo~3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo~3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo~4 " "Warning: Node \"sld_hub:sld_hub_inst\|tdo~4\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo~4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo~5 " "Warning: Node \"sld_hub:sld_hub_inst\|tdo~5\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo~5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo~6 " "Warning: Node \"sld_hub:sld_hub_inst\|tdo~6\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo~6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo~_wirecell " "Warning: Node \"sld_hub:sld_hub_inst\|tdo~_wirecell\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo~_wirecell" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:02:01 " "Info: Fitter preparation operations ending: elapsed time is 00:02:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:46 " "Info: Fitter placement operations ending: elapsed time is 00:00:46" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Execution Phase" { { "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_CURRENT_SIGNAL" "\|Block1\|core:inst14\|ClrFIFO " "Info: Pipelining signal \|Block1\|core:inst14\|ClrFIFO" { { "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_REGISTER_REACH" "0 " "Info: Register reach: 0" {  } {  } 0 0 "Register reach: %1!d!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_REGISTERS_AND_STAGES" "21 10 " "Info: Inserted 21 registers on 10 stages" {  } {  } 0 0 "Inserted %1!d! registers on %2!d! stages" 0 0 "" 0 -1}  } {  } 0 0 "Pipelining signal %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 2 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 2 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 1819 " "Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 1819 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:04:10 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:04:10" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.936 ns register pin " "Info: Estimated most critical path is register to pin delay of 2.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|74138:inst6\|15~7_OTERM107 1 REG LAB_X16_Y1_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X16_Y1_N0; Fanout = 1; REG Node = 'RandomSeq:inst8\|74138:inst6\|15~7_OTERM107'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|74138:inst6|15~7_OTERM107 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.030 ns) + CELL(0.376 ns) 0.346 ns RandomSeq:inst8\|74138:inst6\|15~7_NEW_REG106_RTM0108 2 COMB LAB_X16_Y1_N0 1 " "Info: 2: + IC(-0.030 ns) + CELL(0.376 ns) = 0.346 ns; Loc. = LAB_X16_Y1_N0; Fanout = 1; COMB Node = 'RandomSeq:inst8\|74138:inst6\|15~7_NEW_REG106_RTM0108'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.346 ns" { RandomSeq:inst8|74138:inst6|15~7_OTERM107 RandomSeq:inst8|74138:inst6|15~7_NEW_REG106_RTM0108 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(2.006 ns) 2.936 ns TestOut\[7\]~output 3 COMB IOOBUF_X16_Y0_N9 1 " "Info: 3: + IC(0.584 ns) + CELL(2.006 ns) = 2.936 ns; Loc. = IOOBUF_X16_Y0_N9; Fanout = 1; COMB Node = 'TestOut\[7\]~output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { RandomSeq:inst8|74138:inst6|15~7_NEW_REG106_RTM0108 TestOut[7]~output } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 2.936 ns TestOut\[7\] 4 PIN PIN_AA9 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 2.936 ns; Loc. = PIN_AA9; Fanout = 0; PIN Node = 'TestOut\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { TestOut[7]~output TestOut[7] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.382 ns ( 81.13 % ) " "Info: Total cell delay = 2.382 ns ( 81.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.554 ns ( 18.87 % ) " "Info: Total interconnect delay = 0.554 ns ( 18.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { RandomSeq:inst8|74138:inst6|15~7_OTERM107 RandomSeq:inst8|74138:inst6|15~7_NEW_REG106_RTM0108 TestOut[7]~output TestOut[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "201 5303 " "Info: 201 (of 5303) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Info: Average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X10_Y10 X20_Y19 " "Info: Peak interconnect usage is 41% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:19 " "Info: Fitter routing operations ending: elapsed time is 00:03:19" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 " "Warning: 25 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TrigEN_SW 3.3-V LVTTL H5 " "Info: Pin TrigEN_SW uses I/O standard 3.3-V LVTTL at H5" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TrigEN_SW } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrigEN_SW" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 888 1056 800 "TrigEN_SW" "" } { 776 1056 1120 792 "TrigEN_SW" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrigEN_SW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 945 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW2 3.3-V LVCMOS H6 " "Info: Pin SW2 uses I/O standard 3.3-V LVCMOS at H6" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SW2 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW2" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -88 944 1112 -72 "SW2" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 961 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reload2 3.3-V LVTTL J6 " "Info: Pin Reload2 uses I/O standard 3.3-V LVTTL at J6" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Reload2 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reload2" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 8 176 800 "Reload2" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reload2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 949 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reload1 3.3-V LVTTL H2 " "Info: Pin Reload1 uses I/O standard 3.3-V LVTTL at H2" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Reload1 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reload1" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 752 8 176 768 "Reload1" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reload1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 952 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLKIN 3.3-V LVTTL G21 " "Info: Pin CLKIN uses I/O standard 3.3-V LVTTL at G21" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKIN } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKIN" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 932 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLKIN2 3.3-V LVCMOS B12 " "Info: Pin CLKIN2 uses I/O standard 3.3-V LVCMOS at B12" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKIN2 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKIN2" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 304 -56 112 320 "CLKIN2" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 959 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rx 3.3-V LVTTL U22 " "Info: Pin Rx uses I/O standard 3.3-V LVTTL at U22" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Rx } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 304 1504 1672 320 "Rx" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 936 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[0\] 3.3-V LVTTL AB13 " "Info: Pin Xin\[0\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[0] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[0\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 863 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[2\] 3.3-V LVTTL AA10 " "Info: Pin Xin\[2\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[2] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[2\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 861 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[1\] 3.3-V LVTTL AA13 " "Info: Pin Xin\[1\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[1] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[1\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 862 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[4\] 3.3-V LVTTL AB5 " "Info: Pin Xin\[4\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[4] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[4\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 859 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[3\] 3.3-V LVTTL AB8 " "Info: Pin Xin\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[3] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[3\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 860 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[6\] 3.3-V LVTTL AB4 " "Info: Pin Xin\[6\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[6] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[6\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 857 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[5\] 3.3-V LVTTL AA5 " "Info: Pin Xin\[5\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[5] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[5\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 858 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[15\] 3.3-V LVTTL V8 " "Info: Pin Xin\[15\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[15] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[15\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 848 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[8\] 3.3-V LVTTL V14 " "Info: Pin Xin\[8\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[8] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[8\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 855 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[7\] 3.3-V LVTTL AA4 " "Info: Pin Xin\[7\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[7] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[7\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 856 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[10\] 3.3-V LVTTL W13 " "Info: Pin Xin\[10\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[10] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[10\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 853 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[9\] 3.3-V LVTTL Y13 " "Info: Pin Xin\[9\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[9] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[9\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 854 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[12\] 3.3-V LVTTL R10 " "Info: Pin Xin\[12\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[12] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[12\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 851 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[11\] 3.3-V LVTTL V12 " "Info: Pin Xin\[11\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[11] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[11\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 852 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[14\] 3.3-V LVTTL W10 " "Info: Pin Xin\[14\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[14] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[14\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 849 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[13\] 3.3-V LVTTL Y10 " "Info: Pin Xin\[13\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[13] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[13\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 850 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLKIN8 3.3-V LVCMOS V5 " "Info: Pin CLKIN8 uses I/O standard 3.3-V LVCMOS at V5" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKIN8 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKIN8" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 176 -24 144 192 "CLKIN8" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 934 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLKIN9 3.3-V LVCMOS U7 " "Info: Pin CLKIN9 uses I/O standard 3.3-V LVCMOS at U7" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKIN9 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKIN9" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 192 -24 144 208 "CLKIN9" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 935 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/DE0_Default.fit.smsg " "Info: Generated suppressed messages file Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/DE0_Default.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 414 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 414 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Info: Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 23:59:47 2011 " "Info: Processing ended: Mon Nov 14 23:59:47 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:09:01 " "Info: Elapsed time: 00:09:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:23 " "Info: Total CPU time (on all processors): 00:10:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
