# SPDX-License-Identifier:	GPL-2.0+
#
# (C) Copyright 2013-2016 Freescale Semiconductor, Inc.
# (C) Copyright 2016-2018, 2020-2023 NXP
#
ccflags-y += -I./board/nxp/common/
ccflags-y += -I./board/nxp/s32-cc/include/
ccflags-y += -I./drivers/net/s32/

obj-y				+= hwconfig_fixups.o
obj-y				+= nvmem.o
obj-y				+= scmi_clk_dump.o
obj-y				+= scmi_reset_agent.o
obj-y				+= serdes_hwconfig.o
obj-y				+= soc.o
obj-$(CONFIG_GICSUPPORT)	+= gicsupport.o
obj-$(CONFIG_MP)		+= mp.o
obj-$(CONFIG_OF_LIBFDT)		+= fdt.o
ccflags-y			+= -Idrivers/misc
ccflags-y			+= -Iboard/nxp/s32-cc

obj-y				+= start_m7.o
ccflags-y			+= -I./board/nxp/s32-cc/
ccflags-y			+= -I./arch/arm/mach-s32/s32-cc/include
ccflags-y			+= -I./drivers/misc/

obj-$(CONFIG_NETDEVICES)	+= eth.o

ifdef CONFIG_SPI_FLASH_MACRONIX
QSPI_MEMORY = MX25UW51245G

ifeq ($(CONFIG_TARGET_S32G2XXAEVB)$(CONFIG_TARGET_S32G3XXAEVB)$(CONFIG_TARGET_S32R45EVB),)
QSPI_FREQ_ARG = -f 200
else
QSPI_FREQ_ARG = -f 133
endif
endif

ifdef CONFIG_SPI_FLASH_STMICRO
QSPI_MEMORY = MT35XU512ABA
endif

QSPI_PARAMS_FILE ?= qspi_params_$(QSPI_MEMORY).bin

s32cc_qspiparams-objs := tools/micron_params.o \
	tools/macronix_params.o \
	tools/qspiparams.o
HOSTCFLAGS_macronix_params.o += -Itools/
HOSTCFLAGS_micron_params.o += -Itools/
HOSTCFLAGS_qspiparams.o += -Itools/
hostprogs-y += s32cc_qspiparams
always := $(hostprogs-y)

quiet_cmd_cpp_cfg = CFGS    $@
      cmd_cpp_cfg = $(CPP) $(cpp_flags) -x c -o $@ $<

S32CC_CONFIG_FILE = $(CONFIG_S32CC_CONFIG_FILE:"%"=%)

ifdef CONFIG_QSPI_BOOT
$(QSPI_PARAMS_FILE): arch/arm/mach-s32/s32-cc/s32cc_qspiparams FORCE
	$(Q)$(objtree)/arch/arm/mach-s32/s32-cc/s32cc_qspiparams \
		-m $(QSPI_MEMORY) \
		-o $(QSPI_PARAMS_FILE) \
		$(QSPI_FREQ_ARG)
else
$(QSPI_PARAMS_FILE):
endif

%.cfgout: $(S32CC_CONFIG_FILE) $(QSPI_PARAMS_FILE) FORCE
	$(Q)mkdir -p $(dir $@)
	$(call if_changed_dep,cpp_cfg)
