-- generated by newgenasym Mon Apr 18 14:54:23 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity vc75_uagtc is
    port (    
	GND:       INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC;    
	\tri-s/nc\: INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	VC:        INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC);
end vc75_uagtc;
