// Seed: 2528866343
module module_0 #(
    parameter id_12 = 32'd32
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  supply0 id_9, id_10, id_11, _id_12, id_13 = id_7;
  supply1 id_14;
  parameter id_15 = 1;
  assign id_9  = -1 - -1;
  assign id_14 = 1'b0 == id_9;
  wire [-1 : id_12] id_16;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    input  tri   id_2,
    input  tri0  id_3,
    output logic id_4
);
  uwire id_6 = -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  always @(negedge (id_6 == 1))
    id_4 = {
      id_2, -1 & 1'h0, 1, 1 - 1, id_0, -1, 1, id_0 / 1, id_2, 'b0, id_1, 1
    };
  assign id_6 = id_6 == id_0;
endmodule
