{
    "nl": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/52-openroad-fillinsertion/counter.nl.v",
    "pnl": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/52-openroad-fillinsertion/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/53-odb-cellfrequencytables/counter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/53-odb-cellfrequencytables/counter.odb",
    "sdc": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/52-openroad-fillinsertion/counter.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/min_tt_025C_1v80/counter__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/min_ff_n40C_1v95/counter__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/max_tt_025C_1v80/counter__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/max_ff_n40C_1v95/counter__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/54-openroad-rcx/nom/counter.nom.spef",
        "min_*": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/54-openroad-rcx/min/counter.min.spef",
        "max_*": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/54-openroad-rcx/max/counter.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/min_tt_025C_1v80/counter__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/min_ff_n40C_1v95/counter__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/max_tt_025C_1v80/counter__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/55-openroad-stapostpnr/max_ff_n40C_1v95/counter__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/05-yosys-jsonheader/counter.h.json",
    "vh": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/28-odb-writeverilogheader/counter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 13,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1670,
        "design__instance__area": 250993,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 32,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 41872752,
        "power__switching__total": 0.00037845608312636614,
        "power__leakage__total": 1.945474650710821e-05,
        "power__total": 41872752,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.49661343110105594,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.28717559698636613,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.313732271264352,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 0.7137934889636611,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.313732,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 0.997145,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 99,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6337327508807122,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3011652956707185,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.7884584319720259,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -0.61229512082502,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -8.462647711014268,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -0.61229512082502,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.79449,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 20,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -0.045235,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 4,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 32,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 8,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.41825324942859593,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.27951805550204895,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.13353629691094868,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.2291221721647319,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.133536,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1.34561,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 99,
        "design__max_fanout_violation__count": 8,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.40836510329126735,
        "clock__skew__worst_setup": 0.27609690315490976,
        "timing__hold__ws": 0.1310442902393963,
        "timing__setup__ws": -0.6362111018086755,
        "timing__hold__tns": 0,
        "timing__setup__tns": -9.181106801348566,
        "timing__hold__wns": 0,
        "timing__setup__wns": -0.6362111018086755,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.131044,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 58,
        "timing__setup_r2r__ws": -0.094537,
        "timing__setup_r2r_vio__count": 10,
        "design__die__bbox": "0.0 0.0 550.0 700.0",
        "design__core__bbox": "5.52 10.88 544.18 688.16",
        "design__io": 70,
        "design__die__area": 385000,
        "design__core__area": 364824,
        "design__instance__count__stdcell": 1668,
        "design__instance__area__stdcell": 3962.55,
        "design__instance__count__macros": 2,
        "design__instance__area__macros": 247031,
        "design__instance__utilization": 0.687985,
        "design__instance__utilization__stdcell": 0.03364,
        "design__instance__count__class:macro": 2,
        "design__instance__count__class:inverter": 26,
        "design__instance__count__class:sequential_cell": 25,
        "design__instance__count__class:multi_input_combinational_cell": 35,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 7908,
        "design__instance__count__class:tap_cell": 1161,
        "design__power_grid_violation__count__net:vssd1": 0,
        "design__power_grid_violation__count__net:vccd1": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 68,
        "design__io__hpwl": 11071290,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 24561.5,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 118,
        "design__instance__count__class:clock_buffer": 7,
        "design__instance__count__class:clock_inverter": 1,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 6,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "design__instance__count__class:antenna_cell": 295,
        "antenna_diodes_count": 0,
        "route__net": 293,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 39,
        "route__wirelength__iter:1": 30473,
        "route__drc_errors__iter:2": 10,
        "route__wirelength__iter:2": 30456,
        "route__drc_errors__iter:3": 2,
        "route__wirelength__iter:3": 30456,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 30454,
        "route__drc_errors": 0,
        "route__wirelength": 30454,
        "route__vias": 1877,
        "route__vias__singlecut": 1877,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 725.24,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 32,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.48407290657173224,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.28314054680039824,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.3096663013662738,
        "timing__setup__ws__corner:min_tt_025C_1v80": 0.7652299011046608,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.309666,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.059807,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 91,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.6148650651551054,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2959484685527654,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.7870182506237511,
        "timing__setup__ws__corner:min_ss_100C_1v60": -0.5215061863294016,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -7.104641520632552,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -0.5215061863294016,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.787018,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 16,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.065782,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 32,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 8,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.40836510329126735,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.27609690315490976,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1310442902393963,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 1.2645483906817203,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.131044,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 1.38668,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 36,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.5039053761330242,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.29302575084662835,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.3164235629744608,
        "timing__setup__ws__corner:max_tt_025C_1v80": 0.6964026219471781,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.316424,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 0.964378,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 5,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 99,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6428346925609171,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3080707720568847,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.7816301160882534,
        "timing__setup__ws__corner:max_ss_100C_1v60": -0.6362111018086755,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -9.181106801348566,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -0.6362111018086755,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.799464,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 22,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -0.094537,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 6,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 32,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 8,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.42480395403720955,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2848821537083837,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.13510493106680557,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 1.215881540976279,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.135105,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 1.323382,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 5,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 5,
        "timing__unannotated_net_filtered__count": 0
    }
}