Analysis & Synthesis report for SingleCycleOne
Mon May 09 16:39:32 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Source assignments for ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_pno1:auto_generated
 11. Source assignments for ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_pno1:auto_generated
 12. Parameter Settings for User Entity Instance: ram3port:inst|alt3pram:alt3pram_component
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 09 16:39:32 2016           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; SingleCycleOne                                  ;
; Top-level Entity Name              ; Instruction_man                                 ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 300                                             ;
;     Total combinational functions  ; 295                                             ;
;     Dedicated logic registers      ; 47                                              ;
; Total registers                    ; 47                                              ;
; Total pins                         ; 168                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Instruction_man    ; SingleCycleOne     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+
; ../Lab6/4to7Seg.vhd              ; yes             ; User VHDL File                     ; X:/CSC 342_343/Lab6/4to7Seg.vhd                                           ;         ;
; designs/r_typeIn.bdf             ; yes             ; User Block Diagram/Schematic File  ; X:/CSC 342_343/SingleCycleCPULab/designs/r_typeIn.bdf                     ;         ;
; designs/splitter32to4.vhd        ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/designs/splitter32to4.vhd                ;         ;
; designs/register8.vhd            ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/designs/register8.vhd                    ;         ;
; designs/ram3port.vhd             ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/designs/ram3port.vhd                     ;         ;
; designs/muxer1to4.vhd            ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/designs/muxer1to4.vhd                    ;         ;
; designs/inputBuffer.bdf          ; yes             ; User Block Diagram/Schematic File  ; X:/CSC 342_343/SingleCycleCPULab/designs/inputBuffer.bdf                  ;         ;
; designs/forcer.vhd               ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/designs/forcer.vhd                       ;         ;
; designs/combineratorvhd.vhd      ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/designs/combineratorvhd.vhd              ;         ;
; designs/7segout.bdf              ; yes             ; User Block Diagram/Schematic File  ; X:/CSC 342_343/SingleCycleCPULab/designs/7segout.bdf                      ;         ;
; ALU.vhd                          ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/ALU.vhd                                  ;         ;
; designs/InstructionMan.vhd       ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/designs/InstructionMan.vhd               ;         ;
; designs/Instruction_man.bdf      ; yes             ; User Block Diagram/Schematic File  ; X:/CSC 342_343/SingleCycleCPULab/designs/Instruction_man.bdf              ;         ;
; designs/signExtender.vhd         ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/designs/signExtender.vhd                 ;         ;
; designs/mux5bit.vhd              ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/designs/mux5bit.vhd                      ;         ;
; designs/mux32bit.vhd             ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/designs/mux32bit.vhd                     ;         ;
; duplicator.vhd                   ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/duplicator.vhd                           ;         ;
; commandSplitter.vhd              ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/commandSplitter.vhd                      ;         ;
; tristateEnableBuffer.vhd         ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/tristateEnableBuffer.vhd                 ;         ;
; InstructionFile.vhd              ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/InstructionFile.vhd                      ;         ;
; IP.vhd                           ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/IP.vhd                                   ;         ;
; addressAdder.vhd                 ; yes             ; User VHDL File                     ; X:/CSC 342_343/SingleCycleCPULab/addressAdder.vhd                         ;         ;
; alt3pram.tdf                     ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/megafunctions/alt3pram.tdf          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/megafunctions/altdpram.tdf          ;         ;
; memmodes.inc                     ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/others/maxplus2/memmodes.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/megafunctions/a_hdffe.inc           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc   ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/megafunctions/altsyncram.inc        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; z:/altera/13.0.1sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; db/altsyncram_pno1.tdf           ; yes             ; Auto-Generated Megafunction        ; X:/CSC 342_343/SingleCycleCPULab/db/altsyncram_pno1.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Estimated Total logic elements              ; 300                                         ;
;                                             ;                                             ;
; Total combinational functions               ; 295                                         ;
; Logic element usage by number of LUT inputs ;                                             ;
;     -- 4 input functions                    ; 211                                         ;
;     -- 3 input functions                    ; 62                                          ;
;     -- <=2 input functions                  ; 22                                          ;
;                                             ;                                             ;
; Logic elements by mode                      ;                                             ;
;     -- normal mode                          ; 256                                         ;
;     -- arithmetic mode                      ; 39                                          ;
;                                             ;                                             ;
; Total registers                             ; 47                                          ;
;     -- Dedicated logic registers            ; 47                                          ;
;     -- I/O registers                        ; 0                                           ;
;                                             ;                                             ;
; I/O pins                                    ; 168                                         ;
; Total memory bits                           ; 2048                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                           ;
; Maximum fan-out node                        ; r_typeIn:inst4|instructionFile:inst3|Mux0~1 ;
; Maximum fan-out                             ; 125                                         ;
; Total fan-out                               ; 1992                                        ;
; Average fan-out                             ; 3.47                                        ;
+---------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Instruction_man                                ; 295 (1)           ; 47 (0)       ; 2048        ; 0            ; 0       ; 0         ; 168  ; 0            ; |Instruction_man                                                                                                                            ; work         ;
;    |7segout:inst1|                              ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|7segout:inst1                                                                                                              ; work         ;
;       |b4to7Seg:inst1|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|7segout:inst1|b4to7Seg:inst1                                                                                               ; work         ;
;       |b4to7Seg:inst2|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|7segout:inst1|b4to7Seg:inst2                                                                                               ; work         ;
;       |b4to7Seg:inst3|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|7segout:inst1|b4to7Seg:inst3                                                                                               ; work         ;
;       |b4to7Seg:inst4|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|7segout:inst1|b4to7Seg:inst4                                                                                               ; work         ;
;       |b4to7Seg:inst5|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|7segout:inst1|b4to7Seg:inst5                                                                                               ; work         ;
;       |b4to7Seg:inst6|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|7segout:inst1|b4to7Seg:inst6                                                                                               ; work         ;
;       |b4to7Seg:inst7|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|7segout:inst1|b4to7Seg:inst7                                                                                               ; work         ;
;       |b4to7Seg:inst|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|7segout:inst1|b4to7Seg:inst                                                                                                ; work         ;
;    |ALU:inst2|                                  ; 169 (169)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|ALU:inst2                                                                                                                  ; work         ;
;    |mux32bit:inst6|                             ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|mux32bit:inst6                                                                                                             ; work         ;
;    |mux5bit:inst7|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|mux5bit:inst7                                                                                                              ; work         ;
;    |r_typeIn:inst4|                             ; 32 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|r_typeIn:inst4                                                                                                             ; work         ;
;       |IP:inst2|                                ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|r_typeIn:inst4|IP:inst2                                                                                                    ; work         ;
;       |adder:inst4|                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|r_typeIn:inst4|adder:inst4                                                                                                 ; work         ;
;       |instructionFile:inst3|                   ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|r_typeIn:inst4|instructionFile:inst3                                                                                       ; work         ;
;    |ram3port:inst|                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|ram3port:inst                                                                                                              ; work         ;
;       |alt3pram:alt3pram_component|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|ram3port:inst|alt3pram:alt3pram_component                                                                                  ; work         ;
;          |altdpram:altdpram_component1|         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                     ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                ; work         ;
;                |altsyncram_pno1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_pno1:auto_generated ; work         ;
;          |altdpram:altdpram_component2|         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                     ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                ; work         ;
;                |altsyncram_pno1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_pno1:auto_generated ; work         ;
;    |tristateEN:inst11|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Instruction_man|tristateEN:inst11                                                                                                          ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_pno1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_pno1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 47    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Instruction_man|mux5bit:inst7|output[0] ;
; 16:1               ; 31 bits   ; 310 LEs       ; 186 LEs              ; 124 LEs                ; No         ; |Instruction_man|ALU:inst2|Mux5          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_pno1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_pno1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram3port:inst|alt3pram:alt3pram_component ;
+------------------------+--------------+------------------------------------------------+
; Parameter Name         ; Value        ; Type                                           ;
+------------------------+--------------+------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                 ;
; WIDTH                  ; 32           ; Signed Integer                                 ;
; WIDTHAD                ; 5            ; Signed Integer                                 ;
; NUMWORDS               ; 32           ; Untyped                                        ;
; LPM_FILE               ; UNUSED       ; Untyped                                        ;
; INDATA_REG             ; INCLOCK      ; Untyped                                        ;
; INDATA_ACLR            ; OFF          ; Untyped                                        ;
; WRITE_REG              ; INCLOCK      ; Untyped                                        ;
; WRITE_ACLR             ; OFF          ; Untyped                                        ;
; RDADDRESS_REG_A        ; INCLOCK      ; Untyped                                        ;
; RDADDRESS_ACLR_A       ; OFF          ; Untyped                                        ;
; RDCONTROL_REG_A        ; UNREGISTERED ; Untyped                                        ;
; RDCONTROL_ACLR_A       ; OFF          ; Untyped                                        ;
; OUTDATA_REG_A          ; OUTCLOCK     ; Untyped                                        ;
; OUTDATA_ACLR_A         ; OFF          ; Untyped                                        ;
; RDADDRESS_REG_B        ; INCLOCK      ; Untyped                                        ;
; RDADDRESS_ACLR_B       ; OFF          ; Untyped                                        ;
; RDCONTROL_REG_B        ; UNREGISTERED ; Untyped                                        ;
; RDCONTROL_ACLR_B       ; OFF          ; Untyped                                        ;
; OUTDATA_REG_B          ; OUTCLOCK     ; Untyped                                        ;
; OUTDATA_ACLR_B         ; OFF          ; Untyped                                        ;
; USE_EAB                ; ON           ; Untyped                                        ;
; RAM_BLOCK_TYPE         ; AUTO         ; Untyped                                        ;
; MAXIMUM_DEPTH          ; 0            ; Untyped                                        ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                        ;
+------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 09 16:39:24 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleOne -c SingleCycleOne
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /csc 342_343/lab6/4to7seg.vhd
    Info (12022): Found design unit 1: b4to7Seg-arch
    Info (12023): Found entity 1: b4to7Seg
Info (12021): Found 2 design units, including 1 entities, in source file /csc 342_343/lab4_seven_segs/bcd4_2_7seg.vhd
    Info (12022): Found design unit 1: bcd4_2_7seg-arch
    Info (12023): Found entity 1: bcd4_2_7seg
Info (12021): Found 1 design units, including 1 entities, in source file designs/r_typein.bdf
    Info (12023): Found entity 1: r_typeIn
Info (12021): Found 1 design units, including 1 entities, in source file designs/type1.bdf
    Info (12023): Found entity 1: type1
Info (12021): Found 2 design units, including 1 entities, in source file designs/splitter32to4.vhd
    Info (12022): Found design unit 1: splitter32to8of4-arch
    Info (12023): Found entity 1: splitter32to8of4
Info (12021): Found 2 design units, including 1 entities, in source file designs/register8.vhd
    Info (12022): Found design unit 1: register8-arch
    Info (12023): Found entity 1: register8
Info (12021): Found 2 design units, including 1 entities, in source file designs/register5vhd.vhd
    Info (12022): Found design unit 1: register5-arch
    Info (12023): Found entity 1: register5
Info (12021): Found 2 design units, including 1 entities, in source file designs/ram3port.vhd
    Info (12022): Found design unit 1: ram3port-SYN
    Info (12023): Found entity 1: ram3port
Warning (12090): Entity "mux" obtained from "designs/muxer1to4.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file designs/muxer1to4.vhd
    Info (12022): Found design unit 1: mux-arch
    Info (12023): Found entity 1: mux
Info (12021): Found 2 design units, including 1 entities, in source file designs/mux1to3.vhd
    Info (12022): Found design unit 1: muxAdd-arch
    Info (12023): Found entity 1: muxAdd
Info (12021): Found 1 design units, including 1 entities, in source file designs/inputbuffer.bdf
    Info (12023): Found entity 1: inputBuffer
Info (12021): Found 2 design units, including 1 entities, in source file designs/forcer.vhd
    Info (12022): Found design unit 1: forcer-arch
    Info (12023): Found entity 1: forcer
Info (12021): Found 2 design units, including 1 entities, in source file designs/combineratorvhd.vhd
    Info (12022): Found design unit 1: combinerator-rtl
    Info (12023): Found entity 1: combinerator
Info (12021): Found 1 design units, including 1 entities, in source file designs/addressbuffer.bdf
    Info (12023): Found entity 1: addressBuffer
Info (12021): Found 1 design units, including 1 entities, in source file designs/7segout.bdf
    Info (12023): Found entity 1: 7segout
Info (12021): Found 2 design units, including 1 entities, in source file designs/2to1mux.vhd
    Info (12022): Found design unit 1: mux2to1-arch
    Info (12023): Found entity 1: mux2to1
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-arch
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file designs/main.bdf
    Info (12023): Found entity 1: main
Info (12021): Found 2 design units, including 1 entities, in source file designs/instructionman.vhd
    Info (12022): Found design unit 1: InstructionMan-arch
    Info (12023): Found entity 1: InstructionMan
Info (12021): Found 1 design units, including 1 entities, in source file designs/instruction_man.bdf
    Info (12023): Found entity 1: Instruction_man
Info (12021): Found 2 design units, including 1 entities, in source file designs/signextender.vhd
    Info (12022): Found design unit 1: sExtender-arch
    Info (12023): Found entity 1: sExtender
Info (12021): Found 2 design units, including 1 entities, in source file designs/mux5bit.vhd
    Info (12022): Found design unit 1: mux5bit-arch
    Info (12023): Found entity 1: mux5bit
Info (12021): Found 2 design units, including 1 entities, in source file designs/mux32bit.vhd
    Info (12022): Found design unit 1: mux32bit-arch
    Info (12023): Found entity 1: mux32bit
Info (12021): Found 2 design units, including 1 entities, in source file duplicator.vhd
    Info (12022): Found design unit 1: duplicator-arch
    Info (12023): Found entity 1: duplicator
Info (12021): Found 2 design units, including 1 entities, in source file commandsplitter.vhd
    Info (12022): Found design unit 1: commandSplitter-arch
    Info (12023): Found entity 1: commandSplitter
Info (12021): Found 2 design units, including 1 entities, in source file register32.vhd
    Info (12022): Found design unit 1: register32-arch
    Info (12023): Found entity 1: register32
Info (12021): Found 1 design units, including 1 entities, in source file registeredalu.bdf
    Info (12023): Found entity 1: registeredALU
Info (12021): Found 2 design units, including 1 entities, in source file enable.vhd
    Info (12022): Found design unit 1: enable-arch
    Info (12023): Found entity 1: enable
Info (12021): Found 2 design units, including 1 entities, in source file tristateenablebuffer.vhd
    Info (12022): Found design unit 1: tristateEN-arch
    Info (12023): Found entity 1: tristateEN
Info (12021): Found 1 design units, including 1 entities, in source file buffercontrol.bdf
    Info (12023): Found entity 1: BufferControl
Info (12021): Found 2 design units, including 1 entities, in source file equals.vhd
    Info (12022): Found design unit 1: equals-arch
    Info (12023): Found entity 1: equals
Info (12021): Found 2 design units, including 1 entities, in source file instructionfile.vhd
    Info (12022): Found design unit 1: instructionFile-arch
    Info (12023): Found entity 1: instructionFile
Info (12021): Found 2 design units, including 1 entities, in source file ip.vhd
    Info (12022): Found design unit 1: IP-arch
    Info (12023): Found entity 1: IP
Info (12021): Found 2 design units, including 1 entities, in source file addressadder.vhd
    Info (12022): Found design unit 1: adder-arch
    Info (12023): Found entity 1: adder
Info (12127): Elaborating entity "Instruction_man" for the top level hierarchy
Warning (275009): Pin "ENABLE" not connected
Warning (275008): Primitive "NOT" of instance "inst9" not used
Info (12128): Elaborating entity "InstructionMan" for hierarchy "InstructionMan:inst3"
Info (12128): Elaborating entity "r_typeIn" for hierarchy "r_typeIn:inst4"
Info (12128): Elaborating entity "commandSplitter" for hierarchy "r_typeIn:inst4|commandSplitter:inst1"
Info (12128): Elaborating entity "duplicator" for hierarchy "r_typeIn:inst4|duplicator:inst"
Info (12128): Elaborating entity "instructionFile" for hierarchy "r_typeIn:inst4|instructionFile:inst3"
Info (12128): Elaborating entity "IP" for hierarchy "r_typeIn:inst4|IP:inst2"
Info (12128): Elaborating entity "adder" for hierarchy "r_typeIn:inst4|adder:inst4"
Info (12128): Elaborating entity "inputBuffer" for hierarchy "r_typeIn:inst4|inputBuffer:inst200"
Info (12128): Elaborating entity "combinerator" for hierarchy "r_typeIn:inst4|inputBuffer:inst200|combinerator:inst"
Info (12128): Elaborating entity "register8" for hierarchy "r_typeIn:inst4|inputBuffer:inst200|register8:inst2"
Info (12128): Elaborating entity "mux" for hierarchy "r_typeIn:inst4|inputBuffer:inst200|mux:inst6"
Warning (10492): VHDL Process Statement warning at muxer1to4.vhd(15): signal "INPUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muxer1to4.vhd(17): signal "INPUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muxer1to4.vhd(19): signal "INPUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muxer1to4.vhd(21): signal "INPUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at muxer1to4.vhd(12): inferring latch(es) for signal or variable "mux1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at muxer1to4.vhd(12): inferring latch(es) for signal or variable "mux2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at muxer1to4.vhd(12): inferring latch(es) for signal or variable "mux3", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at muxer1to4.vhd(12): inferring latch(es) for signal or variable "mux4", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "mux4[0]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux4[1]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux4[2]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux4[3]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux4[4]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux4[5]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux4[6]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux4[7]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux3[0]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux3[1]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux3[2]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux3[3]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux3[4]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux3[5]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux3[6]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux3[7]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux2[0]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux2[1]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux2[2]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux2[3]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux2[4]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux2[5]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux2[6]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux2[7]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux1[0]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux1[1]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux1[2]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux1[3]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux1[4]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux1[5]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux1[6]" at muxer1to4.vhd(12)
Info (10041): Inferred latch for "mux1[7]" at muxer1to4.vhd(12)
Info (12128): Elaborating entity "forcer" for hierarchy "r_typeIn:inst4|forcer:inst5"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst2"
Warning (10492): VHDL Process Statement warning at ALU.vhd(27): signal "op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(29): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(29): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(31): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(31): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(33): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(35): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(35): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(38): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(38): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(41): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(41): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(43): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(43): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(47): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(47): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(49): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(49): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(51): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(51): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(53): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(53): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(55): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(55): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(57): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(59): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(61): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(61): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(65): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(65): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(72): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(72): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ram3port" for hierarchy "ram3port:inst"
Info (12128): Elaborating entity "alt3pram" for hierarchy "ram3port:inst|alt3pram:alt3pram_component"
Info (12130): Elaborated megafunction instantiation "ram3port:inst|alt3pram:alt3pram_component"
Info (12133): Instantiated megafunction "ram3port:inst|alt3pram:alt3pram_component" with the following parameter:
    Info (12134): Parameter "indata_aclr" = "OFF"
    Info (12134): Parameter "indata_reg" = "INCLOCK"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "alt3pram"
    Info (12134): Parameter "outdata_aclr_a" = "OFF"
    Info (12134): Parameter "outdata_aclr_b" = "OFF"
    Info (12134): Parameter "outdata_reg_a" = "OUTCLOCK"
    Info (12134): Parameter "outdata_reg_b" = "OUTCLOCK"
    Info (12134): Parameter "rdaddress_aclr_a" = "OFF"
    Info (12134): Parameter "rdaddress_aclr_b" = "OFF"
    Info (12134): Parameter "rdaddress_reg_a" = "INCLOCK"
    Info (12134): Parameter "rdaddress_reg_b" = "INCLOCK"
    Info (12134): Parameter "rdcontrol_aclr_a" = "OFF"
    Info (12134): Parameter "rdcontrol_aclr_b" = "OFF"
    Info (12134): Parameter "rdcontrol_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "rdcontrol_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "width" = "32"
    Info (12134): Parameter "widthad" = "5"
    Info (12134): Parameter "write_aclr" = "OFF"
    Info (12134): Parameter "write_reg" = "INCLOCK"
Info (12128): Elaborating entity "altdpram" for hierarchy "ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info (12131): Elaborated megafunction instantiation "ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component1", which is child of megafunction instantiation "ram3port:inst|alt3pram:alt3pram_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info (12131): Elaborated megafunction instantiation "ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block", which is child of megafunction instantiation "ram3port:inst|alt3pram:alt3pram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pno1.tdf
    Info (12023): Found entity 1: altsyncram_pno1
Info (12128): Elaborating entity "altsyncram_pno1" for hierarchy "ram3port:inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_pno1:auto_generated"
Info (12128): Elaborating entity "tristateEN" for hierarchy "tristateEN:inst11"
Info (12128): Elaborating entity "mux5bit" for hierarchy "mux5bit:inst7"
Warning (10540): VHDL Signal Declaration warning at mux5bit.vhd(12): used explicit default value for signal "IP" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at mux5bit.vhd(17): signal "choice2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux5bit.vhd(18): signal "in1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux5bit.vhd(19): signal "choice2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux5bit.vhd(20): signal "in2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux5bit.vhd(21): signal "choice2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux5bit.vhd(22): signal "IP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux5bit.vhd(24): signal "IP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "mux32bit" for hierarchy "mux32bit:inst6"
Warning (10492): VHDL Process Statement warning at mux32bit.vhd(16): signal "in1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux32bit.vhd(18): signal "in2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "sExtender" for hierarchy "sExtender:inst5"
Warning (10540): VHDL Signal Declaration warning at signExtender.vhd(13): used explicit default value for signal "temp0" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at signExtender.vhd(14): used explicit default value for signal "temp1" because signal was never assigned a value
Info (12128): Elaborating entity "7segout" for hierarchy "7segout:inst1"
Info (12128): Elaborating entity "b4to7Seg" for hierarchy "7segout:inst1|b4to7Seg:inst"
Info (12128): Elaborating entity "splitter32to8of4" for hierarchy "7segout:inst1|splitter32to8of4:inst8"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Icomplete[29]" is stuck at GND
    Warning (13410): Pin "Icomplete[27]" is stuck at GND
    Warning (13410): Pin "Icomplete[25]" is stuck at GND
    Warning (13410): Pin "Icomplete[24]" is stuck at GND
    Warning (13410): Pin "Icomplete[23]" is stuck at GND
    Warning (13410): Pin "Icomplete[20]" is stuck at GND
    Warning (13410): Pin "Icomplete[19]" is stuck at GND
    Warning (13410): Pin "OP[3]" is stuck at GND
    Warning (13410): Pin "OP[1]" is stuck at GND
    Warning (13410): Pin "RS[4]" is stuck at GND
    Warning (13410): Pin "RS[3]" is stuck at GND
    Warning (13410): Pin "RS[2]" is stuck at GND
    Warning (13410): Pin "RT[4]" is stuck at GND
    Warning (13410): Pin "RT[3]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "INPUT[7]"
    Warning (15610): No output dependent on input pin "INPUT[6]"
    Warning (15610): No output dependent on input pin "INPUT[5]"
    Warning (15610): No output dependent on input pin "INPUT[4]"
    Warning (15610): No output dependent on input pin "INPUT[3]"
    Warning (15610): No output dependent on input pin "INPUT[2]"
    Warning (15610): No output dependent on input pin "INPUT[1]"
    Warning (15610): No output dependent on input pin "INPUT[0]"
    Warning (15610): No output dependent on input pin "INrange[1]"
    Warning (15610): No output dependent on input pin "INrange[0]"
    Warning (15610): No output dependent on input pin "ENABLE"
Info (21057): Implemented 564 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 154 output pins
    Info (21061): Implemented 332 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 364 megabytes
    Info: Processing ended: Mon May 09 16:39:32 2016
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


