T_1 F_1 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nF_2 ( V_2 , V_4 , V_3 ) ;\r\nF_3 ( V_2 , V_4 ) ;\r\nreturn F_3 ( V_2 , V_5 ) ;\r\n}\r\nvoid F_4 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_6 )\r\n{\r\nF_2 ( V_2 , V_4 , V_3 ) ;\r\nF_3 ( V_2 , V_4 ) ;\r\nF_2 ( V_2 , V_5 , V_6 ) ;\r\n}\r\nvoid F_5 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_7 ,\r\nT_1 V_8 )\r\n{\r\nF_2 ( V_2 , V_4 , V_3 ) ;\r\nF_3 ( V_2 , V_4 ) ;\r\nF_6 ( V_2 , V_5 , V_7 , V_8 ) ;\r\n}\r\nvoid F_7 ( struct V_1 * V_2 ,\r\nT_1 V_3 , T_1 V_7 , T_1 V_8 )\r\n{\r\nF_2 ( V_2 , V_9 , V_3 ) ;\r\nF_3 ( V_2 , V_9 ) ;\r\nF_6 ( V_2 , V_10 , V_7 , V_8 ) ;\r\n}\r\nvoid F_8 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_7 ,\r\nT_1 V_8 )\r\n{\r\nF_2 ( V_2 , V_11 , V_3 ) ;\r\nF_3 ( V_2 , V_11 ) ;\r\nF_6 ( V_2 , V_12 , V_7 , V_8 ) ;\r\n}\r\nstatic T_1 F_9 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_13 , V_14 ;\r\nif ( ! ( F_3 ( V_2 , V_15 ) &\r\nV_16 ) )\r\nreturn 0 ;\r\nF_2 ( V_2 , V_17 ,\r\nF_10 ( V_18 ) ) ;\r\nF_11 ( 1000 , 2000 ) ;\r\nV_13 = F_3 ( V_2 , V_17 ) ;\r\nV_13 &= V_19 ;\r\nF_2 ( V_2 , V_17 , 0 ) ;\r\nV_14 = V_13 * 32768 / 4 ;\r\nreturn ( V_14 + 50000 ) / 100000 * 100 ;\r\n}\r\nstatic void F_12 ( struct V_1 * V_2 , T_1 V_20 )\r\n{\r\nstruct V_21 * V_22 = V_2 -> V_23 -> V_22 ;\r\nT_1 V_24 = 0 , V_25 ;\r\nT_1 V_26 , V_7 ;\r\nswitch ( V_22 -> V_27 . V_28 ) {\r\ncase V_29 :\r\nswitch ( V_20 ) {\r\ncase 12000 :\r\nV_24 = 0x50D52 ;\r\nbreak;\r\ncase 20000 :\r\nV_24 = 0x307FE ;\r\nbreak;\r\ncase 26000 :\r\nV_24 = 0x254EA ;\r\nbreak;\r\ncase 37400 :\r\nV_24 = 0x19EF8 ;\r\nbreak;\r\ncase 52000 :\r\nV_24 = 0x12A75 ;\r\nbreak;\r\n}\r\nbreak;\r\n}\r\nif ( ! V_24 ) {\r\nF_13 ( V_22 , L_1 ,\r\nV_20 ) ;\r\nreturn;\r\n}\r\nV_26 = F_1 ( V_2 , V_30 ) ;\r\nV_25 = ( V_26 & V_31 ) >>\r\nV_32 ;\r\nif ( V_25 == V_24 ) {\r\nF_14 ( V_22 , L_2 ) ;\r\nreturn;\r\n}\r\nswitch ( V_22 -> V_27 . V_28 ) {\r\ncase V_29 :\r\nV_7 = ( T_1 ) ~ ( V_33 |\r\nV_34 ) ;\r\nF_15 ( V_2 , V_35 , V_7 ) ;\r\nF_15 ( V_2 , V_36 , V_7 ) ;\r\nF_16 ( V_2 -> V_23 , V_37 ,\r\nV_38 , 0 , 20000 ) ;\r\nbreak;\r\n}\r\nV_26 &= ~ V_31 ;\r\nV_26 |= V_24 << V_32 ;\r\nF_4 ( V_2 , V_30 , V_26 ) ;\r\nif ( V_2 -> V_39 . V_40 >= 2 )\r\nF_17 ( V_2 , V_41 , V_42 ) ;\r\n}\r\nstatic void F_18 ( struct V_1 * V_2 )\r\n{\r\nstruct V_21 * V_22 = V_2 -> V_23 -> V_22 ;\r\nT_1 V_20 = F_9 ( V_2 ) ;\r\nswitch ( V_22 -> V_27 . V_28 ) {\r\ncase V_29 :\r\nif ( V_20 == 0 )\r\nV_20 = 20000 ;\r\nF_12 ( V_2 , V_20 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_19 ( struct V_1 * V_2 )\r\n{\r\nstruct V_21 * V_22 = V_2 -> V_23 -> V_22 ;\r\nT_1 V_43 = 0 , V_44 = 0 ;\r\nswitch ( V_22 -> V_27 . V_28 ) {\r\ncase V_45 :\r\nV_43 = 0x200D ;\r\nV_44 = 0xFFFF ;\r\nbreak;\r\ncase V_29 :\r\nV_43 = V_46 |\r\nV_47 |\r\nV_48 |\r\nV_49 |\r\nV_50 |\r\nV_51 |\r\nV_52 |\r\nV_53 |\r\nV_54 |\r\nV_55 |\r\nV_56 |\r\nV_57 |\r\nV_58 |\r\nV_59 |\r\nV_60 |\r\nV_61 ;\r\nV_44 = 0x3FFFFFFF ;\r\nbreak;\r\ndefault:\r\nF_14 ( V_22 , L_3 ,\r\nV_22 -> V_27 . V_28 ) ;\r\n}\r\nif ( V_43 )\r\nF_2 ( V_2 , V_35 , V_43 ) ;\r\nif ( V_44 )\r\nF_2 ( V_2 , V_36 , V_44 ) ;\r\nF_20 ( 2 ) ;\r\n}\r\nvoid F_21 ( struct V_1 * V_2 , bool V_62 )\r\n{\r\nstruct V_21 * V_22 = V_2 -> V_23 -> V_22 ;\r\nT_1 V_63 ;\r\nV_63 = F_3 ( V_2 , V_64 ) ;\r\nif ( V_62 ) {\r\nV_63 |= V_65 ;\r\nif ( V_22 -> V_27 . V_66 == 9 || V_22 -> V_27 . V_66 == 11 )\r\nV_63 |= V_67 ;\r\nelse if ( V_22 -> V_27 . V_40 > 0 )\r\nV_63 |= V_68 ;\r\n} else {\r\nV_63 &= ~ V_65 ;\r\nV_63 &= ~ V_68 ;\r\nV_63 &= ~ V_67 ;\r\n}\r\nF_2 ( V_2 , V_64 , V_63 ) ;\r\n}\r\nstatic void F_22 ( struct V_1 * V_2 )\r\n{\r\nstruct V_21 * V_22 = V_2 -> V_23 -> V_22 ;\r\nswitch ( V_22 -> V_27 . V_28 ) {\r\ncase V_45 :\r\nF_7 ( V_2 , 0 ,\r\n~ V_69 ,\r\nV_69 ) ;\r\nbreak;\r\ncase V_70 :\r\ncase V_71 :\r\nF_21 ( V_2 , true ) ;\r\nbreak;\r\ncase V_72 :\r\ncase V_73 :\r\nif ( V_22 -> V_27 . V_40 == 0 ) {\r\nF_6 ( V_2 , V_64 ,\r\n~ V_74 ,\r\nV_74 ) ;\r\nF_7 ( V_2 , 0 ,\r\n~ V_75 ,\r\nV_75 ) ;\r\n} else {\r\nF_7 ( V_2 , 0 ,\r\n~ V_76 ,\r\nV_76 ) ;\r\n}\r\nbreak;\r\ndefault:\r\nF_14 ( V_22 , L_4 ,\r\nV_22 -> V_27 . V_28 ) ;\r\n}\r\n}\r\nvoid F_23 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_77 ;\r\nV_77 = F_3 ( V_2 , V_78 ) ;\r\nV_2 -> V_39 . V_40 = ( V_77 & V_79 ) ;\r\nF_14 ( V_2 -> V_23 -> V_22 , L_5 ,\r\nV_2 -> V_39 . V_40 , V_77 ) ;\r\n}\r\nvoid F_24 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_39 . V_40 == 1 )\r\nF_15 ( V_2 , V_41 ,\r\n~ V_80 ) ;\r\nelse\r\nF_17 ( V_2 , V_41 ,\r\nV_80 ) ;\r\nF_18 ( V_2 ) ;\r\nF_19 ( V_2 ) ;\r\nF_22 ( V_2 ) ;\r\n}\r\nT_1 F_25 ( struct V_1 * V_2 )\r\n{\r\nstruct V_21 * V_22 = V_2 -> V_23 -> V_22 ;\r\nswitch ( V_22 -> V_27 . V_28 ) {\r\ncase V_45 :\r\ncase V_72 :\r\ncase V_81 :\r\ncase V_82 :\r\ncase V_83 :\r\ncase V_70 :\r\ncase V_73 :\r\ncase V_84 :\r\ncase V_71 :\r\ncase V_85 :\r\ncase V_86 :\r\ncase V_87 :\r\ncase V_88 :\r\ncase V_89 :\r\ncase V_90 :\r\ncase V_91 :\r\nreturn 20000 * 1000 ;\r\ncase V_92 :\r\ncase V_93 :\r\nreturn 25000 * 1000 ;\r\ncase V_94 :\r\ncase V_95 :\r\ncase V_96 :\r\nif ( V_2 -> V_97 & V_98 )\r\nreturn 40000 * 1000 ;\r\nelse\r\nreturn 20000 * 1000 ;\r\ndefault:\r\nF_26 ( V_22 , L_6 ,\r\nV_22 -> V_27 . V_28 , V_2 -> V_39 . V_40 , V_99 ) ;\r\n}\r\nreturn V_99 ;\r\n}\r\nstatic T_1 F_27 ( struct V_1 * V_2 , T_1 V_26 , T_1 V_100 )\r\n{\r\nT_1 V_101 , div , V_102 , V_103 , V_104 , V_105 ;\r\nstruct V_21 * V_22 = V_2 -> V_23 -> V_22 ;\r\nF_28 ( ( V_26 & 3 ) || ( V_26 > V_106 ) ) ;\r\nF_28 ( ! V_100 || V_100 > 4 ) ;\r\nif ( V_22 -> V_27 . V_28 == V_89 ||\r\nV_22 -> V_27 . V_28 == V_88 ) {\r\nV_101 = F_3 ( V_2 , V_107 ) ;\r\nif ( V_101 & 0x40000 )\r\nreturn 133 * 1000000 ;\r\n}\r\nV_101 = F_1 ( V_2 , V_26 + V_108 ) ;\r\nV_103 = ( V_101 & V_109 ) >> V_110 ;\r\nV_104 = ( V_101 & V_111 ) >> V_112 ;\r\nV_101 = F_1 ( V_2 , V_26 + V_113 ) ;\r\ndiv = ( V_101 >> ( ( V_100 - 1 ) * V_114 ) ) &\r\nV_115 ;\r\nV_101 = F_1 ( V_2 , V_26 + V_116 ) ;\r\nV_102 = ( V_101 & V_117 ) >> V_118 ;\r\nV_105 = F_25 ( V_2 ) / 1000000 ;\r\nV_105 = ( V_103 * V_102 * V_105 ) / V_104 ;\r\nreturn ( V_105 / div ) * 1000000 ;\r\n}\r\nstatic T_1 F_29 ( struct V_1 * V_2 , T_1 V_26 , T_1 V_100 )\r\n{\r\nT_1 V_101 , V_102 , V_119 , V_120 ;\r\nT_1 clock ;\r\nF_28 ( ! V_100 || V_100 > 4 ) ;\r\nV_101 = F_1 ( V_2 , V_26 + V_121 ) ;\r\nV_102 = ( V_101 & V_122 )\r\n>> V_123 ;\r\nV_119 = ( V_101 & V_124 )\r\n>> V_125 ;\r\nV_120 = ( V_101 & V_126 )\r\n>> V_127 ;\r\nV_101 = F_3 ( V_2 , V_107 ) ;\r\nif ( V_101 & V_128 )\r\nclock = ( 25000000 / 4 ) * V_102 * V_120 / V_119 ;\r\nelse\r\nclock = ( 25000000 / 2 ) * V_102 * V_120 / V_119 ;\r\nif ( V_100 == V_129 )\r\nclock = clock / 4 ;\r\nreturn clock ;\r\n}\r\nT_1 F_30 ( struct V_1 * V_2 )\r\n{\r\nstruct V_21 * V_22 = V_2 -> V_23 -> V_22 ;\r\nswitch ( V_22 -> V_27 . V_28 ) {\r\ncase V_85 :\r\ncase V_87 :\r\ncase V_86 :\r\nreturn F_27 ( V_2 , V_106 ,\r\nV_129 ) ;\r\ncase V_93 :\r\nreturn F_27 ( V_2 , V_130 ,\r\nV_129 ) ;\r\ncase V_89 :\r\ncase V_88 :\r\nreturn F_27 ( V_2 , V_131 ,\r\nV_129 ) ;\r\ncase V_92 :\r\nreturn F_29 ( V_2 ,\r\nV_132 ,\r\nV_129 ) ;\r\ncase V_90 :\r\nreturn 75000000 ;\r\ndefault:\r\nF_26 ( V_22 , L_7 ,\r\nV_22 -> V_27 . V_28 , V_2 -> V_39 . V_40 , V_133 ) ;\r\n}\r\nreturn V_133 ;\r\n}\r\nT_1 F_31 ( struct V_1 * V_2 )\r\n{\r\nstruct V_21 * V_22 = V_2 -> V_23 -> V_22 ;\r\nif ( V_22 -> V_27 . V_28 == V_90 )\r\nreturn 300000000 ;\r\nif ( V_2 -> V_39 . V_40 >= 5 ) {\r\nT_1 V_134 ;\r\nswitch ( V_22 -> V_27 . V_28 ) {\r\ncase V_92 :\r\nreturn F_29 ( V_2 ,\r\nV_132 ,\r\nV_135 ) ;\r\ncase V_93 :\r\nV_134 = V_130 ;\r\nbreak;\r\ncase V_89 :\r\ncase V_88 :\r\nV_134 = V_131 ;\r\nbreak;\r\ndefault:\r\nV_134 = V_106 ;\r\nbreak;\r\n}\r\nreturn F_27 ( V_2 , V_134 , V_135 ) ;\r\n}\r\nreturn F_30 ( V_2 ) ;\r\n}\r\nstatic void F_32 ( struct V_1 * V_2 , T_1 V_3 ,\r\nT_1 V_6 )\r\n{\r\nF_2 ( V_2 , V_4 , V_3 ) ;\r\nF_2 ( V_2 , V_5 , V_6 ) ;\r\n}\r\nvoid F_33 ( struct V_1 * V_2 , int V_136 )\r\n{\r\nT_1 V_101 = 0 ;\r\nT_2 V_137 = 0 ;\r\nT_2 V_138 [] = { 0x1 , 0x5 , 0x5 } ;\r\nT_2 V_139 [] = { 0x30 , 0xf6 , 0xfc } ;\r\nstruct V_21 * V_22 = V_2 -> V_23 -> V_22 ;\r\nswitch ( V_22 -> V_27 . V_28 ) {\r\ncase V_89 :\r\ncase V_88 :\r\ncase V_90 :\r\nV_137 = ( V_22 -> V_27 . V_28 == V_89 ||\r\nV_22 -> V_27 . V_28 == V_88 ||\r\nV_22 -> V_27 . V_28 == V_90 ) ? 6 : 0 ;\r\nF_2 ( V_2 , V_4 ,\r\nV_140 + V_137 ) ;\r\nV_101 = F_3 ( V_2 , V_5 ) ;\r\nV_101 &= ( ~ ( V_141 ) ) ;\r\nV_101 |= ( V_138 [ V_136 ] << V_142 ) ;\r\nF_2 ( V_2 , V_5 , V_101 ) ;\r\nF_2 ( V_2 , V_4 ,\r\nV_143 + V_137 ) ;\r\nV_101 = F_3 ( V_2 , V_5 ) ;\r\nV_101 &= ~ ( V_144 ) ;\r\nV_101 |= ( V_139 [ V_136 ] ) << V_145 ;\r\nF_2 ( V_2 , V_5 , V_101 ) ;\r\nV_101 = V_42 ;\r\nbreak;\r\ncase V_70 :\r\ncase V_71 :\r\nif ( V_136 == 2 ) {\r\nF_32 ( V_2 , V_140 ,\r\n0x11500014 ) ;\r\nF_32 ( V_2 , V_143 ,\r\n0x0FC00a08 ) ;\r\n} else if ( V_136 == 1 ) {\r\nF_32 ( V_2 , V_140 ,\r\n0x11500014 ) ;\r\nF_32 ( V_2 , V_143 ,\r\n0x0F600a08 ) ;\r\n} else {\r\nF_32 ( V_2 , V_140 ,\r\n0x11100014 ) ;\r\nF_32 ( V_2 , V_143 ,\r\n0x03000a08 ) ;\r\n}\r\nV_101 = V_42 ;\r\nbreak;\r\ncase V_72 :\r\ncase V_81 :\r\ncase V_73 :\r\nif ( V_136 == 1 ) {\r\nF_32 ( V_2 , V_140 ,\r\n0x11500010 ) ;\r\nF_32 ( V_2 , V_146 ,\r\n0x000C0C06 ) ;\r\nF_32 ( V_2 , V_143 ,\r\n0x0F600a08 ) ;\r\nF_32 ( V_2 , V_147 ,\r\n0x00000000 ) ;\r\nF_32 ( V_2 , V_148 ,\r\n0x2001E920 ) ;\r\nF_32 ( V_2 , V_149 ,\r\n0x88888815 ) ;\r\n} else {\r\nF_32 ( V_2 , V_140 ,\r\n0x11100010 ) ;\r\nF_32 ( V_2 , V_146 ,\r\n0x000c0c06 ) ;\r\nF_32 ( V_2 , V_143 ,\r\n0x03000a08 ) ;\r\nF_32 ( V_2 , V_147 ,\r\n0x00000000 ) ;\r\nF_32 ( V_2 , V_148 ,\r\n0x200005c0 ) ;\r\nF_32 ( V_2 , V_149 ,\r\n0x88888815 ) ;\r\n}\r\nV_101 = V_42 ;\r\nbreak;\r\ncase V_85 :\r\ncase V_87 :\r\ncase V_86 :\r\nif ( V_136 == 1 ) {\r\nF_32 ( V_2 , V_140 ,\r\n0x11500060 ) ;\r\nF_32 ( V_2 , V_146 ,\r\n0x080C0C06 ) ;\r\nF_32 ( V_2 , V_143 ,\r\n0x0F600000 ) ;\r\nF_32 ( V_2 , V_147 ,\r\n0x00000000 ) ;\r\nF_32 ( V_2 , V_148 ,\r\n0x2001E924 ) ;\r\nF_32 ( V_2 , V_149 ,\r\n0x88888815 ) ;\r\n} else {\r\nF_32 ( V_2 , V_140 ,\r\n0x11100060 ) ;\r\nF_32 ( V_2 , V_146 ,\r\n0x080c0c06 ) ;\r\nF_32 ( V_2 , V_143 ,\r\n0x03000000 ) ;\r\nF_32 ( V_2 , V_147 ,\r\n0x00000000 ) ;\r\nF_32 ( V_2 , V_148 ,\r\n0x200005c0 ) ;\r\nF_32 ( V_2 , V_149 ,\r\n0x88888815 ) ;\r\n}\r\nV_101 = V_42 | V_80 ;\r\nbreak;\r\ncase V_82 :\r\ncase V_83 :\r\ncase V_84 :\r\nif ( V_136 == 1 ) {\r\nF_32 ( V_2 , V_140 ,\r\n0x01100014 ) ;\r\nF_32 ( V_2 , V_146 ,\r\n0x040C0C06 ) ;\r\nF_32 ( V_2 , V_143 ,\r\n0x03140A08 ) ;\r\nF_32 ( V_2 , V_147 ,\r\n0x00333333 ) ;\r\nF_32 ( V_2 , V_148 ,\r\n0x202C2820 ) ;\r\nF_32 ( V_2 , V_149 ,\r\n0x88888815 ) ;\r\n} else {\r\nF_32 ( V_2 , V_140 ,\r\n0x11100014 ) ;\r\nF_32 ( V_2 , V_146 ,\r\n0x040c0c06 ) ;\r\nF_32 ( V_2 , V_143 ,\r\n0x03000a08 ) ;\r\nF_32 ( V_2 , V_147 ,\r\n0x00000000 ) ;\r\nF_32 ( V_2 , V_148 ,\r\n0x200005c0 ) ;\r\nF_32 ( V_2 , V_149 ,\r\n0x88888815 ) ;\r\n}\r\nV_101 = V_42 ;\r\nbreak;\r\ndefault:\r\nF_13 ( V_22 , L_8 ,\r\nV_22 -> V_27 . V_28 ) ;\r\nbreak;\r\n}\r\nV_101 |= F_3 ( V_2 , V_41 ) ;\r\nF_2 ( V_2 , V_41 , V_101 ) ;\r\n}
