Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jun  7 17:16:28 2024
| Host         : DESKTOP-FA97QT1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MIPS_System_timing_summary_routed.rpt -pb MIPS_System_timing_summary_routed.pb -rpx MIPS_System_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPS_System
| Device       : 7a75t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: u_GPIO/u_clock_divider/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.482        0.000                      0                40253        0.063        0.000                      0                40253        3.870        0.000                       0                  5719  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.482        0.000                      0                39624        0.063        0.000                      0                39624        3.870        0.000                       0                  5719  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.257        0.000                      0                  629        0.831        0.000                      0                  629  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 2.336ns (24.651%)  route 7.140ns (75.349%))
  Logic Levels:           17  (LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.358     4.584    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X61Y143        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y143        FDCE (Prop_fdce_C_Q)         0.379     4.963 f  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/Q
                         net (fo=4, routed)           0.683     5.646    icpu/u_ID_EXE_pipe_reg/o_inst_reg[25]_0[6]
    SLICE_X61Y144        LUT5 (Prop_lut5_I4_O)        0.105     5.751 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_11/O
                         net (fo=2, routed)           0.549     6.299    icpu/u_ID_EXE_pipe_reg/o_inst_reg[21]_0
    SLICE_X63Y144        LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[4]_i_6/O
                         net (fo=4, routed)           0.895     7.299    icpu/u_ID_EXE_pipe_reg/o_RegWrite_reg_0
    SLICE_X61Y143        LUT5 (Prop_lut5_I4_O)        0.115     7.414 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_7/O
                         net (fo=30, routed)          0.418     7.831    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[0]_3
    SLICE_X61Y143        LUT5 (Prop_lut5_I3_O)        0.267     8.098 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut[3]_i_3/O
                         net (fo=34, routed)          0.947     9.045    icpu/u_ID_EXE_pipe_reg/o_ALUOut_reg[3]
    SLICE_X67Y140        LUT6 (Prop_lut6_I0_O)        0.105     9.150 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9/O
                         net (fo=1, routed)           0.678     9.828    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.105     9.933 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5/O
                         net (fo=2, routed)           0.252    10.185    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5_n_0
    SLICE_X68Y142        LUT6 (Prop_lut6_I0_O)        0.105    10.290 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9/O
                         net (fo=1, routed)           0.460    10.750    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.105    10.855 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5/O
                         net (fo=2, routed)           0.233    11.088    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I0_O)        0.105    11.193 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_14/O
                         net (fo=1, routed)           0.223    11.417    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_14_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I5_O)        0.105    11.522 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_10/O
                         net (fo=1, routed)           0.426    11.947    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_10_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I0_O)        0.105    12.052 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_9/O
                         net (fo=1, routed)           0.204    12.257    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_9_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I5_O)        0.105    12.362 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_5/O
                         net (fo=2, routed)           0.232    12.593    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_5_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I0_O)        0.105    12.698 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_8/O
                         net (fo=1, routed)           0.222    12.921    icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_8_n_0
    SLICE_X69Y146        LUT6 (Prop_lut6_I5_O)        0.105    13.026 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_4/O
                         net (fo=2, routed)           0.125    13.151    icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_4_n_0
    SLICE_X69Y146        LUT6 (Prop_lut6_I5_O)        0.105    13.256 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[29]_i_4/O
                         net (fo=3, routed)           0.351    13.607    icpu/u_ID_EXE_pipe_reg/o_ALUOut[29]_i_4_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I5_O)        0.105    13.712 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_2/O
                         net (fo=2, routed)           0.243    13.955    icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_2_n_0
    SLICE_X68Y145        LUT6 (Prop_lut6_I0_O)        0.105    14.060 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_1/O
                         net (fo=1, routed)           0.000    14.060    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[31]_2[31]
    SLICE_X68Y145        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.253    14.320    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X68Y145        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[31]/C
                         clock pessimism              0.225    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X68Y145        FDCE (Setup_fdce_C_D)        0.033    14.543    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[31]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 2.336ns (24.673%)  route 7.132ns (75.327%))
  Logic Levels:           17  (LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.358     4.584    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X61Y143        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y143        FDCE (Prop_fdce_C_Q)         0.379     4.963 f  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/Q
                         net (fo=4, routed)           0.683     5.646    icpu/u_ID_EXE_pipe_reg/o_inst_reg[25]_0[6]
    SLICE_X61Y144        LUT5 (Prop_lut5_I4_O)        0.105     5.751 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_11/O
                         net (fo=2, routed)           0.549     6.299    icpu/u_ID_EXE_pipe_reg/o_inst_reg[21]_0
    SLICE_X63Y144        LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[4]_i_6/O
                         net (fo=4, routed)           0.895     7.299    icpu/u_ID_EXE_pipe_reg/o_RegWrite_reg_0
    SLICE_X61Y143        LUT5 (Prop_lut5_I4_O)        0.115     7.414 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_7/O
                         net (fo=30, routed)          0.418     7.831    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[0]_3
    SLICE_X61Y143        LUT5 (Prop_lut5_I3_O)        0.267     8.098 f  icpu/u_EXE_MEM_pipe_reg/o_ALUOut[3]_i_3/O
                         net (fo=34, routed)          0.947     9.045    icpu/u_ID_EXE_pipe_reg/o_ALUOut_reg[3]
    SLICE_X67Y140        LUT6 (Prop_lut6_I0_O)        0.105     9.150 f  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9/O
                         net (fo=1, routed)           0.678     9.828    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.105     9.933 f  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5/O
                         net (fo=2, routed)           0.252    10.185    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5_n_0
    SLICE_X68Y142        LUT6 (Prop_lut6_I0_O)        0.105    10.290 f  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9/O
                         net (fo=1, routed)           0.460    10.750    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.105    10.855 f  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5/O
                         net (fo=2, routed)           0.233    11.088    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I0_O)        0.105    11.193 f  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_14/O
                         net (fo=1, routed)           0.223    11.417    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_14_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I5_O)        0.105    11.522 f  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_10/O
                         net (fo=1, routed)           0.426    11.947    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_10_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I0_O)        0.105    12.052 f  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_9/O
                         net (fo=1, routed)           0.204    12.257    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_9_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I5_O)        0.105    12.362 f  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_5/O
                         net (fo=2, routed)           0.232    12.593    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_5_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I0_O)        0.105    12.698 f  icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_8/O
                         net (fo=1, routed)           0.222    12.921    icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_8_n_0
    SLICE_X69Y146        LUT6 (Prop_lut6_I5_O)        0.105    13.026 f  icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_4/O
                         net (fo=2, routed)           0.125    13.151    icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_4_n_0
    SLICE_X69Y146        LUT6 (Prop_lut6_I5_O)        0.105    13.256 f  icpu/u_ID_EXE_pipe_reg/o_ALUOut[29]_i_4/O
                         net (fo=3, routed)           0.351    13.607    icpu/u_ID_EXE_pipe_reg/o_ALUOut[29]_i_4_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I5_O)        0.105    13.712 f  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_2/O
                         net (fo=2, routed)           0.235    13.947    icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_2_n_0
    SLICE_X69Y145        LUT6 (Prop_lut6_I5_O)        0.105    14.052 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[0]_i_1/O
                         net (fo=1, routed)           0.000    14.052    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[31]_2[0]
    SLICE_X69Y145        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.253    14.320    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X69Y145        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[0]/C
                         clock pessimism              0.225    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X69Y145        FDCE (Setup_fdce_C_D)        0.030    14.540    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[0]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 2.336ns (25.045%)  route 6.991ns (74.955%))
  Logic Levels:           17  (LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.358     4.584    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X61Y143        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y143        FDCE (Prop_fdce_C_Q)         0.379     4.963 f  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/Q
                         net (fo=4, routed)           0.683     5.646    icpu/u_ID_EXE_pipe_reg/o_inst_reg[25]_0[6]
    SLICE_X61Y144        LUT5 (Prop_lut5_I4_O)        0.105     5.751 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_11/O
                         net (fo=2, routed)           0.549     6.299    icpu/u_ID_EXE_pipe_reg/o_inst_reg[21]_0
    SLICE_X63Y144        LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[4]_i_6/O
                         net (fo=4, routed)           0.895     7.299    icpu/u_ID_EXE_pipe_reg/o_RegWrite_reg_0
    SLICE_X61Y143        LUT5 (Prop_lut5_I4_O)        0.115     7.414 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_7/O
                         net (fo=30, routed)          0.418     7.831    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[0]_3
    SLICE_X61Y143        LUT5 (Prop_lut5_I3_O)        0.267     8.098 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut[3]_i_3/O
                         net (fo=34, routed)          0.947     9.045    icpu/u_ID_EXE_pipe_reg/o_ALUOut_reg[3]
    SLICE_X67Y140        LUT6 (Prop_lut6_I0_O)        0.105     9.150 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9/O
                         net (fo=1, routed)           0.678     9.828    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.105     9.933 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5/O
                         net (fo=2, routed)           0.252    10.185    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5_n_0
    SLICE_X68Y142        LUT6 (Prop_lut6_I0_O)        0.105    10.290 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9/O
                         net (fo=1, routed)           0.460    10.750    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.105    10.855 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5/O
                         net (fo=2, routed)           0.233    11.088    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I0_O)        0.105    11.193 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_14/O
                         net (fo=1, routed)           0.223    11.417    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_14_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I5_O)        0.105    11.522 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_10/O
                         net (fo=1, routed)           0.426    11.947    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_10_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I0_O)        0.105    12.052 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_9/O
                         net (fo=1, routed)           0.204    12.257    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_9_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I5_O)        0.105    12.362 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_5/O
                         net (fo=2, routed)           0.232    12.593    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_5_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I0_O)        0.105    12.698 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_8/O
                         net (fo=1, routed)           0.222    12.921    icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_8_n_0
    SLICE_X69Y146        LUT6 (Prop_lut6_I5_O)        0.105    13.026 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_4/O
                         net (fo=2, routed)           0.125    13.151    icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_4_n_0
    SLICE_X69Y146        LUT6 (Prop_lut6_I5_O)        0.105    13.256 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[29]_i_4/O
                         net (fo=3, routed)           0.333    13.588    icpu/u_ID_EXE_pipe_reg/o_ALUOut[29]_i_4_n_0
    SLICE_X69Y145        LUT6 (Prop_lut6_I5_O)        0.105    13.693 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[30]_i_4/O
                         net (fo=1, routed)           0.113    13.806    icpu/u_ID_EXE_pipe_reg/o_ALUOut[30]_i_4_n_0
    SLICE_X69Y145        LUT6 (Prop_lut6_I3_O)        0.105    13.911 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[30]_i_1/O
                         net (fo=1, routed)           0.000    13.911    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[31]_2[30]
    SLICE_X69Y145        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.253    14.320    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X69Y145        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[30]/C
                         clock pessimism              0.225    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X69Y145        FDCE (Setup_fdce_C_D)        0.032    14.542    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[30]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -13.911    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 2.231ns (24.559%)  route 6.853ns (75.441%))
  Logic Levels:           16  (LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.358     4.584    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X61Y143        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y143        FDCE (Prop_fdce_C_Q)         0.379     4.963 f  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/Q
                         net (fo=4, routed)           0.683     5.646    icpu/u_ID_EXE_pipe_reg/o_inst_reg[25]_0[6]
    SLICE_X61Y144        LUT5 (Prop_lut5_I4_O)        0.105     5.751 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_11/O
                         net (fo=2, routed)           0.549     6.299    icpu/u_ID_EXE_pipe_reg/o_inst_reg[21]_0
    SLICE_X63Y144        LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[4]_i_6/O
                         net (fo=4, routed)           0.895     7.299    icpu/u_ID_EXE_pipe_reg/o_RegWrite_reg_0
    SLICE_X61Y143        LUT5 (Prop_lut5_I4_O)        0.115     7.414 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_7/O
                         net (fo=30, routed)          0.418     7.831    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[0]_3
    SLICE_X61Y143        LUT5 (Prop_lut5_I3_O)        0.267     8.098 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut[3]_i_3/O
                         net (fo=34, routed)          0.947     9.045    icpu/u_ID_EXE_pipe_reg/o_ALUOut_reg[3]
    SLICE_X67Y140        LUT6 (Prop_lut6_I0_O)        0.105     9.150 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9/O
                         net (fo=1, routed)           0.678     9.828    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.105     9.933 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5/O
                         net (fo=2, routed)           0.252    10.185    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5_n_0
    SLICE_X68Y142        LUT6 (Prop_lut6_I0_O)        0.105    10.290 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9/O
                         net (fo=1, routed)           0.460    10.750    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.105    10.855 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5/O
                         net (fo=2, routed)           0.233    11.088    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I0_O)        0.105    11.193 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_14/O
                         net (fo=1, routed)           0.223    11.417    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_14_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I5_O)        0.105    11.522 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_10/O
                         net (fo=1, routed)           0.426    11.947    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_10_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I0_O)        0.105    12.052 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_9/O
                         net (fo=1, routed)           0.204    12.257    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_9_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I5_O)        0.105    12.362 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_5/O
                         net (fo=2, routed)           0.322    12.683    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_5_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I5_O)        0.105    12.788 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_2/O
                         net (fo=2, routed)           0.122    12.911    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_2_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I5_O)        0.105    13.016 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[26]_i_4/O
                         net (fo=2, routed)           0.327    13.343    icpu/u_ID_EXE_pipe_reg/o_ALUOut[26]_i_4_n_0
    SLICE_X69Y146        LUT6 (Prop_lut6_I5_O)        0.105    13.448 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[28]_i_4/O
                         net (fo=1, routed)           0.116    13.563    icpu/u_ID_EXE_pipe_reg/o_ALUOut[28]_i_4_n_0
    SLICE_X69Y146        LUT6 (Prop_lut6_I3_O)        0.105    13.668 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[28]_i_1/O
                         net (fo=1, routed)           0.000    13.668    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[31]_2[28]
    SLICE_X69Y146        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.253    14.320    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X69Y146        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[28]/C
                         clock pessimism              0.225    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X69Y146        FDCE (Setup_fdce_C_D)        0.030    14.540    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[28]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -13.668    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 2.231ns (24.638%)  route 6.824ns (75.362%))
  Logic Levels:           16  (LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.358     4.584    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X61Y143        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y143        FDCE (Prop_fdce_C_Q)         0.379     4.963 f  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/Q
                         net (fo=4, routed)           0.683     5.646    icpu/u_ID_EXE_pipe_reg/o_inst_reg[25]_0[6]
    SLICE_X61Y144        LUT5 (Prop_lut5_I4_O)        0.105     5.751 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_11/O
                         net (fo=2, routed)           0.549     6.299    icpu/u_ID_EXE_pipe_reg/o_inst_reg[21]_0
    SLICE_X63Y144        LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[4]_i_6/O
                         net (fo=4, routed)           0.895     7.299    icpu/u_ID_EXE_pipe_reg/o_RegWrite_reg_0
    SLICE_X61Y143        LUT5 (Prop_lut5_I4_O)        0.115     7.414 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_7/O
                         net (fo=30, routed)          0.418     7.831    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[0]_3
    SLICE_X61Y143        LUT5 (Prop_lut5_I3_O)        0.267     8.098 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut[3]_i_3/O
                         net (fo=34, routed)          0.947     9.045    icpu/u_ID_EXE_pipe_reg/o_ALUOut_reg[3]
    SLICE_X67Y140        LUT6 (Prop_lut6_I0_O)        0.105     9.150 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9/O
                         net (fo=1, routed)           0.678     9.828    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.105     9.933 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5/O
                         net (fo=2, routed)           0.252    10.185    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5_n_0
    SLICE_X68Y142        LUT6 (Prop_lut6_I0_O)        0.105    10.290 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9/O
                         net (fo=1, routed)           0.460    10.750    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.105    10.855 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5/O
                         net (fo=2, routed)           0.233    11.088    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I0_O)        0.105    11.193 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_14/O
                         net (fo=1, routed)           0.223    11.417    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_14_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I5_O)        0.105    11.522 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_10/O
                         net (fo=1, routed)           0.426    11.947    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_10_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I0_O)        0.105    12.052 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_9/O
                         net (fo=1, routed)           0.204    12.257    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_9_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I5_O)        0.105    12.362 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_5/O
                         net (fo=2, routed)           0.232    12.593    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_5_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I0_O)        0.105    12.698 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_8/O
                         net (fo=1, routed)           0.222    12.921    icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_8_n_0
    SLICE_X69Y146        LUT6 (Prop_lut6_I5_O)        0.105    13.026 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_4/O
                         net (fo=2, routed)           0.125    13.151    icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_4_n_0
    SLICE_X69Y146        LUT6 (Prop_lut6_I5_O)        0.105    13.256 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[29]_i_4/O
                         net (fo=3, routed)           0.278    13.534    icpu/u_ID_EXE_pipe_reg/o_ALUOut[29]_i_4_n_0
    SLICE_X69Y147        LUT6 (Prop_lut6_I3_O)        0.105    13.639 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[29]_i_1/O
                         net (fo=1, routed)           0.000    13.639    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[31]_2[29]
    SLICE_X69Y147        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.253    14.320    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X69Y147        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[29]/C
                         clock pessimism              0.225    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X69Y147        FDCE (Setup_fdce_C_D)        0.033    14.543    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[29]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 2.126ns (23.943%)  route 6.753ns (76.057%))
  Logic Levels:           15  (LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.358     4.584    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X61Y143        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y143        FDCE (Prop_fdce_C_Q)         0.379     4.963 f  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/Q
                         net (fo=4, routed)           0.683     5.646    icpu/u_ID_EXE_pipe_reg/o_inst_reg[25]_0[6]
    SLICE_X61Y144        LUT5 (Prop_lut5_I4_O)        0.105     5.751 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_11/O
                         net (fo=2, routed)           0.549     6.299    icpu/u_ID_EXE_pipe_reg/o_inst_reg[21]_0
    SLICE_X63Y144        LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[4]_i_6/O
                         net (fo=4, routed)           0.895     7.299    icpu/u_ID_EXE_pipe_reg/o_RegWrite_reg_0
    SLICE_X61Y143        LUT5 (Prop_lut5_I4_O)        0.115     7.414 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_7/O
                         net (fo=30, routed)          0.418     7.831    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[0]_3
    SLICE_X61Y143        LUT5 (Prop_lut5_I3_O)        0.267     8.098 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut[3]_i_3/O
                         net (fo=34, routed)          0.947     9.045    icpu/u_ID_EXE_pipe_reg/o_ALUOut_reg[3]
    SLICE_X67Y140        LUT6 (Prop_lut6_I0_O)        0.105     9.150 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9/O
                         net (fo=1, routed)           0.678     9.828    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.105     9.933 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5/O
                         net (fo=2, routed)           0.252    10.185    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5_n_0
    SLICE_X68Y142        LUT6 (Prop_lut6_I0_O)        0.105    10.290 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9/O
                         net (fo=1, routed)           0.460    10.750    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.105    10.855 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5/O
                         net (fo=2, routed)           0.233    11.088    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I0_O)        0.105    11.193 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_14/O
                         net (fo=1, routed)           0.223    11.417    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_14_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I5_O)        0.105    11.522 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_10/O
                         net (fo=1, routed)           0.426    11.947    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_10_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I0_O)        0.105    12.052 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_9/O
                         net (fo=1, routed)           0.204    12.257    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_9_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I5_O)        0.105    12.362 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_5/O
                         net (fo=2, routed)           0.322    12.683    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_5_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I5_O)        0.105    12.788 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_2/O
                         net (fo=2, routed)           0.122    12.911    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_2_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I5_O)        0.105    13.016 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[26]_i_4/O
                         net (fo=2, routed)           0.343    13.358    icpu/u_ID_EXE_pipe_reg/o_ALUOut[26]_i_4_n_0
    SLICE_X69Y147        LUT6 (Prop_lut6_I3_O)        0.105    13.463 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[26]_i_1/O
                         net (fo=1, routed)           0.000    13.463    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[31]_2[26]
    SLICE_X69Y147        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.253    14.320    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X69Y147        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[26]/C
                         clock pessimism              0.225    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X69Y147        FDCE (Setup_fdce_C_D)        0.032    14.542    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[26]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -13.463    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 2.126ns (23.845%)  route 6.790ns (76.155%))
  Logic Levels:           15  (LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.358     4.584    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X61Y143        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y143        FDCE (Prop_fdce_C_Q)         0.379     4.963 f  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/Q
                         net (fo=4, routed)           0.683     5.646    icpu/u_ID_EXE_pipe_reg/o_inst_reg[25]_0[6]
    SLICE_X61Y144        LUT5 (Prop_lut5_I4_O)        0.105     5.751 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_11/O
                         net (fo=2, routed)           0.549     6.299    icpu/u_ID_EXE_pipe_reg/o_inst_reg[21]_0
    SLICE_X63Y144        LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[4]_i_6/O
                         net (fo=4, routed)           0.895     7.299    icpu/u_ID_EXE_pipe_reg/o_RegWrite_reg_0
    SLICE_X61Y143        LUT5 (Prop_lut5_I4_O)        0.115     7.414 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_7/O
                         net (fo=30, routed)          0.418     7.831    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[0]_3
    SLICE_X61Y143        LUT5 (Prop_lut5_I3_O)        0.267     8.098 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut[3]_i_3/O
                         net (fo=34, routed)          0.947     9.045    icpu/u_ID_EXE_pipe_reg/o_ALUOut_reg[3]
    SLICE_X67Y140        LUT6 (Prop_lut6_I0_O)        0.105     9.150 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9/O
                         net (fo=1, routed)           0.678     9.828    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.105     9.933 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5/O
                         net (fo=2, routed)           0.252    10.185    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5_n_0
    SLICE_X68Y142        LUT6 (Prop_lut6_I0_O)        0.105    10.290 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9/O
                         net (fo=1, routed)           0.460    10.750    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.105    10.855 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5/O
                         net (fo=2, routed)           0.265    11.120    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5_n_0
    SLICE_X69Y143        LUT6 (Prop_lut6_I5_O)        0.105    11.225 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_4/O
                         net (fo=3, routed)           0.241    11.467    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_4_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I0_O)        0.105    11.572 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[19]_i_8/O
                         net (fo=1, routed)           0.228    11.799    icpu/u_ID_EXE_pipe_reg/o_ALUOut[19]_i_8_n_0
    SLICE_X69Y145        LUT6 (Prop_lut6_I5_O)        0.105    11.904 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[19]_i_4/O
                         net (fo=2, routed)           0.530    12.435    icpu/u_ID_EXE_pipe_reg/o_ALUOut[19]_i_4_n_0
    SLICE_X73Y144        LUT6 (Prop_lut6_I5_O)        0.105    12.540 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[21]_i_4/O
                         net (fo=3, routed)           0.284    12.824    icpu/u_ID_EXE_pipe_reg/o_ALUOut[21]_i_4_n_0
    SLICE_X72Y144        LUT6 (Prop_lut6_I5_O)        0.105    12.929 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[23]_i_4/O
                         net (fo=2, routed)           0.241    13.170    icpu/u_ID_EXE_pipe_reg/o_ALUOut[23]_i_4_n_0
    SLICE_X72Y145        LUT6 (Prop_lut6_I5_O)        0.105    13.275 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[25]_i_4/O
                         net (fo=1, routed)           0.120    13.395    icpu/u_ID_EXE_pipe_reg/o_ALUOut[25]_i_4_n_0
    SLICE_X72Y145        LUT6 (Prop_lut6_I4_O)        0.105    13.500 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[25]_i_1/O
                         net (fo=1, routed)           0.000    13.500    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[31]_2[25]
    SLICE_X72Y145        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.322    14.389    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X72Y145        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[25]/C
                         clock pessimism              0.225    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X72Y145        FDCE (Setup_fdce_C_D)        0.032    14.611    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[25]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 2.126ns (24.103%)  route 6.695ns (75.897%))
  Logic Levels:           15  (LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.358     4.584    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X61Y143        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y143        FDCE (Prop_fdce_C_Q)         0.379     4.963 f  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/Q
                         net (fo=4, routed)           0.683     5.646    icpu/u_ID_EXE_pipe_reg/o_inst_reg[25]_0[6]
    SLICE_X61Y144        LUT5 (Prop_lut5_I4_O)        0.105     5.751 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_11/O
                         net (fo=2, routed)           0.549     6.299    icpu/u_ID_EXE_pipe_reg/o_inst_reg[21]_0
    SLICE_X63Y144        LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[4]_i_6/O
                         net (fo=4, routed)           0.895     7.299    icpu/u_ID_EXE_pipe_reg/o_RegWrite_reg_0
    SLICE_X61Y143        LUT5 (Prop_lut5_I4_O)        0.115     7.414 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_7/O
                         net (fo=30, routed)          0.418     7.831    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[0]_3
    SLICE_X61Y143        LUT5 (Prop_lut5_I3_O)        0.267     8.098 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut[3]_i_3/O
                         net (fo=34, routed)          0.947     9.045    icpu/u_ID_EXE_pipe_reg/o_ALUOut_reg[3]
    SLICE_X67Y140        LUT6 (Prop_lut6_I0_O)        0.105     9.150 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9/O
                         net (fo=1, routed)           0.678     9.828    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.105     9.933 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5/O
                         net (fo=2, routed)           0.252    10.185    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5_n_0
    SLICE_X68Y142        LUT6 (Prop_lut6_I0_O)        0.105    10.290 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9/O
                         net (fo=1, routed)           0.460    10.750    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.105    10.855 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5/O
                         net (fo=2, routed)           0.233    11.088    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I0_O)        0.105    11.193 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_14/O
                         net (fo=1, routed)           0.223    11.417    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_14_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I5_O)        0.105    11.522 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_10/O
                         net (fo=1, routed)           0.426    11.947    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_10_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I0_O)        0.105    12.052 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_9/O
                         net (fo=1, routed)           0.204    12.257    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_9_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I5_O)        0.105    12.362 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_5/O
                         net (fo=2, routed)           0.232    12.593    icpu/u_ID_EXE_pipe_reg/o_ALUOut[24]_i_5_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I0_O)        0.105    12.698 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_8/O
                         net (fo=1, routed)           0.222    12.921    icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_8_n_0
    SLICE_X69Y146        LUT6 (Prop_lut6_I5_O)        0.105    13.026 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_4/O
                         net (fo=2, routed)           0.274    13.300    icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_4_n_0
    SLICE_X68Y146        LUT6 (Prop_lut6_I3_O)        0.105    13.405 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[27]_i_1/O
                         net (fo=1, routed)           0.000    13.405    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[31]_2[27]
    SLICE_X68Y146        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.253    14.320    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X68Y146        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[27]/C
                         clock pessimism              0.225    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X68Y146        FDCE (Setup_fdce_C_D)        0.030    14.540    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[27]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 2.021ns (22.930%)  route 6.793ns (77.070%))
  Logic Levels:           14  (LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.358     4.584    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X61Y143        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y143        FDCE (Prop_fdce_C_Q)         0.379     4.963 f  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/Q
                         net (fo=4, routed)           0.683     5.646    icpu/u_ID_EXE_pipe_reg/o_inst_reg[25]_0[6]
    SLICE_X61Y144        LUT5 (Prop_lut5_I4_O)        0.105     5.751 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_11/O
                         net (fo=2, routed)           0.549     6.299    icpu/u_ID_EXE_pipe_reg/o_inst_reg[21]_0
    SLICE_X63Y144        LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[4]_i_6/O
                         net (fo=4, routed)           0.895     7.299    icpu/u_ID_EXE_pipe_reg/o_RegWrite_reg_0
    SLICE_X61Y143        LUT5 (Prop_lut5_I4_O)        0.115     7.414 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_7/O
                         net (fo=30, routed)          0.418     7.831    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[0]_3
    SLICE_X61Y143        LUT5 (Prop_lut5_I3_O)        0.267     8.098 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut[3]_i_3/O
                         net (fo=34, routed)          0.947     9.045    icpu/u_ID_EXE_pipe_reg/o_ALUOut_reg[3]
    SLICE_X67Y140        LUT6 (Prop_lut6_I0_O)        0.105     9.150 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9/O
                         net (fo=1, routed)           0.678     9.828    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.105     9.933 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5/O
                         net (fo=2, routed)           0.252    10.185    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5_n_0
    SLICE_X68Y142        LUT6 (Prop_lut6_I0_O)        0.105    10.290 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9/O
                         net (fo=1, routed)           0.460    10.750    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.105    10.855 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5/O
                         net (fo=2, routed)           0.265    11.120    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5_n_0
    SLICE_X69Y143        LUT6 (Prop_lut6_I5_O)        0.105    11.225 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_4/O
                         net (fo=3, routed)           0.241    11.467    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_4_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I0_O)        0.105    11.572 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[19]_i_8/O
                         net (fo=1, routed)           0.228    11.799    icpu/u_ID_EXE_pipe_reg/o_ALUOut[19]_i_8_n_0
    SLICE_X69Y145        LUT6 (Prop_lut6_I5_O)        0.105    11.904 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[19]_i_4/O
                         net (fo=2, routed)           0.530    12.435    icpu/u_ID_EXE_pipe_reg/o_ALUOut[19]_i_4_n_0
    SLICE_X73Y144        LUT6 (Prop_lut6_I5_O)        0.105    12.540 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[21]_i_4/O
                         net (fo=3, routed)           0.284    12.824    icpu/u_ID_EXE_pipe_reg/o_ALUOut[21]_i_4_n_0
    SLICE_X72Y144        LUT6 (Prop_lut6_I5_O)        0.105    12.929 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[23]_i_4/O
                         net (fo=2, routed)           0.364    13.293    icpu/u_ID_EXE_pipe_reg/o_ALUOut[23]_i_4_n_0
    SLICE_X72Y144        LUT6 (Prop_lut6_I3_O)        0.105    13.398 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[23]_i_1/O
                         net (fo=1, routed)           0.000    13.398    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[31]_2[23]
    SLICE_X72Y144        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.322    14.389    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X72Y144        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[23]/C
                         clock pessimism              0.225    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X72Y144        FDCE (Setup_fdce_C_D)        0.030    14.609    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[23]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 2.021ns (23.156%)  route 6.707ns (76.844%))
  Logic Levels:           14  (LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.358     4.584    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X61Y143        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y143        FDCE (Prop_fdce_C_Q)         0.379     4.963 f  icpu/u_ID_EXE_pipe_reg/o_inst_reg[22]/Q
                         net (fo=4, routed)           0.683     5.646    icpu/u_ID_EXE_pipe_reg/o_inst_reg[25]_0[6]
    SLICE_X61Y144        LUT5 (Prop_lut5_I4_O)        0.105     5.751 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_11/O
                         net (fo=2, routed)           0.549     6.299    icpu/u_ID_EXE_pipe_reg/o_inst_reg[21]_0
    SLICE_X63Y144        LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[4]_i_6/O
                         net (fo=4, routed)           0.895     7.299    icpu/u_ID_EXE_pipe_reg/o_RegWrite_reg_0
    SLICE_X61Y143        LUT5 (Prop_lut5_I4_O)        0.115     7.414 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[31]_i_7/O
                         net (fo=30, routed)          0.418     7.831    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[0]_3
    SLICE_X61Y143        LUT5 (Prop_lut5_I3_O)        0.267     8.098 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut[3]_i_3/O
                         net (fo=34, routed)          0.947     9.045    icpu/u_ID_EXE_pipe_reg/o_ALUOut_reg[3]
    SLICE_X67Y140        LUT6 (Prop_lut6_I0_O)        0.105     9.150 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9/O
                         net (fo=1, routed)           0.678     9.828    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_9_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.105     9.933 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5/O
                         net (fo=2, routed)           0.252    10.185    icpu/u_ID_EXE_pipe_reg/o_ALUOut[9]_i_5_n_0
    SLICE_X68Y142        LUT6 (Prop_lut6_I0_O)        0.105    10.290 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9/O
                         net (fo=1, routed)           0.460    10.750    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_9_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I5_O)        0.105    10.855 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5/O
                         net (fo=2, routed)           0.265    11.120    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_5_n_0
    SLICE_X69Y143        LUT6 (Prop_lut6_I5_O)        0.105    11.225 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_4/O
                         net (fo=3, routed)           0.241    11.467    icpu/u_ID_EXE_pipe_reg/o_ALUOut[14]_i_4_n_0
    SLICE_X69Y144        LUT6 (Prop_lut6_I0_O)        0.105    11.572 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[19]_i_8/O
                         net (fo=1, routed)           0.228    11.799    icpu/u_ID_EXE_pipe_reg/o_ALUOut[19]_i_8_n_0
    SLICE_X69Y145        LUT6 (Prop_lut6_I5_O)        0.105    11.904 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[19]_i_4/O
                         net (fo=2, routed)           0.530    12.435    icpu/u_ID_EXE_pipe_reg/o_ALUOut[19]_i_4_n_0
    SLICE_X73Y144        LUT6 (Prop_lut6_I5_O)        0.105    12.540 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[21]_i_4/O
                         net (fo=3, routed)           0.245    12.785    icpu/u_ID_EXE_pipe_reg/o_ALUOut[21]_i_4_n_0
    SLICE_X73Y143        LUT6 (Prop_lut6_I3_O)        0.105    12.890 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[22]_i_2/O
                         net (fo=1, routed)           0.317    13.207    icpu/u_ID_EXE_pipe_reg/o_ALUOut[22]_i_2_n_0
    SLICE_X73Y143        LUT6 (Prop_lut6_I0_O)        0.105    13.312 r  icpu/u_ID_EXE_pipe_reg/o_ALUOut[22]_i_1/O
                         net (fo=1, routed)           0.000    13.312    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[31]_2[22]
    SLICE_X73Y143        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.322    14.389    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X73Y143        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[22]/C
                         clock pessimism              0.225    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X73Y143        FDCE (Setup_fdce_C_D)        0.032    14.611    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[22]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -13.312    
  -------------------------------------------------------------------
                         slack                                  1.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_WriteData_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_1792_1919_11_11/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.205%)  route 0.079ns (35.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.564     1.498    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X63Y145        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_WriteData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDCE (Prop_fdce_C_Q)         0.141     1.639 r  icpu/u_EXE_MEM_pipe_reg/o_WriteData_reg[11]/Q
                         net (fo=128, routed)         0.079     1.718    imem/mem_reg_1792_1919_11_11/D
    SLICE_X62Y145        RAMD64E                                      r  imem/mem_reg_1792_1919_11_11/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.834     2.015    imem/mem_reg_1792_1919_11_11/WCLK
    SLICE_X62Y145        RAMD64E                                      r  imem/mem_reg_1792_1919_11_11/SP.LOW/CLK
                         clock pessimism             -0.503     1.511    
    SLICE_X62Y145        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.655    imem/mem_reg_1792_1919_11_11/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_3968_4095_31_31/DP.HIGH/WADR6
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.089%)  route 0.313ns (68.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.601     1.535    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X82Y108        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDCE (Prop_fdce_C_Q)         0.141     1.676 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/Q
                         net (fo=160, routed)         0.313     1.989    imem/mem_reg_3968_4095_31_31/A6
    SLICE_X84Y99         RAMD64E                                      r  imem/mem_reg_3968_4095_31_31/DP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.877     2.057    imem/mem_reg_3968_4095_31_31/WCLK
    SLICE_X84Y99         RAMD64E                                      r  imem/mem_reg_3968_4095_31_31/DP.HIGH/CLK
                         clock pessimism             -0.246     1.811    
    SLICE_X84Y99         RAMD64E (Hold_ramd64e_CLK_WADR6)
                                                      0.114     1.925    imem/mem_reg_3968_4095_31_31/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_3968_4095_31_31/DP.LOW/WADR6
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.089%)  route 0.313ns (68.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.601     1.535    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X82Y108        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDCE (Prop_fdce_C_Q)         0.141     1.676 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/Q
                         net (fo=160, routed)         0.313     1.989    imem/mem_reg_3968_4095_31_31/A6
    SLICE_X84Y99         RAMD64E                                      r  imem/mem_reg_3968_4095_31_31/DP.LOW/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.877     2.057    imem/mem_reg_3968_4095_31_31/WCLK
    SLICE_X84Y99         RAMD64E                                      r  imem/mem_reg_3968_4095_31_31/DP.LOW/CLK
                         clock pessimism             -0.246     1.811    
    SLICE_X84Y99         RAMD64E (Hold_ramd64e_CLK_WADR6)
                                                      0.114     1.925    imem/mem_reg_3968_4095_31_31/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_3968_4095_31_31/SP.HIGH/WADR6
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.089%)  route 0.313ns (68.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.601     1.535    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X82Y108        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDCE (Prop_fdce_C_Q)         0.141     1.676 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/Q
                         net (fo=160, routed)         0.313     1.989    imem/mem_reg_3968_4095_31_31/A6
    SLICE_X84Y99         RAMD64E                                      r  imem/mem_reg_3968_4095_31_31/SP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.877     2.057    imem/mem_reg_3968_4095_31_31/WCLK
    SLICE_X84Y99         RAMD64E                                      r  imem/mem_reg_3968_4095_31_31/SP.HIGH/CLK
                         clock pessimism             -0.246     1.811    
    SLICE_X84Y99         RAMD64E (Hold_ramd64e_CLK_WADR6)
                                                      0.114     1.925    imem/mem_reg_3968_4095_31_31/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_3968_4095_31_31/SP.LOW/WADR6
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.089%)  route 0.313ns (68.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.601     1.535    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X82Y108        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDCE (Prop_fdce_C_Q)         0.141     1.676 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/Q
                         net (fo=160, routed)         0.313     1.989    imem/mem_reg_3968_4095_31_31/A6
    SLICE_X84Y99         RAMD64E                                      r  imem/mem_reg_3968_4095_31_31/SP.LOW/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.877     2.057    imem/mem_reg_3968_4095_31_31/WCLK
    SLICE_X84Y99         RAMD64E                                      r  imem/mem_reg_3968_4095_31_31/SP.LOW/CLK
                         clock pessimism             -0.246     1.811    
    SLICE_X84Y99         RAMD64E (Hold_ramd64e_CLK_WADR6)
                                                      0.114     1.925    imem/mem_reg_3968_4095_31_31/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__19/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_1152_1279_22_22/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.457%)  route 0.257ns (64.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.592     1.526    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X82Y128        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__19/Q
                         net (fo=192, routed)         0.257     1.924    imem/mem_reg_1152_1279_22_22/A0
    SLICE_X84Y129        RAMD64E                                      r  imem/mem_reg_1152_1279_22_22/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.862     2.043    imem/mem_reg_1152_1279_22_22/WCLK
    SLICE_X84Y129        RAMD64E                                      r  imem/mem_reg_1152_1279_22_22/DP.HIGH/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X84Y129        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.851    imem/mem_reg_1152_1279_22_22/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__19/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_1152_1279_22_22/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.457%)  route 0.257ns (64.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.592     1.526    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X82Y128        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__19/Q
                         net (fo=192, routed)         0.257     1.924    imem/mem_reg_1152_1279_22_22/A0
    SLICE_X84Y129        RAMD64E                                      r  imem/mem_reg_1152_1279_22_22/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.862     2.043    imem/mem_reg_1152_1279_22_22/WCLK
    SLICE_X84Y129        RAMD64E                                      r  imem/mem_reg_1152_1279_22_22/DP.LOW/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X84Y129        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.851    imem/mem_reg_1152_1279_22_22/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__19/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_1152_1279_22_22/SP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.457%)  route 0.257ns (64.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.592     1.526    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X82Y128        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__19/Q
                         net (fo=192, routed)         0.257     1.924    imem/mem_reg_1152_1279_22_22/A0
    SLICE_X84Y129        RAMD64E                                      r  imem/mem_reg_1152_1279_22_22/SP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.862     2.043    imem/mem_reg_1152_1279_22_22/WCLK
    SLICE_X84Y129        RAMD64E                                      r  imem/mem_reg_1152_1279_22_22/SP.HIGH/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X84Y129        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.851    imem/mem_reg_1152_1279_22_22/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__19/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_1152_1279_22_22/SP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.457%)  route 0.257ns (64.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.592     1.526    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X82Y128        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[2]_rep__19/Q
                         net (fo=192, routed)         0.257     1.924    imem/mem_reg_1152_1279_22_22/A0
    SLICE_X84Y129        RAMD64E                                      r  imem/mem_reg_1152_1279_22_22/SP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.862     2.043    imem/mem_reg_1152_1279_22_22/WCLK
    SLICE_X84Y129        RAMD64E                                      r  imem/mem_reg_1152_1279_22_22/SP.LOW/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X84Y129        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.851    imem/mem_reg_1152_1279_22_22/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[7]_rep__23/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imem/mem_reg_3968_4095_25_25/DP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.912%)  route 0.383ns (73.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.591     1.525    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X75Y110        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[7]_rep__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[7]_rep__23/Q
                         net (fo=192, routed)         0.383     2.049    imem/mem_reg_3968_4095_25_25/A5
    SLICE_X76Y98         RAMD64E                                      r  imem/mem_reg_3968_4095_25_25/DP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.869     2.049    imem/mem_reg_3968_4095_25_25/WCLK
    SLICE_X76Y98         RAMD64E                                      r  imem/mem_reg_3968_4095_25_25/DP.HIGH/CLK
                         clock pessimism             -0.246     1.803    
    SLICE_X76Y98         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.973    imem/mem_reg_3968_4095_25_25/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_100 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLOCK_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X77Y143  icpu/rf/mem_reg[8][22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X77Y143  icpu/rf/mem_reg[8][23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y152  icpu/rf/mem_reg[8][24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X79Y159  icpu/rf/mem_reg[8][25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y164  icpu/rf/mem_reg[8][26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y148  icpu/rf/mem_reg[8][27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X77Y151  icpu/rf/mem_reg[8][28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y159  icpu/rf/mem_reg[8][29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y152  icpu/rf/mem_reg[8][2]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X70Y91   imem/mem_reg_1024_1151_23_23/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X70Y91   imem/mem_reg_1024_1151_23_23/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X70Y91   imem/mem_reg_1024_1151_23_23/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X66Y113  imem/mem_reg_1280_1407_9_9/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X66Y113  imem/mem_reg_1280_1407_9_9/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X80Y128  imem/mem_reg_1536_1663_22_22/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X80Y128  imem/mem_reg_1536_1663_22_22/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X58Y109  imem/mem_reg_1792_1919_6_6/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X58Y109  imem/mem_reg_1792_1919_6_6/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X58Y109  imem/mem_reg_1792_1919_6_6/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y99   imem/mem_reg_2176_2303_20_20/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y99   imem/mem_reg_2176_2303_20_20/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X76Y120  imem/mem_reg_2688_2815_18_18/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X76Y120  imem/mem_reg_2688_2815_18_18/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X76Y120  imem/mem_reg_2688_2815_18_18/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X88Y96   imem/mem_reg_2944_3071_31_31/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X88Y96   imem/mem_reg_2944_3071_31_31/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X88Y96   imem/mem_reg_2944_3071_31_31/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X62Y87   imem/mem_reg_2944_3071_3_3/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         5.000       3.870      SLICE_X62Y87   imem/mem_reg_2944_3071_3_3/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.831ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_MEM_WB_pipe_reg/o_ReadData_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 0.504ns (7.021%)  route 6.674ns (92.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.417 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.462     4.688    CLOCK_100_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.379     5.067 r  reset_ff_reg/Q
                         net (fo=67, routed)          2.975     8.042    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X63Y139        LUT1 (Prop_lut1_I0_O)        0.125     8.167 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=531, routed)         3.699    11.866    icpu/u_MEM_WB_pipe_reg/o_WriteReg_reg[0]_rep__0_1
    SLICE_X85Y98         FDCE                                         f  icpu/u_MEM_WB_pipe_reg/o_ReadData_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.350    14.417    icpu/u_MEM_WB_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X85Y98         FDCE                                         r  icpu/u_MEM_WB_pipe_reg/o_ReadData_reg[31]/C
                         clock pessimism              0.243    14.660    
                         clock uncertainty           -0.035    14.624    
    SLICE_X85Y98         FDCE (Recov_fdce_C_CLR)     -0.501    14.123    icpu/u_MEM_WB_pipe_reg/o_ReadData_reg[31]
  -------------------------------------------------------------------
                         required time                         14.123    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 0.504ns (7.495%)  route 6.220ns (92.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 14.402 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.462     4.688    CLOCK_100_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.379     5.067 r  reset_ff_reg/Q
                         net (fo=67, routed)          2.975     8.042    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X63Y139        LUT1 (Prop_lut1_I0_O)        0.125     8.167 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=531, routed)         3.245    11.412    icpu/u_EXE_MEM_pipe_reg/reset_ff_reg
    SLICE_X82Y108        FDCE                                         f  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.335    14.402    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X82Y108        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29/C
                         clock pessimism              0.159    14.561    
                         clock uncertainty           -0.035    14.525    
    SLICE_X82Y108        FDCE (Recov_fdce_C_CLR)     -0.501    14.024    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__29
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.504ns (7.609%)  route 6.119ns (92.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.462     4.688    CLOCK_100_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.379     5.067 r  reset_ff_reg/Q
                         net (fo=67, routed)          2.975     8.042    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X63Y139        LUT1 (Prop_lut1_I0_O)        0.125     8.167 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=531, routed)         3.144    11.311    icpu/u_EXE_MEM_pipe_reg/reset_ff_reg
    SLICE_X52Y102        FDCE                                         f  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.244    14.311    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__2/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.434    
    SLICE_X52Y102        FDCE (Recov_fdce_C_CLR)     -0.501    13.933    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.504ns (7.609%)  route 6.119ns (92.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.462     4.688    CLOCK_100_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.379     5.067 r  reset_ff_reg/Q
                         net (fo=67, routed)          2.975     8.042    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X63Y139        LUT1 (Prop_lut1_I0_O)        0.125     8.167 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=531, routed)         3.144    11.311    icpu/u_EXE_MEM_pipe_reg/reset_ff_reg
    SLICE_X52Y102        FDCE                                         f  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.244    14.311    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__2/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.434    
    SLICE_X52Y102        FDCE (Recov_fdce_C_CLR)     -0.501    13.933    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[6]_rep__2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.504ns (7.609%)  route 6.119ns (92.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.462     4.688    CLOCK_100_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.379     5.067 r  reset_ff_reg/Q
                         net (fo=67, routed)          2.975     8.042    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X63Y139        LUT1 (Prop_lut1_I0_O)        0.125     8.167 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=531, routed)         3.144    11.311    icpu/u_EXE_MEM_pipe_reg/reset_ff_reg
    SLICE_X52Y102        FDCE                                         f  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[6]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.244    14.311    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[6]_rep__2/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.434    
    SLICE_X52Y102        FDCE (Recov_fdce_C_CLR)     -0.501    13.933    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[6]_rep__2
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.504ns (7.609%)  route 6.119ns (92.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.462     4.688    CLOCK_100_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.379     5.067 r  reset_ff_reg/Q
                         net (fo=67, routed)          2.975     8.042    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X63Y139        LUT1 (Prop_lut1_I0_O)        0.125     8.167 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=531, routed)         3.144    11.311    icpu/u_EXE_MEM_pipe_reg/reset_ff_reg
    SLICE_X52Y102        FDCE                                         f  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.244    14.311    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__2/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.434    
    SLICE_X52Y102        FDCE (Recov_fdce_C_CLR)     -0.501    13.933    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[8]_rep__2
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__29/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 0.504ns (7.515%)  route 6.203ns (92.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 14.403 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.462     4.688    CLOCK_100_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.379     5.067 r  reset_ff_reg/Q
                         net (fo=67, routed)          2.975     8.042    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X63Y139        LUT1 (Prop_lut1_I0_O)        0.125     8.167 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=531, routed)         3.228    11.394    icpu/u_EXE_MEM_pipe_reg/reset_ff_reg
    SLICE_X82Y104        FDCE                                         f  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__29/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.336    14.403    icpu/u_EXE_MEM_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X82Y104        FDCE                                         r  icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__29/C
                         clock pessimism              0.159    14.562    
                         clock uncertainty           -0.035    14.526    
    SLICE_X82Y104        FDCE (Recov_fdce_C_CLR)     -0.501    14.025    icpu/u_EXE_MEM_pipe_reg/o_ALUOut_reg[4]_rep__29
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIO/u_clock_divider/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.504ns (7.591%)  route 6.136ns (92.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.462     4.688    CLOCK_100_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.379     5.067 r  reset_ff_reg/Q
                         net (fo=67, routed)          2.975     8.042    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X63Y139        LUT1 (Prop_lut1_I0_O)        0.125     8.167 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=531, routed)         3.161    11.327    u_GPIO/u_clock_divider/clk_out_reg_1
    SLICE_X48Y96         FDCE                                         f  u_GPIO/u_clock_divider/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.264    14.331    u_GPIO/u_clock_divider/CLOCK_100_IBUF_BUFG
    SLICE_X48Y96         FDCE                                         r  u_GPIO/u_clock_divider/count_reg[2]/C
                         clock pessimism              0.165    14.496    
                         clock uncertainty           -0.035    14.460    
    SLICE_X48Y96         FDCE (Recov_fdce_C_CLR)     -0.501    13.959    u_GPIO/u_clock_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.959    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIO/u_clock_divider/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.504ns (7.591%)  route 6.136ns (92.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.462     4.688    CLOCK_100_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.379     5.067 r  reset_ff_reg/Q
                         net (fo=67, routed)          2.975     8.042    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X63Y139        LUT1 (Prop_lut1_I0_O)        0.125     8.167 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=531, routed)         3.161    11.327    u_GPIO/u_clock_divider/clk_out_reg_1
    SLICE_X48Y96         FDCE                                         f  u_GPIO/u_clock_divider/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.264    14.331    u_GPIO/u_clock_divider/CLOCK_100_IBUF_BUFG
    SLICE_X48Y96         FDCE                                         r  u_GPIO/u_clock_divider/count_reg[3]/C
                         clock pessimism              0.165    14.496    
                         clock uncertainty           -0.035    14.460    
    SLICE_X48Y96         FDCE (Recov_fdce_C_CLR)     -0.501    13.959    u_GPIO/u_clock_divider/count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.959    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIO/u_clock_divider/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.504ns (7.591%)  route 6.136ns (92.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.428     1.428 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.145    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.226 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.462     4.688    CLOCK_100_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.379     5.067 r  reset_ff_reg/Q
                         net (fo=67, routed)          2.975     8.042    icpu/u_EXE_MEM_pipe_reg/reset_ff
    SLICE_X63Y139        LUT1 (Prop_lut1_I0_O)        0.125     8.167 f  icpu/u_EXE_MEM_pipe_reg/mem[0][31]_i_2/O
                         net (fo=531, routed)         3.161    11.327    u_GPIO/u_clock_divider/clk_out_reg_1
    SLICE_X48Y96         FDCE                                         f  u_GPIO/u_clock_divider/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         1.362    11.362 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.990    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.067 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        1.264    14.331    u_GPIO/u_clock_divider/CLOCK_100_IBUF_BUFG
    SLICE_X48Y96         FDCE                                         r  u_GPIO/u_clock_divider/count_reg[7]/C
                         clock pessimism              0.165    14.496    
                         clock uncertainty           -0.035    14.460    
    SLICE_X48Y96         FDCE (Recov_fdce_C_CLR)     -0.501    13.959    u_GPIO/u_clock_divider/count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.959    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                  2.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_ID_EXE_pipe_reg/o_RD1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.186ns (16.961%)  route 0.911ns (83.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.560     1.494    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X68Y135        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDCE (Prop_fdce_C_Q)         0.141     1.635 r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/Q
                         net (fo=4, routed)           0.380     2.015    icpu/u_ID_EXE_pipe_reg/MemtoRegE
    SLICE_X63Y139        LUT5 (Prop_lut5_I3_O)        0.045     2.060 f  icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2/O
                         net (fo=98, routed)          0.531     2.591    icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2_n_0
    SLICE_X65Y153        FDCE                                         f  icpu/u_ID_EXE_pipe_reg/o_RD1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.922     2.102    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X65Y153        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_RD1_reg[2]/C
                         clock pessimism             -0.251     1.852    
    SLICE_X65Y153        FDCE (Remov_fdce_C_CLR)     -0.092     1.760    icpu/u_ID_EXE_pipe_reg/o_RD1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_ID_EXE_pipe_reg/o_RD1_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.186ns (16.961%)  route 0.911ns (83.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.560     1.494    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X68Y135        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDCE (Prop_fdce_C_Q)         0.141     1.635 r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/Q
                         net (fo=4, routed)           0.380     2.015    icpu/u_ID_EXE_pipe_reg/MemtoRegE
    SLICE_X63Y139        LUT5 (Prop_lut5_I3_O)        0.045     2.060 f  icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2/O
                         net (fo=98, routed)          0.531     2.591    icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2_n_0
    SLICE_X65Y153        FDCE                                         f  icpu/u_ID_EXE_pipe_reg/o_RD1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.922     2.102    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X65Y153        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_RD1_reg[5]/C
                         clock pessimism             -0.251     1.852    
    SLICE_X65Y153        FDCE (Remov_fdce_C_CLR)     -0.092     1.760    icpu/u_ID_EXE_pipe_reg/o_RD1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_ID_EXE_pipe_reg/o_RD2_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.186ns (16.961%)  route 0.911ns (83.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.560     1.494    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X68Y135        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDCE (Prop_fdce_C_Q)         0.141     1.635 r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/Q
                         net (fo=4, routed)           0.380     2.015    icpu/u_ID_EXE_pipe_reg/MemtoRegE
    SLICE_X63Y139        LUT5 (Prop_lut5_I3_O)        0.045     2.060 f  icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2/O
                         net (fo=98, routed)          0.531     2.591    icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2_n_0
    SLICE_X65Y153        FDCE                                         f  icpu/u_ID_EXE_pipe_reg/o_RD2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.922     2.102    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X65Y153        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_RD2_reg[17]/C
                         clock pessimism             -0.251     1.852    
    SLICE_X65Y153        FDCE (Remov_fdce_C_CLR)     -0.092     1.760    icpu/u_ID_EXE_pipe_reg/o_RD2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_ID_EXE_pipe_reg/o_RD2_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.186ns (16.961%)  route 0.911ns (83.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.560     1.494    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X68Y135        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDCE (Prop_fdce_C_Q)         0.141     1.635 r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/Q
                         net (fo=4, routed)           0.380     2.015    icpu/u_ID_EXE_pipe_reg/MemtoRegE
    SLICE_X63Y139        LUT5 (Prop_lut5_I3_O)        0.045     2.060 f  icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2/O
                         net (fo=98, routed)          0.531     2.591    icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2_n_0
    SLICE_X65Y153        FDCE                                         f  icpu/u_ID_EXE_pipe_reg/o_RD2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.922     2.102    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X65Y153        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_RD2_reg[5]/C
                         clock pessimism             -0.251     1.852    
    SLICE_X65Y153        FDCE (Remov_fdce_C_CLR)     -0.092     1.760    icpu/u_ID_EXE_pipe_reg/o_RD2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_ID_EXE_pipe_reg/o_signimm_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.665%)  route 0.635ns (77.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.560     1.494    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X68Y135        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDCE (Prop_fdce_C_Q)         0.141     1.635 r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/Q
                         net (fo=4, routed)           0.380     2.015    icpu/u_ID_EXE_pipe_reg/MemtoRegE
    SLICE_X63Y139        LUT5 (Prop_lut5_I3_O)        0.045     2.060 f  icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2/O
                         net (fo=98, routed)          0.255     2.315    icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2_n_0
    SLICE_X67Y138        FDCE                                         f  icpu/u_ID_EXE_pipe_reg/o_signimm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.834     2.014    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X67Y138        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_signimm_reg[0]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X67Y138        FDCE (Remov_fdce_C_CLR)     -0.092     1.442    icpu/u_ID_EXE_pipe_reg/o_signimm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_ID_EXE_pipe_reg/o_signimm_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.665%)  route 0.635ns (77.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.560     1.494    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X68Y135        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDCE (Prop_fdce_C_Q)         0.141     1.635 r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/Q
                         net (fo=4, routed)           0.380     2.015    icpu/u_ID_EXE_pipe_reg/MemtoRegE
    SLICE_X63Y139        LUT5 (Prop_lut5_I3_O)        0.045     2.060 f  icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2/O
                         net (fo=98, routed)          0.255     2.315    icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2_n_0
    SLICE_X67Y138        FDCE                                         f  icpu/u_ID_EXE_pipe_reg/o_signimm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.834     2.014    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X67Y138        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_signimm_reg[1]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X67Y138        FDCE (Remov_fdce_C_CLR)     -0.092     1.442    icpu/u_ID_EXE_pipe_reg/o_signimm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_ID_EXE_pipe_reg/o_RD1_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.186ns (16.196%)  route 0.962ns (83.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.560     1.494    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X68Y135        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDCE (Prop_fdce_C_Q)         0.141     1.635 r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/Q
                         net (fo=4, routed)           0.380     2.015    icpu/u_ID_EXE_pipe_reg/MemtoRegE
    SLICE_X63Y139        LUT5 (Prop_lut5_I3_O)        0.045     2.060 f  icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2/O
                         net (fo=98, routed)          0.583     2.643    icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2_n_0
    SLICE_X63Y155        FDCE                                         f  icpu/u_ID_EXE_pipe_reg/o_RD1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.921     2.101    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X63Y155        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_RD1_reg[11]/C
                         clock pessimism             -0.251     1.851    
    SLICE_X63Y155        FDCE (Remov_fdce_C_CLR)     -0.092     1.759    icpu/u_ID_EXE_pipe_reg/o_RD1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_ID_EXE_pipe_reg/o_RD1_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.186ns (16.196%)  route 0.962ns (83.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.560     1.494    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X68Y135        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDCE (Prop_fdce_C_Q)         0.141     1.635 r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/Q
                         net (fo=4, routed)           0.380     2.015    icpu/u_ID_EXE_pipe_reg/MemtoRegE
    SLICE_X63Y139        LUT5 (Prop_lut5_I3_O)        0.045     2.060 f  icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2/O
                         net (fo=98, routed)          0.583     2.643    icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2_n_0
    SLICE_X63Y155        FDCE                                         f  icpu/u_ID_EXE_pipe_reg/o_RD1_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.921     2.101    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X63Y155        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_RD1_reg[17]/C
                         clock pessimism             -0.251     1.851    
    SLICE_X63Y155        FDCE (Remov_fdce_C_CLR)     -0.092     1.759    icpu/u_ID_EXE_pipe_reg/o_RD1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_ID_EXE_pipe_reg/o_RD2_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.186ns (16.196%)  route 0.962ns (83.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.560     1.494    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X68Y135        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDCE (Prop_fdce_C_Q)         0.141     1.635 r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/Q
                         net (fo=4, routed)           0.380     2.015    icpu/u_ID_EXE_pipe_reg/MemtoRegE
    SLICE_X63Y139        LUT5 (Prop_lut5_I3_O)        0.045     2.060 f  icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2/O
                         net (fo=98, routed)          0.583     2.643    icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2_n_0
    SLICE_X63Y155        FDCE                                         f  icpu/u_ID_EXE_pipe_reg/o_RD2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.921     2.101    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X63Y155        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_RD2_reg[11]/C
                         clock pessimism             -0.251     1.851    
    SLICE_X63Y155        FDCE (Remov_fdce_C_CLR)     -0.092     1.759    icpu/u_ID_EXE_pipe_reg/o_RD2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icpu/u_ID_EXE_pipe_reg/o_RD2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.186ns (16.196%)  route 0.962ns (83.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.560     1.494    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X68Y135        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDCE (Prop_fdce_C_Q)         0.141     1.635 r  icpu/u_ID_EXE_pipe_reg/o_MemtoReg_reg/Q
                         net (fo=4, routed)           0.380     2.015    icpu/u_ID_EXE_pipe_reg/MemtoRegE
    SLICE_X63Y139        LUT5 (Prop_lut5_I3_O)        0.045     2.060 f  icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2/O
                         net (fo=98, routed)          0.583     2.643    icpu/u_ID_EXE_pipe_reg/o_ALUSrc_i_2_n_0
    SLICE_X63Y155        FDCE                                         f  icpu/u_ID_EXE_pipe_reg/o_RD2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=5718, routed)        0.921     2.101    icpu/u_ID_EXE_pipe_reg/CLOCK_100_IBUF_BUFG
    SLICE_X63Y155        FDCE                                         r  icpu/u_ID_EXE_pipe_reg/o_RD2_reg[2]/C
                         clock pessimism             -0.251     1.851    
    SLICE_X63Y155        FDCE (Remov_fdce_C_CLR)     -0.092     1.759    icpu/u_ID_EXE_pipe_reg/o_RD2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.884    





