--M12_sload_path[7] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

M12_sload_path[7]_lut_out = M12_sload_path[7] $ M12L51;
M12_sload_path[7] = DFFE(M12_sload_path[7]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , !M12L81);

--M12_cout is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

M12_cout = CARRY(!M12L51 # !M12_sload_path[7]);


--M12_sload_path[6] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

M12_sload_path[6]_lut_out = M12_sload_path[6] $ !M12L31;
M12_sload_path[6] = DFFE(M12_sload_path[6]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , !M12L81);

--M12L51 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

M12L51 = CARRY(M12_sload_path[6] & !M12L31);


--M12_sload_path[5] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

M12_sload_path[5]_lut_out = M12_sload_path[5] $ M12L11;
M12_sload_path[5] = DFFE(M12_sload_path[5]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , !M12L81);

--M12L31 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

M12L31 = CARRY(!M12L11 # !M12_sload_path[5]);


--M12_sload_path[4] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

M12_sload_path[4]_lut_out = M12_sload_path[4] $ !M12L9;
M12_sload_path[4] = DFFE(M12_sload_path[4]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , !M12L81);

--M12L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M12L11 = CARRY(M12_sload_path[4] & !M12L9);


--M12_sload_path[3] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

M12_sload_path[3]_lut_out = M12_sload_path[3] $ M12L7;
M12_sload_path[3] = DFFE(M12_sload_path[3]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , !M12L81);

--M12L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M12L9 = CARRY(!M12L7 # !M12_sload_path[3]);


--M12_sload_path[2] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

M12_sload_path[2]_lut_out = M12_sload_path[2] $ !M12L5;
M12_sload_path[2] = DFFE(M12_sload_path[2]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , !M12L81);

--M12L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M12L7 = CARRY(M12_sload_path[2] & !M12L5);


--M12_sload_path[1] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

M12_sload_path[1]_lut_out = M12_sload_path[1] $ M12L3;
M12_sload_path[1] = DFFE(M12_sload_path[1]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , !M12L81);

--M12L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M12L5 = CARRY(!M12L3 # !M12_sload_path[1]);


--M12_sload_path[0] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M12_sload_path[0]_lut_out = !M12_sload_path[0];
M12_sload_path[0] = DFFE(M12_sload_path[0]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , !M12L81);

--M12L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M12L3 = CARRY(M12_sload_path[0]);


--M22_sload_path[14] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is normal

M22_sload_path[14]_lut_out = M22_sload_path[14] $ !M22L92;
M22_sload_path[14]_reg_input = !RB32_aeb_out & M22_sload_path[14]_lut_out;
M22_sload_path[14] = DFFE(M22_sload_path[14]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );


--M22_sload_path[13] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

M22_sload_path[13]_lut_out = M22_sload_path[13] $ M22L72;
M22_sload_path[13]_reg_input = !RB32_aeb_out & M22_sload_path[13]_lut_out;
M22_sload_path[13] = DFFE(M22_sload_path[13]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );

--M22L92 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

M22L92 = CARRY(!M22L72 # !M22_sload_path[13]);


--M22_sload_path[12] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

M22_sload_path[12]_lut_out = M22_sload_path[12] $ !M22L52;
M22_sload_path[12]_reg_input = !RB32_aeb_out & M22_sload_path[12]_lut_out;
M22_sload_path[12] = DFFE(M22_sload_path[12]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );

--M22L72 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

M22L72 = CARRY(M22_sload_path[12] & !M22L52);


--M22_sload_path[11] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

M22_sload_path[11]_lut_out = M22_sload_path[11] $ M22L32;
M22_sload_path[11]_reg_input = !RB32_aeb_out & M22_sload_path[11]_lut_out;
M22_sload_path[11] = DFFE(M22_sload_path[11]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );

--M22L52 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

M22L52 = CARRY(!M22L32 # !M22_sload_path[11]);


--M22_sload_path[10] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

M22_sload_path[10]_lut_out = M22_sload_path[10] $ !M22L12;
M22_sload_path[10]_reg_input = !RB32_aeb_out & M22_sload_path[10]_lut_out;
M22_sload_path[10] = DFFE(M22_sload_path[10]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );

--M22L32 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

M22L32 = CARRY(M22_sload_path[10] & !M22L12);


--M22_sload_path[9] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

M22_sload_path[9]_lut_out = M22_sload_path[9] $ M22L91;
M22_sload_path[9]_reg_input = !RB32_aeb_out & M22_sload_path[9]_lut_out;
M22_sload_path[9] = DFFE(M22_sload_path[9]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );

--M22L12 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

M22L12 = CARRY(!M22L91 # !M22_sload_path[9]);


--M22_sload_path[8] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

M22_sload_path[8]_lut_out = M22_sload_path[8] $ !M22L71;
M22_sload_path[8]_reg_input = !RB32_aeb_out & M22_sload_path[8]_lut_out;
M22_sload_path[8] = DFFE(M22_sload_path[8]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );

--M22L91 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

M22L91 = CARRY(M22_sload_path[8] & !M22L71);


--M22_sload_path[7] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

M22_sload_path[7]_lut_out = M22_sload_path[7] $ M22L51;
M22_sload_path[7]_reg_input = !RB32_aeb_out & M22_sload_path[7]_lut_out;
M22_sload_path[7] = DFFE(M22_sload_path[7]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );

--M22L71 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

M22L71 = CARRY(!M22L51 # !M22_sload_path[7]);


--M22_sload_path[6] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

M22_sload_path[6]_lut_out = M22_sload_path[6] $ !M22L31;
M22_sload_path[6]_reg_input = !RB32_aeb_out & M22_sload_path[6]_lut_out;
M22_sload_path[6] = DFFE(M22_sload_path[6]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );

--M22L51 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

M22L51 = CARRY(M22_sload_path[6] & !M22L31);


--M22_sload_path[5] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

M22_sload_path[5]_lut_out = M22_sload_path[5] $ M22L11;
M22_sload_path[5]_reg_input = !RB32_aeb_out & M22_sload_path[5]_lut_out;
M22_sload_path[5] = DFFE(M22_sload_path[5]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );

--M22L31 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

M22L31 = CARRY(!M22L11 # !M22_sload_path[5]);


--M22_sload_path[4] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

M22_sload_path[4]_lut_out = M22_sload_path[4] $ !M22L9;
M22_sload_path[4]_reg_input = !RB32_aeb_out & M22_sload_path[4]_lut_out;
M22_sload_path[4] = DFFE(M22_sload_path[4]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );

--M22L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

M22L11 = CARRY(M22_sload_path[4] & !M22L9);


--M22_sload_path[3] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

M22_sload_path[3]_lut_out = M22_sload_path[3] $ M22L7;
M22_sload_path[3]_reg_input = !RB32_aeb_out & M22_sload_path[3]_lut_out;
M22_sload_path[3] = DFFE(M22_sload_path[3]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );

--M22L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

M22L9 = CARRY(!M22L7 # !M22_sload_path[3]);


--M22_sload_path[2] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

M22_sload_path[2]_lut_out = M22_sload_path[2] $ !M22L5;
M22_sload_path[2]_reg_input = !RB32_aeb_out & M22_sload_path[2]_lut_out;
M22_sload_path[2] = DFFE(M22_sload_path[2]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );

--M22L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

M22L7 = CARRY(M22_sload_path[2] & !M22L5);


--M22_sload_path[1] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

M22_sload_path[1]_lut_out = M22_sload_path[1] $ M22L3;
M22_sload_path[1]_reg_input = !RB32_aeb_out & M22_sload_path[1]_lut_out;
M22_sload_path[1] = DFFE(M22_sload_path[1]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );

--M22L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

M22L5 = CARRY(!M22L3 # !M22_sload_path[1]);


--M22_sload_path[0] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M22_sload_path[0]_lut_out = !M22_sload_path[0];
M22_sload_path[0]_reg_input = !RB32_aeb_out & M22_sload_path[0]_lut_out;
M22_sload_path[0] = DFFE(M22_sload_path[0]_reg_input, GLOBAL(QD1_outclock0), !N1L25, , );

--M22L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M22L3 = CARRY(M22_sload_path[0]);


--M5_sload_path[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

M5_sload_path[15]_lut_out = M5_sload_path[15] $ M5L13;
M5_sload_path[15] = DFFE(M5_sload_path[15]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

M5_cout = CARRY(!M5L13 # !M5_sload_path[15]);


--M5_sload_path[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

M5_sload_path[14]_lut_out = M5_sload_path[14] $ !M5L92;
M5_sload_path[14] = DFFE(M5_sload_path[14]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

M5L13 = CARRY(M5_sload_path[14] & !M5L92);


--M5_sload_path[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

M5_sload_path[13]_lut_out = M5_sload_path[13] $ M5L72;
M5_sload_path[13] = DFFE(M5_sload_path[13]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

M5L92 = CARRY(!M5L72 # !M5_sload_path[13]);


--M5_sload_path[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

M5_sload_path[12]_lut_out = M5_sload_path[12] $ !M5L52;
M5_sload_path[12] = DFFE(M5_sload_path[12]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

M5L72 = CARRY(M5_sload_path[12] & !M5L52);


--M5_sload_path[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

M5_sload_path[11]_lut_out = M5_sload_path[11] $ M5L32;
M5_sload_path[11] = DFFE(M5_sload_path[11]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

M5L52 = CARRY(!M5L32 # !M5_sload_path[11]);


--M5_sload_path[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

M5_sload_path[10]_lut_out = M5_sload_path[10] $ !M5L12;
M5_sload_path[10] = DFFE(M5_sload_path[10]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

M5L32 = CARRY(M5_sload_path[10] & !M5L12);


--M5_sload_path[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

M5_sload_path[9]_lut_out = M5_sload_path[9] $ M5L91;
M5_sload_path[9] = DFFE(M5_sload_path[9]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

M5L12 = CARRY(!M5L91 # !M5_sload_path[9]);


--M5_sload_path[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

M5_sload_path[8]_lut_out = M5_sload_path[8] $ !M5L71;
M5_sload_path[8] = DFFE(M5_sload_path[8]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

M5L91 = CARRY(M5_sload_path[8] & !M5L71);


--M5_sload_path[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

M5_sload_path[7]_lut_out = M5_sload_path[7] $ M5L51;
M5_sload_path[7] = DFFE(M5_sload_path[7]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

M5L71 = CARRY(!M5L51 # !M5_sload_path[7]);


--M5_sload_path[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

M5_sload_path[6]_lut_out = M5_sload_path[6] $ !M5L31;
M5_sload_path[6] = DFFE(M5_sload_path[6]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

M5L51 = CARRY(M5_sload_path[6] & !M5L31);


--M5_sload_path[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

M5_sload_path[5]_lut_out = M5_sload_path[5] $ M5L11;
M5_sload_path[5] = DFFE(M5_sload_path[5]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

M5L31 = CARRY(!M5L11 # !M5_sload_path[5]);


--M5_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

M5_sload_path[4]_lut_out = M5_sload_path[4] $ !M5L9;
M5_sload_path[4] = DFFE(M5_sload_path[4]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M5L11 = CARRY(M5_sload_path[4] & !M5L9);


--M5_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

M5_sload_path[3]_lut_out = M5_sload_path[3] $ M5L7;
M5_sload_path[3] = DFFE(M5_sload_path[3]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M5L9 = CARRY(!M5L7 # !M5_sload_path[3]);


--M5_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

M5_sload_path[2]_lut_out = M5_sload_path[2] $ !M5L5;
M5_sload_path[2] = DFFE(M5_sload_path[2]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M5L7 = CARRY(M5_sload_path[2] & !M5L5);


--M5_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

M5_sload_path[1]_lut_out = M5_sload_path[1] $ M5L3;
M5_sload_path[1] = DFFE(M5_sload_path[1]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M5L5 = CARRY(!M5L3 # !M5_sload_path[1]);


--M5_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M5_sload_path[0]_lut_out = !M5_sload_path[0];
M5_sload_path[0] = DFFE(M5_sload_path[0]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst39);

--M5L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M5L3 = CARRY(M5_sload_path[0]);


--M7_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M7_sload_path[0]_lut_out = !M7_sload_path[0];
M7_sload_path[0] = DFFE(M7_sload_path[0]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

M7_the_carries[1] = CARRY(P1L3 $ !M7_sload_path[0]);


--M7_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

M7_pre_out[1]_lut_out = M7_pre_out[1] $ M7_the_carries[1];
M7_pre_out[1] = DFFE(M7_pre_out[1]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

M7_the_carries[2] = CARRY(M7_pre_out[1] $ P1L3 # !M7_the_carries[1]);


--M7_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

M7_pre_out[2]_lut_out = M7_pre_out[2] $ !M7_the_carries[2];
M7_pre_out[2] = DFFE(M7_pre_out[2]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

M7_the_carries[3] = CARRY(!M7_the_carries[2] & (M7_pre_out[2] $ !P1L3));


--M7_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

M7_pre_out[3]_lut_out = M7_pre_out[3] $ M7_the_carries[3];
M7_pre_out[3] = DFFE(M7_pre_out[3]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

M7_the_carries[4] = CARRY(M7_pre_out[3] $ P1L3 # !M7_the_carries[3]);


--M7_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

M7_pre_out[4]_lut_out = M7_pre_out[4] $ !M7_the_carries[4];
M7_pre_out[4] = DFFE(M7_pre_out[4]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

M7_the_carries[5] = CARRY(!M7_the_carries[4] & (M7_pre_out[4] $ !P1L3));


--M7_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

M7_pre_out[5]_lut_out = M7_pre_out[5] $ M7_the_carries[5];
M7_pre_out[5] = DFFE(M7_pre_out[5]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

M7_the_carries[6] = CARRY(M7_pre_out[5] $ P1L3 # !M7_the_carries[5]);


--M7_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

M7_pre_out[6]_lut_out = M7_pre_out[6] $ !M7_the_carries[6];
M7_pre_out[6] = DFFE(M7_pre_out[6]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

M7_the_carries[7] = CARRY(!M7_the_carries[6] & (M7_pre_out[6] $ !P1L3));


--M7_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is arithmetic

M7_pre_out[7]_lut_out = M7_pre_out[7] $ M7_the_carries[7];
M7_pre_out[7] = DFFE(M7_pre_out[7]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is arithmetic

M7_the_carries[8] = CARRY(M7_pre_out[7] $ P1L3 # !M7_the_carries[7]);


--M7_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is arithmetic

M7_pre_out[8]_lut_out = M7_pre_out[8] $ !M7_the_carries[8];
M7_pre_out[8] = DFFE(M7_pre_out[8]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is arithmetic

M7_the_carries[9] = CARRY(!M7_the_carries[8] & (M7_pre_out[8] $ !P1L3));


--M7_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is arithmetic

M7_pre_out[9]_lut_out = M7_pre_out[9] $ M7_the_carries[9];
M7_pre_out[9] = DFFE(M7_pre_out[9]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is arithmetic

M7_the_carries[10] = CARRY(M7_pre_out[9] $ P1L3 # !M7_the_carries[9]);


--M7_pre_out[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10]
--operation mode is arithmetic

M7_pre_out[10]_lut_out = M7_pre_out[10] $ !M7_the_carries[10];
M7_pre_out[10] = DFFE(M7_pre_out[10]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11]
--operation mode is arithmetic

M7_the_carries[11] = CARRY(!M7_the_carries[10] & (M7_pre_out[10] $ !P1L3));


--M7_pre_out[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11]
--operation mode is arithmetic

M7_pre_out[11]_lut_out = M7_pre_out[11] $ M7_the_carries[11];
M7_pre_out[11] = DFFE(M7_pre_out[11]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12]
--operation mode is arithmetic

M7_the_carries[12] = CARRY(M7_pre_out[11] $ P1L3 # !M7_the_carries[11]);


--M7_pre_out[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12]
--operation mode is arithmetic

M7_pre_out[12]_lut_out = M7_pre_out[12] $ !M7_the_carries[12];
M7_pre_out[12] = DFFE(M7_pre_out[12]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13]
--operation mode is arithmetic

M7_the_carries[13] = CARRY(!M7_the_carries[12] & (M7_pre_out[12] $ !P1L3));


--M7_pre_out[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13]
--operation mode is arithmetic

M7_pre_out[13]_lut_out = M7_pre_out[13] $ M7_the_carries[13];
M7_pre_out[13] = DFFE(M7_pre_out[13]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14]
--operation mode is arithmetic

M7_the_carries[14] = CARRY(M7_pre_out[13] $ P1L3 # !M7_the_carries[13]);


--M7_pre_out[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14]
--operation mode is arithmetic

M7_pre_out[14]_lut_out = M7_pre_out[14] $ !M7_the_carries[14];
M7_pre_out[14] = DFFE(M7_pre_out[14]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);

--M7_the_carries[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15]
--operation mode is arithmetic

M7_the_carries[15] = CARRY(!M7_the_carries[14] & (M7_pre_out[14] $ !P1L3));


--M7_pre_out[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15]
--operation mode is normal

M7_pre_out[15]_lut_out = M7_pre_out[15] $ M7_the_carries[15];
M7_pre_out[15] = DFFE(M7_pre_out[15]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst22);


--M8_q[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15]
--operation mode is normal

M8_q[15]_lut_out = M8_q[15] $ M8L13;
M8_q[15]_sload_eqn = (Z1_CRC_ERR & P1_inst40[15]) # (!Z1_CRC_ERR & M8_q[15]_lut_out);
M8_q[15] = DFFE(M8_q[15]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);


--M8_q[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14]
--operation mode is counter

M8_q[14]_lut_out = M8_q[14] $ !M8L92;
M8_q[14]_sload_eqn = (Z1_CRC_ERR & P1_inst40[14]) # (!Z1_CRC_ERR & M8_q[14]_lut_out);
M8_q[14] = DFFE(M8_q[14]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

M8L13 = CARRY(M8_q[14] & !M8L92);


--M8_q[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13]
--operation mode is counter

M8_q[13]_lut_out = M8_q[13] $ M8L72;
M8_q[13]_sload_eqn = (Z1_CRC_ERR & P1_inst40[13]) # (!Z1_CRC_ERR & M8_q[13]_lut_out);
M8_q[13] = DFFE(M8_q[13]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

M8L92 = CARRY(!M8L72 # !M8_q[13]);


--M8_q[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12]
--operation mode is counter

M8_q[12]_lut_out = M8_q[12] $ !M8L52;
M8_q[12]_sload_eqn = (Z1_CRC_ERR & P1_inst40[12]) # (!Z1_CRC_ERR & M8_q[12]_lut_out);
M8_q[12] = DFFE(M8_q[12]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

M8L72 = CARRY(M8_q[12] & !M8L52);


--M8_q[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11]
--operation mode is counter

M8_q[11]_lut_out = M8_q[11] $ M8L32;
M8_q[11]_sload_eqn = (Z1_CRC_ERR & P1_inst40[11]) # (!Z1_CRC_ERR & M8_q[11]_lut_out);
M8_q[11] = DFFE(M8_q[11]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

M8L52 = CARRY(!M8L32 # !M8_q[11]);


--M8_q[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10]
--operation mode is counter

M8_q[10]_lut_out = M8_q[10] $ !M8L12;
M8_q[10]_sload_eqn = (Z1_CRC_ERR & P1_inst40[10]) # (!Z1_CRC_ERR & M8_q[10]_lut_out);
M8_q[10] = DFFE(M8_q[10]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

M8L32 = CARRY(M8_q[10] & !M8L12);


--M8_q[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9]
--operation mode is counter

M8_q[9]_lut_out = M8_q[9] $ M8L91;
M8_q[9]_sload_eqn = (Z1_CRC_ERR & P1_inst40[9]) # (!Z1_CRC_ERR & M8_q[9]_lut_out);
M8_q[9] = DFFE(M8_q[9]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

M8L12 = CARRY(!M8L91 # !M8_q[9]);


--M8_q[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8]
--operation mode is counter

M8_q[8]_lut_out = M8_q[8] $ !M8L71;
M8_q[8]_sload_eqn = (Z1_CRC_ERR & P1_inst40[8]) # (!Z1_CRC_ERR & M8_q[8]_lut_out);
M8_q[8] = DFFE(M8_q[8]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

M8L91 = CARRY(M8_q[8] & !M8L71);


--M8_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

M8_q[7]_lut_out = M8_q[7] $ M8L51;
M8_q[7]_sload_eqn = (Z1_CRC_ERR & P1_inst40[7]) # (!Z1_CRC_ERR & M8_q[7]_lut_out);
M8_q[7] = DFFE(M8_q[7]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

M8L71 = CARRY(!M8L51 # !M8_q[7]);


--M8_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

M8_q[6]_lut_out = M8_q[6] $ !M8L31;
M8_q[6]_sload_eqn = (Z1_CRC_ERR & P1_inst40[6]) # (!Z1_CRC_ERR & M8_q[6]_lut_out);
M8_q[6] = DFFE(M8_q[6]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

M8L51 = CARRY(M8_q[6] & !M8L31);


--M8_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

M8_q[5]_lut_out = M8_q[5] $ M8L11;
M8_q[5]_sload_eqn = (Z1_CRC_ERR & P1_inst40[5]) # (!Z1_CRC_ERR & M8_q[5]_lut_out);
M8_q[5] = DFFE(M8_q[5]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

M8L31 = CARRY(!M8L11 # !M8_q[5]);


--M8_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

M8_q[4]_lut_out = M8_q[4] $ !M8L9;
M8_q[4]_sload_eqn = (Z1_CRC_ERR & P1_inst40[4]) # (!Z1_CRC_ERR & M8_q[4]_lut_out);
M8_q[4] = DFFE(M8_q[4]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

M8L11 = CARRY(M8_q[4] & !M8L9);


--M8_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

M8_q[3]_lut_out = M8_q[3] $ M8L7;
M8_q[3]_sload_eqn = (Z1_CRC_ERR & P1_inst40[3]) # (!Z1_CRC_ERR & M8_q[3]_lut_out);
M8_q[3] = DFFE(M8_q[3]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

M8L9 = CARRY(!M8L7 # !M8_q[3]);


--M8_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

M8_q[2]_lut_out = M8_q[2] $ !M8L5;
M8_q[2]_sload_eqn = (Z1_CRC_ERR & P1_inst40[2]) # (!Z1_CRC_ERR & M8_q[2]_lut_out);
M8_q[2] = DFFE(M8_q[2]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

M8L7 = CARRY(M8_q[2] & !M8L5);


--M8_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

M8_q[1]_lut_out = M8_q[1] $ M8L3;
M8_q[1]_sload_eqn = (Z1_CRC_ERR & P1_inst40[1]) # (!Z1_CRC_ERR & M8_q[1]_lut_out);
M8_q[1] = DFFE(M8_q[1]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

M8L5 = CARRY(!M8L3 # !M8_q[1]);


--M8_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

M8_q[0]_lut_out = !M8_q[0];
M8_q[0]_sload_eqn = (Z1_CRC_ERR & P1_inst40[0]) # (!Z1_CRC_ERR & M8_q[0]_lut_out);
M8_q[0] = DFFE(M8_q[0]_sload_eqn, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , P1_inst5);

--M8L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M8L3 = CARRY(M8_q[0]);


--M21_sload_path[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is normal

M21_sload_path[5]_lut_out = M21_sload_path[5] $ (SC1_valid_wreq & M21L11);
M21_sload_path[5] = DFFE(M21_sload_path[5]_lut_out, GLOBAL(QD1_outclock0), LC1L41Q, , );


--M21_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

M21_sload_path[4]_lut_out = M21_sload_path[4] $ (SC1_valid_wreq & !M21L9);
M21_sload_path[4] = DFFE(M21_sload_path[4]_lut_out, GLOBAL(QD1_outclock0), LC1L41Q, , );

--M21L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M21L11 = CARRY(M21_sload_path[4] & !M21L9);


--M21_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

M21_sload_path[3]_lut_out = M21_sload_path[3] $ (SC1_valid_wreq & M21L7);
M21_sload_path[3] = DFFE(M21_sload_path[3]_lut_out, GLOBAL(QD1_outclock0), LC1L41Q, , );

--M21L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M21L9 = CARRY(!M21L7 # !M21_sload_path[3]);


--M21_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

M21_sload_path[2]_lut_out = M21_sload_path[2] $ (SC1_valid_wreq & !M21L5);
M21_sload_path[2] = DFFE(M21_sload_path[2]_lut_out, GLOBAL(QD1_outclock0), LC1L41Q, , );

--M21L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M21L7 = CARRY(M21_sload_path[2] & !M21L5);


--M21_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

M21_sload_path[1]_lut_out = M21_sload_path[1] $ (SC1_valid_wreq & M21L3);
M21_sload_path[1] = DFFE(M21_sload_path[1]_lut_out, GLOBAL(QD1_outclock0), LC1L41Q, , );

--M21L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M21L5 = CARRY(!M21L3 # !M21_sload_path[1]);


--M21_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M21_sload_path[0]_lut_out = SC1_valid_wreq $ M21_sload_path[0];
M21_sload_path[0] = DFFE(M21_sload_path[0]_lut_out, GLOBAL(QD1_outclock0), LC1L41Q, , );

--M21L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M21L3 = CARRY(M21_sload_path[0]);


--M11_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

M11_sload_path[4]_lut_out = M11_sload_path[4] $ (SC1L1 & !M11L9);
M11_sload_path[4] = DFFE(M11_sload_path[4]_lut_out, GLOBAL(QD1_outclock0), LC1L41Q, , );


--M11_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

M11_sload_path[3]_lut_out = M11_sload_path[3] $ (SC1L1 & M11L7);
M11_sload_path[3] = DFFE(M11_sload_path[3]_lut_out, GLOBAL(QD1_outclock0), LC1L41Q, , );

--M11L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M11L9 = CARRY(!M11L7 # !M11_sload_path[3]);


--M11_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

M11_sload_path[2]_lut_out = M11_sload_path[2] $ (SC1L1 & !M11L5);
M11_sload_path[2] = DFFE(M11_sload_path[2]_lut_out, GLOBAL(QD1_outclock0), LC1L41Q, , );

--M11L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M11L7 = CARRY(M11_sload_path[2] & !M11L5);


--M11_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

M11_sload_path[1]_lut_out = M11_sload_path[1] $ (SC1L1 & M11L3);
M11_sload_path[1] = DFFE(M11_sload_path[1]_lut_out, GLOBAL(QD1_outclock0), LC1L41Q, , );

--M11L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M11L5 = CARRY(!M11L3 # !M11_sload_path[1]);


--M11_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M11_sload_path[0]_lut_out = SC1L1 $ M11_sload_path[0];
M11_sload_path[0] = DFFE(M11_sload_path[0]_lut_out, GLOBAL(QD1_outclock0), LC1L41Q, , );

--M11L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M11L3 = CARRY(M11_sload_path[0]);


--M01_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M01_sload_path[0]_lut_out = !M01_sload_path[0];
M01_sload_path[0]_sload_eqn = (TC1L1 & M01_sload_path[0]) # (!TC1L1 & M01_sload_path[0]_lut_out);
M01_sload_path[0] = DFFE(M01_sload_path[0]_sload_eqn, GLOBAL(QD1_outclock0), LC1L41Q, , );

--M01_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

M01_the_carries[1] = CARRY(SC1_valid_wreq $ !M01_sload_path[0]);


--M01_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

M01_pre_out[1]_lut_out = M01_pre_out[1] $ M01_the_carries[1];
M01_pre_out[1]_sload_eqn = (TC1L1 & M01_pre_out[1]) # (!TC1L1 & M01_pre_out[1]_lut_out);
M01_pre_out[1] = DFFE(M01_pre_out[1]_sload_eqn, GLOBAL(QD1_outclock0), LC1L41Q, , );

--M01_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

M01_the_carries[2] = CARRY(M01_pre_out[1] $ SC1_valid_wreq # !M01_the_carries[1]);


--M01_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

M01_pre_out[2]_lut_out = M01_pre_out[2] $ !M01_the_carries[2];
M01_pre_out[2]_sload_eqn = (TC1L1 & M01_pre_out[2]) # (!TC1L1 & M01_pre_out[2]_lut_out);
M01_pre_out[2] = DFFE(M01_pre_out[2]_sload_eqn, GLOBAL(QD1_outclock0), LC1L41Q, , );

--M01_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

M01_the_carries[3] = CARRY(!M01_the_carries[2] & (M01_pre_out[2] $ !SC1_valid_wreq));


--M01_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

M01_pre_out[3]_lut_out = M01_pre_out[3] $ M01_the_carries[3];
M01_pre_out[3]_sload_eqn = (TC1L1 & M01_pre_out[3]) # (!TC1L1 & M01_pre_out[3]_lut_out);
M01_pre_out[3] = DFFE(M01_pre_out[3]_sload_eqn, GLOBAL(QD1_outclock0), LC1L41Q, , );

--M01_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

M01_the_carries[4] = CARRY(M01_pre_out[3] $ SC1_valid_wreq # !M01_the_carries[3]);


--M01_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

M01_pre_out[4]_lut_out = M01_pre_out[4] $ !M01_the_carries[4];
M01_pre_out[4]_sload_eqn = (TC1L1 & M01_pre_out[4]) # (!TC1L1 & M01_pre_out[4]_lut_out);
M01_pre_out[4] = DFFE(M01_pre_out[4]_sload_eqn, GLOBAL(QD1_outclock0), LC1L41Q, , );

--M01_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

M01_the_carries[5] = CARRY(!M01_the_carries[4] & (M01_pre_out[4] $ !SC1_valid_wreq));


--M01_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is normal

M01_pre_out[5]_lut_out = M01_pre_out[5] $ M01_the_carries[5];
M01_pre_out[5]_sload_eqn = (TC1L1 & M01_pre_out[5]) # (!TC1L1 & M01_pre_out[5]_lut_out);
M01_pre_out[5] = DFFE(M01_pre_out[5]_sload_eqn, GLOBAL(QD1_outclock0), LC1L41Q, , );


--M9_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

M9_q[5]_lut_out = M9_q[5] $ M9L11;
M9_q[5]_sload_eqn = (LC1L02Q & VCC) # (!LC1L02Q & M9_q[5]_lut_out);
M9_q[5] = DFFE(M9_q[5]_sload_eqn, GLOBAL(QD1_outclock0), , , LC1L91Q);

--M9_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

M9_cout = CARRY(M9_q[5] # !M9L11);


--M9_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

M9_q[4]_lut_out = M9_q[4] $ !M9L9;
M9_q[4]_sload_eqn = (LC1L02Q & VCC) # (!LC1L02Q & M9_q[4]_lut_out);
M9_q[4] = DFFE(M9_q[4]_sload_eqn, GLOBAL(QD1_outclock0), , , LC1L91Q);

--M9L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

M9L11 = CARRY(!M9_q[4] & !M9L9);


--M9_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

M9_q[3]_lut_out = M9_q[3] $ M9L7;
M9_q[3]_sload_eqn = (LC1L02Q & ~GND) # (!LC1L02Q & M9_q[3]_lut_out);
M9_q[3] = DFFE(M9_q[3]_sload_eqn, GLOBAL(QD1_outclock0), , , LC1L91Q);

--M9L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

M9L9 = CARRY(M9_q[3] # !M9L7);


--M9_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

M9_q[2]_lut_out = M9_q[2] $ !M9L5;
M9_q[2]_sload_eqn = (LC1L02Q & ~GND) # (!LC1L02Q & M9_q[2]_lut_out);
M9_q[2] = DFFE(M9_q[2]_sload_eqn, GLOBAL(QD1_outclock0), , , LC1L91Q);

--M9L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

M9L7 = CARRY(!M9_q[2] & !M9L5);


--M9_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

M9_q[1]_lut_out = M9_q[1] $ M9L3;
M9_q[1]_sload_eqn = (LC1L02Q & ~GND) # (!LC1L02Q & M9_q[1]_lut_out);
M9_q[1] = DFFE(M9_q[1]_sload_eqn, GLOBAL(QD1_outclock0), , , LC1L91Q);

--M9L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

M9L5 = CARRY(M9_q[1] # !M9L3);


--M9_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

M9_q[0]_lut_out = !M9_q[0];
M9_q[0]_sload_eqn = (LC1L02Q & ~GND) # (!LC1L02Q & M9_q[0]_lut_out);
M9_q[0] = DFFE(M9_q[0]_sload_eqn, GLOBAL(QD1_outclock0), , , LC1L91Q);

--M9L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M9L3 = CARRY(!M9_q[0]);


--M6_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

M6_sload_path[1]_lut_out = M6_sload_path[1] $ M6L3;
M6_sload_path[1] = DFFE(M6_sload_path[1]_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );

--M6_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

M6_cout = CARRY(!M6L3 # !M6_sload_path[1]);


--M6_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M6_sload_path[0]_lut_out = !M6_sload_path[0];
M6_sload_path[0] = DFFE(M6_sload_path[0]_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );

--M6L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M6L3 = CARRY(M6_sload_path[0]);


--M4_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

M4_sload_path[3]_lut_out = M4_sload_path[3] $ M4L7;
M4_sload_path[3] = DFFE(M4_sload_path[3]_lut_out, GLOBAL(QD1_outclock0), UB1L02Q, , );


--M4_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

M4_sload_path[2]_lut_out = M4_sload_path[2] $ !M4L5;
M4_sload_path[2] = DFFE(M4_sload_path[2]_lut_out, GLOBAL(QD1_outclock0), UB1L02Q, , );

--M4L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M4L7 = CARRY(M4_sload_path[2] & !M4L5);


--M4_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

M4_sload_path[1]_lut_out = M4_sload_path[1] $ M4L3;
M4_sload_path[1] = DFFE(M4_sload_path[1]_lut_out, GLOBAL(QD1_outclock0), UB1L02Q, , );

--M4L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M4L5 = CARRY(!M4L3 # !M4_sload_path[1]);


--M4_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M4_sload_path[0]_lut_out = !M4_sload_path[0];
M4_sload_path[0] = DFFE(M4_sload_path[0]_lut_out, GLOBAL(QD1_outclock0), UB1L02Q, , );

--M4L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M4L3 = CARRY(M4_sload_path[0]);


--M2_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

M2_sload_path[4]_lut_out = M2_sload_path[4] $ !M2L9;
M2_sload_path[4]_reg_input = !RB5_aeb_out & M2_sload_path[4]_lut_out;
M2_sload_path[4] = DFFE(M2_sload_path[4]_reg_input, GLOBAL(QD1_outclock0), GB1L9Q, , );

--M2L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

M2L11 = CARRY(M2_sload_path[4] & !M2L9);


--M2_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

M2_sload_path[3]_lut_out = M2_sload_path[3] $ M2L7;
M2_sload_path[3]_reg_input = !RB5_aeb_out & M2_sload_path[3]_lut_out;
M2_sload_path[3] = DFFE(M2_sload_path[3]_reg_input, GLOBAL(QD1_outclock0), GB1L9Q, , );

--M2L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

M2L9 = CARRY(!M2L7 # !M2_sload_path[3]);


--M2_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

M2_sload_path[2]_lut_out = M2_sload_path[2] $ !M2L5;
M2_sload_path[2]_reg_input = !RB5_aeb_out & M2_sload_path[2]_lut_out;
M2_sload_path[2] = DFFE(M2_sload_path[2]_reg_input, GLOBAL(QD1_outclock0), GB1L9Q, , );

--M2L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

M2L7 = CARRY(M2_sload_path[2] & !M2L5);


--M2_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

M2_sload_path[1]_lut_out = M2_sload_path[1] $ M2L3;
M2_sload_path[1]_reg_input = !RB5_aeb_out & M2_sload_path[1]_lut_out;
M2_sload_path[1] = DFFE(M2_sload_path[1]_reg_input, GLOBAL(QD1_outclock0), GB1L9Q, , );

--M2L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

M2L5 = CARRY(!M2L3 # !M2_sload_path[1]);


--M2_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M2_sload_path[0]_lut_out = !M2_sload_path[0];
M2_sload_path[0]_reg_input = !RB5_aeb_out & M2_sload_path[0]_lut_out;
M2_sload_path[0] = DFFE(M2_sload_path[0]_reg_input, GLOBAL(QD1_outclock0), GB1L9Q, , );

--M2L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M2L3 = CARRY(M2_sload_path[0]);


--M2L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

M2L12 = RB5_aeb_out # M2L11;

--M2_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

M2_cout = CARRY(!RB5_aeb_out & !M2L11);


--M3_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

M3_sload_path[3]_lut_out = M3_sload_path[3] $ M3L7;
M3_sload_path[3] = DFFE(M3_sload_path[3]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , M2L31);


--M3_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

M3_sload_path[2]_lut_out = M3_sload_path[2] $ !M3L5;
M3_sload_path[2] = DFFE(M3_sload_path[2]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , M2L31);

--M3L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M3L7 = CARRY(M3_sload_path[2] & !M3L5);


--M3_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

M3_sload_path[1]_lut_out = M3_sload_path[1] $ M3L3;
M3_sload_path[1] = DFFE(M3_sload_path[1]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , M2L31);

--M3L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M3L5 = CARRY(!M3L3 # !M3_sload_path[1]);


--M3_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M3_sload_path[0]_lut_out = !M3_sload_path[0];
M3_sload_path[0] = DFFE(M3_sload_path[0]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , M2L31);

--M3L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M3L3 = CARRY(M3_sload_path[0]);


--M71_q[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15]
--operation mode is normal

M71_q[15]_lut_out = M71_q[15] $ M71L13;
M71_q[15] = DFFE(M71_q[15]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);


--M71_q[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14]
--operation mode is arithmetic

M71_q[14]_lut_out = M71_q[14] $ !M71L92;
M71_q[14] = DFFE(M71_q[14]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

M71L13 = CARRY(M71_q[14] & !M71L92);


--M71_q[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13]
--operation mode is arithmetic

M71_q[13]_lut_out = M71_q[13] $ M71L72;
M71_q[13] = DFFE(M71_q[13]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

M71L92 = CARRY(!M71L72 # !M71_q[13]);


--M71_q[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12]
--operation mode is arithmetic

M71_q[12]_lut_out = M71_q[12] $ !M71L52;
M71_q[12] = DFFE(M71_q[12]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

M71L72 = CARRY(M71_q[12] & !M71L52);


--M71_q[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11]
--operation mode is arithmetic

M71_q[11]_lut_out = M71_q[11] $ M71L32;
M71_q[11] = DFFE(M71_q[11]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

M71L52 = CARRY(!M71L32 # !M71_q[11]);


--M71_q[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10]
--operation mode is arithmetic

M71_q[10]_lut_out = M71_q[10] $ !M71L12;
M71_q[10] = DFFE(M71_q[10]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

M71L32 = CARRY(M71_q[10] & !M71L12);


--M71_q[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9]
--operation mode is arithmetic

M71_q[9]_lut_out = M71_q[9] $ M71L91;
M71_q[9] = DFFE(M71_q[9]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

M71L12 = CARRY(!M71L91 # !M71_q[9]);


--M71_q[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8]
--operation mode is arithmetic

M71_q[8]_lut_out = M71_q[8] $ !M71L71;
M71_q[8] = DFFE(M71_q[8]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

M71L91 = CARRY(M71_q[8] & !M71L71);


--M71_q[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is arithmetic

M71_q[7]_lut_out = M71_q[7] $ M71L51;
M71_q[7] = DFFE(M71_q[7]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

M71L71 = CARRY(!M71L51 # !M71_q[7]);


--M71_q[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is arithmetic

M71_q[6]_lut_out = M71_q[6] $ !M71L31;
M71_q[6] = DFFE(M71_q[6]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

M71L51 = CARRY(M71_q[6] & !M71L31);


--M71_q[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is arithmetic

M71_q[5]_lut_out = M71_q[5] $ M71L11;
M71_q[5] = DFFE(M71_q[5]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

M71L31 = CARRY(!M71L11 # !M71_q[5]);


--M71_q[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is arithmetic

M71_q[4]_lut_out = M71_q[4] $ !M71L9;
M71_q[4] = DFFE(M71_q[4]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M71L11 = CARRY(M71_q[4] & !M71L9);


--M71_q[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is arithmetic

M71_q[3]_lut_out = M71_q[3] $ M71L7;
M71_q[3] = DFFE(M71_q[3]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M71L9 = CARRY(!M71L7 # !M71_q[3]);


--M71_q[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is arithmetic

M71_q[2]_lut_out = M71_q[2] $ !M71L5;
M71_q[2] = DFFE(M71_q[2]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M71L7 = CARRY(M71_q[2] & !M71L5);


--M71_q[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is arithmetic

M71_q[1]_lut_out = M71_q[1] $ M71L3;
M71_q[1] = DFFE(M71_q[1]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M71L5 = CARRY(!M71L3 # !M71_q[1]);


--M71_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

M71_q[0]_lut_out = !M71_q[0];
M71_q[0] = DFFE(M71_q[0]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , CD1L55Q);

--M71L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M71L3 = CARRY(M71_q[0]);


--M02_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M02_sload_path[0]_lut_out = !M02_sload_path[0];
M02_sload_path[0] = DFFE(M02_sload_path[0]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

M02_the_carries[1] = CARRY(Q1_inst46 $ !M02_sload_path[0]);


--M02_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

M02_pre_out[1]_lut_out = M02_pre_out[1] $ M02_the_carries[1];
M02_pre_out[1] = DFFE(M02_pre_out[1]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

M02_the_carries[2] = CARRY(M02_pre_out[1] $ Q1_inst46 # !M02_the_carries[1]);


--M02_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

M02_pre_out[2]_lut_out = M02_pre_out[2] $ !M02_the_carries[2];
M02_pre_out[2] = DFFE(M02_pre_out[2]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

M02_the_carries[3] = CARRY(!M02_the_carries[2] & (M02_pre_out[2] $ !Q1_inst46));


--M02_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

M02_pre_out[3]_lut_out = M02_pre_out[3] $ M02_the_carries[3];
M02_pre_out[3] = DFFE(M02_pre_out[3]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

M02_the_carries[4] = CARRY(M02_pre_out[3] $ Q1_inst46 # !M02_the_carries[3]);


--M02_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

M02_pre_out[4]_lut_out = M02_pre_out[4] $ !M02_the_carries[4];
M02_pre_out[4] = DFFE(M02_pre_out[4]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

M02_the_carries[5] = CARRY(!M02_the_carries[4] & (M02_pre_out[4] $ !Q1_inst46));


--M02_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

M02_pre_out[5]_lut_out = M02_pre_out[5] $ M02_the_carries[5];
M02_pre_out[5] = DFFE(M02_pre_out[5]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

M02_the_carries[6] = CARRY(M02_pre_out[5] $ Q1_inst46 # !M02_the_carries[5]);


--M02_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

M02_pre_out[6]_lut_out = M02_pre_out[6] $ !M02_the_carries[6];
M02_pre_out[6] = DFFE(M02_pre_out[6]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

M02_the_carries[7] = CARRY(!M02_the_carries[6] & (M02_pre_out[6] $ !Q1_inst46));


--M02_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is arithmetic

M02_pre_out[7]_lut_out = M02_pre_out[7] $ M02_the_carries[7];
M02_pre_out[7] = DFFE(M02_pre_out[7]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is arithmetic

M02_the_carries[8] = CARRY(M02_pre_out[7] $ Q1_inst46 # !M02_the_carries[7]);


--M02_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is arithmetic

M02_pre_out[8]_lut_out = M02_pre_out[8] $ !M02_the_carries[8];
M02_pre_out[8] = DFFE(M02_pre_out[8]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is arithmetic

M02_the_carries[9] = CARRY(!M02_the_carries[8] & (M02_pre_out[8] $ !Q1_inst46));


--M02_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is arithmetic

M02_pre_out[9]_lut_out = M02_pre_out[9] $ M02_the_carries[9];
M02_pre_out[9] = DFFE(M02_pre_out[9]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is arithmetic

M02_the_carries[10] = CARRY(M02_pre_out[9] $ Q1_inst46 # !M02_the_carries[9]);


--M02_pre_out[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10]
--operation mode is arithmetic

M02_pre_out[10]_lut_out = M02_pre_out[10] $ !M02_the_carries[10];
M02_pre_out[10] = DFFE(M02_pre_out[10]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11]
--operation mode is arithmetic

M02_the_carries[11] = CARRY(!M02_the_carries[10] & (M02_pre_out[10] $ !Q1_inst46));


--M02_pre_out[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11]
--operation mode is arithmetic

M02_pre_out[11]_lut_out = M02_pre_out[11] $ M02_the_carries[11];
M02_pre_out[11] = DFFE(M02_pre_out[11]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12]
--operation mode is arithmetic

M02_the_carries[12] = CARRY(M02_pre_out[11] $ Q1_inst46 # !M02_the_carries[11]);


--M02_pre_out[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12]
--operation mode is arithmetic

M02_pre_out[12]_lut_out = M02_pre_out[12] $ !M02_the_carries[12];
M02_pre_out[12] = DFFE(M02_pre_out[12]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13]
--operation mode is arithmetic

M02_the_carries[13] = CARRY(!M02_the_carries[12] & (M02_pre_out[12] $ !Q1_inst46));


--M02_pre_out[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13]
--operation mode is arithmetic

M02_pre_out[13]_lut_out = M02_pre_out[13] $ M02_the_carries[13];
M02_pre_out[13] = DFFE(M02_pre_out[13]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14]
--operation mode is arithmetic

M02_the_carries[14] = CARRY(M02_pre_out[13] $ Q1_inst46 # !M02_the_carries[13]);


--M02_pre_out[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14]
--operation mode is arithmetic

M02_pre_out[14]_lut_out = M02_pre_out[14] $ !M02_the_carries[14];
M02_pre_out[14] = DFFE(M02_pre_out[14]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);

--M02_the_carries[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15]
--operation mode is arithmetic

M02_the_carries[15] = CARRY(!M02_the_carries[14] & (M02_pre_out[14] $ !Q1_inst46));


--M02_pre_out[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15]
--operation mode is normal

M02_pre_out[15]_lut_out = M02_pre_out[15] $ M02_the_carries[15];
M02_pre_out[15] = DFFE(M02_pre_out[15]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst48);


--M81_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

M81_sload_path[2]_lut_out = M81_sload_path[2] $ !M81L5;
M81_sload_path[2] = DFFE(M81_sload_path[2]_lut_out, GLOBAL(QD1_outclock0), !CD1_STF, , CD1L501Q);

--M81_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

M81_cout = CARRY(M81_sload_path[2] & !M81L5);


--M81_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

M81_sload_path[1]_lut_out = M81_sload_path[1] $ M81L3;
M81_sload_path[1] = DFFE(M81_sload_path[1]_lut_out, GLOBAL(QD1_outclock0), !CD1_STF, , CD1L501Q);

--M81L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M81L5 = CARRY(!M81L3 # !M81_sload_path[1]);


--M81_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

M81_sload_path[0]_lut_out = !M81_sload_path[0];
M81_sload_path[0] = DFFE(M81_sload_path[0]_lut_out, GLOBAL(QD1_outclock0), !CD1_STF, , CD1L501Q);

--M81L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

M81L3 = CARRY(M81_sload_path[0]);


--M91_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

M91_sload_path[2]_lut_out = M91_sload_path[2] $ M91L6;
M91_sload_path[2] = DFFE(M91_sload_path[2]_lut_out, GLOBAL(QD1_outclock0), !CD1_STF, , CD1L501Q);

--M91_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

M91_cout = CARRY(!M91L6 # !M91_sload_path[2]);


--M91_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

M91_sload_path[1]_lut_out = M91_sload_path[1] $ !M91L4;
M91_sload_path[1] = DFFE(M91_sload_path[1]_lut_out, GLOBAL(QD1_outclock0), !CD1_STF, , CD1L501Q);

--M91L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M91L6 = CARRY(M91_sload_path[1] & !M91L4);


--M91_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

M91_sload_path[0]_lut_out = M91_sload_path[0] $ M91L3;
M91_sload_path[0] = DFFE(M91_sload_path[0]_lut_out, GLOBAL(QD1_outclock0), !CD1_STF, , CD1L501Q);

--M91L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

M91L4 = CARRY(!M91L3 # !M91_sload_path[0]);


--M61_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

M61_q[0]_lut_out = !M61_q[0];
M61_q[0]_sload_eqn = (CD1_STF & WD1_portadataout[2]) # (!CD1_STF & M61_q[0]_lut_out);
M61_q[0] = DFFE(M61_q[0]_sload_eqn, GLOBAL(QD1_outclock0), , , CD1L99Q);

--M61_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

M61_the_carries[1] = CARRY(CD1_PL_INC $ !M61_q[0]);


--M61_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

M61_pre_out[1]_lut_out = M61_pre_out[1] $ M61_the_carries[1];
M61_pre_out[1]_sload_eqn = (CD1_STF & WD1_portadataout[3]) # (!CD1_STF & M61_pre_out[1]_lut_out);
M61_pre_out[1] = DFFE(M61_pre_out[1]_sload_eqn, GLOBAL(QD1_outclock0), , , CD1L99Q);

--M61_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

M61_the_carries[2] = CARRY(M61_pre_out[1] $ CD1_PL_INC # !M61_the_carries[1]);


--M61_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

M61_pre_out[2]_lut_out = M61_pre_out[2] $ !M61_the_carries[2];
M61_pre_out[2]_sload_eqn = (CD1_STF & WD1_portadataout[4]) # (!CD1_STF & M61_pre_out[2]_lut_out);
M61_pre_out[2] = DFFE(M61_pre_out[2]_sload_eqn, GLOBAL(QD1_outclock0), , , CD1L99Q);

--M61_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

M61_the_carries[3] = CARRY(!M61_the_carries[2] & (M61_pre_out[2] $ !CD1_PL_INC));


--M61_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

M61_pre_out[3]_lut_out = M61_pre_out[3] $ M61_the_carries[3];
M61_pre_out[3]_sload_eqn = (CD1_STF & WD1_portadataout[5]) # (!CD1_STF & M61_pre_out[3]_lut_out);
M61_pre_out[3] = DFFE(M61_pre_out[3]_sload_eqn, GLOBAL(QD1_outclock0), , , CD1L99Q);

--M61_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

M61_the_carries[4] = CARRY(M61_pre_out[3] $ CD1_PL_INC # !M61_the_carries[3]);


--M61_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

M61_pre_out[4]_lut_out = M61_pre_out[4] $ !M61_the_carries[4];
M61_pre_out[4]_sload_eqn = (CD1_STF & WD1_portadataout[6]) # (!CD1_STF & M61_pre_out[4]_lut_out);
M61_pre_out[4] = DFFE(M61_pre_out[4]_sload_eqn, GLOBAL(QD1_outclock0), , , CD1L99Q);

--M61_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

M61_the_carries[5] = CARRY(!M61_the_carries[4] & (M61_pre_out[4] $ !CD1_PL_INC));


--M61_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is counter

M61_pre_out[5]_lut_out = M61_pre_out[5] $ M61_the_carries[5];
M61_pre_out[5]_sload_eqn = (CD1_STF & WD1_portadataout[7]) # (!CD1_STF & M61_pre_out[5]_lut_out);
M61_pre_out[5] = DFFE(M61_pre_out[5]_sload_eqn, GLOBAL(QD1_outclock0), , , CD1L99Q);

--M61_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is counter

M61_the_carries[6] = CARRY(M61_pre_out[5] $ CD1_PL_INC # !M61_the_carries[5]);


--M61_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is counter

M61_pre_out[6]_lut_out = M61_pre_out[6] $ !M61_the_carries[6];
M61_pre_out[6]_sload_eqn = (CD1_STF & WD1_portadataout[8]) # (!CD1_STF & M61_pre_out[6]_lut_out);
M61_pre_out[6] = DFFE(M61_pre_out[6]_sload_eqn, GLOBAL(QD1_outclock0), , , CD1L99Q);

--M61_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is counter

M61_the_carries[7] = CARRY(!M61_the_carries[6] & (M61_pre_out[6] $ !CD1_PL_INC));


--M61_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is counter

M61_pre_out[7]_lut_out = M61_pre_out[7] $ M61_the_carries[7];
M61_pre_out[7]_sload_eqn = (CD1_STF & WD1_portadataout[9]) # (!CD1_STF & M61_pre_out[7]_lut_out);
M61_pre_out[7] = DFFE(M61_pre_out[7]_sload_eqn, GLOBAL(QD1_outclock0), , , CD1L99Q);

--M61_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is counter

M61_the_carries[8] = CARRY(M61_pre_out[7] $ CD1_PL_INC # !M61_the_carries[7]);


--M61_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is counter

M61_pre_out[8]_lut_out = M61_pre_out[8] $ !M61_the_carries[8];
M61_pre_out[8]_sload_eqn = (CD1_STF & WD1_portadataout[10]) # (!CD1_STF & M61_pre_out[8]_lut_out);
M61_pre_out[8] = DFFE(M61_pre_out[8]_sload_eqn, GLOBAL(QD1_outclock0), , , CD1L99Q);

--M61_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is counter

M61_the_carries[9] = CARRY(!M61_the_carries[8] & (M61_pre_out[8] $ !CD1_PL_INC));


--M61_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is counter

M61_pre_out[9]_lut_out = M61_pre_out[9] $ M61_the_carries[9];
M61_pre_out[9]_sload_eqn = (CD1_STF & WD1_portadataout[11]) # (!CD1_STF & M61_pre_out[9]_lut_out);
M61_pre_out[9] = DFFE(M61_pre_out[9]_sload_eqn, GLOBAL(QD1_outclock0), , , CD1L99Q);

--M61_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is counter

M61_the_carries[10] = CARRY(M61_pre_out[9] $ CD1_PL_INC # !M61_the_carries[9]);


--M31_lsb is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lsb
--operation mode is qfbk_counter

M31_lsb_lut_out = !M31_lsb;
M31_lsb = DFFE(M31_lsb_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , YC1_daclev_adj);

--M31_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

M31_the_carries[1] = CARRY(YC1L61 $ M31_lsb);


--M31_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

M31_pre_out[1]_lut_out = M31_pre_out[1] $ M31_the_carries[1];
M31_pre_out[1] = DFFE(M31_pre_out[1]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , YC1_daclev_adj);

--M31_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

M31_the_carries[2] = CARRY(M31_pre_out[1] $ !YC1L61 # !M31_the_carries[1]);


--M31_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

M31_pre_out[2]_lut_out = M31_pre_out[2] $ !M31_the_carries[2];
M31_pre_out[2] = DFFE(M31_pre_out[2]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , YC1_daclev_adj);

--M31_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

M31_the_carries[3] = CARRY(!M31_the_carries[2] & (M31_pre_out[2] $ YC1L61));


--M31_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

M31_pre_out[3]_lut_out = M31_pre_out[3] $ M31_the_carries[3];
M31_pre_out[3] = DFFE(M31_pre_out[3]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , YC1_daclev_adj);

--M31_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

M31_the_carries[4] = CARRY(M31_pre_out[3] $ !YC1L61 # !M31_the_carries[3]);


--M31_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

M31_pre_out[4]_lut_out = M31_pre_out[4] $ !M31_the_carries[4];
M31_pre_out[4] = DFFE(M31_pre_out[4]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , YC1_daclev_adj);

--M31_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

M31_the_carries[5] = CARRY(!M31_the_carries[4] & (M31_pre_out[4] $ YC1L61));


--M31_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

M31_pre_out[5]_lut_out = M31_pre_out[5] $ M31_the_carries[5];
M31_pre_out[5] = DFFE(M31_pre_out[5]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , YC1_daclev_adj);

--M31_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

M31_the_carries[6] = CARRY(M31_pre_out[5] $ !YC1L61 # !M31_the_carries[5]);


--M31_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

M31_pre_out[6]_lut_out = M31_pre_out[6] $ !M31_the_carries[6];
M31_pre_out[6] = DFFE(M31_pre_out[6]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , YC1_daclev_adj);

--M31_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

M31_the_carries[7] = CARRY(!M31_the_carries[6] & (M31_pre_out[6] $ YC1L61));


--M31_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is normal

M31_pre_out[7]_lut_out = M31_pre_out[7] $ M31_the_carries[7];
M31_pre_out[7] = DFFE(M31_pre_out[7]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , YC1_daclev_adj);


--M41_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

M41_sload_path[4]_lut_out = M41_sload_path[4] $ !M41L9;
M41_sload_path[4]_reg_input = !M41_pre_sclr & M41_sload_path[4]_lut_out;
M41_sload_path[4] = DFFE(M41_sload_path[4]_reg_input, GLOBAL(QD1_outclock0), , , !HD1L4Q);

--M41L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

M41L11 = CARRY(M41_sload_path[4] & !M41L9);


--M41_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

M41_sload_path[3]_lut_out = M41_sload_path[3] $ M41L7;
M41_sload_path[3]_reg_input = !M41_pre_sclr & M41_sload_path[3]_lut_out;
M41_sload_path[3] = DFFE(M41_sload_path[3]_reg_input, GLOBAL(QD1_outclock0), , , !HD1L4Q);

--M41L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

M41L9 = CARRY(!M41L7 # !M41_sload_path[3]);


--M41_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

M41_sload_path[2]_lut_out = M41_sload_path[2] $ !M41L5;
M41_sload_path[2]_reg_input = !M41_pre_sclr & M41_sload_path[2]_lut_out;
M41_sload_path[2] = DFFE(M41_sload_path[2]_reg_input, GLOBAL(QD1_outclock0), , , !HD1L4Q);

--M41L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

M41L7 = CARRY(M41_sload_path[2] & !M41L5);


--M41_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

M41_sload_path[1]_lut_out = M41_sload_path[1] $ M41L3;
M41_sload_path[1]_reg_input = !M41_pre_sclr & M41_sload_path[1]_lut_out;
M41_sload_path[1] = DFFE(M41_sload_path[1]_reg_input, GLOBAL(QD1_outclock0), , , !HD1L4Q);

--M41L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

M41L5 = CARRY(!M41L3 # !M41_sload_path[1]);


--M41_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M41_sload_path[0]_lut_out = !M41_sload_path[0];
M41_sload_path[0]_reg_input = !M41_pre_sclr & M41_sload_path[0]_lut_out;
M41_sload_path[0] = DFFE(M41_sload_path[0]_reg_input, GLOBAL(QD1_outclock0), , , !HD1L4Q);

--M41L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M41L3 = CARRY(M41_sload_path[0]);


--M41L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

M41L22 = RB51_aeb_out # M41L11;

--M41_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

M41_cout = CARRY(!RB51_aeb_out & !M41L11);


--M51_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

M51_sload_path[3]_lut_out = M51_sload_path[3] $ M51L7;
M51_sload_path[3]_reg_input = !RB61_aeb_out & M51_sload_path[3]_lut_out;
M51_sload_path[3] = DFFE(M51_sload_path[3]_reg_input, GLOBAL(QD1_outclock0), HD1L7Q, , M41L31);

--M51L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

M51L9 = CARRY(!M51L7 # !M51_sload_path[3]);


--M51_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

M51_sload_path[2]_lut_out = M51_sload_path[2] $ !M51L5;
M51_sload_path[2]_reg_input = !RB61_aeb_out & M51_sload_path[2]_lut_out;
M51_sload_path[2] = DFFE(M51_sload_path[2]_reg_input, GLOBAL(QD1_outclock0), HD1L7Q, , M41L31);

--M51L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

M51L7 = CARRY(M51_sload_path[2] & !M51L5);


--M51_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

M51_sload_path[1]_lut_out = M51_sload_path[1] $ M51L3;
M51_sload_path[1]_reg_input = !RB61_aeb_out & M51_sload_path[1]_lut_out;
M51_sload_path[1] = DFFE(M51_sload_path[1]_reg_input, GLOBAL(QD1_outclock0), HD1L7Q, , M41L31);

--M51L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

M51L5 = CARRY(!M51L3 # !M51_sload_path[1]);


--M51_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M51_sload_path[0]_lut_out = !M51_sload_path[0];
M51_sload_path[0]_reg_input = !RB61_aeb_out & M51_sload_path[0]_lut_out;
M51_sload_path[0] = DFFE(M51_sload_path[0]_reg_input, GLOBAL(QD1_outclock0), HD1L7Q, , M41L31);

--M51L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M51L3 = CARRY(M51_sload_path[0]);


--M51L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

M51L81 = RB61_aeb_out # !M51L9;

--M51_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

M51_cout = CARRY(RB61_aeb_out # !M51L9);


--UD1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant
--operation mode is normal

UD1_lcell_hgrant = GND;


--UD1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0
--operation mode is normal

UD1_lcell_hresp0 = !B1L43Q;


--UD1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1
--operation mode is normal

UD1_lcell_hresp1 = VCC;


--QD2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1
QD2_outclock1 = PLL(CLK1p, , );


--QD1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0
QD1_outclock0 = PLL(CLK2p, , );

--QD1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1
QD1_outclock1 = PLL(CLK2p, , );


--X1L151 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~6COMBOUT
--operation mode is arithmetic

X1L151 = !X1_ina[0] & X1_max_val[0];

--X1L051 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~6
--operation mode is arithmetic

X1L051 = CARRY(!X1_ina[0] & X1_max_val[0]);


--X1L351 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~7COMBOUT
--operation mode is arithmetic

X1L351 = X1L131 & X1_max_val[1] & X1L051 # !X1L131 & (X1_max_val[1] # X1L051);

--X1L251 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~7
--operation mode is arithmetic

X1L251 = CARRY(X1L131 & (!X1L051 # !X1_max_val[1]) # !X1L131 & !X1_max_val[1] & !X1L051);


--X1L551 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~8COMBOUT
--operation mode is arithmetic

X1L551 = X1L331 & X1_max_val[2] & !X1L251 # !X1L331 & (X1_max_val[2] # !X1L251);

--X1L451 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~8
--operation mode is arithmetic

X1L451 = CARRY(X1L331 & X1_max_val[2] & !X1L251 # !X1L331 & (X1_max_val[2] # !X1L251));


--X1L751 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~9COMBOUT
--operation mode is arithmetic

X1L751 = X1L531 & X1_max_val[3] & X1L451 # !X1L531 & (X1_max_val[3] # X1L451);

--X1L651 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~9
--operation mode is arithmetic

X1L651 = CARRY(X1L531 & (!X1L451 # !X1_max_val[3]) # !X1L531 & !X1_max_val[3] & !X1L451);


--X1L951 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~10COMBOUT
--operation mode is arithmetic

X1L951 = X1L731 & X1_max_val[4] & !X1L651 # !X1L731 & (X1_max_val[4] # !X1L651);

--X1L851 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~10
--operation mode is arithmetic

X1L851 = CARRY(X1L731 & X1_max_val[4] & !X1L651 # !X1L731 & (X1_max_val[4] # !X1L651));


--X1L161 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~11COMBOUT
--operation mode is arithmetic

X1L161 = X1L931 & X1_max_val[5] & X1L851 # !X1L931 & (X1_max_val[5] # X1L851);

--X1L061 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~11
--operation mode is arithmetic

X1L061 = CARRY(X1L931 & (!X1L851 # !X1_max_val[5]) # !X1L931 & !X1_max_val[5] & !X1L851);


--X1L361 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~12COMBOUT
--operation mode is arithmetic

X1L361 = X1L141 & X1_max_val[6] & !X1L061 # !X1L141 & (X1_max_val[6] # !X1L061);

--X1L261 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~12
--operation mode is arithmetic

X1L261 = CARRY(X1L141 & X1_max_val[6] & !X1L061 # !X1L141 & (X1_max_val[6] # !X1L061));


--X1L561 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~13COMBOUT
--operation mode is arithmetic

X1L561 = X1L341 & X1_max_val[7] & X1L261 # !X1L341 & (X1_max_val[7] # X1L261);

--X1L461 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~13
--operation mode is arithmetic

X1L461 = CARRY(X1L341 & (!X1L261 # !X1_max_val[7]) # !X1L341 & !X1_max_val[7] & !X1L261);


--X1L761 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~14COMBOUT
--operation mode is arithmetic

X1L761 = X1L541 & X1_max_val[8] & !X1L461 # !X1L541 & (X1_max_val[8] # !X1L461);

--X1L661 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~14
--operation mode is arithmetic

X1L661 = CARRY(X1L541 & X1_max_val[8] & !X1L461 # !X1L541 & (X1_max_val[8] # !X1L461));


--X1L861 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~15
--operation mode is normal

X1L861 = X1L741 & X1_max_val[9] & X1L661 # !X1L741 & (X1_max_val[9] # X1L661);


--X1L191 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~6COMBOUT
--operation mode is arithmetic

X1L191 = !X1L961 & X1_max_val[0];

--X1L091 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~6
--operation mode is arithmetic

X1L091 = CARRY(!X1L961 & X1_max_val[0]);


--X1L391 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~7COMBOUT
--operation mode is arithmetic

X1L391 = X1L171 & X1_max_val[1] & X1L091 # !X1L171 & (X1_max_val[1] # X1L091);

--X1L291 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~7
--operation mode is arithmetic

X1L291 = CARRY(X1L171 & (!X1L091 # !X1_max_val[1]) # !X1L171 & !X1_max_val[1] & !X1L091);


--X1L591 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~8COMBOUT
--operation mode is arithmetic

X1L591 = X1L371 & X1_max_val[2] & !X1L291 # !X1L371 & (X1_max_val[2] # !X1L291);

--X1L491 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~8
--operation mode is arithmetic

X1L491 = CARRY(X1L371 & X1_max_val[2] & !X1L291 # !X1L371 & (X1_max_val[2] # !X1L291));


--X1L791 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~9COMBOUT
--operation mode is arithmetic

X1L791 = X1L571 & X1_max_val[3] & X1L491 # !X1L571 & (X1_max_val[3] # X1L491);

--X1L691 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~9
--operation mode is arithmetic

X1L691 = CARRY(X1L571 & (!X1L491 # !X1_max_val[3]) # !X1L571 & !X1_max_val[3] & !X1L491);


--X1L991 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~10COMBOUT
--operation mode is arithmetic

X1L991 = X1L771 & X1_max_val[4] & !X1L691 # !X1L771 & (X1_max_val[4] # !X1L691);

--X1L891 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~10
--operation mode is arithmetic

X1L891 = CARRY(X1L771 & X1_max_val[4] & !X1L691 # !X1L771 & (X1_max_val[4] # !X1L691));


--X1L102 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~11COMBOUT
--operation mode is arithmetic

X1L102 = X1L971 & X1_max_val[5] & X1L891 # !X1L971 & (X1_max_val[5] # X1L891);

--X1L002 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~11
--operation mode is arithmetic

X1L002 = CARRY(X1L971 & (!X1L891 # !X1_max_val[5]) # !X1L971 & !X1_max_val[5] & !X1L891);


--X1L302 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~12COMBOUT
--operation mode is arithmetic

X1L302 = X1L181 & X1_max_val[6] & !X1L002 # !X1L181 & (X1_max_val[6] # !X1L002);

--X1L202 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~12
--operation mode is arithmetic

X1L202 = CARRY(X1L181 & X1_max_val[6] & !X1L002 # !X1L181 & (X1_max_val[6] # !X1L002));


--X1L502 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~13COMBOUT
--operation mode is arithmetic

X1L502 = X1L381 & X1_max_val[7] & X1L202 # !X1L381 & (X1_max_val[7] # X1L202);

--X1L402 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~13
--operation mode is arithmetic

X1L402 = CARRY(X1L381 & (!X1L202 # !X1_max_val[7]) # !X1L381 & !X1_max_val[7] & !X1L202);


--X1L702 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~14COMBOUT
--operation mode is arithmetic

X1L702 = X1L581 & X1_max_val[8] & !X1L402 # !X1L581 & (X1_max_val[8] # !X1L402);

--X1L602 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~14
--operation mode is arithmetic

X1L602 = CARRY(X1L581 & X1_max_val[8] & !X1L402 # !X1L581 & (X1_max_val[8] # !X1L402));


--X1L802 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~15
--operation mode is normal

X1L802 = X1L781 & X1_max_val[9] & X1L602 # !X1L781 & (X1_max_val[9] # X1L602);


--X1L37 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~6COMBOUT
--operation mode is arithmetic

X1L37 = !X1_ina[0] & X1_inb[0];

--X1L27 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~6
--operation mode is arithmetic

X1L27 = CARRY(!X1_ina[0] & X1_inb[0]);


--X1L57 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~7COMBOUT
--operation mode is arithmetic

X1L57 = X1L35 & X1_inb[1] & X1L27 # !X1L35 & (X1_inb[1] # X1L27);

--X1L47 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~7
--operation mode is arithmetic

X1L47 = CARRY(X1L35 & (!X1L27 # !X1_inb[1]) # !X1L35 & !X1_inb[1] & !X1L27);


--X1L77 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~8COMBOUT
--operation mode is arithmetic

X1L77 = X1L55 & X1_inb[2] & !X1L47 # !X1L55 & (X1_inb[2] # !X1L47);

--X1L67 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~8
--operation mode is arithmetic

X1L67 = CARRY(X1L55 & X1_inb[2] & !X1L47 # !X1L55 & (X1_inb[2] # !X1L47));


--X1L97 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~9COMBOUT
--operation mode is arithmetic

X1L97 = X1L75 & X1_inb[3] & X1L67 # !X1L75 & (X1_inb[3] # X1L67);

--X1L87 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~9
--operation mode is arithmetic

X1L87 = CARRY(X1L75 & (!X1L67 # !X1_inb[3]) # !X1L75 & !X1_inb[3] & !X1L67);


--X1L18 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~10COMBOUT
--operation mode is arithmetic

X1L18 = X1L95 & X1_inb[4] & !X1L87 # !X1L95 & (X1_inb[4] # !X1L87);

--X1L08 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~10
--operation mode is arithmetic

X1L08 = CARRY(X1L95 & X1_inb[4] & !X1L87 # !X1L95 & (X1_inb[4] # !X1L87));


--X1L38 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~11COMBOUT
--operation mode is arithmetic

X1L38 = X1L16 & X1_inb[5] & X1L08 # !X1L16 & (X1_inb[5] # X1L08);

--X1L28 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~11
--operation mode is arithmetic

X1L28 = CARRY(X1L16 & (!X1L08 # !X1_inb[5]) # !X1L16 & !X1_inb[5] & !X1L08);


--X1L58 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~12COMBOUT
--operation mode is arithmetic

X1L58 = X1L36 & X1_inb[6] & !X1L28 # !X1L36 & (X1_inb[6] # !X1L28);

--X1L48 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~12
--operation mode is arithmetic

X1L48 = CARRY(X1L36 & X1_inb[6] & !X1L28 # !X1L36 & (X1_inb[6] # !X1L28));


--X1L78 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~13COMBOUT
--operation mode is arithmetic

X1L78 = X1L56 & X1_inb[7] & X1L48 # !X1L56 & (X1_inb[7] # X1L48);

--X1L68 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~13
--operation mode is arithmetic

X1L68 = CARRY(X1L56 & (!X1L48 # !X1_inb[7]) # !X1L56 & !X1_inb[7] & !X1L48);


--X1L98 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~14COMBOUT
--operation mode is arithmetic

X1L98 = X1L76 & X1_inb[8] & !X1L68 # !X1L76 & (X1_inb[8] # !X1L68);

--X1L88 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~14
--operation mode is arithmetic

X1L88 = CARRY(X1L76 & X1_inb[8] & !X1L68 # !X1L76 & (X1_inb[8] # !X1L68));


--X1L09 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~15
--operation mode is normal

X1L09 = X1L96 & X1_inb[9] & X1L88 # !X1L96 & (X1_inb[9] # X1L88);


--X1L311 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~6COMBOUT
--operation mode is arithmetic

X1L311 = !X1L19 & X1_inb[0];

--X1L211 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~6
--operation mode is arithmetic

X1L211 = CARRY(!X1L19 & X1_inb[0]);


--X1L511 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~7COMBOUT
--operation mode is arithmetic

X1L511 = X1L39 & X1_inb[1] & X1L211 # !X1L39 & (X1_inb[1] # X1L211);

--X1L411 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~7
--operation mode is arithmetic

X1L411 = CARRY(X1L39 & (!X1L211 # !X1_inb[1]) # !X1L39 & !X1_inb[1] & !X1L211);


--X1L711 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~8COMBOUT
--operation mode is arithmetic

X1L711 = X1L59 & X1_inb[2] & !X1L411 # !X1L59 & (X1_inb[2] # !X1L411);

--X1L611 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~8
--operation mode is arithmetic

X1L611 = CARRY(X1L59 & X1_inb[2] & !X1L411 # !X1L59 & (X1_inb[2] # !X1L411));


--X1L911 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~9COMBOUT
--operation mode is arithmetic

X1L911 = X1L79 & X1_inb[3] & X1L611 # !X1L79 & (X1_inb[3] # X1L611);

--X1L811 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~9
--operation mode is arithmetic

X1L811 = CARRY(X1L79 & (!X1L611 # !X1_inb[3]) # !X1L79 & !X1_inb[3] & !X1L611);


--X1L121 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~10COMBOUT
--operation mode is arithmetic

X1L121 = X1L99 & X1_inb[4] & !X1L811 # !X1L99 & (X1_inb[4] # !X1L811);

--X1L021 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~10
--operation mode is arithmetic

X1L021 = CARRY(X1L99 & X1_inb[4] & !X1L811 # !X1L99 & (X1_inb[4] # !X1L811));


--X1L321 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~11COMBOUT
--operation mode is arithmetic

X1L321 = X1L101 & X1_inb[5] & X1L021 # !X1L101 & (X1_inb[5] # X1L021);

--X1L221 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~11
--operation mode is arithmetic

X1L221 = CARRY(X1L101 & (!X1L021 # !X1_inb[5]) # !X1L101 & !X1_inb[5] & !X1L021);


--X1L521 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~12COMBOUT
--operation mode is arithmetic

X1L521 = X1L301 & X1_inb[6] & !X1L221 # !X1L301 & (X1_inb[6] # !X1L221);

--X1L421 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~12
--operation mode is arithmetic

X1L421 = CARRY(X1L301 & X1_inb[6] & !X1L221 # !X1L301 & (X1_inb[6] # !X1L221));


--X1L721 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~13COMBOUT
--operation mode is arithmetic

X1L721 = X1L501 & X1_inb[7] & X1L421 # !X1L501 & (X1_inb[7] # X1L421);

--X1L621 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~13
--operation mode is arithmetic

X1L621 = CARRY(X1L501 & (!X1L421 # !X1_inb[7]) # !X1L501 & !X1_inb[7] & !X1L421);


--X1L921 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~14COMBOUT
--operation mode is arithmetic

X1L921 = X1L701 & X1_inb[8] & !X1L621 # !X1L701 & (X1_inb[8] # !X1L621);

--X1L821 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~14
--operation mode is arithmetic

X1L821 = CARRY(X1L701 & X1_inb[8] & !X1L621 # !X1L701 & (X1_inb[8] # !X1L621));


--X1L031 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~15
--operation mode is normal

X1L031 = X1L901 & X1_inb[9] & X1L821 # !X1L901 & (X1_inb[9] # X1L821);


--X1L012 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~0COMBOUT
--operation mode is arithmetic

X1L012 = !X1_adcmax[0] & X1_ina[0];

--X1L902 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~0
--operation mode is arithmetic

X1L902 = CARRY(!X1_adcmax[0] & X1_ina[0]);


--X1L212 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~1COMBOUT
--operation mode is arithmetic

X1L212 = X1_adcmax[1] & X1_ina[1] & X1L902 # !X1_adcmax[1] & (X1_ina[1] # X1L902);

--X1L112 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~1
--operation mode is arithmetic

X1L112 = CARRY(X1_adcmax[1] & (!X1L902 # !X1_ina[1]) # !X1_adcmax[1] & !X1_ina[1] & !X1L902);


--X1L412 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~2COMBOUT
--operation mode is arithmetic

X1L412 = X1_adcmax[2] & X1_ina[2] & !X1L112 # !X1_adcmax[2] & (X1_ina[2] # !X1L112);

--X1L312 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~2
--operation mode is arithmetic

X1L312 = CARRY(X1_adcmax[2] & X1_ina[2] & !X1L112 # !X1_adcmax[2] & (X1_ina[2] # !X1L112));


--X1L612 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~3COMBOUT
--operation mode is arithmetic

X1L612 = X1_adcmax[3] & X1_ina[3] & X1L312 # !X1_adcmax[3] & (X1_ina[3] # X1L312);

--X1L512 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~3
--operation mode is arithmetic

X1L512 = CARRY(X1_adcmax[3] & (!X1L312 # !X1_ina[3]) # !X1_adcmax[3] & !X1_ina[3] & !X1L312);


--X1L812 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~4COMBOUT
--operation mode is arithmetic

X1L812 = X1_adcmax[4] & X1_ina[4] & !X1L512 # !X1_adcmax[4] & (X1_ina[4] # !X1L512);

--X1L712 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~4
--operation mode is arithmetic

X1L712 = CARRY(X1_adcmax[4] & X1_ina[4] & !X1L512 # !X1_adcmax[4] & (X1_ina[4] # !X1L512));


--X1L022 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~5COMBOUT
--operation mode is arithmetic

X1L022 = X1_adcmax[5] & X1_ina[5] & X1L712 # !X1_adcmax[5] & (X1_ina[5] # X1L712);

--X1L912 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~5
--operation mode is arithmetic

X1L912 = CARRY(X1_adcmax[5] & (!X1L712 # !X1_ina[5]) # !X1_adcmax[5] & !X1_ina[5] & !X1L712);


--X1L222 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~6COMBOUT
--operation mode is arithmetic

X1L222 = X1_adcmax[6] & X1_ina[6] & !X1L912 # !X1_adcmax[6] & (X1_ina[6] # !X1L912);

--X1L122 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~6
--operation mode is arithmetic

X1L122 = CARRY(X1_adcmax[6] & X1_ina[6] & !X1L912 # !X1_adcmax[6] & (X1_ina[6] # !X1L912));


--X1L422 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~7COMBOUT
--operation mode is arithmetic

X1L422 = X1_adcmax[7] & X1_ina[7] & X1L122 # !X1_adcmax[7] & (X1_ina[7] # X1L122);

--X1L322 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~7
--operation mode is arithmetic

X1L322 = CARRY(X1_adcmax[7] & (!X1L122 # !X1_ina[7]) # !X1_adcmax[7] & !X1_ina[7] & !X1L122);


--X1L622 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~8COMBOUT
--operation mode is arithmetic

X1L622 = X1_adcmax[8] & X1_ina[8] & !X1L322 # !X1_adcmax[8] & (X1_ina[8] # !X1L322);

--X1L522 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~8
--operation mode is arithmetic

X1L522 = CARRY(X1_adcmax[8] & X1_ina[8] & !X1L322 # !X1_adcmax[8] & (X1_ina[8] # !X1L322));


--X1L722 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~9
--operation mode is normal

X1L722 = X1_adcmax[9] & X1_ina[9] & X1L522 # !X1_adcmax[9] & (X1_ina[9] # X1L522);


--U1L93 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1
--operation mode is arithmetic

U1L93 = U1_dpr_wadr[0] $ U1_dpr_radr[0];

--U1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1COUT
--operation mode is arithmetic

U1L04 = CARRY(U1_dpr_wadr[0] # !U1_dpr_radr[0]);


--U1L14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2
--operation mode is arithmetic

U1L14 = U1_dpr_wadr[1] $ U1_dpr_radr[1] $ !U1L04;

--U1L24 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2COUT
--operation mode is arithmetic

U1L24 = CARRY(U1_dpr_wadr[1] & U1_dpr_radr[1] & !U1L04 # !U1_dpr_wadr[1] & (U1_dpr_radr[1] # !U1L04));


--U1L34 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3
--operation mode is arithmetic

U1L34 = U1_dpr_wadr[2] $ U1_dpr_radr[2] $ U1L24;

--U1L44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3COUT
--operation mode is arithmetic

U1L44 = CARRY(U1_dpr_wadr[2] & (!U1L24 # !U1_dpr_radr[2]) # !U1_dpr_wadr[2] & !U1_dpr_radr[2] & !U1L24);


--U1L54 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4
--operation mode is arithmetic

U1L54 = U1_dpr_wadr[3] $ U1_dpr_radr[3] $ !U1L44;

--U1L64 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4COUT
--operation mode is arithmetic

U1L64 = CARRY(U1_dpr_wadr[3] & U1_dpr_radr[3] & !U1L44 # !U1_dpr_wadr[3] & (U1_dpr_radr[3] # !U1L44));


--U1L74 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5
--operation mode is arithmetic

U1L74 = U1_dpr_wadr[4] $ U1_dpr_radr[4] $ U1L64;

--U1L84 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5COUT
--operation mode is arithmetic

U1L84 = CARRY(U1_dpr_wadr[4] & (!U1L64 # !U1_dpr_radr[4]) # !U1_dpr_wadr[4] & !U1_dpr_radr[4] & !U1L64);


--U1L94 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6
--operation mode is arithmetic

U1L94 = U1_dpr_wadr[5] $ U1_dpr_radr[5] $ !U1L84;

--U1L05 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6COUT
--operation mode is arithmetic

U1L05 = CARRY(U1_dpr_wadr[5] & U1_dpr_radr[5] & !U1L84 # !U1_dpr_wadr[5] & (U1_dpr_radr[5] # !U1L84));


--U1L15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7
--operation mode is arithmetic

U1L15 = U1_dpr_wadr[6] $ U1_dpr_radr[6] $ U1L05;

--U1L25 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7COUT
--operation mode is arithmetic

U1L25 = CARRY(U1_dpr_wadr[6] & (!U1L05 # !U1_dpr_radr[6]) # !U1_dpr_wadr[6] & !U1_dpr_radr[6] & !U1L05);


--U1L35 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8
--operation mode is arithmetic

U1L35 = U1_dpr_wadr[7] $ U1_dpr_radr[7] $ !U1L25;

--U1L45 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8COUT
--operation mode is arithmetic

U1L45 = CARRY(U1_dpr_wadr[7] & U1_dpr_radr[7] & !U1L25 # !U1_dpr_wadr[7] & (U1_dpr_radr[7] # !U1L25));


--U1L55 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9
--operation mode is arithmetic

U1L55 = U1_dpr_wadr[8] $ U1_dpr_radr[8] $ U1L45;

--U1L65 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9COUT
--operation mode is arithmetic

U1L65 = CARRY(U1_dpr_wadr[8] & (!U1L45 # !U1_dpr_radr[8]) # !U1_dpr_wadr[8] & !U1_dpr_radr[8] & !U1L45);


--U1L75 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10
--operation mode is arithmetic

U1L75 = U1_dpr_wadr[9] $ U1_dpr_radr[9] $ !U1L65;

--U1L85 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10COUT
--operation mode is arithmetic

U1L85 = CARRY(U1_dpr_wadr[9] & U1_dpr_radr[9] & !U1L65 # !U1_dpr_wadr[9] & (U1_dpr_radr[9] # !U1L65));


--U1L95 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11
--operation mode is arithmetic

U1L95 = U1_dpr_wadr[10] $ U1_dpr_radr[10] $ U1L85;

--U1L06 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11COUT
--operation mode is arithmetic

U1L06 = CARRY(U1_dpr_wadr[10] & (!U1L85 # !U1_dpr_radr[10]) # !U1_dpr_wadr[10] & !U1_dpr_radr[10] & !U1L85);


--U1L16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12
--operation mode is arithmetic

U1L16 = U1_dpr_wadr[11] $ U1_dpr_radr[11] $ !U1L06;

--U1L26 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12COUT
--operation mode is arithmetic

U1L26 = CARRY(U1_dpr_wadr[11] & U1_dpr_radr[11] & !U1L06 # !U1_dpr_wadr[11] & (U1_dpr_radr[11] # !U1L06));


--U1L36 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13
--operation mode is arithmetic

U1L36 = U1_dpr_wadr[12] $ U1_dpr_radr[12] $ U1L26;

--U1L46 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13COUT
--operation mode is arithmetic

U1L46 = CARRY(U1_dpr_wadr[12] & (!U1L26 # !U1_dpr_radr[12]) # !U1_dpr_wadr[12] & !U1_dpr_radr[12] & !U1L26);


--U1L56 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~14
--operation mode is normal

U1L56 = U1_dpr_wadr[13] $ U1_dpr_radr[13] $ !U1L46;


--U1L39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1
--operation mode is arithmetic

U1L39 = U1_dpr_wadr[0] $ U1_dpr_radr[0];

--U1L49 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1COUT
--operation mode is arithmetic

U1L49 = CARRY(U1_dpr_radr[0] # !U1_dpr_wadr[0]);


--U1L59 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2
--operation mode is arithmetic

U1L59 = U1_dpr_wadr[1] $ U1_dpr_radr[1] $ !U1L49;

--U1L69 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2COUT
--operation mode is arithmetic

U1L69 = CARRY(U1_dpr_wadr[1] & (!U1L49 # !U1_dpr_radr[1]) # !U1_dpr_wadr[1] & !U1_dpr_radr[1] & !U1L49);


--U1L79 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3
--operation mode is arithmetic

U1L79 = U1_dpr_wadr[2] $ U1_dpr_radr[2] $ U1L69;

--U1L89 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3COUT
--operation mode is arithmetic

U1L89 = CARRY(U1_dpr_wadr[2] & U1_dpr_radr[2] & !U1L69 # !U1_dpr_wadr[2] & (U1_dpr_radr[2] # !U1L69));


--U1L99 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4
--operation mode is arithmetic

U1L99 = U1_dpr_wadr[3] $ U1_dpr_radr[3] $ !U1L89;

--U1L001 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4COUT
--operation mode is arithmetic

U1L001 = CARRY(U1_dpr_wadr[3] & (!U1L89 # !U1_dpr_radr[3]) # !U1_dpr_wadr[3] & !U1_dpr_radr[3] & !U1L89);


--U1L101 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5
--operation mode is arithmetic

U1L101 = U1_dpr_wadr[4] $ U1_dpr_radr[4] $ U1L001;

--U1L201 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5COUT
--operation mode is arithmetic

U1L201 = CARRY(U1_dpr_wadr[4] & U1_dpr_radr[4] & !U1L001 # !U1_dpr_wadr[4] & (U1_dpr_radr[4] # !U1L001));


--U1L301 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6
--operation mode is arithmetic

U1L301 = U1_dpr_wadr[5] $ U1_dpr_radr[5] $ !U1L201;

--U1L401 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6COUT
--operation mode is arithmetic

U1L401 = CARRY(U1_dpr_wadr[5] & (!U1L201 # !U1_dpr_radr[5]) # !U1_dpr_wadr[5] & !U1_dpr_radr[5] & !U1L201);


--U1L501 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7
--operation mode is arithmetic

U1L501 = U1_dpr_wadr[6] $ U1_dpr_radr[6] $ U1L401;

--U1L601 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7COUT
--operation mode is arithmetic

U1L601 = CARRY(U1_dpr_wadr[6] & U1_dpr_radr[6] & !U1L401 # !U1_dpr_wadr[6] & (U1_dpr_radr[6] # !U1L401));


--U1L701 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8
--operation mode is arithmetic

U1L701 = U1_dpr_wadr[7] $ U1_dpr_radr[7] $ !U1L601;

--U1L801 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8COUT
--operation mode is arithmetic

U1L801 = CARRY(U1_dpr_wadr[7] & (!U1L601 # !U1_dpr_radr[7]) # !U1_dpr_wadr[7] & !U1_dpr_radr[7] & !U1L601);


--U1L901 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9
--operation mode is arithmetic

U1L901 = U1_dpr_wadr[8] $ U1_dpr_radr[8] $ U1L801;

--U1L011 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9COUT
--operation mode is arithmetic

U1L011 = CARRY(U1_dpr_wadr[8] & U1_dpr_radr[8] & !U1L801 # !U1_dpr_wadr[8] & (U1_dpr_radr[8] # !U1L801));


--U1L111 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10
--operation mode is arithmetic

U1L111 = U1_dpr_wadr[9] $ U1_dpr_radr[9] $ !U1L011;

--U1L211 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10COUT
--operation mode is arithmetic

U1L211 = CARRY(U1_dpr_wadr[9] & (!U1L011 # !U1_dpr_radr[9]) # !U1_dpr_wadr[9] & !U1_dpr_radr[9] & !U1L011);


--U1L311 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11
--operation mode is arithmetic

U1L311 = U1_dpr_wadr[10] $ U1_dpr_radr[10] $ U1L211;

--U1L411 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11COUT
--operation mode is arithmetic

U1L411 = CARRY(U1_dpr_wadr[10] & U1_dpr_radr[10] & !U1L211 # !U1_dpr_wadr[10] & (U1_dpr_radr[10] # !U1L211));


--U1L511 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12
--operation mode is arithmetic

U1L511 = U1_dpr_wadr[11] $ U1_dpr_radr[11] $ !U1L411;

--U1L611 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12COUT
--operation mode is arithmetic

U1L611 = CARRY(U1_dpr_wadr[11] & (!U1L411 # !U1_dpr_radr[11]) # !U1_dpr_wadr[11] & !U1_dpr_radr[11] & !U1L411);


--U1L711 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~13
--operation mode is normal

U1L711 = U1_dpr_wadr[12] $ U1_dpr_radr[12] $ U1L611;


--X1L35 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~1
--operation mode is arithmetic

X1L35 = !X1_ina[1];

--X1L45 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~1COUT
--operation mode is arithmetic

X1L45 = CARRY(X1_ina[1]);


--X1L55 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~2
--operation mode is arithmetic

X1L55 = X1_ina[2] $ !X1L45;

--X1L65 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~2COUT
--operation mode is arithmetic

X1L65 = CARRY(!X1_ina[2] & !X1L45);


--X1L75 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~3
--operation mode is arithmetic

X1L75 = X1_ina[3] $ !X1L65;

--X1L85 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~3COUT
--operation mode is arithmetic

X1L85 = CARRY(X1_ina[3] & !X1L65);


--X1L95 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~4
--operation mode is arithmetic

X1L95 = X1_ina[4] $ X1L85;

--X1L06 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~4COUT
--operation mode is arithmetic

X1L06 = CARRY(!X1L85 # !X1_ina[4]);


--X1L16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~5
--operation mode is arithmetic

X1L16 = X1_ina[5] $ !X1L06;

--X1L26 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~5COUT
--operation mode is arithmetic

X1L26 = CARRY(X1_ina[5] & !X1L06);


--X1L36 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~6
--operation mode is arithmetic

X1L36 = X1_ina[6] $ X1L26;

--X1L46 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~6COUT
--operation mode is arithmetic

X1L46 = CARRY(!X1L26 # !X1_ina[6]);


--X1L56 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~7
--operation mode is arithmetic

X1L56 = X1_ina[7] $ !X1L46;

--X1L66 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~7COUT
--operation mode is arithmetic

X1L66 = CARRY(X1_ina[7] & !X1L46);


--X1L76 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~8
--operation mode is arithmetic

X1L76 = X1_ina[8] $ X1L66;

--X1L86 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~8COUT
--operation mode is arithmetic

X1L86 = CARRY(!X1L66 # !X1_ina[8]);


--X1L96 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~9
--operation mode is arithmetic

X1L96 = X1_ina[9] $ !X1L86;

--X1L07 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~9COUT
--operation mode is arithmetic

X1L07 = CARRY(X1_ina[9] & !X1L86);


--X1L17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~10
--operation mode is normal

X1L17 = X1L07;


--X1L131 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~1
--operation mode is arithmetic

X1L131 = !X1_ina[1];

--X1L231 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~1COUT
--operation mode is arithmetic

X1L231 = CARRY(X1_ina[1]);


--X1L331 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~2
--operation mode is arithmetic

X1L331 = X1_ina[2] $ X1L231;

--X1L431 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~2COUT
--operation mode is arithmetic

X1L431 = CARRY(!X1L231 # !X1_ina[2]);


--X1L531 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~3
--operation mode is arithmetic

X1L531 = X1_ina[3] $ !X1L431;

--X1L631 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~3COUT
--operation mode is arithmetic

X1L631 = CARRY(X1_ina[3] & !X1L431);


--X1L731 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~4
--operation mode is arithmetic

X1L731 = X1_ina[4] $ X1L631;

--X1L831 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~4COUT
--operation mode is arithmetic

X1L831 = CARRY(!X1L631 # !X1_ina[4]);


--X1L931 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~5
--operation mode is arithmetic

X1L931 = X1_ina[5] $ !X1L831;

--X1L041 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~5COUT
--operation mode is arithmetic

X1L041 = CARRY(X1_ina[5] & !X1L831);


--X1L141 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~6
--operation mode is arithmetic

X1L141 = X1_ina[6] $ !X1L041;

--X1L241 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~6COUT
--operation mode is arithmetic

X1L241 = CARRY(!X1_ina[6] & !X1L041);


--X1L341 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~7
--operation mode is arithmetic

X1L341 = X1_ina[7] $ !X1L241;

--X1L441 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~7COUT
--operation mode is arithmetic

X1L441 = CARRY(X1_ina[7] & !X1L241);


--X1L541 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~8
--operation mode is arithmetic

X1L541 = X1_ina[8] $ X1L441;

--X1L641 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~8COUT
--operation mode is arithmetic

X1L641 = CARRY(!X1L441 # !X1_ina[8]);


--X1L741 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~9
--operation mode is arithmetic

X1L741 = X1_ina[9] $ !X1L641;

--X1L841 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~9COUT
--operation mode is arithmetic

X1L841 = CARRY(X1_ina[9] & !X1L641);


--X1L941 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~10
--operation mode is normal

X1L941 = X1L841;


--BD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1
--operation mode is arithmetic

BD1L5 = M71_q[0] $ BD1_tx_dpr_waddr[0];

--BD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1COUT
--operation mode is arithmetic

BD1L6 = CARRY(BD1_tx_dpr_waddr[0] # !M71_q[0]);


--BD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2
--operation mode is arithmetic

BD1L7 = M71_q[1] $ BD1_tx_dpr_waddr[1] $ !BD1L6;

--BD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2COUT
--operation mode is arithmetic

BD1L8 = CARRY(M71_q[1] & (!BD1L6 # !BD1_tx_dpr_waddr[1]) # !M71_q[1] & !BD1_tx_dpr_waddr[1] & !BD1L6);


--BD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3
--operation mode is arithmetic

BD1L9 = M71_q[2] $ BD1_tx_dpr_waddr[2] $ BD1L8;

--BD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3COUT
--operation mode is arithmetic

BD1L01 = CARRY(M71_q[2] & BD1_tx_dpr_waddr[2] & !BD1L8 # !M71_q[2] & (BD1_tx_dpr_waddr[2] # !BD1L8));


--BD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4
--operation mode is arithmetic

BD1L11 = M71_q[3] $ BD1_tx_dpr_waddr[3] $ !BD1L01;

--BD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4COUT
--operation mode is arithmetic

BD1L21 = CARRY(M71_q[3] & (!BD1L01 # !BD1_tx_dpr_waddr[3]) # !M71_q[3] & !BD1_tx_dpr_waddr[3] & !BD1L01);


--BD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5
--operation mode is arithmetic

BD1L31 = M71_q[4] $ BD1_tx_dpr_waddr[4] $ BD1L21;

--BD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5COUT
--operation mode is arithmetic

BD1L41 = CARRY(M71_q[4] & BD1_tx_dpr_waddr[4] & !BD1L21 # !M71_q[4] & (BD1_tx_dpr_waddr[4] # !BD1L21));


--BD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6
--operation mode is arithmetic

BD1L51 = M71_q[5] $ BD1_tx_dpr_waddr[5] $ !BD1L41;

--BD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6COUT
--operation mode is arithmetic

BD1L61 = CARRY(M71_q[5] & (!BD1L41 # !BD1_tx_dpr_waddr[5]) # !M71_q[5] & !BD1_tx_dpr_waddr[5] & !BD1L41);


--BD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7
--operation mode is arithmetic

BD1L71 = M71_q[6] $ BD1_tx_dpr_waddr[6] $ BD1L61;

--BD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7COUT
--operation mode is arithmetic

BD1L81 = CARRY(M71_q[6] & BD1_tx_dpr_waddr[6] & !BD1L61 # !M71_q[6] & (BD1_tx_dpr_waddr[6] # !BD1L61));


--BD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8
--operation mode is arithmetic

BD1L91 = M71_q[7] $ BD1_tx_dpr_waddr[7] $ !BD1L81;

--BD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8COUT
--operation mode is arithmetic

BD1L02 = CARRY(M71_q[7] & (!BD1L81 # !BD1_tx_dpr_waddr[7]) # !M71_q[7] & !BD1_tx_dpr_waddr[7] & !BD1L81);


--BD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9
--operation mode is arithmetic

BD1L12 = M71_q[8] $ BD1_tx_dpr_waddr[8] $ BD1L02;

--BD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9COUT
--operation mode is arithmetic

BD1L22 = CARRY(M71_q[8] & BD1_tx_dpr_waddr[8] & !BD1L02 # !M71_q[8] & (BD1_tx_dpr_waddr[8] # !BD1L02));


--BD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10
--operation mode is arithmetic

BD1L32 = M71_q[9] $ BD1_tx_dpr_waddr[9] $ !BD1L22;

--BD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10COUT
--operation mode is arithmetic

BD1L42 = CARRY(M71_q[9] & (!BD1L22 # !BD1_tx_dpr_waddr[9]) # !M71_q[9] & !BD1_tx_dpr_waddr[9] & !BD1L22);


--BD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11
--operation mode is arithmetic

BD1L52 = M71_q[10] $ BD1_tx_dpr_waddr[10] $ BD1L42;

--BD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11COUT
--operation mode is arithmetic

BD1L62 = CARRY(M71_q[10] & BD1_tx_dpr_waddr[10] & !BD1L42 # !M71_q[10] & (BD1_tx_dpr_waddr[10] # !BD1L42));


--BD1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12
--operation mode is arithmetic

BD1L72 = M71_q[11] $ BD1_tx_dpr_waddr[11] $ !BD1L62;

--BD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12COUT
--operation mode is arithmetic

BD1L82 = CARRY(M71_q[11] & (!BD1L62 # !BD1_tx_dpr_waddr[11]) # !M71_q[11] & !BD1_tx_dpr_waddr[11] & !BD1L62);


--BD1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13
--operation mode is arithmetic

BD1L92 = M71_q[12] $ BD1_tx_dpr_waddr[12] $ BD1L82;

--BD1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13COUT
--operation mode is arithmetic

BD1L03 = CARRY(M71_q[12] & BD1_tx_dpr_waddr[12] & !BD1L82 # !M71_q[12] & (BD1_tx_dpr_waddr[12] # !BD1L82));


--BD1L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~14
--operation mode is normal

BD1L13 = M71_q[13] $ BD1_tx_dpr_waddr[13] $ !BD1L03;


--BD1L06 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1COMBOUT
--operation mode is arithmetic

BD1L06 = VCC;

--BD1L95 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1
--operation mode is arithmetic

BD1L95 = CARRY(M71_q[0] # !BD1_tx_dpr_waddr[0]);


--BD1L16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2
--operation mode is arithmetic

BD1L16 = M71_q[1] $ BD1_tx_dpr_waddr[1] $ !BD1L95;

--BD1L26 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2COUT
--operation mode is arithmetic

BD1L26 = CARRY(M71_q[1] & BD1_tx_dpr_waddr[1] & !BD1L95 # !M71_q[1] & (BD1_tx_dpr_waddr[1] # !BD1L95));


--BD1L36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3
--operation mode is arithmetic

BD1L36 = M71_q[2] $ BD1_tx_dpr_waddr[2] $ BD1L26;

--BD1L46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3COUT
--operation mode is arithmetic

BD1L46 = CARRY(M71_q[2] & (!BD1L26 # !BD1_tx_dpr_waddr[2]) # !M71_q[2] & !BD1_tx_dpr_waddr[2] & !BD1L26);


--BD1L56 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4
--operation mode is arithmetic

BD1L56 = M71_q[3] $ BD1_tx_dpr_waddr[3] $ !BD1L46;

--BD1L66 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4COUT
--operation mode is arithmetic

BD1L66 = CARRY(M71_q[3] & BD1_tx_dpr_waddr[3] & !BD1L46 # !M71_q[3] & (BD1_tx_dpr_waddr[3] # !BD1L46));


--BD1L76 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5
--operation mode is arithmetic

BD1L76 = M71_q[4] $ BD1_tx_dpr_waddr[4] $ BD1L66;

--BD1L86 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5COUT
--operation mode is arithmetic

BD1L86 = CARRY(M71_q[4] & (!BD1L66 # !BD1_tx_dpr_waddr[4]) # !M71_q[4] & !BD1_tx_dpr_waddr[4] & !BD1L66);


--BD1L96 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6
--operation mode is arithmetic

BD1L96 = M71_q[5] $ BD1_tx_dpr_waddr[5] $ !BD1L86;

--BD1L07 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6COUT
--operation mode is arithmetic

BD1L07 = CARRY(M71_q[5] & BD1_tx_dpr_waddr[5] & !BD1L86 # !M71_q[5] & (BD1_tx_dpr_waddr[5] # !BD1L86));


--BD1L17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7
--operation mode is arithmetic

BD1L17 = M71_q[6] $ BD1_tx_dpr_waddr[6] $ BD1L07;

--BD1L27 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7COUT
--operation mode is arithmetic

BD1L27 = CARRY(M71_q[6] & (!BD1L07 # !BD1_tx_dpr_waddr[6]) # !M71_q[6] & !BD1_tx_dpr_waddr[6] & !BD1L07);


--BD1L37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8
--operation mode is arithmetic

BD1L37 = M71_q[7] $ BD1_tx_dpr_waddr[7] $ !BD1L27;

--BD1L47 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8COUT
--operation mode is arithmetic

BD1L47 = CARRY(M71_q[7] & BD1_tx_dpr_waddr[7] & !BD1L27 # !M71_q[7] & (BD1_tx_dpr_waddr[7] # !BD1L27));


--BD1L57 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9
--operation mode is arithmetic

BD1L57 = M71_q[8] $ BD1_tx_dpr_waddr[8] $ BD1L47;

--BD1L67 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9COUT
--operation mode is arithmetic

BD1L67 = CARRY(M71_q[8] & (!BD1L47 # !BD1_tx_dpr_waddr[8]) # !M71_q[8] & !BD1_tx_dpr_waddr[8] & !BD1L47);


--BD1L77 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10
--operation mode is arithmetic

BD1L77 = M71_q[9] $ BD1_tx_dpr_waddr[9] $ !BD1L67;

--BD1L87 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10COUT
--operation mode is arithmetic

BD1L87 = CARRY(M71_q[9] & BD1_tx_dpr_waddr[9] & !BD1L67 # !M71_q[9] & (BD1_tx_dpr_waddr[9] # !BD1L67));


--BD1L97 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11
--operation mode is arithmetic

BD1L97 = M71_q[10] $ BD1_tx_dpr_waddr[10] $ BD1L87;

--BD1L08 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11COUT
--operation mode is arithmetic

BD1L08 = CARRY(M71_q[10] & (!BD1L87 # !BD1_tx_dpr_waddr[10]) # !M71_q[10] & !BD1_tx_dpr_waddr[10] & !BD1L87);


--BD1L18 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12
--operation mode is arithmetic

BD1L18 = M71_q[11] $ BD1_tx_dpr_waddr[11] $ !BD1L08;

--BD1L28 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12COUT
--operation mode is arithmetic

BD1L28 = CARRY(M71_q[11] & BD1_tx_dpr_waddr[11] & !BD1L08 # !M71_q[11] & (BD1_tx_dpr_waddr[11] # !BD1L08));


--BD1L38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~13
--operation mode is normal

BD1L38 = M71_q[12] $ BD1_tx_dpr_waddr[12] $ BD1L28;


--JC63_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

JC63_sout_node[0]_lut_out = JC33L1 $ COM_AD_D[7];
JC63_sout_node[0] = DFFE(JC63_sout_node[0]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst9, , );

--JC63L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

JC63L3 = CARRY(JC33L1 & COM_AD_D[7]);


--JC63_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

JC63_sout_node[1]_lut_out = JC33L3 $ COM_AD_D[8] $ JC63L3;
JC63_sout_node[1] = DFFE(JC63_sout_node[1]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst9, , );

--JC63L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

JC63L5 = CARRY(JC33L3 & !COM_AD_D[8] & !JC63L3 # !JC33L3 & (!JC63L3 # !COM_AD_D[8]));


--JC63_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

JC63_sout_node[2]_lut_out = JC33L4 $ COM_AD_D[9] $ !JC63L5;
JC63_sout_node[2] = DFFE(JC63_sout_node[2]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst9, , );

--JC63L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

JC63L7 = CARRY(JC33L4 & (COM_AD_D[9] # !JC63L5) # !JC33L4 & COM_AD_D[9] & !JC63L5);


--JC63_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

JC63_sout_node[3]_lut_out = JC63_sout_node[3] $ JC33L5 $ JC63L7;
JC63_sout_node[3] = DFFE(JC63_sout_node[3]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst9, , );

--JC63L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

JC63L9 = CARRY(JC63_sout_node[3] $ !JC33L5 # !JC63L7);


--JC63_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

JC63_sout_node[4]_lut_out = JC63_sout_node[4] $ JC33L6 $ !JC63L9;
JC63_sout_node[4] = DFFE(JC63_sout_node[4]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst9, , );


--JC03_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

JC03_sout_node[0]_lut_out = JC03_sout_node[0] $ COM_AD_D[2];
JC03_sout_node[0] = DFFE(JC03_sout_node[0]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst9, , );

--JC03L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

JC03L3 = CARRY(JC03_sout_node[0] & COM_AD_D[2]);


--JC03_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

JC03_sout_node[1]_lut_out = JC03_sout_node[1] $ COM_AD_D[3] $ JC03L3;
JC03_sout_node[1] = DFFE(JC03_sout_node[1]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst9, , );

--JC03L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

JC03L5 = CARRY(JC03_sout_node[1] & !COM_AD_D[3] & !JC03L3 # !JC03_sout_node[1] & (!JC03L3 # !COM_AD_D[3]));


--JC03_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

JC03_sout_node[2]_lut_out = JC03_sout_node[2] $ COM_AD_D[4] $ !JC03L5;
JC03_sout_node[2] = DFFE(JC03_sout_node[2]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst9, , );

--JC03L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

JC03L7 = CARRY(JC03_sout_node[2] & (COM_AD_D[4] # !JC03L5) # !JC03_sout_node[2] & COM_AD_D[4] & !JC03L5);


--JC03_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

JC03_sout_node[3]_lut_out = JC03_sout_node[3] $ COM_AD_D[5] $ JC03L7;
JC03_sout_node[3] = DFFE(JC03_sout_node[3]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst9, , );

--JC03L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

JC03L9 = CARRY(JC03_sout_node[3] & !COM_AD_D[5] & !JC03L7 # !JC03_sout_node[3] & (!JC03L7 # !COM_AD_D[5]));


--JC03_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

JC03_sout_node[4]_lut_out = JC03_sout_node[4] $ COM_AD_D[6] $ !JC03L9;
JC03_sout_node[4] = DFFE(JC03_sout_node[4]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst9, , );

--JC03L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT
--operation mode is arithmetic

JC03L11 = CARRY(JC03_sout_node[4] & (COM_AD_D[6] # !JC03L9) # !JC03_sout_node[4] & COM_AD_D[6] & !JC03L9);


--JC03_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

JC03_sout_node[5]_lut_out = JC03L11;
JC03_sout_node[5] = DFFE(JC03_sout_node[5]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst9, , );


--JC72_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

JC72_sout_node[0]_lut_out = JC42L1 $ COM_AD_D[7];
JC72_sout_node[0] = DFFE(JC72_sout_node[0]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst6, , );

--JC72L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

JC72L3 = CARRY(JC42L1 & COM_AD_D[7]);


--JC72_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

JC72_sout_node[1]_lut_out = JC42L3 $ COM_AD_D[8] $ JC72L3;
JC72_sout_node[1] = DFFE(JC72_sout_node[1]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst6, , );

--JC72L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

JC72L5 = CARRY(JC42L3 & !COM_AD_D[8] & !JC72L3 # !JC42L3 & (!JC72L3 # !COM_AD_D[8]));


--JC72_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

JC72_sout_node[2]_lut_out = JC42L4 $ COM_AD_D[9] $ !JC72L5;
JC72_sout_node[2] = DFFE(JC72_sout_node[2]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst6, , );

--JC72L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

JC72L7 = CARRY(JC42L4 & (COM_AD_D[9] # !JC72L5) # !JC42L4 & COM_AD_D[9] & !JC72L5);


--JC72_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

JC72_sout_node[3]_lut_out = JC72_sout_node[3] $ JC42L5 $ JC72L7;
JC72_sout_node[3] = DFFE(JC72_sout_node[3]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst6, , );

--JC72L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

JC72L9 = CARRY(JC72_sout_node[3] $ !JC42L5 # !JC72L7);


--JC72_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

JC72_sout_node[4]_lut_out = JC72_sout_node[4] $ JC42L6 $ !JC72L9;
JC72_sout_node[4] = DFFE(JC72_sout_node[4]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst6, , );


--JC12_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

JC12_sout_node[0]_lut_out = JC12_sout_node[0] $ COM_AD_D[2];
JC12_sout_node[0] = DFFE(JC12_sout_node[0]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst6, , );

--JC12L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

JC12L3 = CARRY(JC12_sout_node[0] & COM_AD_D[2]);


--JC12_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

JC12_sout_node[1]_lut_out = JC12_sout_node[1] $ COM_AD_D[3] $ JC12L3;
JC12_sout_node[1] = DFFE(JC12_sout_node[1]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst6, , );

--JC12L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

JC12L5 = CARRY(JC12_sout_node[1] & !COM_AD_D[3] & !JC12L3 # !JC12_sout_node[1] & (!JC12L3 # !COM_AD_D[3]));


--JC12_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

JC12_sout_node[2]_lut_out = JC12_sout_node[2] $ COM_AD_D[4] $ !JC12L5;
JC12_sout_node[2] = DFFE(JC12_sout_node[2]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst6, , );

--JC12L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

JC12L7 = CARRY(JC12_sout_node[2] & (COM_AD_D[4] # !JC12L5) # !JC12_sout_node[2] & COM_AD_D[4] & !JC12L5);


--JC12_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

JC12_sout_node[3]_lut_out = JC12_sout_node[3] $ COM_AD_D[5] $ JC12L7;
JC12_sout_node[3] = DFFE(JC12_sout_node[3]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst6, , );

--JC12L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

JC12L9 = CARRY(JC12_sout_node[3] & !COM_AD_D[5] & !JC12L7 # !JC12_sout_node[3] & (!JC12L7 # !COM_AD_D[5]));


--JC12_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

JC12_sout_node[4]_lut_out = JC12_sout_node[4] $ COM_AD_D[6] $ !JC12L9;
JC12_sout_node[4] = DFFE(JC12_sout_node[4]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst6, , );

--JC12L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT
--operation mode is arithmetic

JC12L11 = CARRY(JC12_sout_node[4] & (COM_AD_D[6] # !JC12L9) # !JC12_sout_node[4] & COM_AD_D[6] & !JC12L9);


--JC12_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

JC12_sout_node[5]_lut_out = JC12L11;
JC12_sout_node[5] = DFFE(JC12_sout_node[5]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst6, , );


--JC81_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

JC81_sout_node[0]_lut_out = JC51L1 $ COM_AD_D[7];
JC81_sout_node[0] = DFFE(JC81_sout_node[0]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst8, , );

--JC81L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

JC81L3 = CARRY(JC51L1 & COM_AD_D[7]);


--JC81_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

JC81_sout_node[1]_lut_out = JC51L3 $ COM_AD_D[8] $ JC81L3;
JC81_sout_node[1] = DFFE(JC81_sout_node[1]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst8, , );

--JC81L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

JC81L5 = CARRY(JC51L3 & !COM_AD_D[8] & !JC81L3 # !JC51L3 & (!JC81L3 # !COM_AD_D[8]));


--JC81_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

JC81_sout_node[2]_lut_out = JC51L4 $ COM_AD_D[9] $ !JC81L5;
JC81_sout_node[2] = DFFE(JC81_sout_node[2]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst8, , );

--JC81L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

JC81L7 = CARRY(JC51L4 & (COM_AD_D[9] # !JC81L5) # !JC51L4 & COM_AD_D[9] & !JC81L5);


--JC81_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

JC81_sout_node[3]_lut_out = JC81_sout_node[3] $ JC51L5 $ JC81L7;
JC81_sout_node[3] = DFFE(JC81_sout_node[3]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst8, , );

--JC81L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

JC81L9 = CARRY(JC81_sout_node[3] $ !JC51L5 # !JC81L7);


--JC81_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

JC81_sout_node[4]_lut_out = JC81_sout_node[4] $ JC51L6 $ !JC81L9;
JC81_sout_node[4] = DFFE(JC81_sout_node[4]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst8, , );


--JC21_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

JC21_sout_node[0]_lut_out = JC21_sout_node[0] $ COM_AD_D[2];
JC21_sout_node[0] = DFFE(JC21_sout_node[0]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst8, , );

--JC21L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

JC21L3 = CARRY(JC21_sout_node[0] & COM_AD_D[2]);


--JC21_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

JC21_sout_node[1]_lut_out = JC21_sout_node[1] $ COM_AD_D[3] $ JC21L3;
JC21_sout_node[1] = DFFE(JC21_sout_node[1]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst8, , );

--JC21L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

JC21L5 = CARRY(JC21_sout_node[1] & !COM_AD_D[3] & !JC21L3 # !JC21_sout_node[1] & (!JC21L3 # !COM_AD_D[3]));


--JC21_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

JC21_sout_node[2]_lut_out = JC21_sout_node[2] $ COM_AD_D[4] $ !JC21L5;
JC21_sout_node[2] = DFFE(JC21_sout_node[2]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst8, , );

--JC21L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

JC21L7 = CARRY(JC21_sout_node[2] & (COM_AD_D[4] # !JC21L5) # !JC21_sout_node[2] & COM_AD_D[4] & !JC21L5);


--JC21_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

JC21_sout_node[3]_lut_out = JC21_sout_node[3] $ COM_AD_D[5] $ JC21L7;
JC21_sout_node[3] = DFFE(JC21_sout_node[3]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst8, , );

--JC21L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

JC21L9 = CARRY(JC21_sout_node[3] & !COM_AD_D[5] & !JC21L7 # !JC21_sout_node[3] & (!JC21L7 # !COM_AD_D[5]));


--JC21_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

JC21_sout_node[4]_lut_out = JC21_sout_node[4] $ COM_AD_D[6] $ !JC21L9;
JC21_sout_node[4] = DFFE(JC21_sout_node[4]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst8, , );

--JC21L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT
--operation mode is arithmetic

JC21L11 = CARRY(JC21_sout_node[4] & (COM_AD_D[6] # !JC21L9) # !JC21_sout_node[4] & COM_AD_D[6] & !JC21L9);


--JC21_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

JC21_sout_node[5]_lut_out = JC21L11;
JC21_sout_node[5] = DFFE(JC21_sout_node[5]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst8, , );


--JC9_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

JC9_sout_node[0]_lut_out = JC6L1 $ COM_AD_D[7];
JC9_sout_node[0] = DFFE(JC9_sout_node[0]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst7, , );

--JC9L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

JC9L3 = CARRY(JC6L1 & COM_AD_D[7]);


--JC9_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

JC9_sout_node[1]_lut_out = JC6L3 $ COM_AD_D[8] $ JC9L3;
JC9_sout_node[1] = DFFE(JC9_sout_node[1]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst7, , );

--JC9L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

JC9L5 = CARRY(JC6L3 & !COM_AD_D[8] & !JC9L3 # !JC6L3 & (!JC9L3 # !COM_AD_D[8]));


--JC9_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

JC9_sout_node[2]_lut_out = JC6L4 $ COM_AD_D[9] $ !JC9L5;
JC9_sout_node[2] = DFFE(JC9_sout_node[2]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst7, , );

--JC9L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

JC9L7 = CARRY(JC6L4 & (COM_AD_D[9] # !JC9L5) # !JC6L4 & COM_AD_D[9] & !JC9L5);


--JC9_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

JC9_sout_node[3]_lut_out = JC9_sout_node[3] $ JC6L5 $ JC9L7;
JC9_sout_node[3] = DFFE(JC9_sout_node[3]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst7, , );

--JC9L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

JC9L9 = CARRY(JC9_sout_node[3] $ !JC6L5 # !JC9L7);


--JC9_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4]
--operation mode is normal

JC9_sout_node[4]_lut_out = JC9_sout_node[4] $ JC6L6 $ !JC9L9;
JC9_sout_node[4] = DFFE(JC9_sout_node[4]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst7, , );


--JC3_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]
--operation mode is arithmetic

JC3_sout_node[0]_lut_out = JC3_sout_node[0] $ COM_AD_D[2];
JC3_sout_node[0] = DFFE(JC3_sout_node[0]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst7, , );

--JC3L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT
--operation mode is arithmetic

JC3L3 = CARRY(JC3_sout_node[0] & COM_AD_D[2]);


--JC3_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]
--operation mode is arithmetic

JC3_sout_node[1]_lut_out = JC3_sout_node[1] $ COM_AD_D[3] $ JC3L3;
JC3_sout_node[1] = DFFE(JC3_sout_node[1]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst7, , );

--JC3L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT
--operation mode is arithmetic

JC3L5 = CARRY(JC3_sout_node[1] & !COM_AD_D[3] & !JC3L3 # !JC3_sout_node[1] & (!JC3L3 # !COM_AD_D[3]));


--JC3_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

JC3_sout_node[2]_lut_out = JC3_sout_node[2] $ COM_AD_D[4] $ !JC3L5;
JC3_sout_node[2] = DFFE(JC3_sout_node[2]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst7, , );

--JC3L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT
--operation mode is arithmetic

JC3L7 = CARRY(JC3_sout_node[2] & (COM_AD_D[4] # !JC3L5) # !JC3_sout_node[2] & COM_AD_D[4] & !JC3L5);


--JC3_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

JC3_sout_node[3]_lut_out = JC3_sout_node[3] $ COM_AD_D[5] $ JC3L7;
JC3_sout_node[3] = DFFE(JC3_sout_node[3]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst7, , );

--JC3L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT
--operation mode is arithmetic

JC3L9 = CARRY(JC3_sout_node[3] & !COM_AD_D[5] & !JC3L7 # !JC3_sout_node[3] & (!JC3L7 # !COM_AD_D[5]));


--JC3_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

JC3_sout_node[4]_lut_out = JC3_sout_node[4] $ COM_AD_D[6] $ !JC3L9;
JC3_sout_node[4] = DFFE(JC3_sout_node[4]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst7, , );

--JC3L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT
--operation mode is arithmetic

JC3L11 = CARRY(JC3_sout_node[4] & (COM_AD_D[6] # !JC3L9) # !JC3_sout_node[4] & COM_AD_D[6] & !JC3L9);


--JC3_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5]
--operation mode is normal

JC3_sout_node[5]_lut_out = JC3L11;
JC3_sout_node[5] = DFFE(JC3_sout_node[5]_lut_out, GLOBAL(QD1_outclock0), !CB1_inst7, , );


--BD1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1COMBOUT
--operation mode is arithmetic

BD1L33 = VCC;

--BD1L23 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1
--operation mode is arithmetic

BD1L23 = CARRY(!BD1L5);


--BD1L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2
--operation mode is arithmetic

BD1L43 = BD1L7 $ !BD1L23;

--BD1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2COUT
--operation mode is arithmetic

BD1L53 = CARRY(BD1L7 # !BD1L23);


--BD1L63 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3
--operation mode is arithmetic

BD1L63 = BD1L9 $ BD1L53;

--BD1L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3COUT
--operation mode is arithmetic

BD1L73 = CARRY(!BD1L9 & !BD1L53);


--BD1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4
--operation mode is arithmetic

BD1L83 = BD1L11 $ !BD1L73;

--BD1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4COUT
--operation mode is arithmetic

BD1L93 = CARRY(BD1L11 # !BD1L73);


--BD1L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5
--operation mode is arithmetic

BD1L04 = BD1L31 $ BD1L93;

--BD1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5COUT
--operation mode is arithmetic

BD1L14 = CARRY(!BD1L31 & !BD1L93);


--BD1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6
--operation mode is arithmetic

BD1L24 = BD1L51 $ !BD1L14;

--BD1L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6COUT
--operation mode is arithmetic

BD1L34 = CARRY(BD1L51 # !BD1L14);


--BD1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7
--operation mode is arithmetic

BD1L44 = BD1L71 $ BD1L34;

--BD1L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7COUT
--operation mode is arithmetic

BD1L54 = CARRY(!BD1L71 & !BD1L34);


--BD1L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8
--operation mode is arithmetic

BD1L64 = BD1L91 $ !BD1L54;

--BD1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8COUT
--operation mode is arithmetic

BD1L74 = CARRY(BD1L91 # !BD1L54);


--BD1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9
--operation mode is arithmetic

BD1L84 = BD1L12 $ BD1L74;

--BD1L94 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9COUT
--operation mode is arithmetic

BD1L94 = CARRY(!BD1L12 & !BD1L74);


--BD1L05 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10
--operation mode is arithmetic

BD1L05 = BD1L32 $ !BD1L94;

--BD1L15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10COUT
--operation mode is arithmetic

BD1L15 = CARRY(BD1L32 # !BD1L94);


--BD1L25 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11
--operation mode is arithmetic

BD1L25 = BD1L52 $ BD1L15;

--BD1L35 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11COUT
--operation mode is arithmetic

BD1L35 = CARRY(!BD1L52 & !BD1L15);


--BD1L45 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12
--operation mode is arithmetic

BD1L45 = BD1L72 $ !BD1L35;

--BD1L55 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12COUT
--operation mode is arithmetic

BD1L55 = CARRY(BD1L72 # !BD1L35);


--BD1L65 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13
--operation mode is arithmetic

BD1L65 = BD1L92 $ BD1L55;

--BD1L75 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13COUT
--operation mode is arithmetic

BD1L75 = CARRY(!BD1L92 & !BD1L55);


--BD1L85 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~14
--operation mode is normal

BD1L85 = BD1L13 $ BD1L75;


--E1L68 is cal_local_coincidence:inst_cal_local_coincidence|i~1608
--operation mode is arithmetic

E1L68 = !E1_wait_cnt_up[0];

--E1L78 is cal_local_coincidence:inst_cal_local_coincidence|i~1608COUT
--operation mode is arithmetic

E1L78 = CARRY(E1_wait_cnt_up[0]);


--E1L88 is cal_local_coincidence:inst_cal_local_coincidence|i~1609
--operation mode is arithmetic

E1L88 = E1_wait_cnt_up[1] $ E1L78;

--E1L98 is cal_local_coincidence:inst_cal_local_coincidence|i~1609COUT
--operation mode is arithmetic

E1L98 = CARRY(!E1L78 # !E1_wait_cnt_up[1]);


--E1L09 is cal_local_coincidence:inst_cal_local_coincidence|i~1610
--operation mode is arithmetic

E1L09 = E1_wait_cnt_up[2] $ !E1L98;

--E1L19 is cal_local_coincidence:inst_cal_local_coincidence|i~1610COUT
--operation mode is arithmetic

E1L19 = CARRY(E1_wait_cnt_up[2] & !E1L98);


--E1L29 is cal_local_coincidence:inst_cal_local_coincidence|i~1611
--operation mode is arithmetic

E1L29 = E1_wait_cnt_up[3] $ E1L19;

--E1L39 is cal_local_coincidence:inst_cal_local_coincidence|i~1611COUT
--operation mode is arithmetic

E1L39 = CARRY(!E1L19 # !E1_wait_cnt_up[3]);


--E1L49 is cal_local_coincidence:inst_cal_local_coincidence|i~1612
--operation mode is arithmetic

E1L49 = E1_wait_cnt_up[4] $ !E1L39;

--E1L59 is cal_local_coincidence:inst_cal_local_coincidence|i~1612COUT
--operation mode is arithmetic

E1L59 = CARRY(E1_wait_cnt_up[4] & !E1L39);


--E1L69 is cal_local_coincidence:inst_cal_local_coincidence|i~1613
--operation mode is arithmetic

E1L69 = E1_wait_cnt_up[5] $ E1L59;

--E1L79 is cal_local_coincidence:inst_cal_local_coincidence|i~1613COUT
--operation mode is arithmetic

E1L79 = CARRY(!E1L59 # !E1_wait_cnt_up[5]);


--E1L89 is cal_local_coincidence:inst_cal_local_coincidence|i~1614
--operation mode is arithmetic

E1L89 = E1_wait_cnt_up[6] $ !E1L79;

--E1L99 is cal_local_coincidence:inst_cal_local_coincidence|i~1614COUT
--operation mode is arithmetic

E1L99 = CARRY(E1_wait_cnt_up[6] & !E1L79);


--E1L001 is cal_local_coincidence:inst_cal_local_coincidence|i~1615
--operation mode is normal

E1L001 = E1_wait_cnt_up[7] $ E1L99;


--E1_lock_out_up[0] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[0]
--operation mode is counter

E1_lock_out_up[0]_lut_out = E1L451 $ E1_lock_out_up[0];
E1_lock_out_up[0]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[0]_lut_out);
E1_lock_out_up[0] = DFFE(E1_lock_out_up[0]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L332 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[0]~COUT
--operation mode is counter

E1L332 = CARRY(E1L451 & E1_lock_out_up[0]);


--E1_lock_out_up[1] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[1]
--operation mode is counter

E1_lock_out_up[1]_lut_out = E1_lock_out_up[1] $ E1L332;
E1_lock_out_up[1]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[1]_lut_out);
E1_lock_out_up[1] = DFFE(E1_lock_out_up[1]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L532 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[1]~COUT
--operation mode is counter

E1L532 = CARRY(!E1L332 # !E1_lock_out_up[1]);


--E1_lock_out_up[2] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[2]
--operation mode is counter

E1_lock_out_up[2]_lut_out = E1_lock_out_up[2] $ !E1L532;
E1_lock_out_up[2]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[2]_lut_out);
E1_lock_out_up[2] = DFFE(E1_lock_out_up[2]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L732 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[2]~COUT
--operation mode is counter

E1L732 = CARRY(E1_lock_out_up[2] & !E1L532);


--E1_lock_out_up[3] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[3]
--operation mode is counter

E1_lock_out_up[3]_lut_out = E1_lock_out_up[3] $ E1L732;
E1_lock_out_up[3]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[3]_lut_out);
E1_lock_out_up[3] = DFFE(E1_lock_out_up[3]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L932 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[3]~COUT
--operation mode is counter

E1L932 = CARRY(!E1L732 # !E1_lock_out_up[3]);


--E1_lock_out_up[4] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[4]
--operation mode is counter

E1_lock_out_up[4]_lut_out = E1_lock_out_up[4] $ !E1L932;
E1_lock_out_up[4]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[4]_lut_out);
E1_lock_out_up[4] = DFFE(E1_lock_out_up[4]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L142 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[4]~COUT
--operation mode is counter

E1L142 = CARRY(E1_lock_out_up[4] & !E1L932);


--E1_lock_out_up[5] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[5]
--operation mode is counter

E1_lock_out_up[5]_lut_out = E1_lock_out_up[5] $ E1L142;
E1_lock_out_up[5]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[5]_lut_out);
E1_lock_out_up[5] = DFFE(E1_lock_out_up[5]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L342 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[5]~COUT
--operation mode is counter

E1L342 = CARRY(!E1L142 # !E1_lock_out_up[5]);


--E1_lock_out_up[6] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[6]
--operation mode is counter

E1_lock_out_up[6]_lut_out = E1_lock_out_up[6] $ !E1L342;
E1_lock_out_up[6]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[6]_lut_out);
E1_lock_out_up[6] = DFFE(E1_lock_out_up[6]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L542 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[6]~COUT
--operation mode is counter

E1L542 = CARRY(E1_lock_out_up[6] & !E1L342);


--E1_lock_out_up[7] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[7]
--operation mode is counter

E1_lock_out_up[7]_lut_out = E1_lock_out_up[7] $ E1L542;
E1_lock_out_up[7]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[7]_lut_out);
E1_lock_out_up[7] = DFFE(E1_lock_out_up[7]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L742 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[7]~COUT
--operation mode is counter

E1L742 = CARRY(!E1L542 # !E1_lock_out_up[7]);


--E1_lock_out_up[8] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[8]
--operation mode is counter

E1_lock_out_up[8]_lut_out = E1_lock_out_up[8] $ !E1L742;
E1_lock_out_up[8]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[8]_lut_out);
E1_lock_out_up[8] = DFFE(E1_lock_out_up[8]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L942 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[8]~COUT
--operation mode is counter

E1L942 = CARRY(E1_lock_out_up[8] & !E1L742);


--E1_lock_out_up[9] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[9]
--operation mode is counter

E1_lock_out_up[9]_lut_out = E1_lock_out_up[9] $ E1L942;
E1_lock_out_up[9]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[9]_lut_out);
E1_lock_out_up[9] = DFFE(E1_lock_out_up[9]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L152 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[9]~COUT
--operation mode is counter

E1L152 = CARRY(!E1L942 # !E1_lock_out_up[9]);


--E1_lock_out_up[10] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[10]
--operation mode is counter

E1_lock_out_up[10]_lut_out = E1_lock_out_up[10] $ !E1L152;
E1_lock_out_up[10]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[10]_lut_out);
E1_lock_out_up[10] = DFFE(E1_lock_out_up[10]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L352 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[10]~COUT
--operation mode is counter

E1L352 = CARRY(E1_lock_out_up[10] & !E1L152);


--E1_lock_out_up[11] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[11]
--operation mode is counter

E1_lock_out_up[11]_lut_out = E1_lock_out_up[11] $ E1L352;
E1_lock_out_up[11]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[11]_lut_out);
E1_lock_out_up[11] = DFFE(E1_lock_out_up[11]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L552 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[11]~COUT
--operation mode is counter

E1L552 = CARRY(!E1L352 # !E1_lock_out_up[11]);


--E1_lock_out_up[12] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[12]
--operation mode is counter

E1_lock_out_up[12]_lut_out = E1_lock_out_up[12] $ !E1L552;
E1_lock_out_up[12]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[12]_lut_out);
E1_lock_out_up[12] = DFFE(E1_lock_out_up[12]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L752 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[12]~COUT
--operation mode is counter

E1L752 = CARRY(E1_lock_out_up[12] & !E1L552);


--E1_lock_out_up[13] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[13]
--operation mode is counter

E1_lock_out_up[13]_lut_out = E1_lock_out_up[13] $ E1L752;
E1_lock_out_up[13]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[13]_lut_out);
E1_lock_out_up[13] = DFFE(E1_lock_out_up[13]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L952 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[13]~COUT
--operation mode is counter

E1L952 = CARRY(!E1L752 # !E1_lock_out_up[13]);


--E1_lock_out_up[14] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[14]
--operation mode is counter

E1_lock_out_up[14]_lut_out = E1_lock_out_up[14] $ !E1L952;
E1_lock_out_up[14]_sload_eqn = (E1_i101 & VCC) # (!E1_i101 & E1_lock_out_up[14]_lut_out);
E1_lock_out_up[14] = DFFE(E1_lock_out_up[14]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);

--E1L162 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[14]~COUT
--operation mode is counter

E1L162 = CARRY(!E1_lock_out_up[14] & !E1L952);


--E1_lock_out_up[15] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_up[15]
--operation mode is normal

E1_lock_out_up[15]_lut_out = E1_lock_out_up[15] $ E1L162;
E1_lock_out_up[15]_sload_eqn = (E1_i101 & ~GND) # (!E1_i101 & E1_lock_out_up[15]_lut_out);
E1_lock_out_up[15] = DFFE(E1_lock_out_up[15]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L192Q);


--E1L101 is cal_local_coincidence:inst_cal_local_coincidence|i~1616
--operation mode is arithmetic

E1L101 = !E1_wait_cnt_down[0];

--E1L201 is cal_local_coincidence:inst_cal_local_coincidence|i~1616COUT
--operation mode is arithmetic

E1L201 = CARRY(E1_wait_cnt_down[0]);


--E1L301 is cal_local_coincidence:inst_cal_local_coincidence|i~1617
--operation mode is arithmetic

E1L301 = E1_wait_cnt_down[1] $ E1L201;

--E1L401 is cal_local_coincidence:inst_cal_local_coincidence|i~1617COUT
--operation mode is arithmetic

E1L401 = CARRY(!E1L201 # !E1_wait_cnt_down[1]);


--E1L501 is cal_local_coincidence:inst_cal_local_coincidence|i~1618
--operation mode is arithmetic

E1L501 = E1_wait_cnt_down[2] $ !E1L401;

--E1L601 is cal_local_coincidence:inst_cal_local_coincidence|i~1618COUT
--operation mode is arithmetic

E1L601 = CARRY(E1_wait_cnt_down[2] & !E1L401);


--E1L701 is cal_local_coincidence:inst_cal_local_coincidence|i~1619
--operation mode is arithmetic

E1L701 = E1_wait_cnt_down[3] $ E1L601;

--E1L801 is cal_local_coincidence:inst_cal_local_coincidence|i~1619COUT
--operation mode is arithmetic

E1L801 = CARRY(!E1L601 # !E1_wait_cnt_down[3]);


--E1L901 is cal_local_coincidence:inst_cal_local_coincidence|i~1620
--operation mode is arithmetic

E1L901 = E1_wait_cnt_down[4] $ !E1L801;

--E1L011 is cal_local_coincidence:inst_cal_local_coincidence|i~1620COUT
--operation mode is arithmetic

E1L011 = CARRY(E1_wait_cnt_down[4] & !E1L801);


--E1L111 is cal_local_coincidence:inst_cal_local_coincidence|i~1621
--operation mode is arithmetic

E1L111 = E1_wait_cnt_down[5] $ E1L011;

--E1L211 is cal_local_coincidence:inst_cal_local_coincidence|i~1621COUT
--operation mode is arithmetic

E1L211 = CARRY(!E1L011 # !E1_wait_cnt_down[5]);


--E1L311 is cal_local_coincidence:inst_cal_local_coincidence|i~1622
--operation mode is arithmetic

E1L311 = E1_wait_cnt_down[6] $ !E1L211;

--E1L411 is cal_local_coincidence:inst_cal_local_coincidence|i~1622COUT
--operation mode is arithmetic

E1L411 = CARRY(E1_wait_cnt_down[6] & !E1L211);


--E1L511 is cal_local_coincidence:inst_cal_local_coincidence|i~1623
--operation mode is normal

E1L511 = E1_wait_cnt_down[7] $ E1L411;


--E1_lock_out_down[0] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[0]
--operation mode is counter

E1_lock_out_down[0]_lut_out = E1L351 $ E1_lock_out_down[0];
E1_lock_out_down[0]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[0]_lut_out);
E1_lock_out_down[0] = DFFE(E1_lock_out_down[0]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L102 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[0]~COUT
--operation mode is counter

E1L102 = CARRY(E1L351 & E1_lock_out_down[0]);


--E1_lock_out_down[1] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[1]
--operation mode is counter

E1_lock_out_down[1]_lut_out = E1_lock_out_down[1] $ E1L102;
E1_lock_out_down[1]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[1]_lut_out);
E1_lock_out_down[1] = DFFE(E1_lock_out_down[1]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L302 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[1]~COUT
--operation mode is counter

E1L302 = CARRY(!E1L102 # !E1_lock_out_down[1]);


--E1_lock_out_down[2] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[2]
--operation mode is counter

E1_lock_out_down[2]_lut_out = E1_lock_out_down[2] $ !E1L302;
E1_lock_out_down[2]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[2]_lut_out);
E1_lock_out_down[2] = DFFE(E1_lock_out_down[2]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L502 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[2]~COUT
--operation mode is counter

E1L502 = CARRY(E1_lock_out_down[2] & !E1L302);


--E1_lock_out_down[3] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[3]
--operation mode is counter

E1_lock_out_down[3]_lut_out = E1_lock_out_down[3] $ E1L502;
E1_lock_out_down[3]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[3]_lut_out);
E1_lock_out_down[3] = DFFE(E1_lock_out_down[3]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L702 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[3]~COUT
--operation mode is counter

E1L702 = CARRY(!E1L502 # !E1_lock_out_down[3]);


--E1_lock_out_down[4] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[4]
--operation mode is counter

E1_lock_out_down[4]_lut_out = E1_lock_out_down[4] $ !E1L702;
E1_lock_out_down[4]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[4]_lut_out);
E1_lock_out_down[4] = DFFE(E1_lock_out_down[4]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L902 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[4]~COUT
--operation mode is counter

E1L902 = CARRY(E1_lock_out_down[4] & !E1L702);


--E1_lock_out_down[5] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[5]
--operation mode is counter

E1_lock_out_down[5]_lut_out = E1_lock_out_down[5] $ E1L902;
E1_lock_out_down[5]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[5]_lut_out);
E1_lock_out_down[5] = DFFE(E1_lock_out_down[5]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L112 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[5]~COUT
--operation mode is counter

E1L112 = CARRY(!E1L902 # !E1_lock_out_down[5]);


--E1_lock_out_down[6] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[6]
--operation mode is counter

E1_lock_out_down[6]_lut_out = E1_lock_out_down[6] $ !E1L112;
E1_lock_out_down[6]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[6]_lut_out);
E1_lock_out_down[6] = DFFE(E1_lock_out_down[6]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L312 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[6]~COUT
--operation mode is counter

E1L312 = CARRY(E1_lock_out_down[6] & !E1L112);


--E1_lock_out_down[7] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[7]
--operation mode is counter

E1_lock_out_down[7]_lut_out = E1_lock_out_down[7] $ E1L312;
E1_lock_out_down[7]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[7]_lut_out);
E1_lock_out_down[7] = DFFE(E1_lock_out_down[7]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L512 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[7]~COUT
--operation mode is counter

E1L512 = CARRY(!E1L312 # !E1_lock_out_down[7]);


--E1_lock_out_down[8] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[8]
--operation mode is counter

E1_lock_out_down[8]_lut_out = E1_lock_out_down[8] $ !E1L512;
E1_lock_out_down[8]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[8]_lut_out);
E1_lock_out_down[8] = DFFE(E1_lock_out_down[8]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L712 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[8]~COUT
--operation mode is counter

E1L712 = CARRY(E1_lock_out_down[8] & !E1L512);


--E1_lock_out_down[9] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[9]
--operation mode is counter

E1_lock_out_down[9]_lut_out = E1_lock_out_down[9] $ E1L712;
E1_lock_out_down[9]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[9]_lut_out);
E1_lock_out_down[9] = DFFE(E1_lock_out_down[9]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L912 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[9]~COUT
--operation mode is counter

E1L912 = CARRY(!E1L712 # !E1_lock_out_down[9]);


--E1_lock_out_down[10] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[10]
--operation mode is counter

E1_lock_out_down[10]_lut_out = E1_lock_out_down[10] $ !E1L912;
E1_lock_out_down[10]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[10]_lut_out);
E1_lock_out_down[10] = DFFE(E1_lock_out_down[10]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L122 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[10]~COUT
--operation mode is counter

E1L122 = CARRY(E1_lock_out_down[10] & !E1L912);


--E1_lock_out_down[11] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[11]
--operation mode is counter

E1_lock_out_down[11]_lut_out = E1_lock_out_down[11] $ E1L122;
E1_lock_out_down[11]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[11]_lut_out);
E1_lock_out_down[11] = DFFE(E1_lock_out_down[11]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L322 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[11]~COUT
--operation mode is counter

E1L322 = CARRY(!E1L122 # !E1_lock_out_down[11]);


--E1_lock_out_down[12] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[12]
--operation mode is counter

E1_lock_out_down[12]_lut_out = E1_lock_out_down[12] $ !E1L322;
E1_lock_out_down[12]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[12]_lut_out);
E1_lock_out_down[12] = DFFE(E1_lock_out_down[12]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L522 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[12]~COUT
--operation mode is counter

E1L522 = CARRY(E1_lock_out_down[12] & !E1L322);


--E1_lock_out_down[13] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[13]
--operation mode is counter

E1_lock_out_down[13]_lut_out = E1_lock_out_down[13] $ E1L522;
E1_lock_out_down[13]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[13]_lut_out);
E1_lock_out_down[13] = DFFE(E1_lock_out_down[13]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L722 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[13]~COUT
--operation mode is counter

E1L722 = CARRY(!E1L522 # !E1_lock_out_down[13]);


--E1_lock_out_down[14] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[14]
--operation mode is counter

E1_lock_out_down[14]_lut_out = E1_lock_out_down[14] $ !E1L722;
E1_lock_out_down[14]_sload_eqn = (E1_i104 & VCC) # (!E1_i104 & E1_lock_out_down[14]_lut_out);
E1_lock_out_down[14] = DFFE(E1_lock_out_down[14]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);

--E1L922 is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[14]~COUT
--operation mode is counter

E1L922 = CARRY(!E1_lock_out_down[14] & !E1L722);


--E1_lock_out_down[15] is cal_local_coincidence:inst_cal_local_coincidence|lock_out_down[15]
--operation mode is normal

E1_lock_out_down[15]_lut_out = E1_lock_out_down[15] $ E1L922;
E1_lock_out_down[15]_sload_eqn = (E1_i104 & ~GND) # (!E1_i104 & E1_lock_out_down[15]_lut_out);
E1_lock_out_down[15] = DFFE(E1_lock_out_down[15]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , !E1L782Q);


--X1L961 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~0
--operation mode is arithmetic

X1L961 = !X1_ina[0];

--X1L071 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~0COUT
--operation mode is arithmetic

X1L071 = CARRY(X1_ina[0]);


--X1L171 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~1
--operation mode is arithmetic

X1L171 = X1_ina[1] $ !X1L071;

--X1L271 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~1COUT
--operation mode is arithmetic

X1L271 = CARRY(!X1_ina[1] & !X1L071);


--X1L371 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~2
--operation mode is arithmetic

X1L371 = X1_ina[2] $ X1L271;

--X1L471 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~2COUT
--operation mode is arithmetic

X1L471 = CARRY(X1_ina[2] # !X1L271);


--X1L571 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~3
--operation mode is arithmetic

X1L571 = X1_ina[3] $ !X1L471;

--X1L671 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~3COUT
--operation mode is arithmetic

X1L671 = CARRY(!X1_ina[3] & !X1L471);


--X1L771 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~4
--operation mode is arithmetic

X1L771 = X1_ina[4] $ X1L671;

--X1L871 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~4COUT
--operation mode is arithmetic

X1L871 = CARRY(X1_ina[4] # !X1L671);


--X1L971 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~5
--operation mode is arithmetic

X1L971 = X1_ina[5] $ !X1L871;

--X1L081 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~5COUT
--operation mode is arithmetic

X1L081 = CARRY(!X1_ina[5] & !X1L871);


--X1L181 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~6
--operation mode is arithmetic

X1L181 = X1_ina[6] $ X1L081;

--X1L281 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~6COUT
--operation mode is arithmetic

X1L281 = CARRY(X1_ina[6] # !X1L081);


--X1L381 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~7
--operation mode is arithmetic

X1L381 = X1_ina[7] $ !X1L281;

--X1L481 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~7COUT
--operation mode is arithmetic

X1L481 = CARRY(!X1_ina[7] & !X1L281);


--X1L581 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~8
--operation mode is arithmetic

X1L581 = X1_ina[8] $ !X1L481;

--X1L681 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~8COUT
--operation mode is arithmetic

X1L681 = CARRY(X1_ina[8] & !X1L481);


--X1L781 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~9
--operation mode is arithmetic

X1L781 = X1_ina[9] $ X1L681;

--X1L881 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~9COUT
--operation mode is arithmetic

X1L881 = CARRY(!X1L681 # !X1_ina[9]);


--X1L981 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~10
--operation mode is normal

X1L981 = !X1L881;


--X1L19 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~0
--operation mode is arithmetic

X1L19 = !X1_ina[0];

--X1L29 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~0COUT
--operation mode is arithmetic

X1L29 = CARRY(X1_ina[0]);


--X1L39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~1
--operation mode is arithmetic

X1L39 = X1_ina[1] $ !X1L29;

--X1L49 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~1COUT
--operation mode is arithmetic

X1L49 = CARRY(!X1_ina[1] & !X1L29);


--X1L59 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~2
--operation mode is arithmetic

X1L59 = X1_ina[2] $ X1L49;

--X1L69 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~2COUT
--operation mode is arithmetic

X1L69 = CARRY(X1_ina[2] # !X1L49);


--X1L79 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~3
--operation mode is arithmetic

X1L79 = X1_ina[3] $ X1L69;

--X1L89 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~3COUT
--operation mode is arithmetic

X1L89 = CARRY(!X1L69 # !X1_ina[3]);


--X1L99 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~4
--operation mode is arithmetic

X1L99 = X1_ina[4] $ X1L89;

--X1L001 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~4COUT
--operation mode is arithmetic

X1L001 = CARRY(X1_ina[4] # !X1L89);


--X1L101 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~5
--operation mode is arithmetic

X1L101 = X1_ina[5] $ !X1L001;

--X1L201 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~5COUT
--operation mode is arithmetic

X1L201 = CARRY(!X1_ina[5] & !X1L001);


--X1L301 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~6
--operation mode is arithmetic

X1L301 = X1_ina[6] $ !X1L201;

--X1L401 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~6COUT
--operation mode is arithmetic

X1L401 = CARRY(X1_ina[6] & !X1L201);


--X1L501 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~7
--operation mode is arithmetic

X1L501 = X1_ina[7] $ X1L401;

--X1L601 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~7COUT
--operation mode is arithmetic

X1L601 = CARRY(!X1L401 # !X1_ina[7]);


--X1L701 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~8
--operation mode is arithmetic

X1L701 = X1_ina[8] $ !X1L601;

--X1L801 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~8COUT
--operation mode is arithmetic

X1L801 = CARRY(X1_ina[8] & !X1L601);


--X1L901 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~9
--operation mode is arithmetic

X1L901 = X1_ina[9] $ X1L801;

--X1L011 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~9COUT
--operation mode is arithmetic

X1L011 = CARRY(!X1L801 # !X1_ina[9]);


--X1L111 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~10
--operation mode is normal

X1L111 = !X1L011;


--WC1_loopcnt[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]
--operation mode is counter

WC1_loopcnt[0]_lut_out = !WC1_loopcnt[0];
WC1_loopcnt[0]_sload_eqn = (WC1L01 & ~GND) # (!WC1L01 & WC1_loopcnt[0]_lut_out);
WC1_loopcnt[0]_reg_input = WC1_loopcnt[0]_sload_eqn & !CD1_STF;
WC1_loopcnt[0] = DFFE(WC1_loopcnt[0]_reg_input, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);

--WC1L63 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]~COUT
--operation mode is counter

WC1L63 = CARRY(WC1_loopcnt[0]);


--WC1_loopcnt[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]
--operation mode is counter

WC1_loopcnt[1]_lut_out = WC1_loopcnt[1] $ WC1L63;
WC1_loopcnt[1]_sload_eqn = (WC1L01 & ~GND) # (!WC1L01 & WC1_loopcnt[1]_lut_out);
WC1_loopcnt[1]_reg_input = WC1_loopcnt[1]_sload_eqn & !CD1_STF;
WC1_loopcnt[1] = DFFE(WC1_loopcnt[1]_reg_input, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);

--WC1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]~COUT
--operation mode is counter

WC1L83 = CARRY(!WC1L63 # !WC1_loopcnt[1]);


--WC1_loopcnt[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]
--operation mode is counter

WC1_loopcnt[2]_lut_out = WC1_loopcnt[2] $ !WC1L83;
WC1_loopcnt[2]_sload_eqn = (WC1L01 & ~GND) # (!WC1L01 & WC1_loopcnt[2]_lut_out);
WC1_loopcnt[2]_reg_input = WC1_loopcnt[2]_sload_eqn & !CD1_STF;
WC1_loopcnt[2] = DFFE(WC1_loopcnt[2]_reg_input, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);

--WC1L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]~COUT
--operation mode is counter

WC1L04 = CARRY(WC1_loopcnt[2] & !WC1L83);


--WC1_loopcnt[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]
--operation mode is counter

WC1_loopcnt[3]_lut_out = WC1_loopcnt[3] $ WC1L04;
WC1_loopcnt[3]_sload_eqn = (WC1L01 & ~GND) # (!WC1L01 & WC1_loopcnt[3]_lut_out);
WC1_loopcnt[3]_reg_input = WC1_loopcnt[3]_sload_eqn & !CD1_STF;
WC1_loopcnt[3] = DFFE(WC1_loopcnt[3]_reg_input, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);

--WC1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]~COUT
--operation mode is counter

WC1L24 = CARRY(!WC1L04 # !WC1_loopcnt[3]);


--WC1_loopcnt[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]
--operation mode is counter

WC1_loopcnt[4]_lut_out = WC1_loopcnt[4] $ !WC1L24;
WC1_loopcnt[4]_sload_eqn = (WC1L01 & ~GND) # (!WC1L01 & WC1_loopcnt[4]_lut_out);
WC1_loopcnt[4]_reg_input = WC1_loopcnt[4]_sload_eqn & !CD1_STF;
WC1_loopcnt[4] = DFFE(WC1_loopcnt[4]_reg_input, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);

--WC1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]~COUT
--operation mode is counter

WC1L44 = CARRY(WC1_loopcnt[4] & !WC1L24);


--WC1_loopcnt[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[5]
--operation mode is normal

WC1_loopcnt[5]_lut_out = WC1_loopcnt[5] $ WC1L44;
WC1_loopcnt[5]_sload_eqn = (WC1L01 & ~GND) # (!WC1L01 & WC1_loopcnt[5]_lut_out);
WC1_loopcnt[5]_reg_input = WC1_loopcnt[5]_sload_eqn & !CD1_STF;
WC1_loopcnt[5] = DFFE(WC1_loopcnt[5]_reg_input, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--U1L66 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1
--operation mode is arithmetic

U1L66 = U1L93;

--U1L76 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1COUT
--operation mode is arithmetic

U1L76 = CARRY(!U1L93);


--U1L86 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2
--operation mode is arithmetic

U1L86 = U1L14 $ !U1L76;

--U1L96 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2COUT
--operation mode is arithmetic

U1L96 = CARRY(U1L14 # !U1L76);


--U1L07 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3
--operation mode is arithmetic

U1L07 = U1L34 $ U1L96;

--U1L17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3COUT
--operation mode is arithmetic

U1L17 = CARRY(!U1L34 & !U1L96);


--U1L27 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4
--operation mode is arithmetic

U1L27 = U1L54 $ !U1L17;

--U1L37 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4COUT
--operation mode is arithmetic

U1L37 = CARRY(U1L54 # !U1L17);


--U1L47 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5
--operation mode is arithmetic

U1L47 = U1L74 $ U1L37;

--U1L57 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5COUT
--operation mode is arithmetic

U1L57 = CARRY(!U1L74 & !U1L37);


--U1L67 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6
--operation mode is arithmetic

U1L67 = U1L94 $ !U1L57;

--U1L77 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6COUT
--operation mode is arithmetic

U1L77 = CARRY(U1L94 # !U1L57);


--U1L87 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7
--operation mode is arithmetic

U1L87 = U1L15 $ U1L77;

--U1L97 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7COUT
--operation mode is arithmetic

U1L97 = CARRY(!U1L15 & !U1L77);


--U1L08 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8
--operation mode is arithmetic

U1L08 = U1L35 $ !U1L97;

--U1L18 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8COUT
--operation mode is arithmetic

U1L18 = CARRY(U1L35 # !U1L97);


--U1L28 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9
--operation mode is arithmetic

U1L28 = U1L55 $ U1L18;

--U1L38 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9COUT
--operation mode is arithmetic

U1L38 = CARRY(!U1L55 & !U1L18);


--U1L48 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10
--operation mode is arithmetic

U1L48 = U1L75 $ !U1L38;

--U1L58 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10COUT
--operation mode is arithmetic

U1L58 = CARRY(U1L75 # !U1L38);


--U1L68 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11
--operation mode is arithmetic

U1L68 = U1L95 $ U1L58;

--U1L78 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11COUT
--operation mode is arithmetic

U1L78 = CARRY(!U1L95 & !U1L58);


--U1L88 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12
--operation mode is arithmetic

U1L88 = U1L16 $ !U1L78;

--U1L98 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12COUT
--operation mode is arithmetic

U1L98 = CARRY(U1L16 # !U1L78);


--U1L09 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13
--operation mode is arithmetic

U1L09 = U1L36 $ U1L98;

--U1L19 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13COUT
--operation mode is arithmetic

U1L19 = CARRY(!U1L36 & !U1L98);


--U1L29 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~14
--operation mode is normal

U1L29 = U1L56 $ U1L19;


--M32_q[7] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|q[7]
--operation mode is normal

M32_q[7]_lut_out = M32_q[7] $ M32L51;
M32_q[7]_sload_eqn = (E1_i1297 & E1L74) # (!E1_i1297 & M32_q[7]_lut_out);
M32_q[7] = DFFE(M32_q[7]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );


--M32_q[6] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

M32_q[6]_lut_out = M32_q[6] $ !M32L31;
M32_q[6]_sload_eqn = (E1_i1297 & E1L84) # (!E1_i1297 & M32_q[6]_lut_out);
M32_q[6] = DFFE(M32_q[6]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M32L51 is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

M32L51 = CARRY(M32_q[6] & !M32L31);


--M32_q[5] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

M32_q[5]_lut_out = M32_q[5] $ M32L11;
M32_q[5]_sload_eqn = (E1_i1297 & E1L94) # (!E1_i1297 & M32_q[5]_lut_out);
M32_q[5] = DFFE(M32_q[5]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M32L31 is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

M32L31 = CARRY(!M32L11 # !M32_q[5]);


--M32_q[4] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

M32_q[4]_lut_out = M32_q[4] $ !M32L9;
M32_q[4]_sload_eqn = (E1_i1297 & E1L05) # (!E1_i1297 & M32_q[4]_lut_out);
M32_q[4] = DFFE(M32_q[4]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M32L11 is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

M32L11 = CARRY(M32_q[4] & !M32L9);


--M32_q[3] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

M32_q[3]_lut_out = M32_q[3] $ M32L7;
M32_q[3]_sload_eqn = (E1_i1297 & E1L15) # (!E1_i1297 & M32_q[3]_lut_out);
M32_q[3] = DFFE(M32_q[3]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M32L9 is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

M32L9 = CARRY(!M32L7 # !M32_q[3]);


--M32_q[2] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

M32_q[2]_lut_out = M32_q[2] $ !M32L5;
M32_q[2]_sload_eqn = (E1_i1297 & E1L25) # (!E1_i1297 & M32_q[2]_lut_out);
M32_q[2] = DFFE(M32_q[2]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M32L7 is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

M32L7 = CARRY(M32_q[2] & !M32L5);


--M32_q[1] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

M32_q[1]_lut_out = M32_q[1] $ M32L3;
M32_q[1]_sload_eqn = (E1_i1297 & E1L35) # (!E1_i1297 & M32_q[1]_lut_out);
M32_q[1] = DFFE(M32_q[1]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M32L5 is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

M32L5 = CARRY(!M32L3 # !M32_q[1]);


--M32_q[0] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

M32_q[0]_lut_out = !M32_q[0];
M32_q[0]_sload_eqn = (E1_i1297 & E1L45) # (!E1_i1297 & M32_q[0]_lut_out);
M32_q[0] = DFFE(M32_q[0]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M32L3 is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_down_rtl_3|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M32L3 = CARRY(M32_q[0]);


--M42_q[7] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|q[7]
--operation mode is normal

M42_q[7]_lut_out = M42_q[7] $ M42L51;
M42_q[7]_sload_eqn = (E1_i1254 & E1L63) # (!E1_i1254 & M42_q[7]_lut_out);
M42_q[7] = DFFE(M42_q[7]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );


--M42_q[6] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

M42_q[6]_lut_out = M42_q[6] $ !M42L31;
M42_q[6]_sload_eqn = (E1_i1254 & E1L73) # (!E1_i1254 & M42_q[6]_lut_out);
M42_q[6] = DFFE(M42_q[6]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M42L51 is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

M42L51 = CARRY(M42_q[6] & !M42L31);


--M42_q[5] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

M42_q[5]_lut_out = M42_q[5] $ M42L11;
M42_q[5]_sload_eqn = (E1_i1254 & E1L83) # (!E1_i1254 & M42_q[5]_lut_out);
M42_q[5] = DFFE(M42_q[5]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M42L31 is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

M42L31 = CARRY(!M42L11 # !M42_q[5]);


--M42_q[4] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

M42_q[4]_lut_out = M42_q[4] $ !M42L9;
M42_q[4]_sload_eqn = (E1_i1254 & E1L93) # (!E1_i1254 & M42_q[4]_lut_out);
M42_q[4] = DFFE(M42_q[4]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M42L11 is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

M42L11 = CARRY(M42_q[4] & !M42L9);


--M42_q[3] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

M42_q[3]_lut_out = M42_q[3] $ M42L7;
M42_q[3]_sload_eqn = (E1_i1254 & E1L04) # (!E1_i1254 & M42_q[3]_lut_out);
M42_q[3] = DFFE(M42_q[3]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M42L9 is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

M42L9 = CARRY(!M42L7 # !M42_q[3]);


--M42_q[2] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

M42_q[2]_lut_out = M42_q[2] $ !M42L5;
M42_q[2]_sload_eqn = (E1_i1254 & E1L14) # (!E1_i1254 & M42_q[2]_lut_out);
M42_q[2] = DFFE(M42_q[2]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M42L7 is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

M42L7 = CARRY(M42_q[2] & !M42L5);


--M42_q[1] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

M42_q[1]_lut_out = M42_q[1] $ M42L3;
M42_q[1]_sload_eqn = (E1_i1254 & E1L24) # (!E1_i1254 & M42_q[1]_lut_out);
M42_q[1] = DFFE(M42_q[1]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M42L5 is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

M42L5 = CARRY(!M42L3 # !M42_q[1]);


--M42_q[0] is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

M42_q[0]_lut_out = !M42_q[0];
M42_q[0]_sload_eqn = (E1_i1254 & E1L34) # (!E1_i1254 & M42_q[0]_lut_out);
M42_q[0] = DFFE(M42_q[0]_sload_eqn, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M42L3 is cal_local_coincidence:inst_cal_local_coincidence|lpm_counter:cal_cnt_up_rtl_2|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M42L3 = CARRY(M42_q[0]);


--M52_sload_path[47] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[47]
--operation mode is normal

M52_sload_path[47]_lut_out = M52_sload_path[47] $ M52L59;
M52_sload_path[47] = DFFE(M52_sload_path[47]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--M52_sload_path[46] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[46]
--operation mode is arithmetic

M52_sload_path[46]_lut_out = M52_sload_path[46] $ !M52L39;
M52_sload_path[46] = DFFE(M52_sload_path[46]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L59 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[46]~COUT
--operation mode is arithmetic

M52L59 = CARRY(M52_sload_path[46] & !M52L39);


--M52_sload_path[45] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[45]
--operation mode is arithmetic

M52_sload_path[45]_lut_out = M52_sload_path[45] $ M52L19;
M52_sload_path[45] = DFFE(M52_sload_path[45]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L39 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[45]~COUT
--operation mode is arithmetic

M52L39 = CARRY(!M52L19 # !M52_sload_path[45]);


--M52_sload_path[44] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[44]
--operation mode is arithmetic

M52_sload_path[44]_lut_out = M52_sload_path[44] $ !M52L98;
M52_sload_path[44] = DFFE(M52_sload_path[44]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L19 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[44]~COUT
--operation mode is arithmetic

M52L19 = CARRY(M52_sload_path[44] & !M52L98);


--M52_sload_path[43] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[43]
--operation mode is arithmetic

M52_sload_path[43]_lut_out = M52_sload_path[43] $ M52L78;
M52_sload_path[43] = DFFE(M52_sload_path[43]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L98 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[43]~COUT
--operation mode is arithmetic

M52L98 = CARRY(!M52L78 # !M52_sload_path[43]);


--M52_sload_path[42] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[42]
--operation mode is arithmetic

M52_sload_path[42]_lut_out = M52_sload_path[42] $ !M52L58;
M52_sload_path[42] = DFFE(M52_sload_path[42]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L78 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[42]~COUT
--operation mode is arithmetic

M52L78 = CARRY(M52_sload_path[42] & !M52L58);


--M52_sload_path[41] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[41]
--operation mode is arithmetic

M52_sload_path[41]_lut_out = M52_sload_path[41] $ M52L38;
M52_sload_path[41] = DFFE(M52_sload_path[41]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L58 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[41]~COUT
--operation mode is arithmetic

M52L58 = CARRY(!M52L38 # !M52_sload_path[41]);


--M52_sload_path[40] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[40]
--operation mode is arithmetic

M52_sload_path[40]_lut_out = M52_sload_path[40] $ !M52L18;
M52_sload_path[40] = DFFE(M52_sload_path[40]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L38 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[40]~COUT
--operation mode is arithmetic

M52L38 = CARRY(M52_sload_path[40] & !M52L18);


--M52_sload_path[39] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[39]
--operation mode is arithmetic

M52_sload_path[39]_lut_out = M52_sload_path[39] $ M52L97;
M52_sload_path[39] = DFFE(M52_sload_path[39]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L18 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[39]~COUT
--operation mode is arithmetic

M52L18 = CARRY(!M52L97 # !M52_sload_path[39]);


--M52_sload_path[38] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[38]
--operation mode is arithmetic

M52_sload_path[38]_lut_out = M52_sload_path[38] $ !M52L77;
M52_sload_path[38] = DFFE(M52_sload_path[38]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L97 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[38]~COUT
--operation mode is arithmetic

M52L97 = CARRY(M52_sload_path[38] & !M52L77);


--M52_sload_path[37] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[37]
--operation mode is arithmetic

M52_sload_path[37]_lut_out = M52_sload_path[37] $ M52L57;
M52_sload_path[37] = DFFE(M52_sload_path[37]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L77 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[37]~COUT
--operation mode is arithmetic

M52L77 = CARRY(!M52L57 # !M52_sload_path[37]);


--M52_sload_path[36] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[36]
--operation mode is arithmetic

M52_sload_path[36]_lut_out = M52_sload_path[36] $ !M52L37;
M52_sload_path[36] = DFFE(M52_sload_path[36]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L57 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[36]~COUT
--operation mode is arithmetic

M52L57 = CARRY(M52_sload_path[36] & !M52L37);


--M52_sload_path[35] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[35]
--operation mode is arithmetic

M52_sload_path[35]_lut_out = M52_sload_path[35] $ M52L17;
M52_sload_path[35] = DFFE(M52_sload_path[35]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L37 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[35]~COUT
--operation mode is arithmetic

M52L37 = CARRY(!M52L17 # !M52_sload_path[35]);


--M52_sload_path[34] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[34]
--operation mode is arithmetic

M52_sload_path[34]_lut_out = M52_sload_path[34] $ !M52L96;
M52_sload_path[34] = DFFE(M52_sload_path[34]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L17 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[34]~COUT
--operation mode is arithmetic

M52L17 = CARRY(M52_sload_path[34] & !M52L96);


--M52_sload_path[33] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[33]
--operation mode is arithmetic

M52_sload_path[33]_lut_out = M52_sload_path[33] $ M52L76;
M52_sload_path[33] = DFFE(M52_sload_path[33]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L96 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[33]~COUT
--operation mode is arithmetic

M52L96 = CARRY(!M52L76 # !M52_sload_path[33]);


--M52_sload_path[32] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[32]
--operation mode is arithmetic

M52_sload_path[32]_lut_out = M52_sload_path[32] $ !M52L56;
M52_sload_path[32] = DFFE(M52_sload_path[32]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L76 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[32]~COUT
--operation mode is arithmetic

M52L76 = CARRY(M52_sload_path[32] & !M52L56);


--M52_sload_path[31] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[31]
--operation mode is arithmetic

M52_sload_path[31]_lut_out = M52_sload_path[31] $ M52L36;
M52_sload_path[31] = DFFE(M52_sload_path[31]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L56 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[31]~COUT
--operation mode is arithmetic

M52L56 = CARRY(!M52L36 # !M52_sload_path[31]);


--M52_sload_path[30] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[30]
--operation mode is arithmetic

M52_sload_path[30]_lut_out = M52_sload_path[30] $ !M52L16;
M52_sload_path[30] = DFFE(M52_sload_path[30]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L36 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

M52L36 = CARRY(M52_sload_path[30] & !M52L16);


--M52_sload_path[29] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[29]
--operation mode is arithmetic

M52_sload_path[29]_lut_out = M52_sload_path[29] $ M52L95;
M52_sload_path[29] = DFFE(M52_sload_path[29]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L16 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

M52L16 = CARRY(!M52L95 # !M52_sload_path[29]);


--M52_sload_path[28] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[28]
--operation mode is arithmetic

M52_sload_path[28]_lut_out = M52_sload_path[28] $ !M52L75;
M52_sload_path[28] = DFFE(M52_sload_path[28]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L95 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

M52L95 = CARRY(M52_sload_path[28] & !M52L75);


--M52_sload_path[27] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[27]
--operation mode is arithmetic

M52_sload_path[27]_lut_out = M52_sload_path[27] $ M52L55;
M52_sload_path[27] = DFFE(M52_sload_path[27]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L75 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

M52L75 = CARRY(!M52L55 # !M52_sload_path[27]);


--M52_sload_path[26] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[26]
--operation mode is arithmetic

M52_sload_path[26]_lut_out = M52_sload_path[26] $ !M52L35;
M52_sload_path[26] = DFFE(M52_sload_path[26]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L55 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

M52L55 = CARRY(M52_sload_path[26] & !M52L35);


--M52_sload_path[25] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[25]
--operation mode is arithmetic

M52_sload_path[25]_lut_out = M52_sload_path[25] $ M52L15;
M52_sload_path[25] = DFFE(M52_sload_path[25]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L35 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

M52L35 = CARRY(!M52L15 # !M52_sload_path[25]);


--M52_sload_path[24] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[24]
--operation mode is arithmetic

M52_sload_path[24]_lut_out = M52_sload_path[24] $ !M52L94;
M52_sload_path[24] = DFFE(M52_sload_path[24]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L15 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

M52L15 = CARRY(M52_sload_path[24] & !M52L94);


--M52_sload_path[23] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[23]
--operation mode is arithmetic

M52_sload_path[23]_lut_out = M52_sload_path[23] $ M52L74;
M52_sload_path[23] = DFFE(M52_sload_path[23]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L94 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

M52L94 = CARRY(!M52L74 # !M52_sload_path[23]);


--M52_sload_path[22] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[22]
--operation mode is arithmetic

M52_sload_path[22]_lut_out = M52_sload_path[22] $ !M52L54;
M52_sload_path[22] = DFFE(M52_sload_path[22]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L74 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

M52L74 = CARRY(M52_sload_path[22] & !M52L54);


--M52_sload_path[21] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[21]
--operation mode is arithmetic

M52_sload_path[21]_lut_out = M52_sload_path[21] $ M52L34;
M52_sload_path[21] = DFFE(M52_sload_path[21]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L54 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

M52L54 = CARRY(!M52L34 # !M52_sload_path[21]);


--M52_sload_path[20] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[20]
--operation mode is arithmetic

M52_sload_path[20]_lut_out = M52_sload_path[20] $ !M52L14;
M52_sload_path[20] = DFFE(M52_sload_path[20]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L34 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

M52L34 = CARRY(M52_sload_path[20] & !M52L14);


--M52_sload_path[19] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[19]
--operation mode is arithmetic

M52_sload_path[19]_lut_out = M52_sload_path[19] $ M52L93;
M52_sload_path[19] = DFFE(M52_sload_path[19]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L14 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

M52L14 = CARRY(!M52L93 # !M52_sload_path[19]);


--M52_sload_path[18] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[18]
--operation mode is arithmetic

M52_sload_path[18]_lut_out = M52_sload_path[18] $ !M52L73;
M52_sload_path[18] = DFFE(M52_sload_path[18]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L93 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

M52L93 = CARRY(M52_sload_path[18] & !M52L73);


--M52_sload_path[17] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[17]
--operation mode is arithmetic

M52_sload_path[17]_lut_out = M52_sload_path[17] $ M52L53;
M52_sload_path[17] = DFFE(M52_sload_path[17]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L73 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

M52L73 = CARRY(!M52L53 # !M52_sload_path[17]);


--M52_sload_path[16] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[16]
--operation mode is arithmetic

M52_sload_path[16]_lut_out = M52_sload_path[16] $ !M52L33;
M52_sload_path[16] = DFFE(M52_sload_path[16]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L53 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

M52L53 = CARRY(M52_sload_path[16] & !M52L33);


--M52_sload_path[15] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

M52_sload_path[15]_lut_out = M52_sload_path[15] $ M52L13;
M52_sload_path[15] = DFFE(M52_sload_path[15]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L33 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

M52L33 = CARRY(!M52L13 # !M52_sload_path[15]);


--M52_sload_path[14] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

M52_sload_path[14]_lut_out = M52_sload_path[14] $ !M52L92;
M52_sload_path[14] = DFFE(M52_sload_path[14]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L13 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

M52L13 = CARRY(M52_sload_path[14] & !M52L92);


--M52_sload_path[13] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

M52_sload_path[13]_lut_out = M52_sload_path[13] $ M52L72;
M52_sload_path[13] = DFFE(M52_sload_path[13]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L92 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

M52L92 = CARRY(!M52L72 # !M52_sload_path[13]);


--M52_sload_path[12] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

M52_sload_path[12]_lut_out = M52_sload_path[12] $ !M52L52;
M52_sload_path[12] = DFFE(M52_sload_path[12]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L72 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

M52L72 = CARRY(M52_sload_path[12] & !M52L52);


--M52_sload_path[11] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

M52_sload_path[11]_lut_out = M52_sload_path[11] $ M52L32;
M52_sload_path[11] = DFFE(M52_sload_path[11]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L52 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

M52L52 = CARRY(!M52L32 # !M52_sload_path[11]);


--M52_sload_path[10] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

M52_sload_path[10]_lut_out = M52_sload_path[10] $ !M52L12;
M52_sload_path[10] = DFFE(M52_sload_path[10]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L32 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

M52L32 = CARRY(M52_sload_path[10] & !M52L12);


--M52_sload_path[9] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

M52_sload_path[9]_lut_out = M52_sload_path[9] $ M52L91;
M52_sload_path[9] = DFFE(M52_sload_path[9]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L12 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

M52L12 = CARRY(!M52L91 # !M52_sload_path[9]);


--M52_sload_path[8] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

M52_sload_path[8]_lut_out = M52_sload_path[8] $ !M52L71;
M52_sload_path[8] = DFFE(M52_sload_path[8]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L91 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

M52L91 = CARRY(M52_sload_path[8] & !M52L71);


--M52_sload_path[7] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

M52_sload_path[7]_lut_out = M52_sload_path[7] $ M52L51;
M52_sload_path[7] = DFFE(M52_sload_path[7]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L71 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

M52L71 = CARRY(!M52L51 # !M52_sload_path[7]);


--M52_sload_path[6] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

M52_sload_path[6]_lut_out = M52_sload_path[6] $ !M52L31;
M52_sload_path[6] = DFFE(M52_sload_path[6]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L51 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

M52L51 = CARRY(M52_sload_path[6] & !M52L31);


--M52_sload_path[5] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

M52_sload_path[5]_lut_out = M52_sload_path[5] $ M52L11;
M52_sload_path[5] = DFFE(M52_sload_path[5]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L31 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

M52L31 = CARRY(!M52L11 # !M52_sload_path[5]);


--M52_sload_path[4] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

M52_sload_path[4]_lut_out = M52_sload_path[4] $ !M52L9;
M52_sload_path[4] = DFFE(M52_sload_path[4]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L11 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M52L11 = CARRY(M52_sload_path[4] & !M52L9);


--M52_sload_path[3] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

M52_sload_path[3]_lut_out = M52_sload_path[3] $ M52L7;
M52_sload_path[3] = DFFE(M52_sload_path[3]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L9 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M52L9 = CARRY(!M52L7 # !M52_sload_path[3]);


--M52_sload_path[2] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

M52_sload_path[2]_lut_out = M52_sload_path[2] $ !M52L5;
M52_sload_path[2] = DFFE(M52_sload_path[2]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L7 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M52L7 = CARRY(M52_sload_path[2] & !M52L5);


--M52_sload_path[1] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

M52_sload_path[1]_lut_out = M52_sload_path[1] $ M52L3;
M52_sload_path[1] = DFFE(M52_sload_path[1]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L5 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M52L5 = CARRY(!M52L3 # !M52_sload_path[1]);


--M52_sload_path[0] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M52_sload_path[0]_lut_out = !M52_sload_path[0];
M52_sload_path[0] = DFFE(M52_sload_path[0]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );

--M52L3 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

M52L3 = CARRY(M52_sload_path[0]);


--M1_sload_path[0] is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

M1_sload_path[0]_lut_out = !M1_sload_path[0];
M1_sload_path[0] = DFFE(M1_sload_path[0]_lut_out, GLOBAL(QD2_outclock1), , , );

--M1L4 is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~lut2
--operation mode is qfbk_counter

M1L4 = CARRY(M1_sload_path[0]);


--SB6L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~134
--operation mode is arithmetic

SB6L61 = M02_pre_out[13] # M02_pre_out[12] # !SB6_or_node[0][5];

--SB6_or_node[0][6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]
--operation mode is arithmetic

SB6_or_node[0][6] = CARRY(M02_pre_out[13] # M02_pre_out[12] # !SB6_or_node[0][5]);


--SB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]~134
--operation mode is arithmetic

SB1L61 = M7_pre_out[13] # M7_pre_out[12] # !SB1_or_node[0][5];

--SB1_or_node[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]
--operation mode is arithmetic

SB1_or_node[0][6] = CARRY(M7_pre_out[13] # M7_pre_out[12] # !SB1_or_node[0][5]);


--SB6L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]~135
--operation mode is arithmetic

SB6L41 = M02_pre_out[11] # M02_pre_out[10] # SB6_or_node[0][4];

--SB6_or_node[0][5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]
--operation mode is arithmetic

SB6_or_node[0][5] = CARRY(!M02_pre_out[11] & !M02_pre_out[10] & !SB6_or_node[0][4]);


--VB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]~138
--operation mode is arithmetic

VB1L51 = M7_pre_out[13] & M7_pre_out[12] & !VB1_and_node[0][5];

--VB1_and_node[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]
--operation mode is arithmetic

VB1_and_node[0][6] = CARRY(M7_pre_out[13] & M7_pre_out[12] & !VB1_and_node[0][5]);


--SB1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]~135
--operation mode is arithmetic

SB1L41 = M7_pre_out[11] # M7_pre_out[10] # SB1_or_node[0][4];

--SB1_or_node[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]
--operation mode is arithmetic

SB1_or_node[0][5] = CARRY(!M7_pre_out[11] & !M7_pre_out[10] & !SB1_or_node[0][4]);


--SB6L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]~136
--operation mode is arithmetic

SB6L21 = M02_pre_out[9] # M02_pre_out[8] # !SB6_or_node[0][3];

--SB6_or_node[0][4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]
--operation mode is arithmetic

SB6_or_node[0][4] = CARRY(M02_pre_out[9] # M02_pre_out[8] # !SB6_or_node[0][3]);


--VB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]~139
--operation mode is arithmetic

VB1L31 = M7_pre_out[11] & M7_pre_out[10] & VB1_and_node[0][4];

--VB1_and_node[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]
--operation mode is arithmetic

VB1_and_node[0][5] = CARRY(!VB1_and_node[0][4] # !M7_pre_out[10] # !M7_pre_out[11]);


--SB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]~136
--operation mode is arithmetic

SB1L21 = M7_pre_out[9] # M7_pre_out[8] # !SB1_or_node[0][3];

--SB1_or_node[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]
--operation mode is arithmetic

SB1_or_node[0][4] = CARRY(M7_pre_out[9] # M7_pre_out[8] # !SB1_or_node[0][3]);


--RB01L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~400
--operation mode is arithmetic

RB01L12 = FB1_inst10[8] & (!RB01_lcarry[7] # !COM_AD_D[8]) # !FB1_inst10[8] & !COM_AD_D[8] & !RB01_lcarry[7];

--RB01_lcarry[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]
--operation mode is arithmetic

RB01_lcarry[8] = CARRY(FB1_inst10[8] & (!RB01_lcarry[7] # !COM_AD_D[8]) # !FB1_inst10[8] & !COM_AD_D[8] & !RB01_lcarry[7]);


--SB6L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]~137
--operation mode is arithmetic

SB6L01 = M02_pre_out[7] # M02_pre_out[6] # SB6_or_node[0][2];

--SB6_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

SB6_or_node[0][3] = CARRY(!M02_pre_out[7] & !M02_pre_out[6] & !SB6_or_node[0][2]);


--VB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]~140
--operation mode is arithmetic

VB1L11 = M7_pre_out[9] & M7_pre_out[8] & !VB1_and_node[0][3];

--VB1_and_node[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]
--operation mode is arithmetic

VB1_and_node[0][4] = CARRY(M7_pre_out[9] & M7_pre_out[8] & !VB1_and_node[0][3]);


--SB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]~137
--operation mode is arithmetic

SB1L01 = M7_pre_out[7] # M7_pre_out[6] # SB1_or_node[0][2];

--SB1_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

SB1_or_node[0][3] = CARRY(!M7_pre_out[7] & !M7_pre_out[6] & !SB1_or_node[0][2]);


--RB01L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~401
--operation mode is arithmetic

RB01L91 = FB1_inst10[7] & (RB01_lcarry[6] # !COM_AD_D[7]) # !FB1_inst10[7] & !COM_AD_D[7] & RB01_lcarry[6];

--RB01_lcarry[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]
--operation mode is arithmetic

RB01_lcarry[7] = CARRY(FB1_inst10[7] & COM_AD_D[7] & !RB01_lcarry[6] # !FB1_inst10[7] & (COM_AD_D[7] # !RB01_lcarry[6]));


--SB6L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]~138
--operation mode is arithmetic

SB6L8 = M02_pre_out[5] # M02_pre_out[4] # !SB6_or_node[0][1];

--SB6_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

SB6_or_node[0][2] = CARRY(M02_pre_out[5] # M02_pre_out[4] # !SB6_or_node[0][1]);


--VB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]~141
--operation mode is arithmetic

VB1L9 = M7_pre_out[7] & M7_pre_out[6] & VB1_and_node[0][2];

--VB1_and_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]
--operation mode is arithmetic

VB1_and_node[0][3] = CARRY(!VB1_and_node[0][2] # !M7_pre_out[6] # !M7_pre_out[7]);


--SB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]~138
--operation mode is arithmetic

SB1L8 = M7_pre_out[5] # M7_pre_out[4] # !SB1_or_node[0][1];

--SB1_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

SB1_or_node[0][2] = CARRY(M7_pre_out[5] # M7_pre_out[4] # !SB1_or_node[0][1]);


--RB01L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~402
--operation mode is arithmetic

RB01L71 = FB1_inst10[6] & (!RB01_lcarry[5] # !COM_AD_D[6]) # !FB1_inst10[6] & !COM_AD_D[6] & !RB01_lcarry[5];

--RB01_lcarry[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]
--operation mode is arithmetic

RB01_lcarry[6] = CARRY(FB1_inst10[6] & (!RB01_lcarry[5] # !COM_AD_D[6]) # !FB1_inst10[6] & !COM_AD_D[6] & !RB01_lcarry[5]);


--SB6L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]~139
--operation mode is arithmetic

SB6L6 = M02_pre_out[3] # M02_pre_out[2] # SB6_or_node[0][0];

--SB6_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

SB6_or_node[0][1] = CARRY(!M02_pre_out[3] & !M02_pre_out[2] & !SB6_or_node[0][0]);


--VB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]~142
--operation mode is arithmetic

VB1L7 = M7_pre_out[5] & M7_pre_out[4] & !VB1_and_node[0][1];

--VB1_and_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]
--operation mode is arithmetic

VB1_and_node[0][2] = CARRY(M7_pre_out[5] & M7_pre_out[4] & !VB1_and_node[0][1]);


--SB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]~139
--operation mode is arithmetic

SB1L6 = M7_pre_out[3] # M7_pre_out[2] # SB1_or_node[0][0];

--SB1_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

SB1_or_node[0][1] = CARRY(!M7_pre_out[3] & !M7_pre_out[2] & !SB1_or_node[0][0]);


--RB01L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~403
--operation mode is arithmetic

RB01L51 = FB1_inst10[5] & (RB01_lcarry[4] # !COM_AD_D[5]) # !FB1_inst10[5] & !COM_AD_D[5] & RB01_lcarry[4];

--RB01_lcarry[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]
--operation mode is arithmetic

RB01_lcarry[5] = CARRY(FB1_inst10[5] & COM_AD_D[5] & !RB01_lcarry[4] # !FB1_inst10[5] & (COM_AD_D[5] # !RB01_lcarry[4]));


--SB6L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]~140
--operation mode is arithmetic

SB6L4 = M02_pre_out[1] # M02_sload_path[0];

--SB6_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

SB6_or_node[0][0] = CARRY(M02_pre_out[1] # M02_sload_path[0]);


--VB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]~143
--operation mode is arithmetic

VB1L5 = M7_pre_out[3] & M7_pre_out[2] & VB1_and_node[0][0];

--VB1_and_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]
--operation mode is arithmetic

VB1_and_node[0][1] = CARRY(!VB1_and_node[0][0] # !M7_pre_out[2] # !M7_pre_out[3]);


--SB1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]~140
--operation mode is arithmetic

SB1L4 = M7_pre_out[1] # M7_sload_path[0];

--SB1_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

SB1_or_node[0][0] = CARRY(M7_pre_out[1] # M7_sload_path[0]);


--RB01L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~404
--operation mode is arithmetic

RB01L31 = FB1_inst10[4] & (!RB01_lcarry[3] # !COM_AD_D[4]) # !FB1_inst10[4] & !COM_AD_D[4] & !RB01_lcarry[3];

--RB01_lcarry[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]
--operation mode is arithmetic

RB01_lcarry[4] = CARRY(FB1_inst10[4] & (!RB01_lcarry[3] # !COM_AD_D[4]) # !FB1_inst10[4] & !COM_AD_D[4] & !RB01_lcarry[3]);


--VB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]~144
--operation mode is arithmetic

VB1L3 = M7_pre_out[1] & M7_sload_path[0];

--VB1_and_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]
--operation mode is arithmetic

VB1_and_node[0][0] = CARRY(M7_pre_out[1] & M7_sload_path[0]);


--RB01L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~405
--operation mode is arithmetic

RB01L11 = FB1_inst10[3] & (RB01_lcarry[2] # !COM_AD_D[3]) # !FB1_inst10[3] & !COM_AD_D[3] & RB01_lcarry[2];

--RB01_lcarry[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]
--operation mode is arithmetic

RB01_lcarry[3] = CARRY(FB1_inst10[3] & COM_AD_D[3] & !RB01_lcarry[2] # !FB1_inst10[3] & (COM_AD_D[3] # !RB01_lcarry[2]));


--RB01L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~406
--operation mode is arithmetic

RB01L9 = FB1_inst10[2] & (!RB01_lcarry[1] # !COM_AD_D[2]) # !FB1_inst10[2] & !COM_AD_D[2] & !RB01_lcarry[1];

--RB01_lcarry[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]
--operation mode is arithmetic

RB01_lcarry[2] = CARRY(FB1_inst10[2] & (!RB01_lcarry[1] # !COM_AD_D[2]) # !FB1_inst10[2] & !COM_AD_D[2] & !RB01_lcarry[1]);


--RB01L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~407
--operation mode is arithmetic

RB01L7 = FB1_inst10[1] & (RB01_lcarry[0] # !COM_AD_D[1]) # !FB1_inst10[1] & !COM_AD_D[1] & RB01_lcarry[0];

--RB01_lcarry[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]
--operation mode is arithmetic

RB01_lcarry[1] = CARRY(FB1_inst10[1] & COM_AD_D[1] & !RB01_lcarry[0] # !FB1_inst10[1] & (COM_AD_D[1] # !RB01_lcarry[0]));


--RB01L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~408
--operation mode is arithmetic

RB01L5 = FB1_inst10[0] & !COM_AD_D[0];

--RB01_lcarry[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]
--operation mode is arithmetic

RB01_lcarry[0] = CARRY(FB1_inst10[0] & !COM_AD_D[0]);


--SB5L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~92
--operation mode is arithmetic

SB5L01 = JC33L3 # JC33L4 # SB5_or_node[0][2];

--SB5_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

SB5_or_node[0][3] = CARRY(!JC33L3 & !JC33L4 & !SB5_or_node[0][2]);


--SB4L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~92
--operation mode is arithmetic

SB4L01 = JC42L3 # JC42L4 # SB4_or_node[0][2];

--SB4_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

SB4_or_node[0][3] = CARRY(!JC42L3 & !JC42L4 & !SB4_or_node[0][2]);


--SB3L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~92
--operation mode is arithmetic

SB3L01 = JC51L3 # JC51L4 # SB3_or_node[0][2];

--SB3_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

SB3_or_node[0][3] = CARRY(!JC51L3 & !JC51L4 & !SB3_or_node[0][2]);


--SB2L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~92
--operation mode is arithmetic

SB2L01 = JC6L3 # JC6L4 # SB2_or_node[0][2];

--SB2_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

SB2_or_node[0][3] = CARRY(!JC6L3 & !JC6L4 & !SB2_or_node[0][2]);


--SB5L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]~93
--operation mode is arithmetic

SB5L8 = JC33L1 # JC03_sout_node[4] # !SB5_or_node[0][1];

--SB5_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

SB5_or_node[0][2] = CARRY(JC33L1 # JC03_sout_node[4] # !SB5_or_node[0][1]);


--SB4L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]~93
--operation mode is arithmetic

SB4L8 = JC42L1 # JC12_sout_node[4] # !SB4_or_node[0][1];

--SB4_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

SB4_or_node[0][2] = CARRY(JC42L1 # JC12_sout_node[4] # !SB4_or_node[0][1]);


--SB3L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]~93
--operation mode is arithmetic

SB3L8 = JC51L1 # JC21_sout_node[4] # !SB3_or_node[0][1];

--SB3_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

SB3_or_node[0][2] = CARRY(JC51L1 # JC21_sout_node[4] # !SB3_or_node[0][1]);


--SB2L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]~93
--operation mode is arithmetic

SB2L8 = JC6L1 # JC3_sout_node[4] # !SB2_or_node[0][1];

--SB2_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

SB2_or_node[0][2] = CARRY(JC6L1 # JC3_sout_node[4] # !SB2_or_node[0][1]);


--SB5L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]~94
--operation mode is arithmetic

SB5L6 = JC03_sout_node[3] # JC03_sout_node[2] # SB5_or_node[0][0];

--SB5_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

SB5_or_node[0][1] = CARRY(!JC03_sout_node[3] & !JC03_sout_node[2] & !SB5_or_node[0][0]);


--SB4L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]~94
--operation mode is arithmetic

SB4L6 = JC12_sout_node[3] # JC12_sout_node[2] # SB4_or_node[0][0];

--SB4_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

SB4_or_node[0][1] = CARRY(!JC12_sout_node[3] & !JC12_sout_node[2] & !SB4_or_node[0][0]);


--SB3L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]~94
--operation mode is arithmetic

SB3L6 = JC21_sout_node[3] # JC21_sout_node[2] # SB3_or_node[0][0];

--SB3_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

SB3_or_node[0][1] = CARRY(!JC21_sout_node[3] & !JC21_sout_node[2] & !SB3_or_node[0][0]);


--SB2L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]~94
--operation mode is arithmetic

SB2L6 = JC3_sout_node[3] # JC3_sout_node[2] # SB2_or_node[0][0];

--SB2_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

SB2_or_node[0][1] = CARRY(!JC3_sout_node[3] & !JC3_sout_node[2] & !SB2_or_node[0][0]);


--SB5L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]~95
--operation mode is arithmetic

SB5L4 = JC03_sout_node[1] # JC03_sout_node[0];

--SB5_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

SB5_or_node[0][0] = CARRY(JC03_sout_node[1] # JC03_sout_node[0]);


--SB4L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]~95
--operation mode is arithmetic

SB4L4 = JC12_sout_node[1] # JC12_sout_node[0];

--SB4_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

SB4_or_node[0][0] = CARRY(JC12_sout_node[1] # JC12_sout_node[0]);


--SB3L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]~95
--operation mode is arithmetic

SB3L4 = JC21_sout_node[1] # JC21_sout_node[0];

--SB3_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

SB3_or_node[0][0] = CARRY(JC21_sout_node[1] # JC21_sout_node[0]);


--SB2L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]~95
--operation mode is arithmetic

SB2L4 = JC3_sout_node[1] # JC3_sout_node[0];

--SB2_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

SB2_or_node[0][0] = CARRY(JC3_sout_node[1] # JC3_sout_node[0]);


--WD2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp1|portadataout[0]
WD2_portadataout[0] = INPUT();


--WD1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0]
WD1_portadataout[0] = INPUT();

--WD1_portadataout[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[1]
WD1_portadataout[1] = INPUT();

--WD1_portadataout[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[2]
WD1_portadataout[2] = INPUT();

--WD1_portadataout[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[3]
WD1_portadataout[3] = INPUT();

--WD1_portadataout[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[4]
WD1_portadataout[4] = INPUT();

--WD1_portadataout[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[5]
WD1_portadataout[5] = INPUT();

--WD1_portadataout[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[6]
WD1_portadataout[6] = INPUT();

--WD1_portadataout[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[7]
WD1_portadataout[7] = INPUT();

--WD1_portadataout[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[8]
WD1_portadataout[8] = INPUT();

--WD1_portadataout[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[9]
WD1_portadataout[9] = INPUT();

--WD1_portadataout[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[10]
WD1_portadataout[10] = INPUT();

--WD1_portadataout[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[11]
WD1_portadataout[11] = INPUT();

--WD1_portadataout[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[12]
WD1_portadataout[12] = INPUT();

--WD1_portadataout[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[13]
WD1_portadataout[13] = INPUT();

--WD1_portadataout[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[14]
WD1_portadataout[14] = INPUT();

--WD1_portadataout[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[15]
WD1_portadataout[15] = INPUT();

--WD1_portadataout[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[16]
WD1_portadataout[16] = INPUT();

--WD1_portadataout[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[17]
WD1_portadataout[17] = INPUT();

--WD1_portadataout[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[18]
WD1_portadataout[18] = INPUT();

--WD1_portadataout[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[19]
WD1_portadataout[19] = INPUT();

--WD1_portadataout[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[20]
WD1_portadataout[20] = INPUT();

--WD1_portadataout[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[21]
WD1_portadataout[21] = INPUT();

--WD1_portadataout[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[22]
WD1_portadataout[22] = INPUT();

--WD1_portadataout[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[23]
WD1_portadataout[23] = INPUT();

--WD1_portadataout[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[24]
WD1_portadataout[24] = INPUT();

--WD1_portadataout[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[25]
WD1_portadataout[25] = INPUT();

--WD1_portadataout[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[26]
WD1_portadataout[26] = INPUT();

--WD1_portadataout[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[27]
WD1_portadataout[27] = INPUT();

--WD1_portadataout[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[28]
WD1_portadataout[28] = INPUT();

--WD1_portadataout[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[29]
WD1_portadataout[29] = INPUT();

--WD1_portadataout[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[30]
WD1_portadataout[30] = INPUT();

--WD1_portadataout[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[31]
WD1_portadataout[31] = INPUT();


--VD1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core
VD1_core = INPUT();

--VD1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE
VD1_MASTERHWRITE = INPUT();

--VD1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK
VD1L37 = INPUT();

--VD1L57 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN
VD1L57 = INPUT();

--VD1L47 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE
VD1L47 = INPUT();

--VD1L421 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN
VD1L421 = INPUT();

--VD1L27 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN
VD1L27 = INPUT();

--VD1L321 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN
VD1L321 = INPUT();

--VD1L811 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE
VD1L811 = INPUT();

--VD1L25 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN
VD1L25 = INPUT();

--VD1L15 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN
VD1L15 = INPUT();

--VD1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK
VD1L92 = INPUT();

--VD1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE
VD1L43 = INPUT();

--VD1L941 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION
VD1L941 = INPUT();

--VD1L641 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON
VD1L641 = INPUT();

--VD1L741 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE
VD1L741 = INPUT();

--VD1L151 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD
VD1L151 = INPUT();

--VD1L051 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN
VD1L051 = INPUT();

--VD1L841 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN
VD1L841 = INPUT();

--VD1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2]
VD1_MASTERHADDR[2] = INPUT();

--VD1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3]
VD1_MASTERHADDR[3] = INPUT();

--VD1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4]
VD1_MASTERHADDR[4] = INPUT();

--VD1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5]
VD1_MASTERHADDR[5] = INPUT();

--VD1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6]
VD1_MASTERHADDR[6] = INPUT();

--VD1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7]
VD1_MASTERHADDR[7] = INPUT();

--VD1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8]
VD1_MASTERHADDR[8] = INPUT();

--VD1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9]
VD1_MASTERHADDR[9] = INPUT();

--VD1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10]
VD1_MASTERHADDR[10] = INPUT();

--VD1_MASTERHADDR[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[11]
VD1_MASTERHADDR[11] = INPUT();

--VD1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12]
VD1_MASTERHADDR[12] = INPUT();

--VD1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13]
VD1_MASTERHADDR[13] = INPUT();

--VD1_MASTERHADDR[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[14]
VD1_MASTERHADDR[14] = INPUT();

--VD1_MASTERHADDR[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[15]
VD1_MASTERHADDR[15] = INPUT();

--VD1_MASTERHADDR[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[18]
VD1_MASTERHADDR[18] = INPUT();

--VD1_MASTERHADDR[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[19]
VD1_MASTERHADDR[19] = INPUT();

--VD1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0]
VD1_MASTERHTRANS[0] = INPUT();

--VD1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1]
VD1_MASTERHTRANS[1] = INPUT();

--VD1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0]
VD1_MASTERHSIZE[0] = INPUT();

--VD1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1]
VD1_MASTERHSIZE[1] = INPUT();

--VD1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0]
VD1_MASTERHBURST[0] = INPUT();

--VD1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1]
VD1_MASTERHBURST[1] = INPUT();

--VD1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2]
VD1_MASTERHBURST[2] = INPUT();

--VD1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0]
VD1_MASTERHWDATA[0] = INPUT();

--VD1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1]
VD1_MASTERHWDATA[1] = INPUT();

--VD1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2]
VD1_MASTERHWDATA[2] = INPUT();

--VD1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3]
VD1_MASTERHWDATA[3] = INPUT();

--VD1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4]
VD1_MASTERHWDATA[4] = INPUT();

--VD1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5]
VD1_MASTERHWDATA[5] = INPUT();

--VD1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6]
VD1_MASTERHWDATA[6] = INPUT();

--VD1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7]
VD1_MASTERHWDATA[7] = INPUT();

--VD1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8]
VD1_MASTERHWDATA[8] = INPUT();

--VD1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9]
VD1_MASTERHWDATA[9] = INPUT();

--VD1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10]
VD1_MASTERHWDATA[10] = INPUT();

--VD1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11]
VD1_MASTERHWDATA[11] = INPUT();

--VD1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12]
VD1_MASTERHWDATA[12] = INPUT();

--VD1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13]
VD1_MASTERHWDATA[13] = INPUT();

--VD1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14]
VD1_MASTERHWDATA[14] = INPUT();

--VD1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15]
VD1_MASTERHWDATA[15] = INPUT();

--VD1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16]
VD1_MASTERHWDATA[16] = INPUT();

--VD1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17]
VD1_MASTERHWDATA[17] = INPUT();

--VD1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18]
VD1_MASTERHWDATA[18] = INPUT();

--VD1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19]
VD1_MASTERHWDATA[19] = INPUT();

--VD1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20]
VD1_MASTERHWDATA[20] = INPUT();

--VD1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21]
VD1_MASTERHWDATA[21] = INPUT();

--VD1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22]
VD1_MASTERHWDATA[22] = INPUT();

--VD1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23]
VD1_MASTERHWDATA[23] = INPUT();

--VD1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24]
VD1_MASTERHWDATA[24] = INPUT();

--VD1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25]
VD1_MASTERHWDATA[25] = INPUT();

--VD1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26]
VD1_MASTERHWDATA[26] = INPUT();

--VD1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27]
VD1_MASTERHWDATA[27] = INPUT();

--VD1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28]
VD1_MASTERHWDATA[28] = INPUT();

--VD1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29]
VD1_MASTERHWDATA[29] = INPUT();

--VD1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30]
VD1_MASTERHWDATA[30] = INPUT();

--VD1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31]
VD1_MASTERHWDATA[31] = INPUT();

--VD1L87 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0
VD1L87 = INPUT();

--VD1L97 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1
VD1L97 = INPUT();

--VD1L08 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2
VD1L08 = INPUT();

--VD1L18 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3
VD1L18 = INPUT();

--VD1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0
VD1L75 = INPUT();

--VD1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1
VD1L85 = INPUT();

--VD1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2
VD1L95 = INPUT();

--VD1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3
VD1L06 = INPUT();

--VD1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4
VD1L16 = INPUT();

--VD1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5
VD1L26 = INPUT();

--VD1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6
VD1L36 = INPUT();

--VD1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7
VD1L46 = INPUT();

--VD1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8
VD1L56 = INPUT();

--VD1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9
VD1L66 = INPUT();

--VD1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10
VD1L76 = INPUT();

--VD1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11
VD1L86 = INPUT();

--VD1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12
VD1L96 = INPUT();

--VD1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13
VD1L07 = INPUT();

--VD1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14
VD1L17 = INPUT();

--VD1L67 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0
VD1L67 = INPUT();

--VD1L77 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1
VD1L77 = INPUT();

--VD1L68 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0
VD1L68 = INPUT();

--VD1L78 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1
VD1L78 = INPUT();

--VD1L88 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2
VD1L88 = INPUT();

--VD1L98 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3
VD1L98 = INPUT();

--VD1L09 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4
VD1L09 = INPUT();

--VD1L19 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5
VD1L19 = INPUT();

--VD1L29 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6
VD1L29 = INPUT();

--VD1L39 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7
VD1L39 = INPUT();

--VD1L49 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8
VD1L49 = INPUT();

--VD1L59 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9
VD1L59 = INPUT();

--VD1L69 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10
VD1L69 = INPUT();

--VD1L79 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11
VD1L79 = INPUT();

--VD1L89 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12
VD1L89 = INPUT();

--VD1L99 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13
VD1L99 = INPUT();

--VD1L001 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14
VD1L001 = INPUT();

--VD1L101 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15
VD1L101 = INPUT();

--VD1L201 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16
VD1L201 = INPUT();

--VD1L301 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17
VD1L301 = INPUT();

--VD1L401 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18
VD1L401 = INPUT();

--VD1L501 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19
VD1L501 = INPUT();

--VD1L601 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20
VD1L601 = INPUT();

--VD1L701 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21
VD1L701 = INPUT();

--VD1L801 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22
VD1L801 = INPUT();

--VD1L901 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23
VD1L901 = INPUT();

--VD1L011 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24
VD1L011 = INPUT();

--VD1L111 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25
VD1L111 = INPUT();

--VD1L211 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26
VD1L211 = INPUT();

--VD1L311 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27
VD1L311 = INPUT();

--VD1L411 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28
VD1L411 = INPUT();

--VD1L511 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29
VD1L511 = INPUT();

--VD1L611 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30
VD1L611 = INPUT();

--VD1L711 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31
VD1L711 = INPUT();

--VD1L911 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0
VD1L911 = INPUT();

--VD1L021 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1
VD1L021 = INPUT();

--VD1L121 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2
VD1L121 = INPUT();

--VD1L221 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3
VD1L221 = INPUT();

--VD1L28 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0
VD1L28 = INPUT();

--VD1L38 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1
VD1L38 = INPUT();

--VD1L48 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2
VD1L48 = INPUT();

--VD1L58 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3
VD1L58 = INPUT();

--VD1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0
VD1L53 = INPUT();

--VD1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1
VD1L63 = INPUT();

--VD1L73 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2
VD1L73 = INPUT();

--VD1L83 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3
VD1L83 = INPUT();

--VD1L93 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4
VD1L93 = INPUT();

--VD1L04 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5
VD1L04 = INPUT();

--VD1L14 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6
VD1L14 = INPUT();

--VD1L24 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7
VD1L24 = INPUT();

--VD1L34 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8
VD1L34 = INPUT();

--VD1L44 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9
VD1L44 = INPUT();

--VD1L54 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10
VD1L54 = INPUT();

--VD1L64 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11
VD1L64 = INPUT();

--VD1L74 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12
VD1L74 = INPUT();

--VD1L84 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13
VD1L84 = INPUT();

--VD1L94 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14
VD1L94 = INPUT();

--VD1L05 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15
VD1L05 = INPUT();

--VD1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0
VD1L72 = INPUT();

--VD1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1
VD1L82 = INPUT();

--VD1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0
VD1L03 = INPUT();

--VD1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1
VD1L13 = INPUT();

--VD1L23 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2
VD1L23 = INPUT();

--VD1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3
VD1L33 = INPUT();

--VD1L2 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0
VD1L2 = INPUT();

--VD1L3 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1
VD1L3 = INPUT();

--VD1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2
VD1L4 = INPUT();

--VD1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3
VD1L5 = INPUT();

--VD1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4
VD1L6 = INPUT();

--VD1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5
VD1L7 = INPUT();

--VD1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6
VD1L8 = INPUT();

--VD1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7
VD1L9 = INPUT();

--VD1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8
VD1L01 = INPUT();

--VD1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9
VD1L11 = INPUT();

--VD1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10
VD1L21 = INPUT();

--VD1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11
VD1L31 = INPUT();

--VD1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12
VD1L41 = INPUT();

--VD1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13
VD1L51 = INPUT();

--VD1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14
VD1L61 = INPUT();

--VD1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15
VD1L71 = INPUT();

--VD1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16
VD1L81 = INPUT();

--VD1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17
VD1L91 = INPUT();

--VD1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18
VD1L02 = INPUT();

--VD1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19
VD1L12 = INPUT();

--VD1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20
VD1L22 = INPUT();

--VD1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21
VD1L32 = INPUT();

--VD1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22
VD1L42 = INPUT();

--VD1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23
VD1L52 = INPUT();

--VD1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24
VD1L62 = INPUT();


--N1_SYS_RESET is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SYS_RESET
--operation mode is normal

N1_SYS_RESET_lut_out = !R1L81Q & (N1_SYS_RESET # W1L42Q & N1_CMD_WAIT);
N1_SYS_RESET = DFFE(N1_SYS_RESET_lut_out, GLOBAL(QD1_outclock0), , , );


--YC1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_3~36
--operation mode is normal

YC1L91 = !M41_sload_path[1] & !M41_sload_path[2] # !M41_sload_path[3];


--LB4_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

LB4_dffs[0]_lut_out = LB4_dffs[1] # HD1L9Q;
LB4_dffs[0] = DFFE(LB4_dffs[0]_lut_out, GLOBAL(QD1_outclock0), HD1L7Q, , HD1L8Q);


--YC1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[7]~2222
--operation mode is normal

YC1L21 = M31_pre_out[7] $ (!M41_sload_path[4] & YC1L91) # !LB4_dffs[0];


--R1L51Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|l_pulse~reg
--operation mode is normal

R1L51Q_lut_out = N1_SND_PULSE & (R1L1 # R1L51Q & !R1L5) # !N1_SND_PULSE & R1L51Q & !R1L5;
R1L51Q = DFFE(R1L51Q_lut_out, GLOBAL(QD1_outclock0), !N1L25, , );


--R1L41Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|h_pulse~reg
--operation mode is normal

R1L41Q_lut_out = R1L6 # R1L41Q & (!R1L2 # !R1L01);
R1L41Q = DFFE(R1L41Q_lut_out, GLOBAL(QD1_outclock0), !N1L25, , );


--YC1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[7]~2223
--operation mode is normal

YC1L31 = R1L51Q & M31_pre_out[7] & !R1L41Q # !R1L51Q & (R1L41Q & !M31_pre_out[7] # !R1L41Q & YC1L21);


--YC1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_3~37
--operation mode is normal

YC1L02 = !M41_sload_path[4] & (!M41_sload_path[1] & !M41_sload_path[2] # !M41_sload_path[3]);


--YC1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2224
--operation mode is normal

YC1L8 = !R1L41Q & (R1L51Q # LB4_dffs[0] & !YC1L02);


--YC1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2225
--operation mode is normal

YC1L9 = !R1L51Q & (R1L41Q # LB4_dffs[0] & YC1L02);


--YC1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[6]~2226
--operation mode is normal

YC1L11 = YC1L8 & (YC1L9 # M31_pre_out[6]) # !YC1L8 & YC1L9 & !M31_pre_out[6];


--YC1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2227
--operation mode is normal

YC1L01 = YC1L8 & (YC1L9 # M31_pre_out[5]) # !YC1L8 & YC1L9 & !M31_pre_out[5];


--YC1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[4]~2228
--operation mode is normal

YC1L7 = YC1L8 & (YC1L9 # M31_pre_out[4]) # !YC1L8 & YC1L9 & !M31_pre_out[4];


--YC1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[3]~2229
--operation mode is normal

YC1L6 = YC1L8 & (YC1L9 # M31_pre_out[3]) # !YC1L8 & YC1L9 & !M31_pre_out[3];


--YC1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[2]~2230
--operation mode is normal

YC1L5 = YC1L8 & (YC1L9 # M31_pre_out[2]) # !YC1L8 & YC1L9 & !M31_pre_out[2];


--YC1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[1]~2231
--operation mode is normal

YC1L4 = YC1L8 & (YC1L9 # M31_pre_out[1]) # !YC1L8 & YC1L9 & !M31_pre_out[1];


--YC1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[0]~2232
--operation mode is normal

YC1L3 = YC1L8 & (YC1L9 # M31_lsb) # !YC1L8 & YC1L9 & !M31_lsb;


--J1_command_2_local[2] is slaveregister:slaveregister_inst|command_2_local[2]
--operation mode is normal

J1_command_2_local[2]_lut_out = VD1_MASTERHWDATA[2];
J1_command_2_local[2] = DFFE(J1_command_2_local[2]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--Z1_DPR_DAT_WR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DPR_DAT_WR
--operation mode is normal

Z1_DPR_DAT_WR_lut_out = GB1L01Q & Z1_DAT_MSG & Z1_BYTE0 & !GB1L92Q;
Z1_DPR_DAT_WR = DFFE(Z1_DPR_DAT_WR_lut_out, GLOBAL(QD1_outclock0), , , );


--P1_inst46[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[0]
--operation mode is normal

P1_inst46[0]_lut_out = P1_inst45[0];
P1_inst46[0] = DFFE(P1_inst46[0]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst46[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[1]
--operation mode is normal

P1_inst46[1]_lut_out = P1_inst45[1];
P1_inst46[1] = DFFE(P1_inst46[1]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst46[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[2]
--operation mode is normal

P1_inst46[2]_lut_out = P1_inst45[2];
P1_inst46[2] = DFFE(P1_inst46[2]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst46[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[3]
--operation mode is normal

P1_inst46[3]_lut_out = P1_inst45[3];
P1_inst46[3] = DFFE(P1_inst46[3]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst46[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[4]
--operation mode is normal

P1_inst46[4]_lut_out = P1_inst45[4];
P1_inst46[4] = DFFE(P1_inst46[4]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst46[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[5]
--operation mode is normal

P1_inst46[5]_lut_out = P1_inst45[5];
P1_inst46[5] = DFFE(P1_inst46[5]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst46[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[6]
--operation mode is normal

P1_inst46[6]_lut_out = P1_inst45[6];
P1_inst46[6] = DFFE(P1_inst46[6]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst46[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[7]
--operation mode is normal

P1_inst46[7]_lut_out = P1_inst45[7];
P1_inst46[7] = DFFE(P1_inst46[7]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst43[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[0]
--operation mode is normal

P1_inst43[0]_lut_out = LB1_dffs[0];
P1_inst43[0] = DFFE(P1_inst43[0]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst43[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[1]
--operation mode is normal

P1_inst43[1]_lut_out = LB1_dffs[1];
P1_inst43[1] = DFFE(P1_inst43[1]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst43[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[2]
--operation mode is normal

P1_inst43[2]_lut_out = LB1_dffs[2];
P1_inst43[2] = DFFE(P1_inst43[2]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst43[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[3]
--operation mode is normal

P1_inst43[3]_lut_out = LB1_dffs[3];
P1_inst43[3] = DFFE(P1_inst43[3]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst43[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[4]
--operation mode is normal

P1_inst43[4]_lut_out = LB1_dffs[4];
P1_inst43[4] = DFFE(P1_inst43[4]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst43[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[5]
--operation mode is normal

P1_inst43[5]_lut_out = LB1_dffs[5];
P1_inst43[5] = DFFE(P1_inst43[5]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst43[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[6]
--operation mode is normal

P1_inst43[6]_lut_out = LB1_dffs[6];
P1_inst43[6] = DFFE(P1_inst43[6]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst43[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[7]
--operation mode is normal

P1_inst43[7]_lut_out = LB1_dffs[7];
P1_inst43[7] = DFFE(P1_inst43[7]_lut_out, GLOBAL(QD1_outclock0), , , Z1L11);


--P1_inst41[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[0]
--operation mode is normal

P1_inst41[0]_lut_out = LB1_dffs[0];
P1_inst41[0] = DFFE(P1_inst41[0]_lut_out, GLOBAL(QD1_outclock0), , , Z1L21);


--P1_inst41[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[1]
--operation mode is normal

P1_inst41[1]_lut_out = LB1_dffs[1];
P1_inst41[1] = DFFE(P1_inst41[1]_lut_out, GLOBAL(QD1_outclock0), , , Z1L21);


--P1_inst41[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[2]
--operation mode is normal

P1_inst41[2]_lut_out = LB1_dffs[2];
P1_inst41[2] = DFFE(P1_inst41[2]_lut_out, GLOBAL(QD1_outclock0), , , Z1L21);


--P1_inst41[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[3]
--operation mode is normal

P1_inst41[3]_lut_out = LB1_dffs[3];
P1_inst41[3] = DFFE(P1_inst41[3]_lut_out, GLOBAL(QD1_outclock0), , , Z1L21);


--P1_inst41[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[4]
--operation mode is normal

P1_inst41[4]_lut_out = LB1_dffs[4];
P1_inst41[4] = DFFE(P1_inst41[4]_lut_out, GLOBAL(QD1_outclock0), , , Z1L21);


--P1_inst41[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[5]
--operation mode is normal

P1_inst41[5]_lut_out = LB1_dffs[5];
P1_inst41[5] = DFFE(P1_inst41[5]_lut_out, GLOBAL(QD1_outclock0), , , Z1L21);


--P1_inst41[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[6]
--operation mode is normal

P1_inst41[6]_lut_out = LB1_dffs[6];
P1_inst41[6] = DFFE(P1_inst41[6]_lut_out, GLOBAL(QD1_outclock0), , , Z1L21);


--P1_inst41[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[7]
--operation mode is normal

P1_inst41[7]_lut_out = LB1_dffs[7];
P1_inst41[7] = DFFE(P1_inst41[7]_lut_out, GLOBAL(QD1_outclock0), , , Z1L21);


--P1_inst38[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[0]
--operation mode is normal

P1_inst38[0]_lut_out = LB1_dffs[0];
P1_inst38[0] = DFFE(P1_inst38[0]_lut_out, GLOBAL(QD1_outclock0), , , Z1L31);


--P1_inst38[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[1]
--operation mode is normal

P1_inst38[1]_lut_out = LB1_dffs[1];
P1_inst38[1] = DFFE(P1_inst38[1]_lut_out, GLOBAL(QD1_outclock0), , , Z1L31);


--P1_inst38[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[2]
--operation mode is normal

P1_inst38[2]_lut_out = LB1_dffs[2];
P1_inst38[2] = DFFE(P1_inst38[2]_lut_out, GLOBAL(QD1_outclock0), , , Z1L31);


--P1_inst38[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[3]
--operation mode is normal

P1_inst38[3]_lut_out = LB1_dffs[3];
P1_inst38[3] = DFFE(P1_inst38[3]_lut_out, GLOBAL(QD1_outclock0), , , Z1L31);


--P1_inst38[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[4]
--operation mode is normal

P1_inst38[4]_lut_out = LB1_dffs[4];
P1_inst38[4] = DFFE(P1_inst38[4]_lut_out, GLOBAL(QD1_outclock0), , , Z1L31);


--P1_inst38[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[5]
--operation mode is normal

P1_inst38[5]_lut_out = LB1_dffs[5];
P1_inst38[5] = DFFE(P1_inst38[5]_lut_out, GLOBAL(QD1_outclock0), , , Z1L31);


--P1_inst38[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[6]
--operation mode is normal

P1_inst38[6]_lut_out = LB1_dffs[6];
P1_inst38[6] = DFFE(P1_inst38[6]_lut_out, GLOBAL(QD1_outclock0), , , Z1L31);


--P1_inst38[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[7]
--operation mode is normal

P1_inst38[7]_lut_out = LB1_dffs[7];
P1_inst38[7] = DFFE(P1_inst38[7]_lut_out, GLOBAL(QD1_outclock0), , , Z1L31);


--B1L33Q is ahb_slave:ahb_slave_inst|masterhready~reg0
--operation mode is normal

B1L33Q_lut_out = !B1L75Q & !B1L9 & (B1L35Q # !B1L01);
B1L33Q = DFFE(B1L33Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--UD1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|_~0
--operation mode is normal

UD1L1 = WD2_portadataout[0] & WD1_portadataout[0];


--J1L209Q is slaveregister:slaveregister_inst|reg_rdata[0]~reg0
--operation mode is normal

J1L209Q_lut_out = J1L453 & (J1L965 # J1L563 & J1L393) # !J1L453 & J1L563 & J1L393;
J1L209Q = DFFE(J1L209Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L309Q is slaveregister:slaveregister_inst|reg_rdata[1]~reg0
--operation mode is normal

J1L309Q_lut_out = J1L453 & (J1L185 # J1L563 & J1L193) # !J1L453 & J1L563 & J1L193;
J1L309Q = DFFE(J1L309Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L409Q is slaveregister:slaveregister_inst|reg_rdata[2]~reg0
--operation mode is normal

J1L409Q_lut_out = J1L453 & (J1L983 # J1L563 & J1L573) # !J1L453 & J1L563 & J1L573;
J1L409Q = DFFE(J1L409Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L509Q is slaveregister:slaveregister_inst|reg_rdata[3]~reg0
--operation mode is normal

J1L509Q_lut_out = J1L453 & (J1L795 # J1L563 & J1L473) # !J1L453 & J1L563 & J1L473;
J1L509Q = DFFE(J1L509Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L609Q is slaveregister:slaveregister_inst|reg_rdata[4]~reg0
--operation mode is normal

J1L609Q_lut_out = J1L453 & (J1L016 # J1L563 & J1L273) # !J1L453 & J1L563 & J1L273;
J1L609Q = DFFE(J1L609Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L709Q is slaveregister:slaveregister_inst|reg_rdata[5]~reg0
--operation mode is normal

J1L709Q_lut_out = J1L453 & (J1L226 # J1L563 & J1L073) # !J1L453 & J1L563 & J1L073;
J1L709Q = DFFE(J1L709Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L809Q is slaveregister:slaveregister_inst|reg_rdata[6]~reg0
--operation mode is normal

J1L809Q_lut_out = J1L963 # J1L453 & J1L436;
J1L809Q = DFFE(J1L809Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L909Q is slaveregister:slaveregister_inst|reg_rdata[7]~reg0
--operation mode is normal

J1L909Q_lut_out = J1L453 & (J1L556 # J1L563 & J1L045) # !J1L453 & J1L563 & J1L045;
J1L909Q = DFFE(J1L909Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L019Q is slaveregister:slaveregister_inst|reg_rdata[8]~reg0
--operation mode is normal

J1L019Q_lut_out = J1L453 & (J1L476 # J1L563 & J1L145) # !J1L453 & J1L563 & J1L145;
J1L019Q = DFFE(J1L019Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L119Q is slaveregister:slaveregister_inst|reg_rdata[9]~reg0
--operation mode is normal

J1L119Q_lut_out = J1L453 & (J1L296 # J1L563 & J1L245) # !J1L453 & J1L563 & J1L245;
J1L119Q = DFFE(J1L119Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L219Q is slaveregister:slaveregister_inst|reg_rdata[10]~reg0
--operation mode is normal

J1L219Q_lut_out = J1L453 & (J1L017 # J1L563 & J1L345) # !J1L453 & J1L563 & J1L345;
J1L219Q = DFFE(J1L219Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L319Q is slaveregister:slaveregister_inst|reg_rdata[11]~reg0
--operation mode is normal

J1L319Q_lut_out = J1L453 & (J1L827 # J1L563 & J1L445) # !J1L453 & J1L563 & J1L445;
J1L319Q = DFFE(J1L319Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L419Q is slaveregister:slaveregister_inst|reg_rdata[12]~reg0
--operation mode is normal

J1L419Q_lut_out = J1L453 & (J1L647 # J1L563 & J1L545) # !J1L453 & J1L563 & J1L545;
J1L419Q = DFFE(J1L419Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L519Q is slaveregister:slaveregister_inst|reg_rdata[13]~reg0
--operation mode is normal

J1L519Q_lut_out = J1L453 & (J1L467 # J1L563 & J1L645) # !J1L453 & J1L563 & J1L645;
J1L519Q = DFFE(J1L519Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L619Q is slaveregister:slaveregister_inst|reg_rdata[14]~reg0
--operation mode is normal

J1L619Q_lut_out = J1L453 & (J1L287 # J1L563 & J1L745) # !J1L453 & J1L563 & J1L745;
J1L619Q = DFFE(J1L619Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L719Q is slaveregister:slaveregister_inst|reg_rdata[15]~reg0
--operation mode is normal

J1L719Q_lut_out = J1L663 # J1L563 & J1L387;
J1L719Q = DFFE(J1L719Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L819Q is slaveregister:slaveregister_inst|reg_rdata[16]~reg0
--operation mode is normal

J1L819Q_lut_out = J1L953 # J1L163 # J1L263 & J1L954;
J1L819Q = DFFE(J1L819Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L919Q is slaveregister:slaveregister_inst|reg_rdata[17]~reg0
--operation mode is normal

J1L919Q_lut_out = J1L253 # J1L353 # J1L263 & J1L164;
J1L919Q = DFFE(J1L919Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L029Q is slaveregister:slaveregister_inst|reg_rdata[18]~reg0
--operation mode is normal

J1L029Q_lut_out = J1L843 # J1L943 # J1L263 & J1L364;
J1L029Q = DFFE(J1L029Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L129Q is slaveregister:slaveregister_inst|reg_rdata[19]~reg0
--operation mode is normal

J1L129Q_lut_out = J1L443 # J1L543 # J1L263 & J1L564;
J1L129Q = DFFE(J1L129Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L229Q is slaveregister:slaveregister_inst|reg_rdata[20]~reg0
--operation mode is normal

J1L229Q_lut_out = J1L043 # J1L143 # J1L263 & J1L764;
J1L229Q = DFFE(J1L229Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L329Q is slaveregister:slaveregister_inst|reg_rdata[21]~reg0
--operation mode is normal

J1L329Q_lut_out = J1L633 # J1L733 # J1L263 & J1L964;
J1L329Q = DFFE(J1L329Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L429Q is slaveregister:slaveregister_inst|reg_rdata[22]~reg0
--operation mode is normal

J1L429Q_lut_out = J1L233 # J1L333 # J1L263 & J1L174;
J1L429Q = DFFE(J1L429Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L529Q is slaveregister:slaveregister_inst|reg_rdata[23]~reg0
--operation mode is normal

J1L529Q_lut_out = J1L823 # J1L923 # J1L263 & J1L374;
J1L529Q = DFFE(J1L529Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L629Q is slaveregister:slaveregister_inst|reg_rdata[24]~reg0
--operation mode is normal

J1L629Q_lut_out = J1L523 # J1L263 & J1L574;
J1L629Q = DFFE(J1L629Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L729Q is slaveregister:slaveregister_inst|reg_rdata[25]~reg0
--operation mode is normal

J1L729Q_lut_out = J1L223 # J1L263 & J1L774;
J1L729Q = DFFE(J1L729Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L829Q is slaveregister:slaveregister_inst|reg_rdata[26]~reg0
--operation mode is normal

J1L829Q_lut_out = J1L913 # J1L263 & J1L974;
J1L829Q = DFFE(J1L829Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L929Q is slaveregister:slaveregister_inst|reg_rdata[27]~reg0
--operation mode is normal

J1L929Q_lut_out = J1L613 # J1L263 & J1L184;
J1L929Q = DFFE(J1L929Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L039Q is slaveregister:slaveregister_inst|reg_rdata[28]~reg0
--operation mode is normal

J1L039Q_lut_out = J1L313 # J1L263 & J1L384;
J1L039Q = DFFE(J1L039Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L139Q is slaveregister:slaveregister_inst|reg_rdata[29]~reg0
--operation mode is normal

J1L139Q_lut_out = J1L013 # J1L263 & J1L584;
J1L139Q = DFFE(J1L139Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L239Q is slaveregister:slaveregister_inst|reg_rdata[30]~reg0
--operation mode is normal

J1L239Q_lut_out = J1L703 # J1L263 & J1L784;
J1L239Q = DFFE(J1L239Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L339Q is slaveregister:slaveregister_inst|reg_rdata[31]~reg0
--operation mode is normal

J1L339Q_lut_out = J1L403 # J1L263 & J1L984;
J1L339Q = DFFE(J1L339Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--W1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~reg
--operation mode is normal

W1L42Q_lut_out = W1L2Q & W1L91 & !W1L3Q;
W1L42Q = DFFE(W1L42Q_lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , );


--N1_CMD_WAIT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT
--operation mode is normal

N1_CMD_WAIT_lut_out = !R1L81Q & (N1L21 # N1L41);
N1_CMD_WAIT = DFFE(N1_CMD_WAIT_lut_out, GLOBAL(QD1_outclock0), , , );


--R1L81Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|RES~reg
--operation mode is normal

R1L81Q_lut_out = (M12_sload_path[1] & M12_sload_path[2] & M12_sload_path[3] & !M12_sload_path[0]) & CASCADE(R1L71);
R1L81Q = DFFE(R1L81Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--Z1_CTRL_OK is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTRL_OK
--operation mode is normal

Z1_CTRL_OK_lut_out = GB1L11Q & Z1_EOF_WAIT & !BB1L7 & !GB1L92Q;
Z1_CTRL_OK = DFFE(Z1_CTRL_OK_lut_out, GLOBAL(QD1_outclock0), , , );


--W1_domlev_up_rq_ is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_up_rq_
--operation mode is normal

W1_domlev_up_rq__lut_out = LB1_dffs[7];
W1_domlev_up_rq_ = DFFE(W1_domlev_up_rq__lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , Z1L1);


--YC1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_up~0
--operation mode is normal

YC1L61 = Z1_CTRL_OK & W1_domlev_up_rq_ & !YC1L2;


--N1_CLR_BUF is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CLR_BUF
--operation mode is normal

N1_CLR_BUF_lut_out = W1L7Q & !R1L81Q & (N1_CRES_WAIT # N1_CMD_WAIT);
N1_CLR_BUF = DFFE(N1_CLR_BUF_lut_out, GLOBAL(QD1_outclock0), , , );


--YC1_daclev_adj is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_adj
--operation mode is normal

YC1_daclev_adj = YC1L51 # Z1_CTRL_OK & W1_domlev_up_rq_ & !YC1L2;


--HD1L4Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~reg
--operation mode is normal

HD1L4Q_lut_out = !HD1L3 & (!HD1_TXSHFT & HD1L7Q # !HD1L5);
HD1L4Q = DFFE(HD1L4Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--HD1L7Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~reg
--operation mode is normal

HD1L7Q_lut_out = HD1L7Q & (!HD1_TXSHFT # !M51L11) # !HD1L5;
HD1L7Q = DFFE(HD1L7Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--M41_pre_sclr is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr
--operation mode is normal

M41_pre_sclr = RB51_aeb_out # !HD1L7Q;


--LB4_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

LB4_dffs[1]_lut_out = WC1L71 & (LB4_dffs[2] # HD1L9Q) # !WC1L71 & LB4_dffs[2] & !HD1L9Q;
LB4_dffs[1] = DFFE(LB4_dffs[1]_lut_out, GLOBAL(QD1_outclock0), HD1L7Q, , HD1L8Q);


--HD1L9Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_load~reg
--operation mode is normal

HD1L9Q_lut_out = !HD1L5 & (M51L11 & HD1_TXSHFT # !HD1L7Q);
HD1L9Q = DFFE(HD1L9Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--HD1L8Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_ena~reg
--operation mode is normal

HD1L8Q_lut_out = HD1L1 # HD1L6 & (CD1L93Q # CD1L94Q);
HD1L8Q = DFFE(HD1L8Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--N1_SND_PULSE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_PULSE
--operation mode is normal

N1_SND_PULSE_lut_out = !R1L81Q & (N1L94 # R1L31Q & N1_SEND_WT);
N1_SND_PULSE = DFFE(N1_SND_PULSE_lut_out, GLOBAL(QD1_outclock0), , , );


--R1L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~93
--operation mode is normal

R1L7 = !M22_sload_path[11] & !M22_sload_path[12] & !M22_sload_path[13] & !M22_sload_path[14];


--R1L8 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~94
--operation mode is normal

R1L8 = M22_sload_path[8] & !M22_sload_path[7] & !M22_sload_path[9] & !M22_sload_path[10];


--R1L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~95
--operation mode is normal

R1L9 = M22_sload_path[3] & M22_sload_path[5] & !M22_sload_path[6];


--R1L01 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~96
--operation mode is normal

R1L01 = R1L7 & R1L8 & R1L9 & !M22_sload_path[0];

--R1L21 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~104
--operation mode is normal

R1L21 = R1L7 & R1L8 & R1L9 & !M22_sload_path[0];


--R1L1 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~99
--operation mode is normal

R1L1 = R1L01 & M22_sload_path[4] & !M22_sload_path[1] & !M22_sload_path[2];


--N1_SEND_WT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SEND_WT
--operation mode is normal

N1_SEND_WT_lut_out = !R1L81Q & (N1L83 # N1_SEND_WT & !R1L31Q);
N1_SEND_WT = DFFE(N1_SEND_WT_lut_out, GLOBAL(QD1_outclock0), , , );


--N1_REC_WT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_WT
--operation mode is normal

N1_REC_WT_lut_out = !R1L81Q & (N1L33 # N1_REC_WT & !R1L31Q);
N1_REC_WT = DFFE(N1_REC_WT_lut_out, GLOBAL(QD1_outclock0), , , );


--N1L25 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|timer_clrn~21
--operation mode is normal

N1L25 = !N1_SEND_WT & !N1_REC_WT & !N1_SND_PULSE;


--R1L2 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~100
--operation mode is normal

R1L2 = M22_sload_path[4] & !M22_sload_path[1] & !M22_sload_path[2];


--E1L3Q is cal_local_coincidence:inst_cal_local_coincidence|COINCIDENCE_OUT_DOWN~reg0
--operation mode is normal

E1L3Q_lut_out = E1L711 # E1L092Q & E1L911;
E1L3Q = DFFE(E1L3Q_lut_out, GLOBAL(QD1_outclock1), , , );


--E1_i973 is cal_local_coincidence:inst_cal_local_coincidence|i973
--operation mode is normal

E1_i973_lut_out = E1L121 # E1L321 # E1L982Q & !E1L62;
E1_i973 = DFFE(E1_i973_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L4Q is cal_local_coincidence:inst_cal_local_coincidence|COINCIDENCE_OUT_UP~reg0
--operation mode is normal

E1L4Q_lut_out = E1L521 # E1L492Q & E1L721;
E1L4Q = DFFE(E1L4Q_lut_out, GLOBAL(QD1_outclock1), , , );


--E1_i594 is cal_local_coincidence:inst_cal_local_coincidence|i594
--operation mode is normal

E1_i594_lut_out = E1L921 # E1L231 # E1L392Q & !E1L61;
E1_i594 = DFFE(E1_i594_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--H1L4Q is ROC:inst_ROC|RST~reg0
--operation mode is normal

H1L4Q_lut_out = !H1L3Q;
H1L4Q = DFFE(H1L4Q_lut_out, GLOBAL(QD1_outclock0), , , );


--B1L15Q is ahb_slave:ahb_slave_inst|reg_enable~reg0
--operation mode is normal

B1L15Q_lut_out = B1L11 # B1L6 & (B1L21 # B1L31);
B1L15Q = DFFE(B1L15Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--B1L25Q is ahb_slave:ahb_slave_inst|reg_write~reg0
--operation mode is normal

B1L25Q_lut_out = B1L61 # B1L25Q & (B1L75Q # !B1L91);
B1L25Q = DFFE(B1L25Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--B1L94Q is ahb_slave:ahb_slave_inst|reg_address[18]~reg0
--operation mode is normal

B1L94Q_lut_out = B1L02 & (VD1_MASTERHADDR[18] # B1L94Q & !B1L91) # !B1L02 & B1L94Q & !B1L91;
B1L94Q = DFFE(B1L94Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L3 is slaveregister:slaveregister_inst|com_ctrl_local[0]~183
--operation mode is normal

J1L3 = B1L15Q & B1L25Q & !B1L94Q;

--J1L9 is slaveregister:slaveregister_inst|com_ctrl_local[0]~221
--operation mode is normal

J1L9 = B1L15Q & B1L25Q & !B1L94Q;


--B1L05Q is ahb_slave:ahb_slave_inst|reg_address[19]~reg0
--operation mode is normal

B1L05Q_lut_out = B1L02 & (VD1_MASTERHADDR[19] # B1L05Q & !B1L91) # !B1L02 & B1L05Q & !B1L91;
B1L05Q = DFFE(B1L05Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--B1L64Q is ahb_slave:ahb_slave_inst|reg_address[13]~reg0
--operation mode is normal

B1L64Q_lut_out = B1L02 & (VD1_MASTERHADDR[13] # B1L64Q & !B1L91) # !B1L02 & B1L64Q & !B1L91;
B1L64Q = DFFE(B1L64Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--B1L74Q is ahb_slave:ahb_slave_inst|reg_address[14]~reg0
--operation mode is normal

B1L74Q_lut_out = B1L02 & (VD1_MASTERHADDR[14] # B1L74Q & !B1L91) # !B1L02 & B1L74Q & !B1L91;
B1L74Q = DFFE(B1L74Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--B1L84Q is ahb_slave:ahb_slave_inst|reg_address[15]~reg0
--operation mode is normal

B1L84Q_lut_out = B1L02 & (VD1_MASTERHADDR[15] # B1L84Q & !B1L91) # !B1L02 & B1L84Q & !B1L91;
B1L84Q = DFFE(B1L84Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L593 is slaveregister:slaveregister_inst|i2057~197
--operation mode is normal

J1L593 = B1L05Q & !B1L64Q & !B1L74Q & !B1L84Q;


--B1L73Q is ahb_slave:ahb_slave_inst|reg_address[4]~reg0
--operation mode is normal

B1L73Q_lut_out = B1L02 & (VD1_MASTERHADDR[4] # B1L73Q & !B1L91) # !B1L02 & B1L73Q & !B1L91;
B1L73Q = DFFE(B1L73Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--B1L83Q is ahb_slave:ahb_slave_inst|reg_address[5]~reg0
--operation mode is normal

B1L83Q_lut_out = B1L02 & (VD1_MASTERHADDR[5] # B1L83Q & !B1L91) # !B1L02 & B1L83Q & !B1L91;
B1L83Q = DFFE(B1L83Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L711 is slaveregister:slaveregister_inst|command_2_local[2]~94
--operation mode is normal

J1L711 = B1L73Q & !B1L83Q;


--B1L54Q is ahb_slave:ahb_slave_inst|reg_address[12]~reg0
--operation mode is normal

B1L54Q_lut_out = B1L02 & (VD1_MASTERHADDR[12] # B1L54Q & !B1L91) # !B1L02 & B1L54Q & !B1L91;
B1L54Q = DFFE(B1L54Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L811 is slaveregister:slaveregister_inst|command_2_local[2]~95
--operation mode is normal

J1L811 = J1L3 & J1L593 & J1L711 & B1L54Q;

--J1L911 is slaveregister:slaveregister_inst|command_2_local[2]~129
--operation mode is normal

J1L911 = J1L3 & J1L593 & J1L711 & B1L54Q;


--B1L63Q is ahb_slave:ahb_slave_inst|reg_address[3]~reg0
--operation mode is normal

B1L63Q_lut_out = B1L02 & (VD1_MASTERHADDR[3] # B1L63Q & !B1L91) # !B1L02 & B1L63Q & !B1L91;
B1L63Q = DFFE(B1L63Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--B1L53Q is ahb_slave:ahb_slave_inst|reg_address[2]~reg0
--operation mode is normal

B1L53Q_lut_out = B1L02 & (VD1_MASTERHADDR[2] # B1L53Q & !B1L91) # !B1L02 & B1L53Q & !B1L91;
B1L53Q = DFFE(B1L53Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--B1L93Q is ahb_slave:ahb_slave_inst|reg_address[6]~reg0
--operation mode is normal

B1L93Q_lut_out = B1L02 & (VD1_MASTERHADDR[6] # B1L93Q & !B1L91) # !B1L02 & B1L93Q & !B1L91;
B1L93Q = DFFE(B1L93Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L611 is slaveregister:slaveregister_inst|command_2_local[2]~34
--operation mode is normal

J1L611 = J1L811 & B1L63Q & !B1L53Q & !B1L93Q;


--GB1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|data_stb~reg
--operation mode is normal

GB1L01Q_lut_out = GB1_rxcteq5 & (GB1L12Q # UB1L72Q & GB1L52Q);
GB1L01Q = DFFE(GB1L01Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--Z1_DAT_MSG is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DAT_MSG
--operation mode is normal

Z1_DAT_MSG_lut_out = W1L5 & (Z1L3 # Z1L2 & Z1_DAT_MSG) # !W1L5 & Z1L2 & Z1_DAT_MSG;
Z1_DAT_MSG = DFFE(Z1_DAT_MSG_lut_out, GLOBAL(QD1_outclock0), !R1L81Q, , );


--Z1_BYTE0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0
--operation mode is normal

Z1_BYTE0_lut_out = !GB1L92Q & (Z1L5 # GB1L01Q & Z1L6);
Z1_BYTE0 = DFFE(Z1_BYTE0_lut_out, GLOBAL(QD1_outclock0), , , );


--GB1L92Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|stf_stb~reg
--operation mode is normal

GB1L92Q_lut_out = GB1L1 & GB1L2 & GB1L3 & !LB1_dffs[3];
GB1L92Q = DFFE(GB1L92Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--P1_inst45[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[0]
--operation mode is normal

P1_inst45[0]_lut_out = LB1_dffs[0];
P1_inst45[0] = DFFE(P1_inst45[0]_lut_out, GLOBAL(QD1_outclock0), , , Z1L01);


--Z1_MTYPE_LEN1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|MTYPE_LEN1
--operation mode is normal

Z1_MTYPE_LEN1_lut_out = !GB1L92Q & (GB1L01Q & Z1_LEN0 # !GB1L01Q & Z1_MTYPE_LEN1);
Z1_MTYPE_LEN1 = DFFE(Z1_MTYPE_LEN1_lut_out, GLOBAL(QD1_outclock0), , , );


--Z1_BYTE1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE1
--operation mode is normal

Z1_BYTE1_lut_out = !GB1L92Q & (Z1_DPR_DAT_WR # Z1_BYTE1 & !GB1L01Q);
Z1_BYTE1 = DFFE(Z1_BYTE1_lut_out, GLOBAL(QD1_outclock0), , , );


--Z1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0b~0
--operation mode is normal

Z1L11 = Z1_MTYPE_LEN1 # Z1_BYTE1;


--P1_inst45[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[1]
--operation mode is normal

P1_inst45[1]_lut_out = LB1_dffs[1];
P1_inst45[1] = DFFE(P1_inst45[1]_lut_out, GLOBAL(QD1_outclock0), , , Z1L01);


--P1_inst45[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[2]
--operation mode is normal

P1_inst45[2]_lut_out = LB1_dffs[2];
P1_inst45[2] = DFFE(P1_inst45[2]_lut_out, GLOBAL(QD1_outclock0), , , Z1L01);


--P1_inst45[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[3]
--operation mode is normal

P1_inst45[3]_lut_out = LB1_dffs[3];
P1_inst45[3] = DFFE(P1_inst45[3]_lut_out, GLOBAL(QD1_outclock0), , , Z1L01);


--P1_inst45[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[4]
--operation mode is normal

P1_inst45[4]_lut_out = LB1_dffs[4];
P1_inst45[4] = DFFE(P1_inst45[4]_lut_out, GLOBAL(QD1_outclock0), , , Z1L01);


--P1_inst45[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[5]
--operation mode is normal

P1_inst45[5]_lut_out = LB1_dffs[5];
P1_inst45[5] = DFFE(P1_inst45[5]_lut_out, GLOBAL(QD1_outclock0), , , Z1L01);


--P1_inst45[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[6]
--operation mode is normal

P1_inst45[6]_lut_out = LB1_dffs[6];
P1_inst45[6] = DFFE(P1_inst45[6]_lut_out, GLOBAL(QD1_outclock0), , , Z1L01);


--P1_inst45[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[7]
--operation mode is normal

P1_inst45[7]_lut_out = LB1_dffs[7];
P1_inst45[7] = DFFE(P1_inst45[7]_lut_out, GLOBAL(QD1_outclock0), , , Z1L01);


--LB1_dffs[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

LB1_dffs[0]_lut_out = LB1_dffs[1];
LB1_dffs[0] = DFFE(LB1_dffs[0]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , GB1L02Q);


--LB1_dffs[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

LB1_dffs[1]_lut_out = LB1_dffs[2];
LB1_dffs[1] = DFFE(LB1_dffs[1]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , GB1L02Q);


--LB1_dffs[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

LB1_dffs[2]_lut_out = LB1_dffs[3];
LB1_dffs[2] = DFFE(LB1_dffs[2]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , GB1L02Q);


--LB1_dffs[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

LB1_dffs[3]_lut_out = LB1_dffs[4];
LB1_dffs[3] = DFFE(LB1_dffs[3]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , GB1L02Q);


--LB1_dffs[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

LB1_dffs[4]_lut_out = LB1_dffs[5];
LB1_dffs[4] = DFFE(LB1_dffs[4]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , GB1L02Q);


--LB1_dffs[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

LB1_dffs[5]_lut_out = LB1_dffs[6];
LB1_dffs[5] = DFFE(LB1_dffs[5]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , GB1L02Q);


--LB1_dffs[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

LB1_dffs[6]_lut_out = LB1_dffs[7];
LB1_dffs[6] = DFFE(LB1_dffs[6]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , GB1L02Q);


--LB1_dffs[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

LB1_dffs[7]_lut_out = GB1L91Q;
LB1_dffs[7] = DFFE(LB1_dffs[7]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , GB1L02Q);


--Z1_PTYPE_SEQ0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|PTYPE_SEQ0
--operation mode is normal

Z1_PTYPE_SEQ0_lut_out = !GB1L92Q & (GB1L01Q & Z1_MTYPE_LEN1 # !GB1L01Q & Z1_PTYPE_SEQ0);
Z1_PTYPE_SEQ0 = DFFE(Z1_PTYPE_SEQ0_lut_out, GLOBAL(QD1_outclock0), , , );


--Z1_BYTE2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE2
--operation mode is normal

Z1_BYTE2_lut_out = !GB1L92Q & (GB1L01Q & Z1_BYTE1 # !GB1L01Q & Z1_BYTE2);
Z1_BYTE2 = DFFE(Z1_BYTE2_lut_out, GLOBAL(QD1_outclock0), , , );


--Z1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena2~0
--operation mode is normal

Z1L21 = Z1_PTYPE_SEQ0 # Z1_BYTE2;


--Z1_DCMD_SEQ1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DCMD_SEQ1
--operation mode is normal

Z1_DCMD_SEQ1_lut_out = !GB1L92Q & (GB1L01Q & Z1_PTYPE_SEQ0 # !GB1L01Q & Z1_DCMD_SEQ1);
Z1_DCMD_SEQ1 = DFFE(Z1_DCMD_SEQ1_lut_out, GLOBAL(QD1_outclock0), , , );


--Z1_BYTE3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE3
--operation mode is normal

Z1_BYTE3_lut_out = !GB1L92Q & (GB1L01Q & Z1_BYTE2 # !GB1L01Q & Z1_BYTE3);
Z1_BYTE3 = DFFE(Z1_BYTE3_lut_out, GLOBAL(QD1_outclock0), , , );


--Z1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena3~0
--operation mode is normal

Z1L31 = Z1_DCMD_SEQ1 # Z1_BYTE3;


--P1_inst40[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[0]
--operation mode is normal

P1_inst40[0]_lut_out = M8_q[0];
P1_inst40[0] = DFFE(P1_inst40[0]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--Z1_CRC_ERR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR
--operation mode is normal

Z1_CRC_ERR_lut_out = Z1_DAT_MSG & (GB1L92Q # GB1L11Q & Z1L51);
Z1_CRC_ERR = DFFE(Z1_CRC_ERR_lut_out, GLOBAL(QD1_outclock0), !R1L81Q, , );


--P1_inst5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst5
--operation mode is normal

P1_inst5 = Z1_CRC_ERR # Z1_DPR_DAT_WR;


--P1_inst40[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[1]
--operation mode is normal

P1_inst40[1]_lut_out = M8_q[1];
P1_inst40[1] = DFFE(P1_inst40[1]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--P1_inst40[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[2]
--operation mode is normal

P1_inst40[2]_lut_out = M8_q[2];
P1_inst40[2] = DFFE(P1_inst40[2]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--P1_inst40[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[3]
--operation mode is normal

P1_inst40[3]_lut_out = M8_q[3];
P1_inst40[3] = DFFE(P1_inst40[3]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--P1_inst40[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[4]
--operation mode is normal

P1_inst40[4]_lut_out = M8_q[4];
P1_inst40[4] = DFFE(P1_inst40[4]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--P1_inst40[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[5]
--operation mode is normal

P1_inst40[5]_lut_out = M8_q[5];
P1_inst40[5] = DFFE(P1_inst40[5]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--P1_inst40[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[6]
--operation mode is normal

P1_inst40[6]_lut_out = M8_q[6];
P1_inst40[6] = DFFE(P1_inst40[6]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--P1_inst40[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[7]
--operation mode is normal

P1_inst40[7]_lut_out = M8_q[7];
P1_inst40[7] = DFFE(P1_inst40[7]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--P1_inst40[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[8]
--operation mode is normal

P1_inst40[8]_lut_out = M8_q[8];
P1_inst40[8] = DFFE(P1_inst40[8]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--P1_inst40[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[9]
--operation mode is normal

P1_inst40[9]_lut_out = M8_q[9];
P1_inst40[9] = DFFE(P1_inst40[9]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--P1_inst40[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[10]
--operation mode is normal

P1_inst40[10]_lut_out = M8_q[10];
P1_inst40[10] = DFFE(P1_inst40[10]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--P1_inst40[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[11]
--operation mode is normal

P1_inst40[11]_lut_out = M8_q[11];
P1_inst40[11] = DFFE(P1_inst40[11]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--P1_inst40[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[12]
--operation mode is normal

P1_inst40[12]_lut_out = M8_q[12];
P1_inst40[12] = DFFE(P1_inst40[12]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--CD1L55Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~reg
--operation mode is normal

CD1L55Q_lut_out = CD1_BYT3 & HD1L9Q;
CD1L55Q = DFFE(CD1L55Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--B1L75Q is ahb_slave:ahb_slave_inst|slave_state~24
--operation mode is normal

B1L75Q_lut_out = !VD1_MASTERHWRITE & (B1L12 # B1L7 & B1L22);
B1L75Q = DFFE(B1L75Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--B1L65Q is ahb_slave:ahb_slave_inst|slave_state~23
--operation mode is normal

B1L65Q_lut_out = !B1L1 & !B1L35Q & (VD1_MASTERHTRANS[0] # VD1_MASTERHTRANS[1]);
B1L65Q = DFFE(B1L65Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--B1L55Q is ahb_slave:ahb_slave_inst|slave_state~22
--operation mode is normal

B1L55Q_lut_out = B1L42 # VD1_MASTERHWRITE & (B1L5 # B1L52);
B1L55Q = DFFE(B1L55Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--B1L8 is ahb_slave:ahb_slave_inst|i~8099
--operation mode is normal

B1L8 = B1L65Q # B1L55Q & (VD1_MASTERHWRITE # !VD1_MASTERHTRANS[1]);


--B1L45Q is ahb_slave:ahb_slave_inst|slave_state~21
--operation mode is normal

B1L45Q_lut_out = (B1L72 # B1L92 & B1L1 & VD1_MASTERHWRITE) & CASCADE(B1L23);
B1L45Q = DFFE(B1L45Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--B1L3 is ahb_slave:ahb_slave_inst|i464~0
--operation mode is normal

B1L3 = VD1_MASTERHBURST[1] # VD1_MASTERHBURST[2] # !VD1_MASTERHBURST[0] # !VD1_MASTERHTRANS[1];


--B1L9 is ahb_slave:ahb_slave_inst|i~8100
--operation mode is normal

B1L9 = B1L8 # B1L45Q & (B1L3 # VD1_MASTERHWRITE);


--B1L01 is ahb_slave:ahb_slave_inst|i~8101
--operation mode is normal

B1L01 = B1L13 # !VD1_MASTERHTRANS[0] & !VD1_MASTERHTRANS[1];


--B1L35Q is ahb_slave:ahb_slave_inst|slave_state~20
--operation mode is normal

B1L35Q_lut_out = !B1L65Q & !B1L62 & (B1L7 # !B1L82);
B1L35Q = DFFE(B1L35Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L453 is slaveregister:slaveregister_inst|i1861~266
--operation mode is normal

J1L453 = !B1L64Q & !B1L74Q & (B1L05Q # B1L94Q);

--J1L363 is slaveregister:slaveregister_inst|i1861~278
--operation mode is normal

J1L363 = !B1L64Q & !B1L74Q & (B1L05Q # B1L94Q);


--B1L24Q is ahb_slave:ahb_slave_inst|reg_address[9]~reg0
--operation mode is normal

B1L24Q_lut_out = B1L02 & (VD1_MASTERHADDR[9] # B1L24Q & !B1L91) # !B1L02 & B1L24Q & !B1L91;
B1L24Q = DFFE(B1L24Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--B1L44Q is ahb_slave:ahb_slave_inst|reg_address[11]~reg0
--operation mode is normal

B1L44Q_lut_out = B1L02 & (VD1_MASTERHADDR[11] # B1L44Q & !B1L91) # !B1L02 & B1L44Q & !B1L91;
B1L44Q = DFFE(B1L44Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L563 is slaveregister:slaveregister_inst|i1862~394
--operation mode is normal

J1L563 = !B1L24Q & !B1L44Q & !B1L05Q & !B1L94Q;

--J1L763 is slaveregister:slaveregister_inst|i1862~399
--operation mode is normal

J1L763 = !B1L24Q & !B1L44Q & !B1L05Q & !B1L94Q;


--TD1_q[0] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0]
TD1_q[0]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[0] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[0]_write_address, TD1_q[0]_read_address);


--B1L34Q is ahb_slave:ahb_slave_inst|reg_address[10]~reg0
--operation mode is normal

B1L34Q_lut_out = B1L02 & (VD1_MASTERHADDR[10] # B1L34Q & !B1L91) # !B1L02 & B1L34Q & !B1L91;
B1L34Q = DFFE(B1L34Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L293 is slaveregister:slaveregister_inst|i1877~669
--operation mode is normal

J1L293 = TD1_q[0] & !B1L34Q;


--B1L14Q is ahb_slave:ahb_slave_inst|reg_address[8]~reg0
--operation mode is normal

B1L14Q_lut_out = B1L02 & (VD1_MASTERHADDR[8] # B1L14Q & !B1L91) # !B1L02 & B1L14Q & !B1L91;
B1L14Q = DFFE(B1L14Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L553 is slaveregister:slaveregister_inst|i1861~267
--operation mode is normal

J1L553 = B1L34Q & B1L14Q;

--J1L463 is slaveregister:slaveregister_inst|i1861~279
--operation mode is normal

J1L463 = B1L34Q & B1L14Q;


--J1L845 is slaveregister:slaveregister_inst|i~22716
--operation mode is normal

J1L845 = B1L63Q & !B1L93Q;


--B1L04Q is ahb_slave:ahb_slave_inst|reg_address[7]~reg0
--operation mode is normal

B1L04Q_lut_out = B1L02 & (VD1_MASTERHADDR[7] # B1L04Q & !B1L91) # !B1L02 & B1L04Q & !B1L91;
B1L04Q = DFFE(B1L04Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L945 is slaveregister:slaveregister_inst|i~22717
--operation mode is normal

J1L945 = !B1L04Q & !B1L73Q & !B1L83Q;


--J1_tx_dpr_wadr_local[0] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[0]
--operation mode is normal

J1_tx_dpr_wadr_local[0]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[0] # !J1L893 & J1_tx_dpr_wadr_local[0]);
J1_tx_dpr_wadr_local[0] = DFFE(J1_tx_dpr_wadr_local[0]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L704 is slaveregister:slaveregister_inst|i~4512
--operation mode is normal

J1L704 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[0] & !B1L53Q;


--Q1_inst16[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[0]
--operation mode is normal

Q1_inst16[0]_lut_out = M71_q[0];
Q1_inst16[0] = DFFE(Q1_inst16[0]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L604 is slaveregister:slaveregister_inst|i~4511
--operation mode is normal

J1L604 = J1L845 & J1L945 & Q1_inst16[0] & B1L53Q;


--J1L055 is slaveregister:slaveregister_inst|i~22718
--operation mode is normal

J1L055 = !B1L04Q & !B1L83Q;


--J1L4 is slaveregister:slaveregister_inst|com_ctrl_local[0]~184
--operation mode is normal

J1L4 = !B1L53Q & !B1L63Q & !B1L93Q;


--J1_rx_dpr_radr_local[0] is slaveregister:slaveregister_inst|rx_dpr_radr_local[0]
--operation mode is normal

J1_rx_dpr_radr_local[0]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[0] # !J1L993 & J1_rx_dpr_radr_local[0]);
J1_rx_dpr_radr_local[0] = DFFE(J1_rx_dpr_radr_local[0]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L504 is slaveregister:slaveregister_inst|i~4510
--operation mode is normal

J1L504 = J1L055 & J1L4 & J1_rx_dpr_radr_local[0] & B1L73Q;


--J1L155 is slaveregister:slaveregister_inst|i~22719
--operation mode is normal

J1L155 = !B1L04Q & !B1L73Q & !B1L83Q & !B1L93Q;


--J1_com_ctrl_local[0] is slaveregister:slaveregister_inst|com_ctrl_local[0]
--operation mode is normal

J1_com_ctrl_local[0]_lut_out = B1L05Q & VD1_MASTERHWDATA[2] # !B1L05Q & (B1L94Q & VD1_MASTERHWDATA[2] # !B1L94Q & VD1_MASTERHWDATA[0]);
J1_com_ctrl_local[0] = DFFE(J1_com_ctrl_local[0]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L255 is slaveregister:slaveregister_inst|i~22720
--operation mode is normal

J1L255 = J1_com_ctrl_local[0] & !B1L53Q & !B1L63Q;


--N1_DOM_REBOOT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DOM_REBOOT
--operation mode is normal

N1_DOM_REBOOT_lut_out = !R1L81Q & (N1_DOM_REBOOT # N1_SND_DRBT & CD1L26Q);
N1_DOM_REBOOT = DFFE(N1_DOM_REBOOT_lut_out, GLOBAL(QD1_outclock0), , , );


--J1L355 is slaveregister:slaveregister_inst|i~22721
--operation mode is normal

J1L355 = B1L53Q & !B1L63Q;


--J1L455 is slaveregister:slaveregister_inst|i~22722
--operation mode is normal

J1L455 = J1L155 & (J1L255 # N1_DOM_REBOOT & J1L355);


--J1L555 is slaveregister:slaveregister_inst|i~22723
--operation mode is normal

J1L555 = J1L704 # J1L604 # J1L504 # J1L455;


--J1L44 is slaveregister:slaveregister_inst|command_0_local[0]~114
--operation mode is normal

J1L44 = !B1L83Q & !B1L63Q & !B1L93Q;


--J1L655 is slaveregister:slaveregister_inst|i~22724
--operation mode is normal

J1L655 = B1L73Q & B1L53Q;


--J1L404 is slaveregister:slaveregister_inst|i~4509
--operation mode is normal

J1L404 = J1L44 & J1L655 & M8_q[0] & !B1L04Q;


--J1L393 is slaveregister:slaveregister_inst|i1877~670
--operation mode is normal

J1L393 = J1L293 # J1L553 & (J1L555 # J1L404);


--J1_command_2_local[0] is slaveregister:slaveregister_inst|command_2_local[0]
--operation mode is normal

J1_command_2_local[0]_lut_out = VD1_MASTERHWDATA[0];
J1_command_2_local[0] = DFFE(J1_command_2_local[0]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1_command_1_local[0] is slaveregister:slaveregister_inst|command_1_local[0]
--operation mode is normal

J1_command_1_local[0]_lut_out = VD1_MASTERHWDATA[0];
J1_command_1_local[0] = DFFE(J1_command_1_local[0]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1L755 is slaveregister:slaveregister_inst|i~22725
--operation mode is normal

J1L755 = !B1L53Q & (B1L73Q & J1_command_2_local[0] # !B1L73Q & J1_command_1_local[0]);


--J1L855 is slaveregister:slaveregister_inst|i~22726
--operation mode is normal

J1L855 = J1L845 & (J1L755 # J1L655 & M42_q[0]);


--J1L955 is slaveregister:slaveregister_inst|i~22727
--operation mode is normal

J1L955 = B1L53Q & B1L93Q & M52_sload_path[32];


--J1_command_0_local[0] is slaveregister:slaveregister_inst|command_0_local[0]
--operation mode is normal

J1_command_0_local[0]_lut_out = VD1_MASTERHWDATA[0];
J1_command_0_local[0] = DFFE(J1_command_0_local[0]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L065 is slaveregister:slaveregister_inst|i~22728
--operation mode is normal

J1L065 = !B1L53Q & (B1L93Q & M52_sload_path[0] # !B1L93Q & J1_command_0_local[0]);


--J1L165 is slaveregister:slaveregister_inst|i~22729
--operation mode is normal

J1L165 = !B1L73Q & !B1L63Q & (J1L955 # J1L065);


--J1L265 is slaveregister:slaveregister_inst|i~22730
--operation mode is normal

J1L265 = B1L54Q & !B1L83Q & (J1L855 # J1L165);


--J1L365 is slaveregister:slaveregister_inst|i~22731
--operation mode is normal

J1L365 = TD1_q[0] & !B1L54Q;


--J1L465 is slaveregister:slaveregister_inst|i~22732
--operation mode is normal

J1L465 = B1L83Q & B1L54Q;


--J1_com_ctrl_local[2] is slaveregister:slaveregister_inst|com_ctrl_local[2]
--operation mode is normal

J1_com_ctrl_local[2]_lut_out = B1L05Q & VD1_MASTERHWDATA[0] # !B1L05Q & (B1L94Q & VD1_MASTERHWDATA[0] # !B1L94Q & VD1_MASTERHWDATA[2]);
J1_com_ctrl_local[2] = DFFE(J1_com_ctrl_local[2]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L565 is slaveregister:slaveregister_inst|i~22733
--operation mode is normal

J1L565 = N1_DOM_REBOOT & (J1_com_ctrl_local[2] # B1L53Q) # !N1_DOM_REBOOT & J1_com_ctrl_local[2] & !B1L53Q;


--J1L665 is slaveregister:slaveregister_inst|i~22734
--operation mode is normal

J1L665 = B1L63Q & B1L53Q & M5_sload_path[0] # !B1L63Q & J1L565;


--J1_command_5_local[0] is slaveregister:slaveregister_inst|command_5_local[0]
--operation mode is normal

J1_command_5_local[0]_lut_out = VD1_MASTERHWDATA[0];
J1_command_5_local[0] = DFFE(J1_command_5_local[0]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[0] is slaveregister:slaveregister_inst|command_4_local[0]
--operation mode is normal

J1_command_4_local[0]_lut_out = VD1_MASTERHWDATA[0];
J1_command_4_local[0] = DFFE(J1_command_4_local[0]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L765 is slaveregister:slaveregister_inst|i~22735
--operation mode is normal

J1L765 = !B1L53Q & (B1L63Q & J1_command_5_local[0] # !B1L63Q & J1_command_4_local[0]);


--J1_command_3_local[0] is slaveregister:slaveregister_inst|command_3_local[0]
--operation mode is normal

J1_command_3_local[0]_lut_out = VD1_MASTERHWDATA[0];
J1_command_3_local[0] = DFFE(J1_command_3_local[0]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L865 is slaveregister:slaveregister_inst|i~22736
--operation mode is normal

J1L865 = J1_command_3_local[0] & B1L63Q & !B1L53Q;


--J1L094 is slaveregister:slaveregister_inst|i~5602
--operation mode is normal

J1L094 = B1L93Q & (B1L73Q # J1L765) # !B1L93Q & !B1L73Q & J1L865;


--J1L294 is slaveregister:slaveregister_inst|i~5604
--operation mode is normal

J1L294 = B1L63Q & (B1L53Q # J1_rx_dpr_radr_local[0]) # !B1L63Q & !B1L53Q & J1_tx_dpr_wadr_local[0];


--J1L394 is slaveregister:slaveregister_inst|i~5605
--operation mode is normal

J1L394 = J1L294 & (M8_q[0] # !B1L53Q) # !J1L294 & Q1_inst16[0] & B1L53Q;


--J1L194 is slaveregister:slaveregister_inst|i~5603
--operation mode is normal

J1L194 = J1L094 & (J1L394 # !B1L73Q) # !J1L094 & J1L665 & B1L73Q;


--J1L965 is slaveregister:slaveregister_inst|i~22737
--operation mode is normal

J1L965 = J1L265 # J1L365 # J1L465 & J1L194;


--TD1_q[1] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1]
TD1_q[1]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[1] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[1]_write_address, TD1_q[1]_read_address);


--J1L093 is slaveregister:slaveregister_inst|i1876~663
--operation mode is normal

J1L093 = TD1_q[1] & !B1L34Q;


--J1_tx_dpr_wadr_local[1] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[1]
--operation mode is normal

J1_tx_dpr_wadr_local[1]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[1] # !J1L893 & J1_tx_dpr_wadr_local[1]);
J1_tx_dpr_wadr_local[1] = DFFE(J1_tx_dpr_wadr_local[1]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L114 is slaveregister:slaveregister_inst|i~4519
--operation mode is normal

J1L114 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[1] & !B1L53Q;


--Q1_inst16[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[1]
--operation mode is normal

Q1_inst16[1]_lut_out = M71_q[1];
Q1_inst16[1] = DFFE(Q1_inst16[1]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L014 is slaveregister:slaveregister_inst|i~4518
--operation mode is normal

J1L014 = J1L845 & J1L945 & Q1_inst16[1] & B1L53Q;


--CD1L26Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|msg_sent~reg
--operation mode is normal

CD1L26Q_lut_out = CD1_EOF_WAIT & !HD1L7Q;
CD1L26Q = DFFE(CD1L26Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--Q1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50~34
--operation mode is normal

Q1L62 = CD1L26Q & (SB6L81 # M02_pre_out[15] # M02_pre_out[14]);


--N1_SND_DAT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DAT
--operation mode is normal

N1_SND_DAT_lut_out = SB6L1 & (N1L8 # N1_SND_DAT & !N1L4) # !SB6L1 & N1_SND_DAT & !N1L4;
N1_SND_DAT = DFFE(N1_SND_DAT_lut_out, GLOBAL(QD1_outclock0), , , );


--J1L214 is slaveregister:slaveregister_inst|i~4520
--operation mode is normal

J1L214 = Q1L62 & N1_SND_DAT & J1L155 & J1L355;


--J1_rx_dpr_radr_local[1] is slaveregister:slaveregister_inst|rx_dpr_radr_local[1]
--operation mode is normal

J1_rx_dpr_radr_local[1]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[1] # !J1L993 & J1_rx_dpr_radr_local[1]);
J1_rx_dpr_radr_local[1] = DFFE(J1_rx_dpr_radr_local[1]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L904 is slaveregister:slaveregister_inst|i~4517
--operation mode is normal

J1L904 = J1L055 & J1L4 & J1_rx_dpr_radr_local[1] & B1L73Q;


--J1L075 is slaveregister:slaveregister_inst|i~22738
--operation mode is normal

J1L075 = J1L114 # J1L014 # J1L214 # J1L904;


--J1L804 is slaveregister:slaveregister_inst|i~4516
--operation mode is normal

J1L804 = J1L44 & J1L655 & M8_q[1] & !B1L04Q;


--J1L193 is slaveregister:slaveregister_inst|i1876~664
--operation mode is normal

J1L193 = J1L093 # J1L553 & (J1L075 # J1L804);


--J1_command_2_local[1] is slaveregister:slaveregister_inst|command_2_local[1]
--operation mode is normal

J1_command_2_local[1]_lut_out = VD1_MASTERHWDATA[1];
J1_command_2_local[1] = DFFE(J1_command_2_local[1]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1_command_1_local[1] is slaveregister:slaveregister_inst|command_1_local[1]
--operation mode is normal

J1_command_1_local[1]_lut_out = VD1_MASTERHWDATA[1];
J1_command_1_local[1] = DFFE(J1_command_1_local[1]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1L175 is slaveregister:slaveregister_inst|i~22739
--operation mode is normal

J1L175 = !B1L53Q & (B1L73Q & J1_command_2_local[1] # !B1L73Q & J1_command_1_local[1]);


--J1L275 is slaveregister:slaveregister_inst|i~22740
--operation mode is normal

J1L275 = J1L845 & (J1L175 # J1L655 & M42_q[1]);


--J1L375 is slaveregister:slaveregister_inst|i~22741
--operation mode is normal

J1L375 = B1L53Q & B1L93Q & M52_sload_path[33];


--J1_command_0_local[1] is slaveregister:slaveregister_inst|command_0_local[1]
--operation mode is normal

J1_command_0_local[1]_lut_out = VD1_MASTERHWDATA[1];
J1_command_0_local[1] = DFFE(J1_command_0_local[1]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L475 is slaveregister:slaveregister_inst|i~22742
--operation mode is normal

J1L475 = !B1L53Q & (B1L93Q & M52_sload_path[1] # !B1L93Q & J1_command_0_local[1]);


--J1L575 is slaveregister:slaveregister_inst|i~22743
--operation mode is normal

J1L575 = !B1L73Q & !B1L63Q & (J1L375 # J1L475);


--J1L675 is slaveregister:slaveregister_inst|i~22744
--operation mode is normal

J1L675 = B1L54Q & !B1L83Q & (J1L275 # J1L575);


--J1L775 is slaveregister:slaveregister_inst|i~22745
--operation mode is normal

J1L775 = TD1_q[1] & !B1L54Q;


--J1_com_ctrl_local[1] is slaveregister:slaveregister_inst|com_ctrl_local[1]
--operation mode is normal

J1_com_ctrl_local[1]_lut_out = VD1_MASTERHWDATA[1];
J1_com_ctrl_local[1] = DFFE(J1_com_ctrl_local[1]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L875 is slaveregister:slaveregister_inst|i~22746
--operation mode is normal

J1L875 = B1L53Q & M5_sload_path[1] & B1L63Q # !B1L53Q & !B1L63Q & J1_com_ctrl_local[1];


--J1L635 is slaveregister:slaveregister_inst|i~5852
--operation mode is normal

J1L635 = J1L875 # Q1L62 & N1_SND_DAT & J1L355;


--J1_command_5_local[1] is slaveregister:slaveregister_inst|command_5_local[1]
--operation mode is normal

J1_command_5_local[1]_lut_out = VD1_MASTERHWDATA[1];
J1_command_5_local[1] = DFFE(J1_command_5_local[1]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[1] is slaveregister:slaveregister_inst|command_4_local[1]
--operation mode is normal

J1_command_4_local[1]_lut_out = VD1_MASTERHWDATA[1];
J1_command_4_local[1] = DFFE(J1_command_4_local[1]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L975 is slaveregister:slaveregister_inst|i~22747
--operation mode is normal

J1L975 = !B1L53Q & (B1L63Q & J1_command_5_local[1] # !B1L63Q & J1_command_4_local[1]);


--J1_command_3_local[1] is slaveregister:slaveregister_inst|command_3_local[1]
--operation mode is normal

J1_command_3_local[1]_lut_out = VD1_MASTERHWDATA[1];
J1_command_3_local[1] = DFFE(J1_command_3_local[1]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L085 is slaveregister:slaveregister_inst|i~22748
--operation mode is normal

J1L085 = J1_command_3_local[1] & B1L63Q & !B1L53Q;


--J1L494 is slaveregister:slaveregister_inst|i~5606
--operation mode is normal

J1L494 = B1L93Q & (B1L73Q # J1L975) # !B1L93Q & !B1L73Q & J1L085;


--J1L694 is slaveregister:slaveregister_inst|i~5608
--operation mode is normal

J1L694 = B1L63Q & (B1L53Q # J1_rx_dpr_radr_local[1]) # !B1L63Q & !B1L53Q & J1_tx_dpr_wadr_local[1];


--J1L794 is slaveregister:slaveregister_inst|i~5609
--operation mode is normal

J1L794 = J1L694 & (M8_q[1] # !B1L53Q) # !J1L694 & Q1_inst16[1] & B1L53Q;


--J1L594 is slaveregister:slaveregister_inst|i~5607
--operation mode is normal

J1L594 = J1L494 & (J1L794 # !B1L73Q) # !J1L494 & J1L635 & B1L73Q;


--J1L185 is slaveregister:slaveregister_inst|i~22749
--operation mode is normal

J1L185 = J1L675 # J1L775 # J1L465 & J1L594;


--Q1_inst16[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[2]
--operation mode is normal

Q1_inst16[2]_lut_out = M71_q[2];
Q1_inst16[2] = DFFE(Q1_inst16[2]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L673 is slaveregister:slaveregister_inst|i1875~836
--operation mode is normal

J1L673 = J1L845 & J1L945 & Q1_inst16[2] & B1L53Q;


--J1_tx_dpr_wadr_local[2] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[2]
--operation mode is normal

J1_tx_dpr_wadr_local[2]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[2] # !J1L893 & J1_tx_dpr_wadr_local[2]);
J1_tx_dpr_wadr_local[2] = DFFE(J1_tx_dpr_wadr_local[2]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L773 is slaveregister:slaveregister_inst|i1875~837
--operation mode is normal

J1L773 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[2] & !B1L53Q;


--J1_rx_dpr_radr_local[2] is slaveregister:slaveregister_inst|rx_dpr_radr_local[2]
--operation mode is normal

J1_rx_dpr_radr_local[2]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[2] # !J1L993 & J1_rx_dpr_radr_local[2]);
J1_rx_dpr_radr_local[2] = DFFE(J1_rx_dpr_radr_local[2]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L873 is slaveregister:slaveregister_inst|i1875~838
--operation mode is normal

J1L873 = J1L055 & J1L4 & J1_rx_dpr_radr_local[2] & B1L73Q;


--J1L973 is slaveregister:slaveregister_inst|i1875~839
--operation mode is normal

J1L973 = J1L44 & J1L655 & M8_q[2] & !B1L04Q;


--J1L083 is slaveregister:slaveregister_inst|i1875~840
--operation mode is normal

J1L083 = J1L673 # J1L773 # J1L873 # J1L973;


--BD1L78 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~344
--operation mode is normal

BD1L78 = BD1L43 # BD1L63 # BD1L83 # BD1L04;


--BD1L88 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~345
--operation mode is normal

BD1L88 = BD1L44 # BD1L64;


--BD1L98 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~346
--operation mode is normal

BD1L98 = BD1L84 & (BD1L78 # BD1L24 # BD1L88);


--BD1L09 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~347
--operation mode is normal

BD1L09 = BD1L05 # BD1L25 # BD1L45 # BD1L65;


--BD1_tx_dpr_waddr[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[14]
--operation mode is normal

BD1_tx_dpr_waddr[14]_lut_out = J1_tx_dpr_wadr_local[14];
BD1_tx_dpr_waddr[14] = DFFE(BD1_tx_dpr_waddr[14]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--BD1_tx_dpr_waddr[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[15]
--operation mode is normal

BD1_tx_dpr_waddr[15]_lut_out = J1_tx_dpr_wadr_local[15];
BD1_tx_dpr_waddr[15] = DFFE(BD1_tx_dpr_waddr[15]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--BD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~152
--operation mode is normal

BD1L2 = M71_q[15] & (M71_q[14] & !BD1_tx_dpr_waddr[14] # !BD1_tx_dpr_waddr[15]) # !M71_q[15] & M71_q[14] & !BD1_tx_dpr_waddr[14] & !BD1_tx_dpr_waddr[15];


--BD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~153
--operation mode is normal

BD1L3 = BD1_tx_dpr_waddr[15] & M71_q[15] & (BD1_tx_dpr_waddr[14] $ !M71_q[14]) # !BD1_tx_dpr_waddr[15] & !M71_q[15] & (BD1_tx_dpr_waddr[14] $ !M71_q[14]);


--BD1_tx_dpr_waddr[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[13]
--operation mode is normal

BD1_tx_dpr_waddr[13]_lut_out = J1_tx_dpr_wadr_local[13];
BD1_tx_dpr_waddr[13] = DFFE(BD1_tx_dpr_waddr[13]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--BD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~9
--operation mode is normal

BD1L1 = BD1L2 # BD1L3 & M71_q[13] & !BD1_tx_dpr_waddr[13];

--BD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~155
--operation mode is normal

BD1L4 = BD1L2 # BD1L3 & M71_q[13] & !BD1_tx_dpr_waddr[13];


--J1L285 is slaveregister:slaveregister_inst|i~22750
--operation mode is normal

J1L285 = !BD1L1 & (BD1L85 # BD1L98 # BD1L09);


--J1L104 is slaveregister:slaveregister_inst|i~3
--operation mode is normal

J1L104 = B1L73Q # B1L93Q # !J1L355 # !J1L055;


--J1L183 is slaveregister:slaveregister_inst|i1875~841
--operation mode is normal

J1L183 = J1L083 # !J1L104 & (J1L285 # J1L998);


--TD1_q[2] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2]
TD1_q[2]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[2] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[2]_write_address, TD1_q[2]_read_address);


--J1_command_1_local[2] is slaveregister:slaveregister_inst|command_1_local[2]
--operation mode is normal

J1_command_1_local[2]_lut_out = VD1_MASTERHWDATA[2];
J1_command_1_local[2] = DFFE(J1_command_1_local[2]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1L283 is slaveregister:slaveregister_inst|i1875~842
--operation mode is normal

J1L283 = !B1L53Q & (B1L73Q & J1_command_2_local[2] # !B1L73Q & J1_command_1_local[2]);


--J1L383 is slaveregister:slaveregister_inst|i1875~843
--operation mode is normal

J1L383 = J1L845 & (J1L283 # J1L655 & M42_q[2]);


--J1L483 is slaveregister:slaveregister_inst|i1875~844
--operation mode is normal

J1L483 = B1L53Q & B1L93Q & M52_sload_path[34];


--J1_command_0_local[2] is slaveregister:slaveregister_inst|command_0_local[2]
--operation mode is normal

J1_command_0_local[2]_lut_out = VD1_MASTERHWDATA[2];
J1_command_0_local[2] = DFFE(J1_command_0_local[2]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L583 is slaveregister:slaveregister_inst|i1875~845
--operation mode is normal

J1L583 = !B1L53Q & (B1L93Q & M52_sload_path[2] # !B1L93Q & J1_command_0_local[2]);


--J1L683 is slaveregister:slaveregister_inst|i1875~846
--operation mode is normal

J1L683 = !B1L73Q & !B1L63Q & (J1L483 # J1L583);


--J1L783 is slaveregister:slaveregister_inst|i1875~847
--operation mode is normal

J1L783 = B1L54Q & !B1L83Q & (J1L383 # J1L683);


--J1L883 is slaveregister:slaveregister_inst|i1875~848
--operation mode is normal

J1L883 = TD1_q[2] & !B1L54Q;


--J1L385 is slaveregister:slaveregister_inst|i~22751
--operation mode is normal

J1L385 = B1L53Q & M5_sload_path[2] & B1L63Q # !B1L53Q & !B1L63Q & J1_com_ctrl_local[0];


--J1L735 is slaveregister:slaveregister_inst|i~5860
--operation mode is normal

J1L735 = J1L385 # J1L355 & (J1L285 # J1L998);


--J1_command_5_local[2] is slaveregister:slaveregister_inst|command_5_local[2]
--operation mode is normal

J1_command_5_local[2]_lut_out = VD1_MASTERHWDATA[2];
J1_command_5_local[2] = DFFE(J1_command_5_local[2]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[2] is slaveregister:slaveregister_inst|command_4_local[2]
--operation mode is normal

J1_command_4_local[2]_lut_out = VD1_MASTERHWDATA[2];
J1_command_4_local[2] = DFFE(J1_command_4_local[2]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L485 is slaveregister:slaveregister_inst|i~22752
--operation mode is normal

J1L485 = !B1L53Q & (B1L63Q & J1_command_5_local[2] # !B1L63Q & J1_command_4_local[2]);


--J1_command_3_local[2] is slaveregister:slaveregister_inst|command_3_local[2]
--operation mode is normal

J1_command_3_local[2]_lut_out = VD1_MASTERHWDATA[2];
J1_command_3_local[2] = DFFE(J1_command_3_local[2]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L585 is slaveregister:slaveregister_inst|i~22753
--operation mode is normal

J1L585 = J1_command_3_local[2] & B1L63Q & !B1L53Q;


--J1L894 is slaveregister:slaveregister_inst|i~5610
--operation mode is normal

J1L894 = B1L93Q & (B1L73Q # J1L485) # !B1L93Q & !B1L73Q & J1L585;


--J1L005 is slaveregister:slaveregister_inst|i~5612
--operation mode is normal

J1L005 = B1L63Q & (B1L53Q # J1_rx_dpr_radr_local[2]) # !B1L63Q & !B1L53Q & J1_tx_dpr_wadr_local[2];


--J1L105 is slaveregister:slaveregister_inst|i~5613
--operation mode is normal

J1L105 = J1L005 & (M8_q[2] # !B1L53Q) # !J1L005 & Q1_inst16[2] & B1L53Q;


--J1L994 is slaveregister:slaveregister_inst|i~5611
--operation mode is normal

J1L994 = J1L894 & (J1L105 # !B1L73Q) # !J1L894 & J1L735 & B1L73Q;


--J1L983 is slaveregister:slaveregister_inst|i1875~849
--operation mode is normal

J1L983 = J1L783 # J1L883 # J1L465 & J1L994;


--TD1_q[3] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3]
TD1_q[3]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[3] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[3]_write_address, TD1_q[3]_read_address);


--J1L373 is slaveregister:slaveregister_inst|i1874~663
--operation mode is normal

J1L373 = TD1_q[3] & !B1L34Q;


--J1_tx_dpr_wadr_local[3] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[3]
--operation mode is normal

J1_tx_dpr_wadr_local[3]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[3] # !J1L893 & J1_tx_dpr_wadr_local[3]);
J1_tx_dpr_wadr_local[3] = DFFE(J1_tx_dpr_wadr_local[3]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L614 is slaveregister:slaveregister_inst|i~4531
--operation mode is normal

J1L614 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[3] & !B1L53Q;


--Q1_inst16[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[3]
--operation mode is normal

Q1_inst16[3]_lut_out = M71_q[3];
Q1_inst16[3] = DFFE(Q1_inst16[3]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L514 is slaveregister:slaveregister_inst|i~4530
--operation mode is normal

J1L514 = J1L845 & J1L945 & Q1_inst16[3] & B1L53Q;


--J1_rx_dpr_radr_local[3] is slaveregister:slaveregister_inst|rx_dpr_radr_local[3]
--operation mode is normal

J1_rx_dpr_radr_local[3]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[3] # !J1L993 & J1_rx_dpr_radr_local[3]);
J1_rx_dpr_radr_local[3] = DFFE(J1_rx_dpr_radr_local[3]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L414 is slaveregister:slaveregister_inst|i~4529
--operation mode is normal

J1L414 = J1L055 & J1L4 & J1_rx_dpr_radr_local[3] & B1L73Q;


--J1L314 is slaveregister:slaveregister_inst|i~4528
--operation mode is normal

J1L314 = J1L44 & J1L655 & M8_q[3] & !B1L04Q;


--J1L685 is slaveregister:slaveregister_inst|i~22754
--operation mode is normal

J1L685 = J1L614 # J1L514 # J1L414 # J1L314;


--SB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|last_node[0]~15
--operation mode is normal

SB1L1 = M7_pre_out[14] # M7_pre_out[15] # SB1_or_node[0][6];


--J1L714 is slaveregister:slaveregister_inst|i~4532
--operation mode is normal

J1L714 = J1L945 & J1L355 & SB1L1 & !B1L93Q;


--J1L473 is slaveregister:slaveregister_inst|i1874~664
--operation mode is normal

J1L473 = J1L373 # J1L553 & (J1L685 # J1L714);


--J1_command_2_local[3] is slaveregister:slaveregister_inst|command_2_local[3]
--operation mode is normal

J1_command_2_local[3]_lut_out = VD1_MASTERHWDATA[3];
J1_command_2_local[3] = DFFE(J1_command_2_local[3]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1_command_1_local[3] is slaveregister:slaveregister_inst|command_1_local[3]
--operation mode is normal

J1_command_1_local[3]_lut_out = VD1_MASTERHWDATA[3];
J1_command_1_local[3] = DFFE(J1_command_1_local[3]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1L785 is slaveregister:slaveregister_inst|i~22755
--operation mode is normal

J1L785 = !B1L53Q & (B1L73Q & J1_command_2_local[3] # !B1L73Q & J1_command_1_local[3]);


--J1L885 is slaveregister:slaveregister_inst|i~22756
--operation mode is normal

J1L885 = J1L845 & (J1L785 # J1L655 & M42_q[3]);


--J1L985 is slaveregister:slaveregister_inst|i~22757
--operation mode is normal

J1L985 = B1L53Q & B1L93Q & M52_sload_path[35];


--J1_command_0_local[3] is slaveregister:slaveregister_inst|command_0_local[3]
--operation mode is normal

J1_command_0_local[3]_lut_out = VD1_MASTERHWDATA[3];
J1_command_0_local[3] = DFFE(J1_command_0_local[3]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L095 is slaveregister:slaveregister_inst|i~22758
--operation mode is normal

J1L095 = !B1L53Q & (B1L93Q & M52_sload_path[3] # !B1L93Q & J1_command_0_local[3]);


--J1L195 is slaveregister:slaveregister_inst|i~22759
--operation mode is normal

J1L195 = !B1L73Q & !B1L63Q & (J1L985 # J1L095);


--J1L295 is slaveregister:slaveregister_inst|i~22760
--operation mode is normal

J1L295 = B1L54Q & !B1L83Q & (J1L885 # J1L195);


--J1L395 is slaveregister:slaveregister_inst|i~22761
--operation mode is normal

J1L395 = TD1_q[3] & !B1L54Q;


--J1_com_ctrl_local[3] is slaveregister:slaveregister_inst|com_ctrl_local[3]
--operation mode is normal

J1_com_ctrl_local[3]_lut_out = VD1_MASTERHWDATA[3];
J1_com_ctrl_local[3] = DFFE(J1_com_ctrl_local[3]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L495 is slaveregister:slaveregister_inst|i~22762
--operation mode is normal

J1L495 = B1L53Q & M5_sload_path[3] & B1L63Q # !B1L53Q & !B1L63Q & J1_com_ctrl_local[3];


--J1L835 is slaveregister:slaveregister_inst|i~5868
--operation mode is normal

J1L835 = J1L495 # B1L53Q & SB1L1 & !B1L63Q;


--J1_command_5_local[3] is slaveregister:slaveregister_inst|command_5_local[3]
--operation mode is normal

J1_command_5_local[3]_lut_out = VD1_MASTERHWDATA[3];
J1_command_5_local[3] = DFFE(J1_command_5_local[3]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[3] is slaveregister:slaveregister_inst|command_4_local[3]
--operation mode is normal

J1_command_4_local[3]_lut_out = VD1_MASTERHWDATA[3];
J1_command_4_local[3] = DFFE(J1_command_4_local[3]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L595 is slaveregister:slaveregister_inst|i~22763
--operation mode is normal

J1L595 = !B1L53Q & (B1L63Q & J1_command_5_local[3] # !B1L63Q & J1_command_4_local[3]);


--J1_command_3_local[3] is slaveregister:slaveregister_inst|command_3_local[3]
--operation mode is normal

J1_command_3_local[3]_lut_out = VD1_MASTERHWDATA[3];
J1_command_3_local[3] = DFFE(J1_command_3_local[3]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L695 is slaveregister:slaveregister_inst|i~22764
--operation mode is normal

J1L695 = J1_command_3_local[3] & B1L63Q & !B1L53Q;


--J1L205 is slaveregister:slaveregister_inst|i~5614
--operation mode is normal

J1L205 = B1L93Q & (B1L73Q # J1L595) # !B1L93Q & !B1L73Q & J1L695;


--J1L405 is slaveregister:slaveregister_inst|i~5616
--operation mode is normal

J1L405 = B1L63Q & (B1L53Q # J1_rx_dpr_radr_local[3]) # !B1L63Q & !B1L53Q & J1_tx_dpr_wadr_local[3];


--J1L505 is slaveregister:slaveregister_inst|i~5617
--operation mode is normal

J1L505 = J1L405 & (M8_q[3] # !B1L53Q) # !J1L405 & Q1_inst16[3] & B1L53Q;


--J1L305 is slaveregister:slaveregister_inst|i~5615
--operation mode is normal

J1L305 = J1L205 & (J1L505 # !B1L73Q) # !J1L205 & J1L835 & B1L73Q;


--J1L795 is slaveregister:slaveregister_inst|i~22765
--operation mode is normal

J1L795 = J1L295 # J1L395 # J1L465 & J1L305;


--TD1_q[4] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4]
TD1_q[4]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[4] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[4]_write_address, TD1_q[4]_read_address);


--J1L173 is slaveregister:slaveregister_inst|i1873~627
--operation mode is normal

J1L173 = TD1_q[4] & !B1L34Q;


--J1_tx_dpr_wadr_local[4] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[4]
--operation mode is normal

J1_tx_dpr_wadr_local[4]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[4] # !J1L893 & J1_tx_dpr_wadr_local[4]);
J1_tx_dpr_wadr_local[4] = DFFE(J1_tx_dpr_wadr_local[4]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L124 is slaveregister:slaveregister_inst|i~4537
--operation mode is normal

J1L124 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[4] & !B1L53Q;


--Q1_inst16[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[4]
--operation mode is normal

Q1_inst16[4]_lut_out = M71_q[4];
Q1_inst16[4] = DFFE(Q1_inst16[4]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L024 is slaveregister:slaveregister_inst|i~4536
--operation mode is normal

J1L024 = J1L845 & J1L945 & Q1_inst16[4] & B1L53Q;


--J1_rx_dpr_radr_local[4] is slaveregister:slaveregister_inst|rx_dpr_radr_local[4]
--operation mode is normal

J1_rx_dpr_radr_local[4]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[4] # !J1L993 & J1_rx_dpr_radr_local[4]);
J1_rx_dpr_radr_local[4] = DFFE(J1_rx_dpr_radr_local[4]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L914 is slaveregister:slaveregister_inst|i~4535
--operation mode is normal

J1L914 = J1L055 & J1L4 & J1_rx_dpr_radr_local[4] & B1L73Q;


--J1L814 is slaveregister:slaveregister_inst|i~4534
--operation mode is normal

J1L814 = J1L44 & J1L655 & M8_q[4] & !B1L04Q;


--J1L895 is slaveregister:slaveregister_inst|i~22766
--operation mode is normal

J1L895 = J1L124 # J1L024 # J1L914 # J1L814;


--W1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|comres_rcvd~reg
--operation mode is normal

W1L7Q_lut_out = W1L6Q & W1L61 & W1L02 & !W1L4Q;
W1L7Q = DFFE(W1L7Q_lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , );


--J1L224 is slaveregister:slaveregister_inst|i~4538
--operation mode is normal

J1L224 = J1L945 & W1L7Q & J1L355 & !B1L93Q;


--J1L273 is slaveregister:slaveregister_inst|i1873~628
--operation mode is normal

J1L273 = J1L173 # J1L553 & (J1L895 # J1L224);


--J1_command_2_local[4] is slaveregister:slaveregister_inst|command_2_local[4]
--operation mode is normal

J1_command_2_local[4]_lut_out = VD1_MASTERHWDATA[4];
J1_command_2_local[4] = DFFE(J1_command_2_local[4]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1_command_1_local[4] is slaveregister:slaveregister_inst|command_1_local[4]
--operation mode is normal

J1_command_1_local[4]_lut_out = VD1_MASTERHWDATA[4];
J1_command_1_local[4] = DFFE(J1_command_1_local[4]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1L995 is slaveregister:slaveregister_inst|i~22767
--operation mode is normal

J1L995 = !B1L53Q & (B1L73Q & J1_command_2_local[4] # !B1L73Q & J1_command_1_local[4]);


--J1L006 is slaveregister:slaveregister_inst|i~22768
--operation mode is normal

J1L006 = J1L845 & (J1L995 # J1L655 & M42_q[4]);


--J1L106 is slaveregister:slaveregister_inst|i~22769
--operation mode is normal

J1L106 = B1L53Q & B1L93Q & M52_sload_path[36];


--J1_command_0_local[4] is slaveregister:slaveregister_inst|command_0_local[4]
--operation mode is normal

J1_command_0_local[4]_lut_out = VD1_MASTERHWDATA[4];
J1_command_0_local[4] = DFFE(J1_command_0_local[4]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L206 is slaveregister:slaveregister_inst|i~22770
--operation mode is normal

J1L206 = !B1L53Q & (B1L93Q & M52_sload_path[4] # !B1L93Q & J1_command_0_local[4]);


--J1L306 is slaveregister:slaveregister_inst|i~22771
--operation mode is normal

J1L306 = !B1L73Q & !B1L63Q & (J1L106 # J1L206);


--J1L406 is slaveregister:slaveregister_inst|i~22772
--operation mode is normal

J1L406 = B1L54Q & !B1L83Q & (J1L006 # J1L306);


--J1L506 is slaveregister:slaveregister_inst|i~22773
--operation mode is normal

J1L506 = TD1_q[4] & !B1L54Q;


--J1_com_ctrl_local[4] is slaveregister:slaveregister_inst|com_ctrl_local[4]
--operation mode is normal

J1_com_ctrl_local[4]_lut_out = VD1_MASTERHWDATA[4];
J1_com_ctrl_local[4] = DFFE(J1_com_ctrl_local[4]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L606 is slaveregister:slaveregister_inst|i~22774
--operation mode is normal

J1L606 = W1L7Q & (J1_com_ctrl_local[4] # B1L53Q) # !W1L7Q & J1_com_ctrl_local[4] & !B1L53Q;


--J1L706 is slaveregister:slaveregister_inst|i~22775
--operation mode is normal

J1L706 = B1L63Q & B1L53Q & M5_sload_path[4] # !B1L63Q & J1L606;


--J1_command_5_local[4] is slaveregister:slaveregister_inst|command_5_local[4]
--operation mode is normal

J1_command_5_local[4]_lut_out = VD1_MASTERHWDATA[4];
J1_command_5_local[4] = DFFE(J1_command_5_local[4]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[4] is slaveregister:slaveregister_inst|command_4_local[4]
--operation mode is normal

J1_command_4_local[4]_lut_out = VD1_MASTERHWDATA[4];
J1_command_4_local[4] = DFFE(J1_command_4_local[4]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L806 is slaveregister:slaveregister_inst|i~22776
--operation mode is normal

J1L806 = !B1L53Q & (B1L63Q & J1_command_5_local[4] # !B1L63Q & J1_command_4_local[4]);


--J1_command_3_local[4] is slaveregister:slaveregister_inst|command_3_local[4]
--operation mode is normal

J1_command_3_local[4]_lut_out = VD1_MASTERHWDATA[4];
J1_command_3_local[4] = DFFE(J1_command_3_local[4]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L906 is slaveregister:slaveregister_inst|i~22777
--operation mode is normal

J1L906 = J1_command_3_local[4] & B1L63Q & !B1L53Q;


--J1L605 is slaveregister:slaveregister_inst|i~5618
--operation mode is normal

J1L605 = B1L93Q & (B1L73Q # J1L806) # !B1L93Q & !B1L73Q & J1L906;


--J1L805 is slaveregister:slaveregister_inst|i~5620
--operation mode is normal

J1L805 = B1L63Q & (B1L53Q # J1_rx_dpr_radr_local[4]) # !B1L63Q & !B1L53Q & J1_tx_dpr_wadr_local[4];


--J1L905 is slaveregister:slaveregister_inst|i~5621
--operation mode is normal

J1L905 = J1L805 & (M8_q[4] # !B1L53Q) # !J1L805 & Q1_inst16[4] & B1L53Q;


--J1L705 is slaveregister:slaveregister_inst|i~5619
--operation mode is normal

J1L705 = J1L605 & (J1L905 # !B1L73Q) # !J1L605 & J1L706 & B1L73Q;


--J1L016 is slaveregister:slaveregister_inst|i~22778
--operation mode is normal

J1L016 = J1L406 # J1L506 # J1L465 & J1L705;


--Q1_inst16[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[5]
--operation mode is normal

Q1_inst16[5]_lut_out = M71_q[5];
Q1_inst16[5] = DFFE(Q1_inst16[5]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L624 is slaveregister:slaveregister_inst|i~4542
--operation mode is normal

J1L624 = J1L845 & J1L945 & Q1_inst16[5] & B1L53Q;


--J1_tx_dpr_wadr_local[5] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[5]
--operation mode is normal

J1_tx_dpr_wadr_local[5]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[5] # !J1L893 & J1_tx_dpr_wadr_local[5]);
J1_tx_dpr_wadr_local[5] = DFFE(J1_tx_dpr_wadr_local[5]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L724 is slaveregister:slaveregister_inst|i~4543
--operation mode is normal

J1L724 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[5] & !B1L53Q;


--J1_rx_dpr_radr_local[5] is slaveregister:slaveregister_inst|rx_dpr_radr_local[5]
--operation mode is normal

J1_rx_dpr_radr_local[5]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[5] # !J1L993 & J1_rx_dpr_radr_local[5]);
J1_rx_dpr_radr_local[5] = DFFE(J1_rx_dpr_radr_local[5]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L524 is slaveregister:slaveregister_inst|i~4541
--operation mode is normal

J1L524 = J1L055 & J1L4 & J1_rx_dpr_radr_local[5] & B1L73Q;


--J1L424 is slaveregister:slaveregister_inst|i~4540
--operation mode is normal

J1L424 = J1L44 & J1L655 & M8_q[5] & !B1L04Q;


--J1L116 is slaveregister:slaveregister_inst|i~22779
--operation mode is normal

J1L116 = J1L624 # J1L724 # J1L524 # J1L424;


--J1L324 is slaveregister:slaveregister_inst|i~4539
--operation mode is normal

J1L324 = J1L116 # !J1L104 & (U1L121 # U1L221);


--TD1_q[5] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5]
TD1_q[5]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[5] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[5]_write_address, TD1_q[5]_read_address);


--J1_command_2_local[5] is slaveregister:slaveregister_inst|command_2_local[5]
--operation mode is normal

J1_command_2_local[5]_lut_out = VD1_MASTERHWDATA[5];
J1_command_2_local[5] = DFFE(J1_command_2_local[5]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1_command_1_local[5] is slaveregister:slaveregister_inst|command_1_local[5]
--operation mode is normal

J1_command_1_local[5]_lut_out = VD1_MASTERHWDATA[5];
J1_command_1_local[5] = DFFE(J1_command_1_local[5]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1L216 is slaveregister:slaveregister_inst|i~22780
--operation mode is normal

J1L216 = !B1L53Q & (B1L73Q & J1_command_2_local[5] # !B1L73Q & J1_command_1_local[5]);


--J1L316 is slaveregister:slaveregister_inst|i~22781
--operation mode is normal

J1L316 = J1L845 & (J1L216 # J1L655 & M42_q[5]);


--J1L416 is slaveregister:slaveregister_inst|i~22782
--operation mode is normal

J1L416 = B1L53Q & B1L93Q & M52_sload_path[37];


--J1_command_0_local[5] is slaveregister:slaveregister_inst|command_0_local[5]
--operation mode is normal

J1_command_0_local[5]_lut_out = VD1_MASTERHWDATA[5];
J1_command_0_local[5] = DFFE(J1_command_0_local[5]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L516 is slaveregister:slaveregister_inst|i~22783
--operation mode is normal

J1L516 = !B1L53Q & (B1L93Q & M52_sload_path[5] # !B1L93Q & J1_command_0_local[5]);


--J1L616 is slaveregister:slaveregister_inst|i~22784
--operation mode is normal

J1L616 = !B1L73Q & !B1L63Q & (J1L416 # J1L516);


--J1L716 is slaveregister:slaveregister_inst|i~22785
--operation mode is normal

J1L716 = B1L54Q & !B1L83Q & (J1L316 # J1L616);


--J1L816 is slaveregister:slaveregister_inst|i~22786
--operation mode is normal

J1L816 = TD1_q[5] & !B1L54Q;


--J1_com_ctrl_local[5] is slaveregister:slaveregister_inst|com_ctrl_local[5]
--operation mode is normal

J1_com_ctrl_local[5]_lut_out = VD1_MASTERHWDATA[5];
J1_com_ctrl_local[5] = DFFE(J1_com_ctrl_local[5]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L916 is slaveregister:slaveregister_inst|i~22787
--operation mode is normal

J1L916 = B1L53Q & M5_sload_path[5] & B1L63Q # !B1L53Q & !B1L63Q & J1_com_ctrl_local[5];


--J1L935 is slaveregister:slaveregister_inst|i~5884
--operation mode is normal

J1L935 = J1L916 # J1L355 & (U1L121 # U1L221);


--J1_command_5_local[5] is slaveregister:slaveregister_inst|command_5_local[5]
--operation mode is normal

J1_command_5_local[5]_lut_out = VD1_MASTERHWDATA[5];
J1_command_5_local[5] = DFFE(J1_command_5_local[5]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[5] is slaveregister:slaveregister_inst|command_4_local[5]
--operation mode is normal

J1_command_4_local[5]_lut_out = VD1_MASTERHWDATA[5];
J1_command_4_local[5] = DFFE(J1_command_4_local[5]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L026 is slaveregister:slaveregister_inst|i~22788
--operation mode is normal

J1L026 = !B1L53Q & (B1L63Q & J1_command_5_local[5] # !B1L63Q & J1_command_4_local[5]);


--J1_command_3_local[5] is slaveregister:slaveregister_inst|command_3_local[5]
--operation mode is normal

J1_command_3_local[5]_lut_out = VD1_MASTERHWDATA[5];
J1_command_3_local[5] = DFFE(J1_command_3_local[5]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L126 is slaveregister:slaveregister_inst|i~22789
--operation mode is normal

J1L126 = J1_command_3_local[5] & B1L63Q & !B1L53Q;


--J1L015 is slaveregister:slaveregister_inst|i~5622
--operation mode is normal

J1L015 = B1L93Q & (B1L73Q # J1L026) # !B1L93Q & !B1L73Q & J1L126;


--J1L215 is slaveregister:slaveregister_inst|i~5624
--operation mode is normal

J1L215 = B1L63Q & (B1L53Q # J1_rx_dpr_radr_local[5]) # !B1L63Q & !B1L53Q & J1_tx_dpr_wadr_local[5];


--J1L315 is slaveregister:slaveregister_inst|i~5625
--operation mode is normal

J1L315 = J1L215 & (M8_q[5] # !B1L53Q) # !J1L215 & Q1_inst16[5] & B1L53Q;


--J1L115 is slaveregister:slaveregister_inst|i~5623
--operation mode is normal

J1L115 = J1L015 & (J1L315 # !B1L73Q) # !J1L015 & J1L935 & B1L73Q;


--J1L226 is slaveregister:slaveregister_inst|i~22790
--operation mode is normal

J1L226 = J1L716 # J1L816 # J1L465 & J1L115;


--J1_command_2_local[6] is slaveregister:slaveregister_inst|command_2_local[6]
--operation mode is normal

J1_command_2_local[6]_lut_out = VD1_MASTERHWDATA[6];
J1_command_2_local[6] = DFFE(J1_command_2_local[6]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1_command_1_local[6] is slaveregister:slaveregister_inst|command_1_local[6]
--operation mode is normal

J1_command_1_local[6]_lut_out = VD1_MASTERHWDATA[6];
J1_command_1_local[6] = DFFE(J1_command_1_local[6]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1L326 is slaveregister:slaveregister_inst|i~22791
--operation mode is normal

J1L326 = !B1L53Q & (B1L73Q & J1_command_2_local[6] # !B1L73Q & J1_command_1_local[6]);


--J1L426 is slaveregister:slaveregister_inst|i~22792
--operation mode is normal

J1L426 = J1L845 & (J1L326 # J1L655 & M42_q[6]);


--J1L526 is slaveregister:slaveregister_inst|i~22793
--operation mode is normal

J1L526 = B1L53Q & B1L93Q & M52_sload_path[38];


--J1_command_0_local[6] is slaveregister:slaveregister_inst|command_0_local[6]
--operation mode is normal

J1_command_0_local[6]_lut_out = VD1_MASTERHWDATA[6];
J1_command_0_local[6] = DFFE(J1_command_0_local[6]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L626 is slaveregister:slaveregister_inst|i~22794
--operation mode is normal

J1L626 = !B1L53Q & (B1L93Q & M52_sload_path[6] # !B1L93Q & J1_command_0_local[6]);


--J1L726 is slaveregister:slaveregister_inst|i~22795
--operation mode is normal

J1L726 = !B1L73Q & !B1L63Q & (J1L526 # J1L626);


--J1L826 is slaveregister:slaveregister_inst|i~22796
--operation mode is normal

J1L826 = B1L54Q & !B1L83Q & (J1L426 # J1L726);


--TD1_q[6] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6]
TD1_q[6]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[6] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[6]_write_address, TD1_q[6]_read_address);


--J1L926 is slaveregister:slaveregister_inst|i~22797
--operation mode is normal

J1L926 = TD1_q[6] & !B1L54Q;


--N1_COM_ON is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON
--operation mode is normal

N1_COM_ON_lut_out = !R1L81Q & (N1L91 # N1L02 & N1_COM_OFF);
N1_COM_ON = DFFE(N1_COM_ON_lut_out, GLOBAL(QD1_outclock0), , , );


--J1_com_ctrl_local[6] is slaveregister:slaveregister_inst|com_ctrl_local[6]
--operation mode is normal

J1_com_ctrl_local[6]_lut_out = VD1_MASTERHWDATA[6];
J1_com_ctrl_local[6] = DFFE(J1_com_ctrl_local[6]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L036 is slaveregister:slaveregister_inst|i~22798
--operation mode is normal

J1L036 = N1_COM_ON & (J1_com_ctrl_local[6] # B1L53Q) # !N1_COM_ON & J1_com_ctrl_local[6] & !B1L53Q;


--J1L136 is slaveregister:slaveregister_inst|i~22799
--operation mode is normal

J1L136 = B1L63Q & B1L53Q & M5_sload_path[6] # !B1L63Q & J1L036;


--J1_command_5_local[6] is slaveregister:slaveregister_inst|command_5_local[6]
--operation mode is normal

J1_command_5_local[6]_lut_out = VD1_MASTERHWDATA[6];
J1_command_5_local[6] = DFFE(J1_command_5_local[6]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[6] is slaveregister:slaveregister_inst|command_4_local[6]
--operation mode is normal

J1_command_4_local[6]_lut_out = VD1_MASTERHWDATA[6];
J1_command_4_local[6] = DFFE(J1_command_4_local[6]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L236 is slaveregister:slaveregister_inst|i~22800
--operation mode is normal

J1L236 = !B1L53Q & (B1L63Q & J1_command_5_local[6] # !B1L63Q & J1_command_4_local[6]);


--J1_command_3_local[6] is slaveregister:slaveregister_inst|command_3_local[6]
--operation mode is normal

J1_command_3_local[6]_lut_out = VD1_MASTERHWDATA[6];
J1_command_3_local[6] = DFFE(J1_command_3_local[6]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L336 is slaveregister:slaveregister_inst|i~22801
--operation mode is normal

J1L336 = J1_command_3_local[6] & B1L63Q & !B1L53Q;


--J1L415 is slaveregister:slaveregister_inst|i~5626
--operation mode is normal

J1L415 = B1L93Q & (B1L73Q # J1L236) # !B1L93Q & !B1L73Q & J1L336;


--Q1_inst16[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[6]
--operation mode is normal

Q1_inst16[6]_lut_out = M71_q[6];
Q1_inst16[6] = DFFE(Q1_inst16[6]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1_rx_dpr_radr_local[6] is slaveregister:slaveregister_inst|rx_dpr_radr_local[6]
--operation mode is normal

J1_rx_dpr_radr_local[6]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[6] # !J1L993 & J1_rx_dpr_radr_local[6]);
J1_rx_dpr_radr_local[6] = DFFE(J1_rx_dpr_radr_local[6]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1_tx_dpr_wadr_local[6] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[6]
--operation mode is normal

J1_tx_dpr_wadr_local[6]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[6] # !J1L893 & J1_tx_dpr_wadr_local[6]);
J1_tx_dpr_wadr_local[6] = DFFE(J1_tx_dpr_wadr_local[6]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L615 is slaveregister:slaveregister_inst|i~5628
--operation mode is normal

J1L615 = B1L63Q & (B1L53Q # J1_rx_dpr_radr_local[6]) # !B1L63Q & !B1L53Q & J1_tx_dpr_wadr_local[6];


--J1L715 is slaveregister:slaveregister_inst|i~5629
--operation mode is normal

J1L715 = J1L615 & (M8_q[6] # !B1L53Q) # !J1L615 & Q1_inst16[6] & B1L53Q;


--J1L515 is slaveregister:slaveregister_inst|i~5627
--operation mode is normal

J1L515 = J1L415 & (J1L715 # !B1L73Q) # !J1L415 & J1L136 & B1L73Q;


--J1L436 is slaveregister:slaveregister_inst|i~22802
--operation mode is normal

J1L436 = J1L826 # J1L926 # J1L465 & J1L515;


--J1_tx_dpr_wadr_local[7] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[7]
--operation mode is normal

J1_tx_dpr_wadr_local[7]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[7] # !J1L893 & J1_tx_dpr_wadr_local[7]);
J1_tx_dpr_wadr_local[7] = DFFE(J1_tx_dpr_wadr_local[7]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L536 is slaveregister:slaveregister_inst|i~22803
--operation mode is normal

J1L536 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[7] & !B1L53Q;


--Q1_inst16[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[7]
--operation mode is normal

Q1_inst16[7]_lut_out = M71_q[7];
Q1_inst16[7] = DFFE(Q1_inst16[7]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L636 is slaveregister:slaveregister_inst|i~22804
--operation mode is normal

J1L636 = J1L845 & J1L945 & Q1_inst16[7] & B1L53Q;


--J1_rx_dpr_radr_local[7] is slaveregister:slaveregister_inst|rx_dpr_radr_local[7]
--operation mode is normal

J1_rx_dpr_radr_local[7]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[7] # !J1L993 & J1_rx_dpr_radr_local[7]);
J1_rx_dpr_radr_local[7] = DFFE(J1_rx_dpr_radr_local[7]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L736 is slaveregister:slaveregister_inst|i~22805
--operation mode is normal

J1L736 = J1L055 & J1L4 & J1_rx_dpr_radr_local[7] & B1L73Q;


--J1L836 is slaveregister:slaveregister_inst|i~22806
--operation mode is normal

J1L836 = J1L44 & J1L655 & M8_q[7] & !B1L04Q;


--J1L936 is slaveregister:slaveregister_inst|i~22807
--operation mode is normal

J1L936 = J1L536 # J1L636 # J1L736 # J1L836;


--TD1_q[7] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7]
TD1_q[7]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[7] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[7]_write_address, TD1_q[7]_read_address);


--J1L5 is slaveregister:slaveregister_inst|com_ctrl_local[0]~185
--operation mode is normal

J1L5 = B1L73Q & B1L83Q;


--J1L046 is slaveregister:slaveregister_inst|i~22808
--operation mode is normal

J1L046 = B1L63Q & (B1L93Q & M8_q[7] # !B1L93Q & M5_sload_path[7]);


--J1L146 is slaveregister:slaveregister_inst|i~22809
--operation mode is normal

J1L146 = B1L93Q & !B1L63Q;


--J1L246 is slaveregister:slaveregister_inst|i~22810
--operation mode is normal

J1L246 = J1L5 & (J1L046 # J1L146 & Q1_inst16[7]);


--J1L346 is slaveregister:slaveregister_inst|i~22811
--operation mode is normal

J1L346 = B1L93Q & M52_sload_path[39] & !B1L73Q & !B1L63Q;


--J1L446 is slaveregister:slaveregister_inst|i~22812
--operation mode is normal

J1L446 = B1L73Q & M42_q[7];


--J1L546 is slaveregister:slaveregister_inst|i~22813
--operation mode is normal

J1L546 = !B1L83Q & (J1L346 # J1L845 & J1L446);


--J1L646 is slaveregister:slaveregister_inst|i~22814
--operation mode is normal

J1L646 = B1L54Q & B1L53Q & (J1L246 # J1L546);


--J1L746 is slaveregister:slaveregister_inst|i~22815
--operation mode is normal

J1L746 = TD1_q[7] & !B1L54Q;


--J1L846 is slaveregister:slaveregister_inst|i~22816
--operation mode is normal

J1L846 = B1L54Q & !B1L53Q;


--J1_command_5_local[7] is slaveregister:slaveregister_inst|command_5_local[7]
--operation mode is normal

J1_command_5_local[7]_lut_out = VD1_MASTERHWDATA[7];
J1_command_5_local[7] = DFFE(J1_command_5_local[7]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[7] is slaveregister:slaveregister_inst|command_4_local[7]
--operation mode is normal

J1_command_4_local[7]_lut_out = VD1_MASTERHWDATA[7];
J1_command_4_local[7] = DFFE(J1_command_4_local[7]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L946 is slaveregister:slaveregister_inst|i~22817
--operation mode is normal

J1L946 = J1_command_5_local[7] & (J1_command_4_local[7] # B1L63Q) # !J1_command_5_local[7] & J1_command_4_local[7] & !B1L63Q;


--J1_command_3_local[7] is slaveregister:slaveregister_inst|command_3_local[7]
--operation mode is normal

J1_command_3_local[7]_lut_out = VD1_MASTERHWDATA[7];
J1_command_3_local[7] = DFFE(J1_command_3_local[7]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L056 is slaveregister:slaveregister_inst|i~22818
--operation mode is normal

J1L056 = B1L93Q & J1L946 # !B1L93Q & J1_command_3_local[7] & B1L63Q;


--J1_command_2_local[7] is slaveregister:slaveregister_inst|command_2_local[7]
--operation mode is normal

J1_command_2_local[7]_lut_out = VD1_MASTERHWDATA[7];
J1_command_2_local[7] = DFFE(J1_command_2_local[7]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L944 is slaveregister:slaveregister_inst|i~5167
--operation mode is normal

J1L944 = J1_command_2_local[7] & B1L63Q & !B1L93Q;


--J1_command_1_local[7] is slaveregister:slaveregister_inst|command_1_local[7]
--operation mode is normal

J1_command_1_local[7]_lut_out = VD1_MASTERHWDATA[7];
J1_command_1_local[7] = DFFE(J1_command_1_local[7]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[7] is slaveregister:slaveregister_inst|command_0_local[7]
--operation mode is normal

J1_command_0_local[7]_lut_out = VD1_MASTERHWDATA[7];
J1_command_0_local[7] = DFFE(J1_command_0_local[7]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L156 is slaveregister:slaveregister_inst|i~22819
--operation mode is normal

J1L156 = J1_command_1_local[7] & (J1_command_0_local[7] # B1L63Q) # !J1_command_1_local[7] & J1_command_0_local[7] & !B1L63Q;


--J1L256 is slaveregister:slaveregister_inst|i~22820
--operation mode is normal

J1L256 = B1L93Q & M52_sload_path[7] & !B1L63Q # !B1L93Q & J1L156;


--J1L815 is slaveregister:slaveregister_inst|i~5630
--operation mode is normal

J1L815 = B1L73Q & (B1L83Q # J1L944) # !B1L73Q & !B1L83Q & J1L256;


--J1_com_ctrl_local[7] is slaveregister:slaveregister_inst|com_ctrl_local[7]
--operation mode is normal

J1_com_ctrl_local[7]_lut_out = VD1_MASTERHWDATA[7];
J1_com_ctrl_local[7] = DFFE(J1_com_ctrl_local[7]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L356 is slaveregister:slaveregister_inst|i~22821
--operation mode is normal

J1L356 = J1_tx_dpr_wadr_local[7] & (J1_com_ctrl_local[7] # B1L93Q) # !J1_tx_dpr_wadr_local[7] & J1_com_ctrl_local[7] & !B1L93Q;


--J1L456 is slaveregister:slaveregister_inst|i~22822
--operation mode is normal

J1L456 = B1L63Q & J1_rx_dpr_radr_local[7] & B1L93Q # !B1L63Q & J1L356;


--J1L915 is slaveregister:slaveregister_inst|i~5631
--operation mode is normal

J1L915 = J1L815 & (J1L456 # !B1L83Q) # !J1L815 & J1L056 & B1L83Q;


--J1L556 is slaveregister:slaveregister_inst|i~22823
--operation mode is normal

J1L556 = J1L646 # J1L746 # J1L846 & J1L915;


--J1_tx_dpr_wadr_local[8] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[8]
--operation mode is normal

J1_tx_dpr_wadr_local[8]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[8] # !J1L893 & J1_tx_dpr_wadr_local[8]);
J1_tx_dpr_wadr_local[8] = DFFE(J1_tx_dpr_wadr_local[8]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L656 is slaveregister:slaveregister_inst|i~22824
--operation mode is normal

J1L656 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[8] & !B1L53Q;


--Q1_inst16[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[8]
--operation mode is normal

Q1_inst16[8]_lut_out = M71_q[8];
Q1_inst16[8] = DFFE(Q1_inst16[8]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L756 is slaveregister:slaveregister_inst|i~22825
--operation mode is normal

J1L756 = J1L845 & J1L945 & Q1_inst16[8] & B1L53Q;


--J1_rx_dpr_radr_local[8] is slaveregister:slaveregister_inst|rx_dpr_radr_local[8]
--operation mode is normal

J1_rx_dpr_radr_local[8]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[8] # !J1L993 & J1_rx_dpr_radr_local[8]);
J1_rx_dpr_radr_local[8] = DFFE(J1_rx_dpr_radr_local[8]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L856 is slaveregister:slaveregister_inst|i~22826
--operation mode is normal

J1L856 = J1L055 & J1L4 & J1_rx_dpr_radr_local[8] & B1L73Q;


--J1L956 is slaveregister:slaveregister_inst|i~22827
--operation mode is normal

J1L956 = J1L44 & J1L655 & M8_q[8] & !B1L04Q;


--J1L066 is slaveregister:slaveregister_inst|i~22828
--operation mode is normal

J1L066 = J1L656 # J1L756 # J1L856 # J1L956;


--TD1_q[8] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8]
TD1_q[8]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[8] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[8]_write_address, TD1_q[8]_read_address);


--J1L166 is slaveregister:slaveregister_inst|i~22829
--operation mode is normal

J1L166 = B1L54Q & B1L53Q;


--J1L266 is slaveregister:slaveregister_inst|i~22830
--operation mode is normal

J1L266 = B1L93Q & M52_sload_path[40] & !B1L83Q & !B1L63Q;


--J1L366 is slaveregister:slaveregister_inst|i~22831
--operation mode is normal

J1L366 = Q1_inst16[8] & B1L93Q & !B1L63Q;


--J1L466 is slaveregister:slaveregister_inst|i~22832
--operation mode is normal

J1L466 = B1L63Q & (B1L93Q & M8_q[8] # !B1L93Q & M5_sload_path[8]);


--J1L566 is slaveregister:slaveregister_inst|i~22833
--operation mode is normal

J1L566 = J1L266 # B1L83Q & (J1L366 # J1L466);


--J1L666 is slaveregister:slaveregister_inst|i~22834
--operation mode is normal

J1L666 = J1L166 & J1L566 & (B1L73Q $ !B1L83Q);


--J1L766 is slaveregister:slaveregister_inst|i~22835
--operation mode is normal

J1L766 = TD1_q[8] & !B1L54Q;


--J1_command_5_local[8] is slaveregister:slaveregister_inst|command_5_local[8]
--operation mode is normal

J1_command_5_local[8]_lut_out = VD1_MASTERHWDATA[8];
J1_command_5_local[8] = DFFE(J1_command_5_local[8]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[8] is slaveregister:slaveregister_inst|command_4_local[8]
--operation mode is normal

J1_command_4_local[8]_lut_out = VD1_MASTERHWDATA[8];
J1_command_4_local[8] = DFFE(J1_command_4_local[8]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L866 is slaveregister:slaveregister_inst|i~22836
--operation mode is normal

J1L866 = J1_command_5_local[8] & (J1_command_4_local[8] # B1L63Q) # !J1_command_5_local[8] & J1_command_4_local[8] & !B1L63Q;


--J1_command_3_local[8] is slaveregister:slaveregister_inst|command_3_local[8]
--operation mode is normal

J1_command_3_local[8]_lut_out = VD1_MASTERHWDATA[8];
J1_command_3_local[8] = DFFE(J1_command_3_local[8]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L966 is slaveregister:slaveregister_inst|i~22837
--operation mode is normal

J1L966 = B1L93Q & J1L866 # !B1L93Q & J1_command_3_local[8] & B1L63Q;


--J1_command_2_local[8] is slaveregister:slaveregister_inst|command_2_local[8]
--operation mode is normal

J1_command_2_local[8]_lut_out = VD1_MASTERHWDATA[8];
J1_command_2_local[8] = DFFE(J1_command_2_local[8]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L054 is slaveregister:slaveregister_inst|i~5170
--operation mode is normal

J1L054 = J1_command_2_local[8] & B1L63Q & !B1L93Q;


--J1_command_1_local[8] is slaveregister:slaveregister_inst|command_1_local[8]
--operation mode is normal

J1_command_1_local[8]_lut_out = VD1_MASTERHWDATA[8];
J1_command_1_local[8] = DFFE(J1_command_1_local[8]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[8] is slaveregister:slaveregister_inst|command_0_local[8]
--operation mode is normal

J1_command_0_local[8]_lut_out = VD1_MASTERHWDATA[8];
J1_command_0_local[8] = DFFE(J1_command_0_local[8]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L076 is slaveregister:slaveregister_inst|i~22838
--operation mode is normal

J1L076 = J1_command_1_local[8] & (J1_command_0_local[8] # B1L63Q) # !J1_command_1_local[8] & J1_command_0_local[8] & !B1L63Q;


--J1L176 is slaveregister:slaveregister_inst|i~22839
--operation mode is normal

J1L176 = B1L93Q & M52_sload_path[8] & !B1L63Q # !B1L93Q & J1L076;


--J1L025 is slaveregister:slaveregister_inst|i~5632
--operation mode is normal

J1L025 = B1L73Q & (B1L83Q # J1L054) # !B1L73Q & !B1L83Q & J1L176;


--J1_com_ctrl_local[8] is slaveregister:slaveregister_inst|com_ctrl_local[8]
--operation mode is normal

J1_com_ctrl_local[8]_lut_out = VD1_MASTERHWDATA[8];
J1_com_ctrl_local[8] = DFFE(J1_com_ctrl_local[8]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L276 is slaveregister:slaveregister_inst|i~22840
--operation mode is normal

J1L276 = J1_tx_dpr_wadr_local[8] & (J1_com_ctrl_local[8] # B1L93Q) # !J1_tx_dpr_wadr_local[8] & J1_com_ctrl_local[8] & !B1L93Q;


--J1L376 is slaveregister:slaveregister_inst|i~22841
--operation mode is normal

J1L376 = B1L63Q & J1_rx_dpr_radr_local[8] & B1L93Q # !B1L63Q & J1L276;


--J1L125 is slaveregister:slaveregister_inst|i~5633
--operation mode is normal

J1L125 = J1L025 & (J1L376 # !B1L83Q) # !J1L025 & J1L966 & B1L83Q;


--J1L476 is slaveregister:slaveregister_inst|i~22842
--operation mode is normal

J1L476 = J1L666 # J1L766 # J1L846 & J1L125;


--J1_tx_dpr_wadr_local[9] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[9]
--operation mode is normal

J1_tx_dpr_wadr_local[9]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[9] # !J1L893 & J1_tx_dpr_wadr_local[9]);
J1_tx_dpr_wadr_local[9] = DFFE(J1_tx_dpr_wadr_local[9]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L576 is slaveregister:slaveregister_inst|i~22843
--operation mode is normal

J1L576 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[9] & !B1L53Q;


--Q1_inst16[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[9]
--operation mode is normal

Q1_inst16[9]_lut_out = M71_q[9];
Q1_inst16[9] = DFFE(Q1_inst16[9]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L676 is slaveregister:slaveregister_inst|i~22844
--operation mode is normal

J1L676 = J1L845 & J1L945 & Q1_inst16[9] & B1L53Q;


--J1_rx_dpr_radr_local[9] is slaveregister:slaveregister_inst|rx_dpr_radr_local[9]
--operation mode is normal

J1_rx_dpr_radr_local[9]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[9] # !J1L993 & J1_rx_dpr_radr_local[9]);
J1_rx_dpr_radr_local[9] = DFFE(J1_rx_dpr_radr_local[9]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L776 is slaveregister:slaveregister_inst|i~22845
--operation mode is normal

J1L776 = J1L055 & J1L4 & J1_rx_dpr_radr_local[9] & B1L73Q;


--J1L876 is slaveregister:slaveregister_inst|i~22846
--operation mode is normal

J1L876 = J1L44 & J1L655 & M8_q[9] & !B1L04Q;


--J1L976 is slaveregister:slaveregister_inst|i~22847
--operation mode is normal

J1L976 = J1L576 # J1L676 # J1L776 # J1L876;


--TD1_q[9] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9]
TD1_q[9]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[9] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[9]_write_address, TD1_q[9]_read_address);


--J1L086 is slaveregister:slaveregister_inst|i~22848
--operation mode is normal

J1L086 = B1L93Q & M52_sload_path[41] & !B1L83Q & !B1L63Q;


--J1L186 is slaveregister:slaveregister_inst|i~22849
--operation mode is normal

J1L186 = Q1_inst16[9] & B1L93Q & !B1L63Q;


--J1L286 is slaveregister:slaveregister_inst|i~22850
--operation mode is normal

J1L286 = B1L63Q & (B1L93Q & M8_q[9] # !B1L93Q & M5_sload_path[9]);


--J1L386 is slaveregister:slaveregister_inst|i~22851
--operation mode is normal

J1L386 = J1L086 # B1L83Q & (J1L186 # J1L286);


--J1L486 is slaveregister:slaveregister_inst|i~22852
--operation mode is normal

J1L486 = J1L166 & J1L386 & (B1L73Q $ !B1L83Q);


--J1L586 is slaveregister:slaveregister_inst|i~22853
--operation mode is normal

J1L586 = TD1_q[9] & !B1L54Q;


--J1_command_5_local[9] is slaveregister:slaveregister_inst|command_5_local[9]
--operation mode is normal

J1_command_5_local[9]_lut_out = VD1_MASTERHWDATA[9];
J1_command_5_local[9] = DFFE(J1_command_5_local[9]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[9] is slaveregister:slaveregister_inst|command_4_local[9]
--operation mode is normal

J1_command_4_local[9]_lut_out = VD1_MASTERHWDATA[9];
J1_command_4_local[9] = DFFE(J1_command_4_local[9]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L686 is slaveregister:slaveregister_inst|i~22854
--operation mode is normal

J1L686 = J1_command_5_local[9] & (J1_command_4_local[9] # B1L63Q) # !J1_command_5_local[9] & J1_command_4_local[9] & !B1L63Q;


--J1_command_3_local[9] is slaveregister:slaveregister_inst|command_3_local[9]
--operation mode is normal

J1_command_3_local[9]_lut_out = VD1_MASTERHWDATA[9];
J1_command_3_local[9] = DFFE(J1_command_3_local[9]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L786 is slaveregister:slaveregister_inst|i~22855
--operation mode is normal

J1L786 = B1L93Q & J1L686 # !B1L93Q & J1_command_3_local[9] & B1L63Q;


--J1_command_2_local[9] is slaveregister:slaveregister_inst|command_2_local[9]
--operation mode is normal

J1_command_2_local[9]_lut_out = VD1_MASTERHWDATA[9];
J1_command_2_local[9] = DFFE(J1_command_2_local[9]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L154 is slaveregister:slaveregister_inst|i~5173
--operation mode is normal

J1L154 = J1_command_2_local[9] & B1L63Q & !B1L93Q;


--J1_command_1_local[9] is slaveregister:slaveregister_inst|command_1_local[9]
--operation mode is normal

J1_command_1_local[9]_lut_out = VD1_MASTERHWDATA[9];
J1_command_1_local[9] = DFFE(J1_command_1_local[9]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[9] is slaveregister:slaveregister_inst|command_0_local[9]
--operation mode is normal

J1_command_0_local[9]_lut_out = VD1_MASTERHWDATA[9];
J1_command_0_local[9] = DFFE(J1_command_0_local[9]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L886 is slaveregister:slaveregister_inst|i~22856
--operation mode is normal

J1L886 = J1_command_1_local[9] & (J1_command_0_local[9] # B1L63Q) # !J1_command_1_local[9] & J1_command_0_local[9] & !B1L63Q;


--J1L986 is slaveregister:slaveregister_inst|i~22857
--operation mode is normal

J1L986 = B1L93Q & M52_sload_path[9] & !B1L63Q # !B1L93Q & J1L886;


--J1L225 is slaveregister:slaveregister_inst|i~5634
--operation mode is normal

J1L225 = B1L73Q & (B1L83Q # J1L154) # !B1L73Q & !B1L83Q & J1L986;


--J1_com_ctrl_local[9] is slaveregister:slaveregister_inst|com_ctrl_local[9]
--operation mode is normal

J1_com_ctrl_local[9]_lut_out = !VD1_MASTERHWDATA[9];
J1_com_ctrl_local[9] = DFFE(J1_com_ctrl_local[9]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L096 is slaveregister:slaveregister_inst|i~22858
--operation mode is normal

J1L096 = J1_tx_dpr_wadr_local[9] & (B1L93Q # !J1_com_ctrl_local[9]) # !J1_tx_dpr_wadr_local[9] & !B1L93Q & !J1_com_ctrl_local[9];


--J1L196 is slaveregister:slaveregister_inst|i~22859
--operation mode is normal

J1L196 = B1L63Q & J1_rx_dpr_radr_local[9] & B1L93Q # !B1L63Q & J1L096;


--J1L325 is slaveregister:slaveregister_inst|i~5635
--operation mode is normal

J1L325 = J1L225 & (J1L196 # !B1L83Q) # !J1L225 & J1L786 & B1L83Q;


--J1L296 is slaveregister:slaveregister_inst|i~22860
--operation mode is normal

J1L296 = J1L486 # J1L586 # J1L846 & J1L325;


--J1_tx_dpr_wadr_local[10] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[10]
--operation mode is normal

J1_tx_dpr_wadr_local[10]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[10] # !J1L893 & J1_tx_dpr_wadr_local[10]);
J1_tx_dpr_wadr_local[10] = DFFE(J1_tx_dpr_wadr_local[10]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L396 is slaveregister:slaveregister_inst|i~22861
--operation mode is normal

J1L396 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[10] & !B1L53Q;


--Q1_inst16[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[10]
--operation mode is normal

Q1_inst16[10]_lut_out = M71_q[10];
Q1_inst16[10] = DFFE(Q1_inst16[10]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L496 is slaveregister:slaveregister_inst|i~22862
--operation mode is normal

J1L496 = J1L845 & J1L945 & Q1_inst16[10] & B1L53Q;


--J1_rx_dpr_radr_local[10] is slaveregister:slaveregister_inst|rx_dpr_radr_local[10]
--operation mode is normal

J1_rx_dpr_radr_local[10]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[10] # !J1L993 & J1_rx_dpr_radr_local[10]);
J1_rx_dpr_radr_local[10] = DFFE(J1_rx_dpr_radr_local[10]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L596 is slaveregister:slaveregister_inst|i~22863
--operation mode is normal

J1L596 = J1L055 & J1L4 & J1_rx_dpr_radr_local[10] & B1L73Q;


--J1L696 is slaveregister:slaveregister_inst|i~22864
--operation mode is normal

J1L696 = J1L44 & J1L655 & M8_q[10] & !B1L04Q;


--J1L796 is slaveregister:slaveregister_inst|i~22865
--operation mode is normal

J1L796 = J1L396 # J1L496 # J1L596 # J1L696;


--TD1_q[10] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10]
TD1_q[10]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[10] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[10]_write_address, TD1_q[10]_read_address);


--J1L896 is slaveregister:slaveregister_inst|i~22866
--operation mode is normal

J1L896 = B1L93Q & M52_sload_path[42] & !B1L83Q & !B1L63Q;


--J1L996 is slaveregister:slaveregister_inst|i~22867
--operation mode is normal

J1L996 = Q1_inst16[10] & B1L93Q & !B1L63Q;


--J1L007 is slaveregister:slaveregister_inst|i~22868
--operation mode is normal

J1L007 = B1L63Q & (B1L93Q & M8_q[10] # !B1L93Q & M5_sload_path[10]);


--J1L107 is slaveregister:slaveregister_inst|i~22869
--operation mode is normal

J1L107 = J1L896 # B1L83Q & (J1L996 # J1L007);


--J1L207 is slaveregister:slaveregister_inst|i~22870
--operation mode is normal

J1L207 = J1L166 & J1L107 & (B1L73Q $ !B1L83Q);


--J1L307 is slaveregister:slaveregister_inst|i~22871
--operation mode is normal

J1L307 = TD1_q[10] & !B1L54Q;


--J1_command_5_local[10] is slaveregister:slaveregister_inst|command_5_local[10]
--operation mode is normal

J1_command_5_local[10]_lut_out = VD1_MASTERHWDATA[10];
J1_command_5_local[10] = DFFE(J1_command_5_local[10]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[10] is slaveregister:slaveregister_inst|command_4_local[10]
--operation mode is normal

J1_command_4_local[10]_lut_out = VD1_MASTERHWDATA[10];
J1_command_4_local[10] = DFFE(J1_command_4_local[10]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L407 is slaveregister:slaveregister_inst|i~22872
--operation mode is normal

J1L407 = J1_command_5_local[10] & (J1_command_4_local[10] # B1L63Q) # !J1_command_5_local[10] & J1_command_4_local[10] & !B1L63Q;


--J1_command_3_local[10] is slaveregister:slaveregister_inst|command_3_local[10]
--operation mode is normal

J1_command_3_local[10]_lut_out = VD1_MASTERHWDATA[10];
J1_command_3_local[10] = DFFE(J1_command_3_local[10]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L507 is slaveregister:slaveregister_inst|i~22873
--operation mode is normal

J1L507 = B1L93Q & J1L407 # !B1L93Q & J1_command_3_local[10] & B1L63Q;


--J1_command_2_local[10] is slaveregister:slaveregister_inst|command_2_local[10]
--operation mode is normal

J1_command_2_local[10]_lut_out = VD1_MASTERHWDATA[10];
J1_command_2_local[10] = DFFE(J1_command_2_local[10]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L254 is slaveregister:slaveregister_inst|i~5176
--operation mode is normal

J1L254 = J1_command_2_local[10] & B1L63Q & !B1L93Q;


--J1_command_1_local[10] is slaveregister:slaveregister_inst|command_1_local[10]
--operation mode is normal

J1_command_1_local[10]_lut_out = VD1_MASTERHWDATA[10];
J1_command_1_local[10] = DFFE(J1_command_1_local[10]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[10] is slaveregister:slaveregister_inst|command_0_local[10]
--operation mode is normal

J1_command_0_local[10]_lut_out = VD1_MASTERHWDATA[10];
J1_command_0_local[10] = DFFE(J1_command_0_local[10]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L607 is slaveregister:slaveregister_inst|i~22874
--operation mode is normal

J1L607 = J1_command_1_local[10] & (J1_command_0_local[10] # B1L63Q) # !J1_command_1_local[10] & J1_command_0_local[10] & !B1L63Q;


--J1L707 is slaveregister:slaveregister_inst|i~22875
--operation mode is normal

J1L707 = B1L93Q & M52_sload_path[10] & !B1L63Q # !B1L93Q & J1L607;


--J1L425 is slaveregister:slaveregister_inst|i~5636
--operation mode is normal

J1L425 = B1L73Q & (B1L83Q # J1L254) # !B1L73Q & !B1L83Q & J1L707;


--J1_com_ctrl_local[10] is slaveregister:slaveregister_inst|com_ctrl_local[10]
--operation mode is normal

J1_com_ctrl_local[10]_lut_out = !VD1_MASTERHWDATA[10];
J1_com_ctrl_local[10] = DFFE(J1_com_ctrl_local[10]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L807 is slaveregister:slaveregister_inst|i~22876
--operation mode is normal

J1L807 = J1_tx_dpr_wadr_local[10] & (B1L93Q # !J1_com_ctrl_local[10]) # !J1_tx_dpr_wadr_local[10] & !B1L93Q & !J1_com_ctrl_local[10];


--J1L907 is slaveregister:slaveregister_inst|i~22877
--operation mode is normal

J1L907 = B1L63Q & J1_rx_dpr_radr_local[10] & B1L93Q # !B1L63Q & J1L807;


--J1L525 is slaveregister:slaveregister_inst|i~5637
--operation mode is normal

J1L525 = J1L425 & (J1L907 # !B1L83Q) # !J1L425 & J1L507 & B1L83Q;


--J1L017 is slaveregister:slaveregister_inst|i~22878
--operation mode is normal

J1L017 = J1L207 # J1L307 # J1L846 & J1L525;


--J1_tx_dpr_wadr_local[11] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[11]
--operation mode is normal

J1_tx_dpr_wadr_local[11]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[11] # !J1L893 & J1_tx_dpr_wadr_local[11]);
J1_tx_dpr_wadr_local[11] = DFFE(J1_tx_dpr_wadr_local[11]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L117 is slaveregister:slaveregister_inst|i~22879
--operation mode is normal

J1L117 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[11] & !B1L53Q;


--Q1_inst16[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[11]
--operation mode is normal

Q1_inst16[11]_lut_out = M71_q[11];
Q1_inst16[11] = DFFE(Q1_inst16[11]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L217 is slaveregister:slaveregister_inst|i~22880
--operation mode is normal

J1L217 = J1L845 & J1L945 & Q1_inst16[11] & B1L53Q;


--J1_rx_dpr_radr_local[11] is slaveregister:slaveregister_inst|rx_dpr_radr_local[11]
--operation mode is normal

J1_rx_dpr_radr_local[11]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[11] # !J1L993 & J1_rx_dpr_radr_local[11]);
J1_rx_dpr_radr_local[11] = DFFE(J1_rx_dpr_radr_local[11]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L317 is slaveregister:slaveregister_inst|i~22881
--operation mode is normal

J1L317 = J1L055 & J1L4 & J1_rx_dpr_radr_local[11] & B1L73Q;


--J1L417 is slaveregister:slaveregister_inst|i~22882
--operation mode is normal

J1L417 = J1L44 & J1L655 & M8_q[11] & !B1L04Q;


--J1L517 is slaveregister:slaveregister_inst|i~22883
--operation mode is normal

J1L517 = J1L117 # J1L217 # J1L317 # J1L417;


--TD1_q[11] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11]
TD1_q[11]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[11] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[11]_write_address, TD1_q[11]_read_address);


--J1L617 is slaveregister:slaveregister_inst|i~22884
--operation mode is normal

J1L617 = B1L93Q & M52_sload_path[43] & !B1L83Q & !B1L63Q;


--J1L717 is slaveregister:slaveregister_inst|i~22885
--operation mode is normal

J1L717 = Q1_inst16[11] & B1L93Q & !B1L63Q;


--J1L817 is slaveregister:slaveregister_inst|i~22886
--operation mode is normal

J1L817 = B1L63Q & (B1L93Q & M8_q[11] # !B1L93Q & M5_sload_path[11]);


--J1L917 is slaveregister:slaveregister_inst|i~22887
--operation mode is normal

J1L917 = J1L617 # B1L83Q & (J1L717 # J1L817);


--J1L027 is slaveregister:slaveregister_inst|i~22888
--operation mode is normal

J1L027 = J1L166 & J1L917 & (B1L73Q $ !B1L83Q);


--J1L127 is slaveregister:slaveregister_inst|i~22889
--operation mode is normal

J1L127 = TD1_q[11] & !B1L54Q;


--J1_command_5_local[11] is slaveregister:slaveregister_inst|command_5_local[11]
--operation mode is normal

J1_command_5_local[11]_lut_out = VD1_MASTERHWDATA[11];
J1_command_5_local[11] = DFFE(J1_command_5_local[11]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[11] is slaveregister:slaveregister_inst|command_4_local[11]
--operation mode is normal

J1_command_4_local[11]_lut_out = VD1_MASTERHWDATA[11];
J1_command_4_local[11] = DFFE(J1_command_4_local[11]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L227 is slaveregister:slaveregister_inst|i~22890
--operation mode is normal

J1L227 = J1_command_5_local[11] & (J1_command_4_local[11] # B1L63Q) # !J1_command_5_local[11] & J1_command_4_local[11] & !B1L63Q;


--J1_command_3_local[11] is slaveregister:slaveregister_inst|command_3_local[11]
--operation mode is normal

J1_command_3_local[11]_lut_out = VD1_MASTERHWDATA[11];
J1_command_3_local[11] = DFFE(J1_command_3_local[11]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L327 is slaveregister:slaveregister_inst|i~22891
--operation mode is normal

J1L327 = B1L93Q & J1L227 # !B1L93Q & J1_command_3_local[11] & B1L63Q;


--J1_command_2_local[11] is slaveregister:slaveregister_inst|command_2_local[11]
--operation mode is normal

J1_command_2_local[11]_lut_out = VD1_MASTERHWDATA[11];
J1_command_2_local[11] = DFFE(J1_command_2_local[11]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L354 is slaveregister:slaveregister_inst|i~5179
--operation mode is normal

J1L354 = J1_command_2_local[11] & B1L63Q & !B1L93Q;


--J1_command_1_local[11] is slaveregister:slaveregister_inst|command_1_local[11]
--operation mode is normal

J1_command_1_local[11]_lut_out = VD1_MASTERHWDATA[11];
J1_command_1_local[11] = DFFE(J1_command_1_local[11]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[11] is slaveregister:slaveregister_inst|command_0_local[11]
--operation mode is normal

J1_command_0_local[11]_lut_out = VD1_MASTERHWDATA[11];
J1_command_0_local[11] = DFFE(J1_command_0_local[11]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L427 is slaveregister:slaveregister_inst|i~22892
--operation mode is normal

J1L427 = J1_command_1_local[11] & (J1_command_0_local[11] # B1L63Q) # !J1_command_1_local[11] & J1_command_0_local[11] & !B1L63Q;


--J1L527 is slaveregister:slaveregister_inst|i~22893
--operation mode is normal

J1L527 = B1L93Q & M52_sload_path[11] & !B1L63Q # !B1L93Q & J1L427;


--J1L625 is slaveregister:slaveregister_inst|i~5638
--operation mode is normal

J1L625 = B1L73Q & (B1L83Q # J1L354) # !B1L73Q & !B1L83Q & J1L527;


--J1_com_ctrl_local[11] is slaveregister:slaveregister_inst|com_ctrl_local[11]
--operation mode is normal

J1_com_ctrl_local[11]_lut_out = VD1_MASTERHWDATA[11];
J1_com_ctrl_local[11] = DFFE(J1_com_ctrl_local[11]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L627 is slaveregister:slaveregister_inst|i~22894
--operation mode is normal

J1L627 = J1_tx_dpr_wadr_local[11] & (J1_com_ctrl_local[11] # B1L93Q) # !J1_tx_dpr_wadr_local[11] & J1_com_ctrl_local[11] & !B1L93Q;


--J1L727 is slaveregister:slaveregister_inst|i~22895
--operation mode is normal

J1L727 = B1L63Q & J1_rx_dpr_radr_local[11] & B1L93Q # !B1L63Q & J1L627;


--J1L725 is slaveregister:slaveregister_inst|i~5639
--operation mode is normal

J1L725 = J1L625 & (J1L727 # !B1L83Q) # !J1L625 & J1L327 & B1L83Q;


--J1L827 is slaveregister:slaveregister_inst|i~22896
--operation mode is normal

J1L827 = J1L027 # J1L127 # J1L846 & J1L725;


--J1_tx_dpr_wadr_local[12] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[12]
--operation mode is normal

J1_tx_dpr_wadr_local[12]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[12] # !J1L893 & J1_tx_dpr_wadr_local[12]);
J1_tx_dpr_wadr_local[12] = DFFE(J1_tx_dpr_wadr_local[12]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L927 is slaveregister:slaveregister_inst|i~22897
--operation mode is normal

J1L927 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[12] & !B1L53Q;


--Q1_inst16[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[12]
--operation mode is normal

Q1_inst16[12]_lut_out = M71_q[12];
Q1_inst16[12] = DFFE(Q1_inst16[12]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L037 is slaveregister:slaveregister_inst|i~22898
--operation mode is normal

J1L037 = J1L845 & J1L945 & Q1_inst16[12] & B1L53Q;


--J1_rx_dpr_radr_local[12] is slaveregister:slaveregister_inst|rx_dpr_radr_local[12]
--operation mode is normal

J1_rx_dpr_radr_local[12]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[12] # !J1L993 & J1_rx_dpr_radr_local[12]);
J1_rx_dpr_radr_local[12] = DFFE(J1_rx_dpr_radr_local[12]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L137 is slaveregister:slaveregister_inst|i~22899
--operation mode is normal

J1L137 = J1L055 & J1L4 & J1_rx_dpr_radr_local[12] & B1L73Q;


--J1L237 is slaveregister:slaveregister_inst|i~22900
--operation mode is normal

J1L237 = J1L44 & J1L655 & M8_q[12] & !B1L04Q;


--J1L337 is slaveregister:slaveregister_inst|i~22901
--operation mode is normal

J1L337 = J1L927 # J1L037 # J1L137 # J1L237;


--TD1_q[12] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12]
TD1_q[12]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[12] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[12]_write_address, TD1_q[12]_read_address);


--J1L437 is slaveregister:slaveregister_inst|i~22902
--operation mode is normal

J1L437 = B1L93Q & M52_sload_path[44] & !B1L83Q & !B1L63Q;


--J1L537 is slaveregister:slaveregister_inst|i~22903
--operation mode is normal

J1L537 = Q1_inst16[12] & B1L93Q & !B1L63Q;


--J1L637 is slaveregister:slaveregister_inst|i~22904
--operation mode is normal

J1L637 = B1L63Q & (B1L93Q & M8_q[12] # !B1L93Q & M5_sload_path[12]);


--J1L737 is slaveregister:slaveregister_inst|i~22905
--operation mode is normal

J1L737 = J1L437 # B1L83Q & (J1L537 # J1L637);


--J1L837 is slaveregister:slaveregister_inst|i~22906
--operation mode is normal

J1L837 = J1L166 & J1L737 & (B1L73Q $ !B1L83Q);


--J1L937 is slaveregister:slaveregister_inst|i~22907
--operation mode is normal

J1L937 = TD1_q[12] & !B1L54Q;


--J1_command_5_local[12] is slaveregister:slaveregister_inst|command_5_local[12]
--operation mode is normal

J1_command_5_local[12]_lut_out = VD1_MASTERHWDATA[12];
J1_command_5_local[12] = DFFE(J1_command_5_local[12]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[12] is slaveregister:slaveregister_inst|command_4_local[12]
--operation mode is normal

J1_command_4_local[12]_lut_out = VD1_MASTERHWDATA[12];
J1_command_4_local[12] = DFFE(J1_command_4_local[12]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L047 is slaveregister:slaveregister_inst|i~22908
--operation mode is normal

J1L047 = J1_command_5_local[12] & (J1_command_4_local[12] # B1L63Q) # !J1_command_5_local[12] & J1_command_4_local[12] & !B1L63Q;


--J1_command_3_local[12] is slaveregister:slaveregister_inst|command_3_local[12]
--operation mode is normal

J1_command_3_local[12]_lut_out = VD1_MASTERHWDATA[12];
J1_command_3_local[12] = DFFE(J1_command_3_local[12]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L147 is slaveregister:slaveregister_inst|i~22909
--operation mode is normal

J1L147 = B1L93Q & J1L047 # !B1L93Q & J1_command_3_local[12] & B1L63Q;


--J1_command_2_local[12] is slaveregister:slaveregister_inst|command_2_local[12]
--operation mode is normal

J1_command_2_local[12]_lut_out = VD1_MASTERHWDATA[12];
J1_command_2_local[12] = DFFE(J1_command_2_local[12]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L454 is slaveregister:slaveregister_inst|i~5182
--operation mode is normal

J1L454 = J1_command_2_local[12] & B1L63Q & !B1L93Q;


--J1_command_0_local[12] is slaveregister:slaveregister_inst|command_0_local[12]
--operation mode is normal

J1_command_0_local[12]_lut_out = VD1_MASTERHWDATA[12];
J1_command_0_local[12] = DFFE(J1_command_0_local[12]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1_command_1_local[12] is slaveregister:slaveregister_inst|command_1_local[12]
--operation mode is normal

J1_command_1_local[12]_lut_out = !VD1_MASTERHWDATA[12];
J1_command_1_local[12] = DFFE(J1_command_1_local[12]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1L247 is slaveregister:slaveregister_inst|i~22910
--operation mode is normal

J1L247 = J1_command_0_local[12] & (!J1_command_1_local[12] # !B1L63Q) # !J1_command_0_local[12] & B1L63Q & !J1_command_1_local[12];


--J1L347 is slaveregister:slaveregister_inst|i~22911
--operation mode is normal

J1L347 = B1L93Q & M52_sload_path[12] & !B1L63Q # !B1L93Q & J1L247;


--J1L825 is slaveregister:slaveregister_inst|i~5640
--operation mode is normal

J1L825 = B1L73Q & (B1L83Q # J1L454) # !B1L73Q & !B1L83Q & J1L347;


--J1_com_ctrl_local[12] is slaveregister:slaveregister_inst|com_ctrl_local[12]
--operation mode is normal

J1_com_ctrl_local[12]_lut_out = !VD1_MASTERHWDATA[12];
J1_com_ctrl_local[12] = DFFE(J1_com_ctrl_local[12]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L447 is slaveregister:slaveregister_inst|i~22912
--operation mode is normal

J1L447 = J1_tx_dpr_wadr_local[12] & (B1L93Q # !J1_com_ctrl_local[12]) # !J1_tx_dpr_wadr_local[12] & !B1L93Q & !J1_com_ctrl_local[12];


--J1L547 is slaveregister:slaveregister_inst|i~22913
--operation mode is normal

J1L547 = B1L63Q & J1_rx_dpr_radr_local[12] & B1L93Q # !B1L63Q & J1L447;


--J1L925 is slaveregister:slaveregister_inst|i~5641
--operation mode is normal

J1L925 = J1L825 & (J1L547 # !B1L83Q) # !J1L825 & J1L147 & B1L83Q;


--J1L647 is slaveregister:slaveregister_inst|i~22914
--operation mode is normal

J1L647 = J1L837 # J1L937 # J1L846 & J1L925;


--J1_tx_dpr_wadr_local[13] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[13]
--operation mode is normal

J1_tx_dpr_wadr_local[13]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[13] # !J1L893 & J1_tx_dpr_wadr_local[13]);
J1_tx_dpr_wadr_local[13] = DFFE(J1_tx_dpr_wadr_local[13]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L747 is slaveregister:slaveregister_inst|i~22915
--operation mode is normal

J1L747 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[13] & !B1L53Q;


--Q1_inst16[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[13]
--operation mode is normal

Q1_inst16[13]_lut_out = M71_q[13];
Q1_inst16[13] = DFFE(Q1_inst16[13]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L847 is slaveregister:slaveregister_inst|i~22916
--operation mode is normal

J1L847 = J1L845 & J1L945 & Q1_inst16[13] & B1L53Q;


--J1_rx_dpr_radr_local[13] is slaveregister:slaveregister_inst|rx_dpr_radr_local[13]
--operation mode is normal

J1_rx_dpr_radr_local[13]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[13] # !J1L993 & J1_rx_dpr_radr_local[13]);
J1_rx_dpr_radr_local[13] = DFFE(J1_rx_dpr_radr_local[13]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L947 is slaveregister:slaveregister_inst|i~22917
--operation mode is normal

J1L947 = J1L055 & J1L4 & J1_rx_dpr_radr_local[13] & B1L73Q;


--J1L057 is slaveregister:slaveregister_inst|i~22918
--operation mode is normal

J1L057 = J1L44 & J1L655 & M8_q[13] & !B1L04Q;


--J1L157 is slaveregister:slaveregister_inst|i~22919
--operation mode is normal

J1L157 = J1L747 # J1L847 # J1L947 # J1L057;


--TD1_q[13] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13]
TD1_q[13]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[13] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[13]_write_address, TD1_q[13]_read_address);


--J1L257 is slaveregister:slaveregister_inst|i~22920
--operation mode is normal

J1L257 = B1L93Q & M52_sload_path[45] & !B1L83Q & !B1L63Q;


--J1L357 is slaveregister:slaveregister_inst|i~22921
--operation mode is normal

J1L357 = Q1_inst16[13] & B1L93Q & !B1L63Q;


--J1L457 is slaveregister:slaveregister_inst|i~22922
--operation mode is normal

J1L457 = B1L63Q & (B1L93Q & M8_q[13] # !B1L93Q & M5_sload_path[13]);


--J1L557 is slaveregister:slaveregister_inst|i~22923
--operation mode is normal

J1L557 = J1L257 # B1L83Q & (J1L357 # J1L457);


--J1L657 is slaveregister:slaveregister_inst|i~22924
--operation mode is normal

J1L657 = J1L166 & J1L557 & (B1L73Q $ !B1L83Q);


--J1L757 is slaveregister:slaveregister_inst|i~22925
--operation mode is normal

J1L757 = TD1_q[13] & !B1L54Q;


--J1_command_5_local[13] is slaveregister:slaveregister_inst|command_5_local[13]
--operation mode is normal

J1_command_5_local[13]_lut_out = VD1_MASTERHWDATA[13];
J1_command_5_local[13] = DFFE(J1_command_5_local[13]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[13] is slaveregister:slaveregister_inst|command_4_local[13]
--operation mode is normal

J1_command_4_local[13]_lut_out = VD1_MASTERHWDATA[13];
J1_command_4_local[13] = DFFE(J1_command_4_local[13]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L857 is slaveregister:slaveregister_inst|i~22926
--operation mode is normal

J1L857 = J1_command_5_local[13] & (J1_command_4_local[13] # B1L63Q) # !J1_command_5_local[13] & J1_command_4_local[13] & !B1L63Q;


--J1_command_3_local[13] is slaveregister:slaveregister_inst|command_3_local[13]
--operation mode is normal

J1_command_3_local[13]_lut_out = VD1_MASTERHWDATA[13];
J1_command_3_local[13] = DFFE(J1_command_3_local[13]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L957 is slaveregister:slaveregister_inst|i~22927
--operation mode is normal

J1L957 = B1L93Q & J1L857 # !B1L93Q & J1_command_3_local[13] & B1L63Q;


--J1_command_2_local[13] is slaveregister:slaveregister_inst|command_2_local[13]
--operation mode is normal

J1_command_2_local[13]_lut_out = VD1_MASTERHWDATA[13];
J1_command_2_local[13] = DFFE(J1_command_2_local[13]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L554 is slaveregister:slaveregister_inst|i~5185
--operation mode is normal

J1L554 = J1_command_2_local[13] & B1L63Q & !B1L93Q;


--J1_command_0_local[13] is slaveregister:slaveregister_inst|command_0_local[13]
--operation mode is normal

J1_command_0_local[13]_lut_out = VD1_MASTERHWDATA[13];
J1_command_0_local[13] = DFFE(J1_command_0_local[13]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1_command_1_local[13] is slaveregister:slaveregister_inst|command_1_local[13]
--operation mode is normal

J1_command_1_local[13]_lut_out = !VD1_MASTERHWDATA[13];
J1_command_1_local[13] = DFFE(J1_command_1_local[13]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1L067 is slaveregister:slaveregister_inst|i~22928
--operation mode is normal

J1L067 = J1_command_0_local[13] & (!J1_command_1_local[13] # !B1L63Q) # !J1_command_0_local[13] & B1L63Q & !J1_command_1_local[13];


--J1L167 is slaveregister:slaveregister_inst|i~22929
--operation mode is normal

J1L167 = B1L93Q & M52_sload_path[13] & !B1L63Q # !B1L93Q & J1L067;


--J1L035 is slaveregister:slaveregister_inst|i~5642
--operation mode is normal

J1L035 = B1L73Q & (B1L83Q # J1L554) # !B1L73Q & !B1L83Q & J1L167;


--J1_com_ctrl_local[13] is slaveregister:slaveregister_inst|com_ctrl_local[13]
--operation mode is normal

J1_com_ctrl_local[13]_lut_out = VD1_MASTERHWDATA[13];
J1_com_ctrl_local[13] = DFFE(J1_com_ctrl_local[13]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L267 is slaveregister:slaveregister_inst|i~22930
--operation mode is normal

J1L267 = J1_tx_dpr_wadr_local[13] & (J1_com_ctrl_local[13] # B1L93Q) # !J1_tx_dpr_wadr_local[13] & J1_com_ctrl_local[13] & !B1L93Q;


--J1L367 is slaveregister:slaveregister_inst|i~22931
--operation mode is normal

J1L367 = B1L63Q & J1_rx_dpr_radr_local[13] & B1L93Q # !B1L63Q & J1L267;


--J1L135 is slaveregister:slaveregister_inst|i~5643
--operation mode is normal

J1L135 = J1L035 & (J1L367 # !B1L83Q) # !J1L035 & J1L957 & B1L83Q;


--J1L467 is slaveregister:slaveregister_inst|i~22932
--operation mode is normal

J1L467 = J1L657 # J1L757 # J1L846 & J1L135;


--J1_tx_dpr_wadr_local[14] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[14]
--operation mode is normal

J1_tx_dpr_wadr_local[14]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[14] # !J1L893 & J1_tx_dpr_wadr_local[14]);
J1_tx_dpr_wadr_local[14] = DFFE(J1_tx_dpr_wadr_local[14]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L567 is slaveregister:slaveregister_inst|i~22933
--operation mode is normal

J1L567 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[14] & !B1L53Q;


--Q1_inst16[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[14]
--operation mode is normal

Q1_inst16[14]_lut_out = M71_q[14];
Q1_inst16[14] = DFFE(Q1_inst16[14]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L667 is slaveregister:slaveregister_inst|i~22934
--operation mode is normal

J1L667 = J1L845 & J1L945 & Q1_inst16[14] & B1L53Q;


--J1_rx_dpr_radr_local[14] is slaveregister:slaveregister_inst|rx_dpr_radr_local[14]
--operation mode is normal

J1_rx_dpr_radr_local[14]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[14] # !J1L993 & J1_rx_dpr_radr_local[14]);
J1_rx_dpr_radr_local[14] = DFFE(J1_rx_dpr_radr_local[14]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L767 is slaveregister:slaveregister_inst|i~22935
--operation mode is normal

J1L767 = J1L055 & J1L4 & J1_rx_dpr_radr_local[14] & B1L73Q;


--J1L867 is slaveregister:slaveregister_inst|i~22936
--operation mode is normal

J1L867 = J1L44 & J1L655 & M8_q[14] & !B1L04Q;


--J1L967 is slaveregister:slaveregister_inst|i~22937
--operation mode is normal

J1L967 = J1L567 # J1L667 # J1L767 # J1L867;


--TD1_q[14] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14]
TD1_q[14]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[14] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[14]_write_address, TD1_q[14]_read_address);


--J1L077 is slaveregister:slaveregister_inst|i~22938
--operation mode is normal

J1L077 = B1L93Q & M52_sload_path[46] & !B1L83Q & !B1L63Q;


--J1L177 is slaveregister:slaveregister_inst|i~22939
--operation mode is normal

J1L177 = Q1_inst16[14] & B1L93Q & !B1L63Q;


--J1L277 is slaveregister:slaveregister_inst|i~22940
--operation mode is normal

J1L277 = B1L63Q & (B1L93Q & M8_q[14] # !B1L93Q & M5_sload_path[14]);


--J1L377 is slaveregister:slaveregister_inst|i~22941
--operation mode is normal

J1L377 = J1L077 # B1L83Q & (J1L177 # J1L277);


--J1L477 is slaveregister:slaveregister_inst|i~22942
--operation mode is normal

J1L477 = J1L166 & J1L377 & (B1L73Q $ !B1L83Q);


--J1L577 is slaveregister:slaveregister_inst|i~22943
--operation mode is normal

J1L577 = TD1_q[14] & !B1L54Q;


--J1_command_5_local[14] is slaveregister:slaveregister_inst|command_5_local[14]
--operation mode is normal

J1_command_5_local[14]_lut_out = VD1_MASTERHWDATA[14];
J1_command_5_local[14] = DFFE(J1_command_5_local[14]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[14] is slaveregister:slaveregister_inst|command_4_local[14]
--operation mode is normal

J1_command_4_local[14]_lut_out = VD1_MASTERHWDATA[14];
J1_command_4_local[14] = DFFE(J1_command_4_local[14]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L677 is slaveregister:slaveregister_inst|i~22944
--operation mode is normal

J1L677 = J1_command_5_local[14] & (J1_command_4_local[14] # B1L63Q) # !J1_command_5_local[14] & J1_command_4_local[14] & !B1L63Q;


--J1_command_3_local[14] is slaveregister:slaveregister_inst|command_3_local[14]
--operation mode is normal

J1_command_3_local[14]_lut_out = VD1_MASTERHWDATA[14];
J1_command_3_local[14] = DFFE(J1_command_3_local[14]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L777 is slaveregister:slaveregister_inst|i~22945
--operation mode is normal

J1L777 = B1L93Q & J1L677 # !B1L93Q & J1_command_3_local[14] & B1L63Q;


--J1_command_2_local[14] is slaveregister:slaveregister_inst|command_2_local[14]
--operation mode is normal

J1_command_2_local[14]_lut_out = VD1_MASTERHWDATA[14];
J1_command_2_local[14] = DFFE(J1_command_2_local[14]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L654 is slaveregister:slaveregister_inst|i~5188
--operation mode is normal

J1L654 = J1_command_2_local[14] & B1L63Q & !B1L93Q;


--J1_command_0_local[14] is slaveregister:slaveregister_inst|command_0_local[14]
--operation mode is normal

J1_command_0_local[14]_lut_out = VD1_MASTERHWDATA[14];
J1_command_0_local[14] = DFFE(J1_command_0_local[14]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1_command_1_local[14] is slaveregister:slaveregister_inst|command_1_local[14]
--operation mode is normal

J1_command_1_local[14]_lut_out = !VD1_MASTERHWDATA[14];
J1_command_1_local[14] = DFFE(J1_command_1_local[14]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1L877 is slaveregister:slaveregister_inst|i~22946
--operation mode is normal

J1L877 = J1_command_0_local[14] & (!J1_command_1_local[14] # !B1L63Q) # !J1_command_0_local[14] & B1L63Q & !J1_command_1_local[14];


--J1L977 is slaveregister:slaveregister_inst|i~22947
--operation mode is normal

J1L977 = B1L93Q & M52_sload_path[14] & !B1L63Q # !B1L93Q & J1L877;


--J1L235 is slaveregister:slaveregister_inst|i~5644
--operation mode is normal

J1L235 = B1L73Q & (B1L83Q # J1L654) # !B1L73Q & !B1L83Q & J1L977;


--J1_com_ctrl_local[14] is slaveregister:slaveregister_inst|com_ctrl_local[14]
--operation mode is normal

J1_com_ctrl_local[14]_lut_out = VD1_MASTERHWDATA[14];
J1_com_ctrl_local[14] = DFFE(J1_com_ctrl_local[14]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L087 is slaveregister:slaveregister_inst|i~22948
--operation mode is normal

J1L087 = J1_tx_dpr_wadr_local[14] & (J1_com_ctrl_local[14] # B1L93Q) # !J1_tx_dpr_wadr_local[14] & J1_com_ctrl_local[14] & !B1L93Q;


--J1L187 is slaveregister:slaveregister_inst|i~22949
--operation mode is normal

J1L187 = B1L63Q & J1_rx_dpr_radr_local[14] & B1L93Q # !B1L63Q & J1L087;


--J1L335 is slaveregister:slaveregister_inst|i~5645
--operation mode is normal

J1L335 = J1L235 & (J1L187 # !B1L83Q) # !J1L235 & J1L777 & B1L83Q;


--J1L287 is slaveregister:slaveregister_inst|i~22950
--operation mode is normal

J1L287 = J1L477 # J1L577 # J1L846 & J1L335;


--TD1_q[15] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15]
TD1_q[15]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
TD1_q[15] = MEMORY_SEGMENT(, , , , , , , , , TD1_q[15]_write_address, TD1_q[15]_read_address);


--J1L387 is slaveregister:slaveregister_inst|i~22951
--operation mode is normal

J1L387 = J1L009 # TD1_q[15] & !B1L34Q;


--J1L653 is slaveregister:slaveregister_inst|i1861~268
--operation mode is normal

J1L653 = J1L553 & (J1L563 # B1L54Q & J1L453) # !J1L553 & B1L54Q & J1L453;


--J1_rx_dpr_radr_local[16] is slaveregister:slaveregister_inst|rx_dpr_radr_local[16]
--operation mode is normal

J1_rx_dpr_radr_local[16]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[16] # !J1L993 & J1_rx_dpr_radr_local[16]);
J1_rx_dpr_radr_local[16] = DFFE(J1_rx_dpr_radr_local[16]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L753 is slaveregister:slaveregister_inst|i1861~269
--operation mode is normal

J1L753 = J1L055 & J1L4 & J1_rx_dpr_radr_local[16] & B1L73Q;


--J1_tx_dpr_wadr_local[16] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[16]
--operation mode is normal

J1_tx_dpr_wadr_local[16]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[16] # !J1L893 & J1_tx_dpr_wadr_local[16]);
J1_tx_dpr_wadr_local[16] = DFFE(J1_tx_dpr_wadr_local[16]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L853 is slaveregister:slaveregister_inst|i1861~270
--operation mode is normal

J1L853 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[16] & !B1L53Q;


--J1L004 is slaveregister:slaveregister_inst|i~0
--operation mode is normal

J1L004 = B1L05Q # B1L94Q;


--J1L953 is slaveregister:slaveregister_inst|i1861~271
--operation mode is normal

J1L953 = J1L653 & !J1L004 & (J1L753 # J1L853);


--J1L063 is slaveregister:slaveregister_inst|i1861~272
--operation mode is normal

J1L063 = J1L845 & B1L73Q & B1L53Q & !B1L83Q;


--J1L163 is slaveregister:slaveregister_inst|i1861~273
--operation mode is normal

J1L163 = J1L004 & J1L653 & J1L063 & M32_q[0];


--J1L263 is slaveregister:slaveregister_inst|i1861~274
--operation mode is normal

J1L263 = J1L653 & !B1L53Q & (B1L05Q # B1L94Q);


--J1_command_2_local[16] is slaveregister:slaveregister_inst|command_2_local[16]
--operation mode is normal

J1_command_2_local[16]_lut_out = VD1_MASTERHWDATA[16];
J1_command_2_local[16] = DFFE(J1_command_2_local[16]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L334 is slaveregister:slaveregister_inst|i~5144
--operation mode is normal

J1L334 = J1_command_2_local[16] & B1L63Q & !B1L93Q;


--J1_command_5_local[16] is slaveregister:slaveregister_inst|command_5_local[16]
--operation mode is normal

J1_command_5_local[16]_lut_out = VD1_MASTERHWDATA[16];
J1_command_5_local[16] = DFFE(J1_command_5_local[16]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[16] is slaveregister:slaveregister_inst|command_4_local[16]
--operation mode is normal

J1_command_4_local[16]_lut_out = VD1_MASTERHWDATA[16];
J1_command_4_local[16] = DFFE(J1_command_4_local[16]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L487 is slaveregister:slaveregister_inst|i~22952
--operation mode is normal

J1L487 = J1_command_5_local[16] & (J1_command_4_local[16] # B1L63Q) # !J1_command_5_local[16] & J1_command_4_local[16] & !B1L63Q;


--J1_command_3_local[16] is slaveregister:slaveregister_inst|command_3_local[16]
--operation mode is normal

J1_command_3_local[16]_lut_out = VD1_MASTERHWDATA[16];
J1_command_3_local[16] = DFFE(J1_command_3_local[16]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L587 is slaveregister:slaveregister_inst|i~22953
--operation mode is normal

J1L587 = B1L93Q & J1L487 # !B1L93Q & J1_command_3_local[16] & B1L63Q;


--J1_command_1_local[16] is slaveregister:slaveregister_inst|command_1_local[16]
--operation mode is normal

J1_command_1_local[16]_lut_out = VD1_MASTERHWDATA[16];
J1_command_1_local[16] = DFFE(J1_command_1_local[16]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[16] is slaveregister:slaveregister_inst|command_0_local[16]
--operation mode is normal

J1_command_0_local[16]_lut_out = VD1_MASTERHWDATA[16];
J1_command_0_local[16] = DFFE(J1_command_0_local[16]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L687 is slaveregister:slaveregister_inst|i~22954
--operation mode is normal

J1L687 = J1_command_1_local[16] & (J1_command_0_local[16] # B1L63Q) # !J1_command_1_local[16] & J1_command_0_local[16] & !B1L63Q;


--J1L787 is slaveregister:slaveregister_inst|i~22955
--operation mode is normal

J1L787 = B1L93Q & M52_sload_path[16] & !B1L63Q # !B1L93Q & J1L687;


--J1L854 is slaveregister:slaveregister_inst|i~5570
--operation mode is normal

J1L854 = B1L83Q & (B1L73Q # J1L587) # !B1L83Q & !B1L73Q & J1L787;


--J1_com_ctrl_local[16] is slaveregister:slaveregister_inst|com_ctrl_local[16]
--operation mode is normal

J1_com_ctrl_local[16]_lut_out = VD1_MASTERHWDATA[16];
J1_com_ctrl_local[16] = DFFE(J1_com_ctrl_local[16]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L887 is slaveregister:slaveregister_inst|i~22956
--operation mode is normal

J1L887 = J1_tx_dpr_wadr_local[16] & (J1_com_ctrl_local[16] # B1L93Q) # !J1_tx_dpr_wadr_local[16] & J1_com_ctrl_local[16] & !B1L93Q;


--J1L987 is slaveregister:slaveregister_inst|i~22957
--operation mode is normal

J1L987 = B1L63Q & J1_rx_dpr_radr_local[16] & B1L93Q # !B1L63Q & J1L887;


--J1L954 is slaveregister:slaveregister_inst|i~5571
--operation mode is normal

J1L954 = J1L854 & (J1L987 # !B1L73Q) # !J1L854 & J1L334 & B1L73Q;


--J1_rx_dpr_radr_local[17] is slaveregister:slaveregister_inst|rx_dpr_radr_local[17]
--operation mode is normal

J1_rx_dpr_radr_local[17]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[17] # !J1L993 & J1_rx_dpr_radr_local[17]);
J1_rx_dpr_radr_local[17] = DFFE(J1_rx_dpr_radr_local[17]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L053 is slaveregister:slaveregister_inst|i1860~205
--operation mode is normal

J1L053 = J1L055 & J1L4 & J1_rx_dpr_radr_local[17] & B1L73Q;


--J1_tx_dpr_wadr_local[17] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[17]
--operation mode is normal

J1_tx_dpr_wadr_local[17]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[17] # !J1L893 & J1_tx_dpr_wadr_local[17]);
J1_tx_dpr_wadr_local[17] = DFFE(J1_tx_dpr_wadr_local[17]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L153 is slaveregister:slaveregister_inst|i1860~206
--operation mode is normal

J1L153 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[17] & !B1L53Q;


--J1L253 is slaveregister:slaveregister_inst|i1860~207
--operation mode is normal

J1L253 = J1L653 & !J1L004 & (J1L053 # J1L153);


--J1L353 is slaveregister:slaveregister_inst|i1860~208
--operation mode is normal

J1L353 = J1L004 & J1L653 & J1L063 & M32_q[1];


--J1_command_5_local[17] is slaveregister:slaveregister_inst|command_5_local[17]
--operation mode is normal

J1_command_5_local[17]_lut_out = VD1_MASTERHWDATA[17];
J1_command_5_local[17] = DFFE(J1_command_5_local[17]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[17] is slaveregister:slaveregister_inst|command_4_local[17]
--operation mode is normal

J1_command_4_local[17]_lut_out = VD1_MASTERHWDATA[17];
J1_command_4_local[17] = DFFE(J1_command_4_local[17]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L097 is slaveregister:slaveregister_inst|i~22958
--operation mode is normal

J1L097 = J1_command_5_local[17] & (J1_command_4_local[17] # B1L63Q) # !J1_command_5_local[17] & J1_command_4_local[17] & !B1L63Q;


--J1_command_3_local[17] is slaveregister:slaveregister_inst|command_3_local[17]
--operation mode is normal

J1_command_3_local[17]_lut_out = VD1_MASTERHWDATA[17];
J1_command_3_local[17] = DFFE(J1_command_3_local[17]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L197 is slaveregister:slaveregister_inst|i~22959
--operation mode is normal

J1L197 = B1L93Q & J1L097 # !B1L93Q & J1_command_3_local[17] & B1L63Q;


--J1_command_2_local[17] is slaveregister:slaveregister_inst|command_2_local[17]
--operation mode is normal

J1_command_2_local[17]_lut_out = VD1_MASTERHWDATA[17];
J1_command_2_local[17] = DFFE(J1_command_2_local[17]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L434 is slaveregister:slaveregister_inst|i~5145
--operation mode is normal

J1L434 = J1_command_2_local[17] & B1L63Q & !B1L93Q;


--J1_command_1_local[17] is slaveregister:slaveregister_inst|command_1_local[17]
--operation mode is normal

J1_command_1_local[17]_lut_out = VD1_MASTERHWDATA[17];
J1_command_1_local[17] = DFFE(J1_command_1_local[17]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[17] is slaveregister:slaveregister_inst|command_0_local[17]
--operation mode is normal

J1_command_0_local[17]_lut_out = VD1_MASTERHWDATA[17];
J1_command_0_local[17] = DFFE(J1_command_0_local[17]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L297 is slaveregister:slaveregister_inst|i~22960
--operation mode is normal

J1L297 = J1_command_1_local[17] & (J1_command_0_local[17] # B1L63Q) # !J1_command_1_local[17] & J1_command_0_local[17] & !B1L63Q;


--J1L397 is slaveregister:slaveregister_inst|i~22961
--operation mode is normal

J1L397 = B1L93Q & M52_sload_path[17] & !B1L63Q # !B1L93Q & J1L297;


--J1L064 is slaveregister:slaveregister_inst|i~5572
--operation mode is normal

J1L064 = B1L73Q & (B1L83Q # J1L434) # !B1L73Q & !B1L83Q & J1L397;


--J1_com_ctrl_local[17] is slaveregister:slaveregister_inst|com_ctrl_local[17]
--operation mode is normal

J1_com_ctrl_local[17]_lut_out = VD1_MASTERHWDATA[17];
J1_com_ctrl_local[17] = DFFE(J1_com_ctrl_local[17]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L497 is slaveregister:slaveregister_inst|i~22962
--operation mode is normal

J1L497 = J1_tx_dpr_wadr_local[17] & (J1_com_ctrl_local[17] # B1L93Q) # !J1_tx_dpr_wadr_local[17] & J1_com_ctrl_local[17] & !B1L93Q;


--J1L597 is slaveregister:slaveregister_inst|i~22963
--operation mode is normal

J1L597 = B1L63Q & J1_rx_dpr_radr_local[17] & B1L93Q # !B1L63Q & J1L497;


--J1L164 is slaveregister:slaveregister_inst|i~5573
--operation mode is normal

J1L164 = J1L064 & (J1L597 # !B1L83Q) # !J1L064 & J1L197 & B1L83Q;


--J1_rx_dpr_radr_local[18] is slaveregister:slaveregister_inst|rx_dpr_radr_local[18]
--operation mode is normal

J1_rx_dpr_radr_local[18]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[18] # !J1L993 & J1_rx_dpr_radr_local[18]);
J1_rx_dpr_radr_local[18] = DFFE(J1_rx_dpr_radr_local[18]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L643 is slaveregister:slaveregister_inst|i1859~205
--operation mode is normal

J1L643 = J1L055 & J1L4 & J1_rx_dpr_radr_local[18] & B1L73Q;


--J1_tx_dpr_wadr_local[18] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[18]
--operation mode is normal

J1_tx_dpr_wadr_local[18]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[18] # !J1L893 & J1_tx_dpr_wadr_local[18]);
J1_tx_dpr_wadr_local[18] = DFFE(J1_tx_dpr_wadr_local[18]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L743 is slaveregister:slaveregister_inst|i1859~206
--operation mode is normal

J1L743 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[18] & !B1L53Q;


--J1L843 is slaveregister:slaveregister_inst|i1859~207
--operation mode is normal

J1L843 = J1L653 & !J1L004 & (J1L643 # J1L743);


--J1L943 is slaveregister:slaveregister_inst|i1859~208
--operation mode is normal

J1L943 = J1L004 & J1L653 & J1L063 & M32_q[2];


--J1_command_2_local[18] is slaveregister:slaveregister_inst|command_2_local[18]
--operation mode is normal

J1_command_2_local[18]_lut_out = VD1_MASTERHWDATA[18];
J1_command_2_local[18] = DFFE(J1_command_2_local[18]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L534 is slaveregister:slaveregister_inst|i~5146
--operation mode is normal

J1L534 = J1_command_2_local[18] & B1L63Q & !B1L93Q;


--J1_command_5_local[18] is slaveregister:slaveregister_inst|command_5_local[18]
--operation mode is normal

J1_command_5_local[18]_lut_out = VD1_MASTERHWDATA[18];
J1_command_5_local[18] = DFFE(J1_command_5_local[18]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[18] is slaveregister:slaveregister_inst|command_4_local[18]
--operation mode is normal

J1_command_4_local[18]_lut_out = VD1_MASTERHWDATA[18];
J1_command_4_local[18] = DFFE(J1_command_4_local[18]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L697 is slaveregister:slaveregister_inst|i~22964
--operation mode is normal

J1L697 = J1_command_5_local[18] & (J1_command_4_local[18] # B1L63Q) # !J1_command_5_local[18] & J1_command_4_local[18] & !B1L63Q;


--J1_command_3_local[18] is slaveregister:slaveregister_inst|command_3_local[18]
--operation mode is normal

J1_command_3_local[18]_lut_out = VD1_MASTERHWDATA[18];
J1_command_3_local[18] = DFFE(J1_command_3_local[18]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L797 is slaveregister:slaveregister_inst|i~22965
--operation mode is normal

J1L797 = B1L93Q & J1L697 # !B1L93Q & J1_command_3_local[18] & B1L63Q;


--J1_command_1_local[18] is slaveregister:slaveregister_inst|command_1_local[18]
--operation mode is normal

J1_command_1_local[18]_lut_out = VD1_MASTERHWDATA[18];
J1_command_1_local[18] = DFFE(J1_command_1_local[18]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[18] is slaveregister:slaveregister_inst|command_0_local[18]
--operation mode is normal

J1_command_0_local[18]_lut_out = VD1_MASTERHWDATA[18];
J1_command_0_local[18] = DFFE(J1_command_0_local[18]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L897 is slaveregister:slaveregister_inst|i~22966
--operation mode is normal

J1L897 = J1_command_1_local[18] & (J1_command_0_local[18] # B1L63Q) # !J1_command_1_local[18] & J1_command_0_local[18] & !B1L63Q;


--J1L997 is slaveregister:slaveregister_inst|i~22967
--operation mode is normal

J1L997 = B1L93Q & M52_sload_path[18] & !B1L63Q # !B1L93Q & J1L897;


--J1L264 is slaveregister:slaveregister_inst|i~5574
--operation mode is normal

J1L264 = B1L83Q & (B1L73Q # J1L797) # !B1L83Q & !B1L73Q & J1L997;


--J1_com_ctrl_local[18] is slaveregister:slaveregister_inst|com_ctrl_local[18]
--operation mode is normal

J1_com_ctrl_local[18]_lut_out = VD1_MASTERHWDATA[18];
J1_com_ctrl_local[18] = DFFE(J1_com_ctrl_local[18]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L008 is slaveregister:slaveregister_inst|i~22968
--operation mode is normal

J1L008 = J1_tx_dpr_wadr_local[18] & (J1_com_ctrl_local[18] # B1L93Q) # !J1_tx_dpr_wadr_local[18] & J1_com_ctrl_local[18] & !B1L93Q;


--J1L108 is slaveregister:slaveregister_inst|i~22969
--operation mode is normal

J1L108 = B1L63Q & J1_rx_dpr_radr_local[18] & B1L93Q # !B1L63Q & J1L008;


--J1L364 is slaveregister:slaveregister_inst|i~5575
--operation mode is normal

J1L364 = J1L264 & (J1L108 # !B1L73Q) # !J1L264 & J1L534 & B1L73Q;


--J1_rx_dpr_radr_local[19] is slaveregister:slaveregister_inst|rx_dpr_radr_local[19]
--operation mode is normal

J1_rx_dpr_radr_local[19]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[19] # !J1L993 & J1_rx_dpr_radr_local[19]);
J1_rx_dpr_radr_local[19] = DFFE(J1_rx_dpr_radr_local[19]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L243 is slaveregister:slaveregister_inst|i1858~205
--operation mode is normal

J1L243 = J1L055 & J1L4 & J1_rx_dpr_radr_local[19] & B1L73Q;


--J1_tx_dpr_wadr_local[19] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[19]
--operation mode is normal

J1_tx_dpr_wadr_local[19]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[19] # !J1L893 & J1_tx_dpr_wadr_local[19]);
J1_tx_dpr_wadr_local[19] = DFFE(J1_tx_dpr_wadr_local[19]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L343 is slaveregister:slaveregister_inst|i1858~206
--operation mode is normal

J1L343 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[19] & !B1L53Q;


--J1L443 is slaveregister:slaveregister_inst|i1858~207
--operation mode is normal

J1L443 = J1L653 & !J1L004 & (J1L243 # J1L343);


--J1L543 is slaveregister:slaveregister_inst|i1858~208
--operation mode is normal

J1L543 = J1L004 & J1L653 & J1L063 & M32_q[3];


--J1_command_5_local[19] is slaveregister:slaveregister_inst|command_5_local[19]
--operation mode is normal

J1_command_5_local[19]_lut_out = VD1_MASTERHWDATA[19];
J1_command_5_local[19] = DFFE(J1_command_5_local[19]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[19] is slaveregister:slaveregister_inst|command_4_local[19]
--operation mode is normal

J1_command_4_local[19]_lut_out = VD1_MASTERHWDATA[19];
J1_command_4_local[19] = DFFE(J1_command_4_local[19]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L208 is slaveregister:slaveregister_inst|i~22970
--operation mode is normal

J1L208 = J1_command_5_local[19] & (J1_command_4_local[19] # B1L63Q) # !J1_command_5_local[19] & J1_command_4_local[19] & !B1L63Q;


--J1_command_3_local[19] is slaveregister:slaveregister_inst|command_3_local[19]
--operation mode is normal

J1_command_3_local[19]_lut_out = VD1_MASTERHWDATA[19];
J1_command_3_local[19] = DFFE(J1_command_3_local[19]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L308 is slaveregister:slaveregister_inst|i~22971
--operation mode is normal

J1L308 = B1L93Q & J1L208 # !B1L93Q & J1_command_3_local[19] & B1L63Q;


--J1_command_2_local[19] is slaveregister:slaveregister_inst|command_2_local[19]
--operation mode is normal

J1_command_2_local[19]_lut_out = VD1_MASTERHWDATA[19];
J1_command_2_local[19] = DFFE(J1_command_2_local[19]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L634 is slaveregister:slaveregister_inst|i~5147
--operation mode is normal

J1L634 = J1_command_2_local[19] & B1L63Q & !B1L93Q;


--J1_command_1_local[19] is slaveregister:slaveregister_inst|command_1_local[19]
--operation mode is normal

J1_command_1_local[19]_lut_out = VD1_MASTERHWDATA[19];
J1_command_1_local[19] = DFFE(J1_command_1_local[19]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[19] is slaveregister:slaveregister_inst|command_0_local[19]
--operation mode is normal

J1_command_0_local[19]_lut_out = VD1_MASTERHWDATA[19];
J1_command_0_local[19] = DFFE(J1_command_0_local[19]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L408 is slaveregister:slaveregister_inst|i~22972
--operation mode is normal

J1L408 = J1_command_1_local[19] & (J1_command_0_local[19] # B1L63Q) # !J1_command_1_local[19] & J1_command_0_local[19] & !B1L63Q;


--J1L508 is slaveregister:slaveregister_inst|i~22973
--operation mode is normal

J1L508 = B1L93Q & M52_sload_path[19] & !B1L63Q # !B1L93Q & J1L408;


--J1L464 is slaveregister:slaveregister_inst|i~5576
--operation mode is normal

J1L464 = B1L73Q & (B1L83Q # J1L634) # !B1L73Q & !B1L83Q & J1L508;


--J1_com_ctrl_local[19] is slaveregister:slaveregister_inst|com_ctrl_local[19]
--operation mode is normal

J1_com_ctrl_local[19]_lut_out = VD1_MASTERHWDATA[19];
J1_com_ctrl_local[19] = DFFE(J1_com_ctrl_local[19]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L608 is slaveregister:slaveregister_inst|i~22974
--operation mode is normal

J1L608 = J1_tx_dpr_wadr_local[19] & (J1_com_ctrl_local[19] # B1L93Q) # !J1_tx_dpr_wadr_local[19] & J1_com_ctrl_local[19] & !B1L93Q;


--J1L708 is slaveregister:slaveregister_inst|i~22975
--operation mode is normal

J1L708 = B1L63Q & J1_rx_dpr_radr_local[19] & B1L93Q # !B1L63Q & J1L608;


--J1L564 is slaveregister:slaveregister_inst|i~5577
--operation mode is normal

J1L564 = J1L464 & (J1L708 # !B1L83Q) # !J1L464 & J1L308 & B1L83Q;


--J1_rx_dpr_radr_local[20] is slaveregister:slaveregister_inst|rx_dpr_radr_local[20]
--operation mode is normal

J1_rx_dpr_radr_local[20]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[20] # !J1L993 & J1_rx_dpr_radr_local[20]);
J1_rx_dpr_radr_local[20] = DFFE(J1_rx_dpr_radr_local[20]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L833 is slaveregister:slaveregister_inst|i1857~205
--operation mode is normal

J1L833 = J1L055 & J1L4 & J1_rx_dpr_radr_local[20] & B1L73Q;


--J1_tx_dpr_wadr_local[20] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[20]
--operation mode is normal

J1_tx_dpr_wadr_local[20]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[20] # !J1L893 & J1_tx_dpr_wadr_local[20]);
J1_tx_dpr_wadr_local[20] = DFFE(J1_tx_dpr_wadr_local[20]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L933 is slaveregister:slaveregister_inst|i1857~206
--operation mode is normal

J1L933 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[20] & !B1L53Q;


--J1L043 is slaveregister:slaveregister_inst|i1857~207
--operation mode is normal

J1L043 = J1L653 & !J1L004 & (J1L833 # J1L933);


--J1L143 is slaveregister:slaveregister_inst|i1857~208
--operation mode is normal

J1L143 = J1L004 & J1L653 & J1L063 & M32_q[4];


--J1_command_2_local[20] is slaveregister:slaveregister_inst|command_2_local[20]
--operation mode is normal

J1_command_2_local[20]_lut_out = VD1_MASTERHWDATA[20];
J1_command_2_local[20] = DFFE(J1_command_2_local[20]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L734 is slaveregister:slaveregister_inst|i~5148
--operation mode is normal

J1L734 = J1_command_2_local[20] & B1L63Q & !B1L93Q;


--J1_command_5_local[20] is slaveregister:slaveregister_inst|command_5_local[20]
--operation mode is normal

J1_command_5_local[20]_lut_out = VD1_MASTERHWDATA[20];
J1_command_5_local[20] = DFFE(J1_command_5_local[20]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[20] is slaveregister:slaveregister_inst|command_4_local[20]
--operation mode is normal

J1_command_4_local[20]_lut_out = VD1_MASTERHWDATA[20];
J1_command_4_local[20] = DFFE(J1_command_4_local[20]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L808 is slaveregister:slaveregister_inst|i~22976
--operation mode is normal

J1L808 = J1_command_5_local[20] & (J1_command_4_local[20] # B1L63Q) # !J1_command_5_local[20] & J1_command_4_local[20] & !B1L63Q;


--J1_command_3_local[20] is slaveregister:slaveregister_inst|command_3_local[20]
--operation mode is normal

J1_command_3_local[20]_lut_out = VD1_MASTERHWDATA[20];
J1_command_3_local[20] = DFFE(J1_command_3_local[20]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L908 is slaveregister:slaveregister_inst|i~22977
--operation mode is normal

J1L908 = B1L93Q & J1L808 # !B1L93Q & J1_command_3_local[20] & B1L63Q;


--J1_command_1_local[20] is slaveregister:slaveregister_inst|command_1_local[20]
--operation mode is normal

J1_command_1_local[20]_lut_out = VD1_MASTERHWDATA[20];
J1_command_1_local[20] = DFFE(J1_command_1_local[20]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[20] is slaveregister:slaveregister_inst|command_0_local[20]
--operation mode is normal

J1_command_0_local[20]_lut_out = VD1_MASTERHWDATA[20];
J1_command_0_local[20] = DFFE(J1_command_0_local[20]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L018 is slaveregister:slaveregister_inst|i~22978
--operation mode is normal

J1L018 = J1_command_1_local[20] & (J1_command_0_local[20] # B1L63Q) # !J1_command_1_local[20] & J1_command_0_local[20] & !B1L63Q;


--J1L118 is slaveregister:slaveregister_inst|i~22979
--operation mode is normal

J1L118 = B1L93Q & M52_sload_path[20] & !B1L63Q # !B1L93Q & J1L018;


--J1L664 is slaveregister:slaveregister_inst|i~5578
--operation mode is normal

J1L664 = B1L83Q & (B1L73Q # J1L908) # !B1L83Q & !B1L73Q & J1L118;


--J1_com_ctrl_local[20] is slaveregister:slaveregister_inst|com_ctrl_local[20]
--operation mode is normal

J1_com_ctrl_local[20]_lut_out = VD1_MASTERHWDATA[20];
J1_com_ctrl_local[20] = DFFE(J1_com_ctrl_local[20]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L218 is slaveregister:slaveregister_inst|i~22980
--operation mode is normal

J1L218 = J1_tx_dpr_wadr_local[20] & (J1_com_ctrl_local[20] # B1L93Q) # !J1_tx_dpr_wadr_local[20] & J1_com_ctrl_local[20] & !B1L93Q;


--J1L318 is slaveregister:slaveregister_inst|i~22981
--operation mode is normal

J1L318 = B1L63Q & J1_rx_dpr_radr_local[20] & B1L93Q # !B1L63Q & J1L218;


--J1L764 is slaveregister:slaveregister_inst|i~5579
--operation mode is normal

J1L764 = J1L664 & (J1L318 # !B1L73Q) # !J1L664 & J1L734 & B1L73Q;


--J1_rx_dpr_radr_local[21] is slaveregister:slaveregister_inst|rx_dpr_radr_local[21]
--operation mode is normal

J1_rx_dpr_radr_local[21]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[21] # !J1L993 & J1_rx_dpr_radr_local[21]);
J1_rx_dpr_radr_local[21] = DFFE(J1_rx_dpr_radr_local[21]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L433 is slaveregister:slaveregister_inst|i1856~205
--operation mode is normal

J1L433 = J1L055 & J1L4 & J1_rx_dpr_radr_local[21] & B1L73Q;


--J1_tx_dpr_wadr_local[21] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[21]
--operation mode is normal

J1_tx_dpr_wadr_local[21]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[21] # !J1L893 & J1_tx_dpr_wadr_local[21]);
J1_tx_dpr_wadr_local[21] = DFFE(J1_tx_dpr_wadr_local[21]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L533 is slaveregister:slaveregister_inst|i1856~206
--operation mode is normal

J1L533 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[21] & !B1L53Q;


--J1L633 is slaveregister:slaveregister_inst|i1856~207
--operation mode is normal

J1L633 = J1L653 & !J1L004 & (J1L433 # J1L533);


--J1L733 is slaveregister:slaveregister_inst|i1856~208
--operation mode is normal

J1L733 = J1L004 & J1L653 & J1L063 & M32_q[5];


--J1_command_5_local[21] is slaveregister:slaveregister_inst|command_5_local[21]
--operation mode is normal

J1_command_5_local[21]_lut_out = VD1_MASTERHWDATA[21];
J1_command_5_local[21] = DFFE(J1_command_5_local[21]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[21] is slaveregister:slaveregister_inst|command_4_local[21]
--operation mode is normal

J1_command_4_local[21]_lut_out = VD1_MASTERHWDATA[21];
J1_command_4_local[21] = DFFE(J1_command_4_local[21]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L418 is slaveregister:slaveregister_inst|i~22982
--operation mode is normal

J1L418 = J1_command_5_local[21] & (J1_command_4_local[21] # B1L63Q) # !J1_command_5_local[21] & J1_command_4_local[21] & !B1L63Q;


--J1_command_3_local[21] is slaveregister:slaveregister_inst|command_3_local[21]
--operation mode is normal

J1_command_3_local[21]_lut_out = VD1_MASTERHWDATA[21];
J1_command_3_local[21] = DFFE(J1_command_3_local[21]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L518 is slaveregister:slaveregister_inst|i~22983
--operation mode is normal

J1L518 = B1L93Q & J1L418 # !B1L93Q & J1_command_3_local[21] & B1L63Q;


--J1_command_2_local[21] is slaveregister:slaveregister_inst|command_2_local[21]
--operation mode is normal

J1_command_2_local[21]_lut_out = VD1_MASTERHWDATA[21];
J1_command_2_local[21] = DFFE(J1_command_2_local[21]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L834 is slaveregister:slaveregister_inst|i~5149
--operation mode is normal

J1L834 = J1_command_2_local[21] & B1L63Q & !B1L93Q;


--J1_command_1_local[21] is slaveregister:slaveregister_inst|command_1_local[21]
--operation mode is normal

J1_command_1_local[21]_lut_out = VD1_MASTERHWDATA[21];
J1_command_1_local[21] = DFFE(J1_command_1_local[21]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[21] is slaveregister:slaveregister_inst|command_0_local[21]
--operation mode is normal

J1_command_0_local[21]_lut_out = VD1_MASTERHWDATA[21];
J1_command_0_local[21] = DFFE(J1_command_0_local[21]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L618 is slaveregister:slaveregister_inst|i~22984
--operation mode is normal

J1L618 = J1_command_1_local[21] & (J1_command_0_local[21] # B1L63Q) # !J1_command_1_local[21] & J1_command_0_local[21] & !B1L63Q;


--J1L718 is slaveregister:slaveregister_inst|i~22985
--operation mode is normal

J1L718 = B1L93Q & M52_sload_path[21] & !B1L63Q # !B1L93Q & J1L618;


--J1L864 is slaveregister:slaveregister_inst|i~5580
--operation mode is normal

J1L864 = B1L73Q & (B1L83Q # J1L834) # !B1L73Q & !B1L83Q & J1L718;


--J1_com_ctrl_local[21] is slaveregister:slaveregister_inst|com_ctrl_local[21]
--operation mode is normal

J1_com_ctrl_local[21]_lut_out = !VD1_MASTERHWDATA[21];
J1_com_ctrl_local[21] = DFFE(J1_com_ctrl_local[21]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L818 is slaveregister:slaveregister_inst|i~22986
--operation mode is normal

J1L818 = J1_tx_dpr_wadr_local[21] & (B1L93Q # !J1_com_ctrl_local[21]) # !J1_tx_dpr_wadr_local[21] & !B1L93Q & !J1_com_ctrl_local[21];


--J1L918 is slaveregister:slaveregister_inst|i~22987
--operation mode is normal

J1L918 = B1L63Q & J1_rx_dpr_radr_local[21] & B1L93Q # !B1L63Q & J1L818;


--J1L964 is slaveregister:slaveregister_inst|i~5581
--operation mode is normal

J1L964 = J1L864 & (J1L918 # !B1L83Q) # !J1L864 & J1L518 & B1L83Q;


--J1_rx_dpr_radr_local[22] is slaveregister:slaveregister_inst|rx_dpr_radr_local[22]
--operation mode is normal

J1_rx_dpr_radr_local[22]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[22] # !J1L993 & J1_rx_dpr_radr_local[22]);
J1_rx_dpr_radr_local[22] = DFFE(J1_rx_dpr_radr_local[22]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L033 is slaveregister:slaveregister_inst|i1855~205
--operation mode is normal

J1L033 = J1L055 & J1L4 & J1_rx_dpr_radr_local[22] & B1L73Q;


--J1_tx_dpr_wadr_local[22] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[22]
--operation mode is normal

J1_tx_dpr_wadr_local[22]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[22] # !J1L893 & J1_tx_dpr_wadr_local[22]);
J1_tx_dpr_wadr_local[22] = DFFE(J1_tx_dpr_wadr_local[22]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L133 is slaveregister:slaveregister_inst|i1855~206
--operation mode is normal

J1L133 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[22] & !B1L53Q;


--J1L233 is slaveregister:slaveregister_inst|i1855~207
--operation mode is normal

J1L233 = J1L653 & !J1L004 & (J1L033 # J1L133);


--J1L333 is slaveregister:slaveregister_inst|i1855~208
--operation mode is normal

J1L333 = J1L004 & J1L653 & J1L063 & M32_q[6];


--J1_command_2_local[22] is slaveregister:slaveregister_inst|command_2_local[22]
--operation mode is normal

J1_command_2_local[22]_lut_out = VD1_MASTERHWDATA[22];
J1_command_2_local[22] = DFFE(J1_command_2_local[22]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L934 is slaveregister:slaveregister_inst|i~5150
--operation mode is normal

J1L934 = J1_command_2_local[22] & B1L63Q & !B1L93Q;


--J1_command_5_local[22] is slaveregister:slaveregister_inst|command_5_local[22]
--operation mode is normal

J1_command_5_local[22]_lut_out = VD1_MASTERHWDATA[22];
J1_command_5_local[22] = DFFE(J1_command_5_local[22]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[22] is slaveregister:slaveregister_inst|command_4_local[22]
--operation mode is normal

J1_command_4_local[22]_lut_out = VD1_MASTERHWDATA[22];
J1_command_4_local[22] = DFFE(J1_command_4_local[22]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L028 is slaveregister:slaveregister_inst|i~22988
--operation mode is normal

J1L028 = J1_command_5_local[22] & (J1_command_4_local[22] # B1L63Q) # !J1_command_5_local[22] & J1_command_4_local[22] & !B1L63Q;


--J1_command_3_local[22] is slaveregister:slaveregister_inst|command_3_local[22]
--operation mode is normal

J1_command_3_local[22]_lut_out = VD1_MASTERHWDATA[22];
J1_command_3_local[22] = DFFE(J1_command_3_local[22]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L128 is slaveregister:slaveregister_inst|i~22989
--operation mode is normal

J1L128 = B1L93Q & J1L028 # !B1L93Q & J1_command_3_local[22] & B1L63Q;


--J1_command_1_local[22] is slaveregister:slaveregister_inst|command_1_local[22]
--operation mode is normal

J1_command_1_local[22]_lut_out = VD1_MASTERHWDATA[22];
J1_command_1_local[22] = DFFE(J1_command_1_local[22]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[22] is slaveregister:slaveregister_inst|command_0_local[22]
--operation mode is normal

J1_command_0_local[22]_lut_out = VD1_MASTERHWDATA[22];
J1_command_0_local[22] = DFFE(J1_command_0_local[22]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L228 is slaveregister:slaveregister_inst|i~22990
--operation mode is normal

J1L228 = J1_command_1_local[22] & (J1_command_0_local[22] # B1L63Q) # !J1_command_1_local[22] & J1_command_0_local[22] & !B1L63Q;


--J1L328 is slaveregister:slaveregister_inst|i~22991
--operation mode is normal

J1L328 = B1L93Q & M52_sload_path[22] & !B1L63Q # !B1L93Q & J1L228;


--J1L074 is slaveregister:slaveregister_inst|i~5582
--operation mode is normal

J1L074 = B1L83Q & (B1L73Q # J1L128) # !B1L83Q & !B1L73Q & J1L328;


--J1_com_ctrl_local[22] is slaveregister:slaveregister_inst|com_ctrl_local[22]
--operation mode is normal

J1_com_ctrl_local[22]_lut_out = VD1_MASTERHWDATA[22];
J1_com_ctrl_local[22] = DFFE(J1_com_ctrl_local[22]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L428 is slaveregister:slaveregister_inst|i~22992
--operation mode is normal

J1L428 = J1_tx_dpr_wadr_local[22] & (J1_com_ctrl_local[22] # B1L93Q) # !J1_tx_dpr_wadr_local[22] & J1_com_ctrl_local[22] & !B1L93Q;


--J1L528 is slaveregister:slaveregister_inst|i~22993
--operation mode is normal

J1L528 = B1L63Q & J1_rx_dpr_radr_local[22] & B1L93Q # !B1L63Q & J1L428;


--J1L174 is slaveregister:slaveregister_inst|i~5583
--operation mode is normal

J1L174 = J1L074 & (J1L528 # !B1L73Q) # !J1L074 & J1L934 & B1L73Q;


--J1_rx_dpr_radr_local[23] is slaveregister:slaveregister_inst|rx_dpr_radr_local[23]
--operation mode is normal

J1_rx_dpr_radr_local[23]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[23] # !J1L993 & J1_rx_dpr_radr_local[23]);
J1_rx_dpr_radr_local[23] = DFFE(J1_rx_dpr_radr_local[23]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L623 is slaveregister:slaveregister_inst|i1854~205
--operation mode is normal

J1L623 = J1L055 & J1L4 & J1_rx_dpr_radr_local[23] & B1L73Q;


--J1_tx_dpr_wadr_local[23] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[23]
--operation mode is normal

J1_tx_dpr_wadr_local[23]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[23] # !J1L893 & J1_tx_dpr_wadr_local[23]);
J1_tx_dpr_wadr_local[23] = DFFE(J1_tx_dpr_wadr_local[23]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L723 is slaveregister:slaveregister_inst|i1854~206
--operation mode is normal

J1L723 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[23] & !B1L53Q;


--J1L823 is slaveregister:slaveregister_inst|i1854~207
--operation mode is normal

J1L823 = J1L653 & !J1L004 & (J1L623 # J1L723);


--J1L923 is slaveregister:slaveregister_inst|i1854~208
--operation mode is normal

J1L923 = J1L004 & J1L653 & J1L063 & M32_q[7];


--J1_command_5_local[23] is slaveregister:slaveregister_inst|command_5_local[23]
--operation mode is normal

J1_command_5_local[23]_lut_out = VD1_MASTERHWDATA[23];
J1_command_5_local[23] = DFFE(J1_command_5_local[23]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[23] is slaveregister:slaveregister_inst|command_4_local[23]
--operation mode is normal

J1_command_4_local[23]_lut_out = VD1_MASTERHWDATA[23];
J1_command_4_local[23] = DFFE(J1_command_4_local[23]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L628 is slaveregister:slaveregister_inst|i~22994
--operation mode is normal

J1L628 = J1_command_5_local[23] & (J1_command_4_local[23] # B1L63Q) # !J1_command_5_local[23] & J1_command_4_local[23] & !B1L63Q;


--J1_command_3_local[23] is slaveregister:slaveregister_inst|command_3_local[23]
--operation mode is normal

J1_command_3_local[23]_lut_out = VD1_MASTERHWDATA[23];
J1_command_3_local[23] = DFFE(J1_command_3_local[23]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L728 is slaveregister:slaveregister_inst|i~22995
--operation mode is normal

J1L728 = B1L93Q & J1L628 # !B1L93Q & J1_command_3_local[23] & B1L63Q;


--J1_command_2_local[23] is slaveregister:slaveregister_inst|command_2_local[23]
--operation mode is normal

J1_command_2_local[23]_lut_out = VD1_MASTERHWDATA[23];
J1_command_2_local[23] = DFFE(J1_command_2_local[23]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L044 is slaveregister:slaveregister_inst|i~5151
--operation mode is normal

J1L044 = J1_command_2_local[23] & B1L63Q & !B1L93Q;


--J1_command_1_local[23] is slaveregister:slaveregister_inst|command_1_local[23]
--operation mode is normal

J1_command_1_local[23]_lut_out = VD1_MASTERHWDATA[23];
J1_command_1_local[23] = DFFE(J1_command_1_local[23]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[23] is slaveregister:slaveregister_inst|command_0_local[23]
--operation mode is normal

J1_command_0_local[23]_lut_out = VD1_MASTERHWDATA[23];
J1_command_0_local[23] = DFFE(J1_command_0_local[23]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L828 is slaveregister:slaveregister_inst|i~22996
--operation mode is normal

J1L828 = J1_command_1_local[23] & (J1_command_0_local[23] # B1L63Q) # !J1_command_1_local[23] & J1_command_0_local[23] & !B1L63Q;


--J1L928 is slaveregister:slaveregister_inst|i~22997
--operation mode is normal

J1L928 = B1L93Q & M52_sload_path[23] & !B1L63Q # !B1L93Q & J1L828;


--J1L274 is slaveregister:slaveregister_inst|i~5584
--operation mode is normal

J1L274 = B1L73Q & (B1L83Q # J1L044) # !B1L73Q & !B1L83Q & J1L928;


--J1_com_ctrl_local[23] is slaveregister:slaveregister_inst|com_ctrl_local[23]
--operation mode is normal

J1_com_ctrl_local[23]_lut_out = VD1_MASTERHWDATA[23];
J1_com_ctrl_local[23] = DFFE(J1_com_ctrl_local[23]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L038 is slaveregister:slaveregister_inst|i~22998
--operation mode is normal

J1L038 = J1_tx_dpr_wadr_local[23] & (J1_com_ctrl_local[23] # B1L93Q) # !J1_tx_dpr_wadr_local[23] & J1_com_ctrl_local[23] & !B1L93Q;


--J1L138 is slaveregister:slaveregister_inst|i~22999
--operation mode is normal

J1L138 = B1L63Q & J1_rx_dpr_radr_local[23] & B1L93Q # !B1L63Q & J1L038;


--J1L374 is slaveregister:slaveregister_inst|i~5585
--operation mode is normal

J1L374 = J1L274 & (J1L138 # !B1L83Q) # !J1L274 & J1L728 & B1L83Q;


--J1_rx_dpr_radr_local[24] is slaveregister:slaveregister_inst|rx_dpr_radr_local[24]
--operation mode is normal

J1_rx_dpr_radr_local[24]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[24] # !J1L993 & J1_rx_dpr_radr_local[24]);
J1_rx_dpr_radr_local[24] = DFFE(J1_rx_dpr_radr_local[24]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L323 is slaveregister:slaveregister_inst|i1853~147
--operation mode is normal

J1L323 = J1L055 & J1L4 & J1_rx_dpr_radr_local[24] & B1L73Q;


--J1_tx_dpr_wadr_local[24] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[24]
--operation mode is normal

J1_tx_dpr_wadr_local[24]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[24] # !J1L893 & J1_tx_dpr_wadr_local[24]);
J1_tx_dpr_wadr_local[24] = DFFE(J1_tx_dpr_wadr_local[24]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L423 is slaveregister:slaveregister_inst|i1853~148
--operation mode is normal

J1L423 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[24] & !B1L53Q;


--J1L523 is slaveregister:slaveregister_inst|i1853~149
--operation mode is normal

J1L523 = J1L653 & !J1L004 & (J1L323 # J1L423);


--J1_command_2_local[24] is slaveregister:slaveregister_inst|command_2_local[24]
--operation mode is normal

J1_command_2_local[24]_lut_out = VD1_MASTERHWDATA[24];
J1_command_2_local[24] = DFFE(J1_command_2_local[24]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L144 is slaveregister:slaveregister_inst|i~5152
--operation mode is normal

J1L144 = J1_command_2_local[24] & B1L63Q & !B1L93Q;


--J1_command_5_local[24] is slaveregister:slaveregister_inst|command_5_local[24]
--operation mode is normal

J1_command_5_local[24]_lut_out = VD1_MASTERHWDATA[24];
J1_command_5_local[24] = DFFE(J1_command_5_local[24]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[24] is slaveregister:slaveregister_inst|command_4_local[24]
--operation mode is normal

J1_command_4_local[24]_lut_out = VD1_MASTERHWDATA[24];
J1_command_4_local[24] = DFFE(J1_command_4_local[24]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L238 is slaveregister:slaveregister_inst|i~23000
--operation mode is normal

J1L238 = J1_command_5_local[24] & (J1_command_4_local[24] # B1L63Q) # !J1_command_5_local[24] & J1_command_4_local[24] & !B1L63Q;


--J1_command_3_local[24] is slaveregister:slaveregister_inst|command_3_local[24]
--operation mode is normal

J1_command_3_local[24]_lut_out = VD1_MASTERHWDATA[24];
J1_command_3_local[24] = DFFE(J1_command_3_local[24]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L338 is slaveregister:slaveregister_inst|i~23001
--operation mode is normal

J1L338 = B1L93Q & J1L238 # !B1L93Q & J1_command_3_local[24] & B1L63Q;


--J1_command_1_local[24] is slaveregister:slaveregister_inst|command_1_local[24]
--operation mode is normal

J1_command_1_local[24]_lut_out = VD1_MASTERHWDATA[24];
J1_command_1_local[24] = DFFE(J1_command_1_local[24]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[24] is slaveregister:slaveregister_inst|command_0_local[24]
--operation mode is normal

J1_command_0_local[24]_lut_out = VD1_MASTERHWDATA[24];
J1_command_0_local[24] = DFFE(J1_command_0_local[24]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L438 is slaveregister:slaveregister_inst|i~23002
--operation mode is normal

J1L438 = J1_command_1_local[24] & (J1_command_0_local[24] # B1L63Q) # !J1_command_1_local[24] & J1_command_0_local[24] & !B1L63Q;


--J1L538 is slaveregister:slaveregister_inst|i~23003
--operation mode is normal

J1L538 = B1L93Q & M52_sload_path[24] & !B1L63Q # !B1L93Q & J1L438;


--J1L474 is slaveregister:slaveregister_inst|i~5586
--operation mode is normal

J1L474 = B1L83Q & (B1L73Q # J1L338) # !B1L83Q & !B1L73Q & J1L538;


--J1_com_ctrl_local[24] is slaveregister:slaveregister_inst|com_ctrl_local[24]
--operation mode is normal

J1_com_ctrl_local[24]_lut_out = !VD1_MASTERHWDATA[24];
J1_com_ctrl_local[24] = DFFE(J1_com_ctrl_local[24]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L638 is slaveregister:slaveregister_inst|i~23004
--operation mode is normal

J1L638 = J1_tx_dpr_wadr_local[24] & (B1L93Q # !J1_com_ctrl_local[24]) # !J1_tx_dpr_wadr_local[24] & !B1L93Q & !J1_com_ctrl_local[24];


--J1L738 is slaveregister:slaveregister_inst|i~23005
--operation mode is normal

J1L738 = B1L63Q & J1_rx_dpr_radr_local[24] & B1L93Q # !B1L63Q & J1L638;


--J1L574 is slaveregister:slaveregister_inst|i~5587
--operation mode is normal

J1L574 = J1L474 & (J1L738 # !B1L73Q) # !J1L474 & J1L144 & B1L73Q;


--J1_rx_dpr_radr_local[25] is slaveregister:slaveregister_inst|rx_dpr_radr_local[25]
--operation mode is normal

J1_rx_dpr_radr_local[25]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[25] # !J1L993 & J1_rx_dpr_radr_local[25]);
J1_rx_dpr_radr_local[25] = DFFE(J1_rx_dpr_radr_local[25]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L023 is slaveregister:slaveregister_inst|i1852~147
--operation mode is normal

J1L023 = J1L055 & J1L4 & J1_rx_dpr_radr_local[25] & B1L73Q;


--J1_tx_dpr_wadr_local[25] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[25]
--operation mode is normal

J1_tx_dpr_wadr_local[25]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[25] # !J1L893 & J1_tx_dpr_wadr_local[25]);
J1_tx_dpr_wadr_local[25] = DFFE(J1_tx_dpr_wadr_local[25]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L123 is slaveregister:slaveregister_inst|i1852~148
--operation mode is normal

J1L123 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[25] & !B1L53Q;


--J1L223 is slaveregister:slaveregister_inst|i1852~149
--operation mode is normal

J1L223 = J1L653 & !J1L004 & (J1L023 # J1L123);


--J1_command_5_local[25] is slaveregister:slaveregister_inst|command_5_local[25]
--operation mode is normal

J1_command_5_local[25]_lut_out = VD1_MASTERHWDATA[25];
J1_command_5_local[25] = DFFE(J1_command_5_local[25]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[25] is slaveregister:slaveregister_inst|command_4_local[25]
--operation mode is normal

J1_command_4_local[25]_lut_out = VD1_MASTERHWDATA[25];
J1_command_4_local[25] = DFFE(J1_command_4_local[25]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L838 is slaveregister:slaveregister_inst|i~23006
--operation mode is normal

J1L838 = J1_command_5_local[25] & (J1_command_4_local[25] # B1L63Q) # !J1_command_5_local[25] & J1_command_4_local[25] & !B1L63Q;


--J1_command_3_local[25] is slaveregister:slaveregister_inst|command_3_local[25]
--operation mode is normal

J1_command_3_local[25]_lut_out = VD1_MASTERHWDATA[25];
J1_command_3_local[25] = DFFE(J1_command_3_local[25]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L938 is slaveregister:slaveregister_inst|i~23007
--operation mode is normal

J1L938 = B1L93Q & J1L838 # !B1L93Q & J1_command_3_local[25] & B1L63Q;


--J1_command_2_local[25] is slaveregister:slaveregister_inst|command_2_local[25]
--operation mode is normal

J1_command_2_local[25]_lut_out = VD1_MASTERHWDATA[25];
J1_command_2_local[25] = DFFE(J1_command_2_local[25]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L244 is slaveregister:slaveregister_inst|i~5153
--operation mode is normal

J1L244 = J1_command_2_local[25] & B1L63Q & !B1L93Q;


--J1_command_1_local[25] is slaveregister:slaveregister_inst|command_1_local[25]
--operation mode is normal

J1_command_1_local[25]_lut_out = VD1_MASTERHWDATA[25];
J1_command_1_local[25] = DFFE(J1_command_1_local[25]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[25] is slaveregister:slaveregister_inst|command_0_local[25]
--operation mode is normal

J1_command_0_local[25]_lut_out = VD1_MASTERHWDATA[25];
J1_command_0_local[25] = DFFE(J1_command_0_local[25]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L048 is slaveregister:slaveregister_inst|i~23008
--operation mode is normal

J1L048 = J1_command_1_local[25] & (J1_command_0_local[25] # B1L63Q) # !J1_command_1_local[25] & J1_command_0_local[25] & !B1L63Q;


--J1L148 is slaveregister:slaveregister_inst|i~23009
--operation mode is normal

J1L148 = B1L93Q & M52_sload_path[25] & !B1L63Q # !B1L93Q & J1L048;


--J1L674 is slaveregister:slaveregister_inst|i~5588
--operation mode is normal

J1L674 = B1L73Q & (B1L83Q # J1L244) # !B1L73Q & !B1L83Q & J1L148;


--J1_com_ctrl_local[25] is slaveregister:slaveregister_inst|com_ctrl_local[25]
--operation mode is normal

J1_com_ctrl_local[25]_lut_out = VD1_MASTERHWDATA[25];
J1_com_ctrl_local[25] = DFFE(J1_com_ctrl_local[25]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L248 is slaveregister:slaveregister_inst|i~23010
--operation mode is normal

J1L248 = J1_tx_dpr_wadr_local[25] & (J1_com_ctrl_local[25] # B1L93Q) # !J1_tx_dpr_wadr_local[25] & J1_com_ctrl_local[25] & !B1L93Q;


--J1L348 is slaveregister:slaveregister_inst|i~23011
--operation mode is normal

J1L348 = B1L63Q & J1_rx_dpr_radr_local[25] & B1L93Q # !B1L63Q & J1L248;


--J1L774 is slaveregister:slaveregister_inst|i~5589
--operation mode is normal

J1L774 = J1L674 & (J1L348 # !B1L83Q) # !J1L674 & J1L938 & B1L83Q;


--J1_rx_dpr_radr_local[26] is slaveregister:slaveregister_inst|rx_dpr_radr_local[26]
--operation mode is normal

J1_rx_dpr_radr_local[26]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[26] # !J1L993 & J1_rx_dpr_radr_local[26]);
J1_rx_dpr_radr_local[26] = DFFE(J1_rx_dpr_radr_local[26]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L713 is slaveregister:slaveregister_inst|i1851~147
--operation mode is normal

J1L713 = J1L055 & J1L4 & J1_rx_dpr_radr_local[26] & B1L73Q;


--J1_tx_dpr_wadr_local[26] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[26]
--operation mode is normal

J1_tx_dpr_wadr_local[26]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[26] # !J1L893 & J1_tx_dpr_wadr_local[26]);
J1_tx_dpr_wadr_local[26] = DFFE(J1_tx_dpr_wadr_local[26]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L813 is slaveregister:slaveregister_inst|i1851~148
--operation mode is normal

J1L813 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[26] & !B1L53Q;


--J1L913 is slaveregister:slaveregister_inst|i1851~149
--operation mode is normal

J1L913 = J1L653 & !J1L004 & (J1L713 # J1L813);


--J1_command_2_local[26] is slaveregister:slaveregister_inst|command_2_local[26]
--operation mode is normal

J1_command_2_local[26]_lut_out = VD1_MASTERHWDATA[26];
J1_command_2_local[26] = DFFE(J1_command_2_local[26]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L344 is slaveregister:slaveregister_inst|i~5154
--operation mode is normal

J1L344 = J1_command_2_local[26] & B1L63Q & !B1L93Q;


--J1_command_5_local[26] is slaveregister:slaveregister_inst|command_5_local[26]
--operation mode is normal

J1_command_5_local[26]_lut_out = VD1_MASTERHWDATA[26];
J1_command_5_local[26] = DFFE(J1_command_5_local[26]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[26] is slaveregister:slaveregister_inst|command_4_local[26]
--operation mode is normal

J1_command_4_local[26]_lut_out = VD1_MASTERHWDATA[26];
J1_command_4_local[26] = DFFE(J1_command_4_local[26]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L448 is slaveregister:slaveregister_inst|i~23012
--operation mode is normal

J1L448 = J1_command_5_local[26] & (J1_command_4_local[26] # B1L63Q) # !J1_command_5_local[26] & J1_command_4_local[26] & !B1L63Q;


--J1_command_3_local[26] is slaveregister:slaveregister_inst|command_3_local[26]
--operation mode is normal

J1_command_3_local[26]_lut_out = VD1_MASTERHWDATA[26];
J1_command_3_local[26] = DFFE(J1_command_3_local[26]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L548 is slaveregister:slaveregister_inst|i~23013
--operation mode is normal

J1L548 = B1L93Q & J1L448 # !B1L93Q & J1_command_3_local[26] & B1L63Q;


--J1_command_1_local[26] is slaveregister:slaveregister_inst|command_1_local[26]
--operation mode is normal

J1_command_1_local[26]_lut_out = VD1_MASTERHWDATA[26];
J1_command_1_local[26] = DFFE(J1_command_1_local[26]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[26] is slaveregister:slaveregister_inst|command_0_local[26]
--operation mode is normal

J1_command_0_local[26]_lut_out = VD1_MASTERHWDATA[26];
J1_command_0_local[26] = DFFE(J1_command_0_local[26]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L648 is slaveregister:slaveregister_inst|i~23014
--operation mode is normal

J1L648 = J1_command_1_local[26] & (J1_command_0_local[26] # B1L63Q) # !J1_command_1_local[26] & J1_command_0_local[26] & !B1L63Q;


--J1L748 is slaveregister:slaveregister_inst|i~23015
--operation mode is normal

J1L748 = B1L93Q & M52_sload_path[26] & !B1L63Q # !B1L93Q & J1L648;


--J1L874 is slaveregister:slaveregister_inst|i~5590
--operation mode is normal

J1L874 = B1L83Q & (B1L73Q # J1L548) # !B1L83Q & !B1L73Q & J1L748;


--J1_com_ctrl_local[26] is slaveregister:slaveregister_inst|com_ctrl_local[26]
--operation mode is normal

J1_com_ctrl_local[26]_lut_out = VD1_MASTERHWDATA[26];
J1_com_ctrl_local[26] = DFFE(J1_com_ctrl_local[26]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L848 is slaveregister:slaveregister_inst|i~23016
--operation mode is normal

J1L848 = J1_tx_dpr_wadr_local[26] & (J1_com_ctrl_local[26] # B1L93Q) # !J1_tx_dpr_wadr_local[26] & J1_com_ctrl_local[26] & !B1L93Q;


--J1L948 is slaveregister:slaveregister_inst|i~23017
--operation mode is normal

J1L948 = B1L63Q & J1_rx_dpr_radr_local[26] & B1L93Q # !B1L63Q & J1L848;


--J1L974 is slaveregister:slaveregister_inst|i~5591
--operation mode is normal

J1L974 = J1L874 & (J1L948 # !B1L73Q) # !J1L874 & J1L344 & B1L73Q;


--J1_rx_dpr_radr_local[27] is slaveregister:slaveregister_inst|rx_dpr_radr_local[27]
--operation mode is normal

J1_rx_dpr_radr_local[27]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[27] # !J1L993 & J1_rx_dpr_radr_local[27]);
J1_rx_dpr_radr_local[27] = DFFE(J1_rx_dpr_radr_local[27]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L413 is slaveregister:slaveregister_inst|i1850~147
--operation mode is normal

J1L413 = J1L055 & J1L4 & J1_rx_dpr_radr_local[27] & B1L73Q;


--J1_tx_dpr_wadr_local[27] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[27]
--operation mode is normal

J1_tx_dpr_wadr_local[27]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[27] # !J1L893 & J1_tx_dpr_wadr_local[27]);
J1_tx_dpr_wadr_local[27] = DFFE(J1_tx_dpr_wadr_local[27]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L513 is slaveregister:slaveregister_inst|i1850~148
--operation mode is normal

J1L513 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[27] & !B1L53Q;


--J1L613 is slaveregister:slaveregister_inst|i1850~149
--operation mode is normal

J1L613 = J1L653 & !J1L004 & (J1L413 # J1L513);


--J1_command_5_local[27] is slaveregister:slaveregister_inst|command_5_local[27]
--operation mode is normal

J1_command_5_local[27]_lut_out = VD1_MASTERHWDATA[27];
J1_command_5_local[27] = DFFE(J1_command_5_local[27]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[27] is slaveregister:slaveregister_inst|command_4_local[27]
--operation mode is normal

J1_command_4_local[27]_lut_out = VD1_MASTERHWDATA[27];
J1_command_4_local[27] = DFFE(J1_command_4_local[27]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L058 is slaveregister:slaveregister_inst|i~23018
--operation mode is normal

J1L058 = J1_command_5_local[27] & (J1_command_4_local[27] # B1L63Q) # !J1_command_5_local[27] & J1_command_4_local[27] & !B1L63Q;


--J1_command_3_local[27] is slaveregister:slaveregister_inst|command_3_local[27]
--operation mode is normal

J1_command_3_local[27]_lut_out = VD1_MASTERHWDATA[27];
J1_command_3_local[27] = DFFE(J1_command_3_local[27]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L158 is slaveregister:slaveregister_inst|i~23019
--operation mode is normal

J1L158 = B1L93Q & J1L058 # !B1L93Q & J1_command_3_local[27] & B1L63Q;


--J1_command_2_local[27] is slaveregister:slaveregister_inst|command_2_local[27]
--operation mode is normal

J1_command_2_local[27]_lut_out = VD1_MASTERHWDATA[27];
J1_command_2_local[27] = DFFE(J1_command_2_local[27]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L444 is slaveregister:slaveregister_inst|i~5155
--operation mode is normal

J1L444 = J1_command_2_local[27] & B1L63Q & !B1L93Q;


--J1_command_1_local[27] is slaveregister:slaveregister_inst|command_1_local[27]
--operation mode is normal

J1_command_1_local[27]_lut_out = VD1_MASTERHWDATA[27];
J1_command_1_local[27] = DFFE(J1_command_1_local[27]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[27] is slaveregister:slaveregister_inst|command_0_local[27]
--operation mode is normal

J1_command_0_local[27]_lut_out = VD1_MASTERHWDATA[27];
J1_command_0_local[27] = DFFE(J1_command_0_local[27]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L258 is slaveregister:slaveregister_inst|i~23020
--operation mode is normal

J1L258 = J1_command_1_local[27] & (J1_command_0_local[27] # B1L63Q) # !J1_command_1_local[27] & J1_command_0_local[27] & !B1L63Q;


--J1L358 is slaveregister:slaveregister_inst|i~23021
--operation mode is normal

J1L358 = B1L93Q & M52_sload_path[27] & !B1L63Q # !B1L93Q & J1L258;


--J1L084 is slaveregister:slaveregister_inst|i~5592
--operation mode is normal

J1L084 = B1L73Q & (B1L83Q # J1L444) # !B1L73Q & !B1L83Q & J1L358;


--J1_com_ctrl_local[27] is slaveregister:slaveregister_inst|com_ctrl_local[27]
--operation mode is normal

J1_com_ctrl_local[27]_lut_out = VD1_MASTERHWDATA[27];
J1_com_ctrl_local[27] = DFFE(J1_com_ctrl_local[27]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L458 is slaveregister:slaveregister_inst|i~23022
--operation mode is normal

J1L458 = J1_tx_dpr_wadr_local[27] & (J1_com_ctrl_local[27] # B1L93Q) # !J1_tx_dpr_wadr_local[27] & J1_com_ctrl_local[27] & !B1L93Q;


--J1L558 is slaveregister:slaveregister_inst|i~23023
--operation mode is normal

J1L558 = B1L63Q & J1_rx_dpr_radr_local[27] & B1L93Q # !B1L63Q & J1L458;


--J1L184 is slaveregister:slaveregister_inst|i~5593
--operation mode is normal

J1L184 = J1L084 & (J1L558 # !B1L83Q) # !J1L084 & J1L158 & B1L83Q;


--J1_rx_dpr_radr_local[28] is slaveregister:slaveregister_inst|rx_dpr_radr_local[28]
--operation mode is normal

J1_rx_dpr_radr_local[28]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[28] # !J1L993 & J1_rx_dpr_radr_local[28]);
J1_rx_dpr_radr_local[28] = DFFE(J1_rx_dpr_radr_local[28]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L113 is slaveregister:slaveregister_inst|i1849~147
--operation mode is normal

J1L113 = J1L055 & J1L4 & J1_rx_dpr_radr_local[28] & B1L73Q;


--J1_tx_dpr_wadr_local[28] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[28]
--operation mode is normal

J1_tx_dpr_wadr_local[28]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[28] # !J1L893 & J1_tx_dpr_wadr_local[28]);
J1_tx_dpr_wadr_local[28] = DFFE(J1_tx_dpr_wadr_local[28]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L213 is slaveregister:slaveregister_inst|i1849~148
--operation mode is normal

J1L213 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[28] & !B1L53Q;


--J1L313 is slaveregister:slaveregister_inst|i1849~149
--operation mode is normal

J1L313 = J1L653 & !J1L004 & (J1L113 # J1L213);


--J1_command_2_local[28] is slaveregister:slaveregister_inst|command_2_local[28]
--operation mode is normal

J1_command_2_local[28]_lut_out = VD1_MASTERHWDATA[28];
J1_command_2_local[28] = DFFE(J1_command_2_local[28]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L544 is slaveregister:slaveregister_inst|i~5156
--operation mode is normal

J1L544 = J1_command_2_local[28] & B1L63Q & !B1L93Q;


--J1_command_5_local[28] is slaveregister:slaveregister_inst|command_5_local[28]
--operation mode is normal

J1_command_5_local[28]_lut_out = VD1_MASTERHWDATA[28];
J1_command_5_local[28] = DFFE(J1_command_5_local[28]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[28] is slaveregister:slaveregister_inst|command_4_local[28]
--operation mode is normal

J1_command_4_local[28]_lut_out = VD1_MASTERHWDATA[28];
J1_command_4_local[28] = DFFE(J1_command_4_local[28]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L658 is slaveregister:slaveregister_inst|i~23024
--operation mode is normal

J1L658 = J1_command_5_local[28] & (J1_command_4_local[28] # B1L63Q) # !J1_command_5_local[28] & J1_command_4_local[28] & !B1L63Q;


--J1_command_3_local[28] is slaveregister:slaveregister_inst|command_3_local[28]
--operation mode is normal

J1_command_3_local[28]_lut_out = VD1_MASTERHWDATA[28];
J1_command_3_local[28] = DFFE(J1_command_3_local[28]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L758 is slaveregister:slaveregister_inst|i~23025
--operation mode is normal

J1L758 = B1L93Q & J1L658 # !B1L93Q & J1_command_3_local[28] & B1L63Q;


--J1_command_1_local[28] is slaveregister:slaveregister_inst|command_1_local[28]
--operation mode is normal

J1_command_1_local[28]_lut_out = VD1_MASTERHWDATA[28];
J1_command_1_local[28] = DFFE(J1_command_1_local[28]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[28] is slaveregister:slaveregister_inst|command_0_local[28]
--operation mode is normal

J1_command_0_local[28]_lut_out = VD1_MASTERHWDATA[28];
J1_command_0_local[28] = DFFE(J1_command_0_local[28]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L858 is slaveregister:slaveregister_inst|i~23026
--operation mode is normal

J1L858 = J1_command_1_local[28] & (J1_command_0_local[28] # B1L63Q) # !J1_command_1_local[28] & J1_command_0_local[28] & !B1L63Q;


--J1L958 is slaveregister:slaveregister_inst|i~23027
--operation mode is normal

J1L958 = B1L93Q & M52_sload_path[28] & !B1L63Q # !B1L93Q & J1L858;


--J1L284 is slaveregister:slaveregister_inst|i~5594
--operation mode is normal

J1L284 = B1L83Q & (B1L73Q # J1L758) # !B1L83Q & !B1L73Q & J1L958;


--J1_com_ctrl_local[28] is slaveregister:slaveregister_inst|com_ctrl_local[28]
--operation mode is normal

J1_com_ctrl_local[28]_lut_out = VD1_MASTERHWDATA[28];
J1_com_ctrl_local[28] = DFFE(J1_com_ctrl_local[28]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L068 is slaveregister:slaveregister_inst|i~23028
--operation mode is normal

J1L068 = J1_tx_dpr_wadr_local[28] & (J1_com_ctrl_local[28] # B1L93Q) # !J1_tx_dpr_wadr_local[28] & J1_com_ctrl_local[28] & !B1L93Q;


--J1L168 is slaveregister:slaveregister_inst|i~23029
--operation mode is normal

J1L168 = B1L63Q & J1_rx_dpr_radr_local[28] & B1L93Q # !B1L63Q & J1L068;


--J1L384 is slaveregister:slaveregister_inst|i~5595
--operation mode is normal

J1L384 = J1L284 & (J1L168 # !B1L73Q) # !J1L284 & J1L544 & B1L73Q;


--J1_rx_dpr_radr_local[29] is slaveregister:slaveregister_inst|rx_dpr_radr_local[29]
--operation mode is normal

J1_rx_dpr_radr_local[29]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[29] # !J1L993 & J1_rx_dpr_radr_local[29]);
J1_rx_dpr_radr_local[29] = DFFE(J1_rx_dpr_radr_local[29]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L803 is slaveregister:slaveregister_inst|i1848~147
--operation mode is normal

J1L803 = J1L055 & J1L4 & J1_rx_dpr_radr_local[29] & B1L73Q;


--J1_tx_dpr_wadr_local[29] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[29]
--operation mode is normal

J1_tx_dpr_wadr_local[29]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[29] # !J1L893 & J1_tx_dpr_wadr_local[29]);
J1_tx_dpr_wadr_local[29] = DFFE(J1_tx_dpr_wadr_local[29]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L903 is slaveregister:slaveregister_inst|i1848~148
--operation mode is normal

J1L903 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[29] & !B1L53Q;


--J1L013 is slaveregister:slaveregister_inst|i1848~149
--operation mode is normal

J1L013 = J1L653 & !J1L004 & (J1L803 # J1L903);


--J1_command_5_local[29] is slaveregister:slaveregister_inst|command_5_local[29]
--operation mode is normal

J1_command_5_local[29]_lut_out = VD1_MASTERHWDATA[29];
J1_command_5_local[29] = DFFE(J1_command_5_local[29]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[29] is slaveregister:slaveregister_inst|command_4_local[29]
--operation mode is normal

J1_command_4_local[29]_lut_out = VD1_MASTERHWDATA[29];
J1_command_4_local[29] = DFFE(J1_command_4_local[29]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L268 is slaveregister:slaveregister_inst|i~23030
--operation mode is normal

J1L268 = J1_command_5_local[29] & (J1_command_4_local[29] # B1L63Q) # !J1_command_5_local[29] & J1_command_4_local[29] & !B1L63Q;


--J1_command_3_local[29] is slaveregister:slaveregister_inst|command_3_local[29]
--operation mode is normal

J1_command_3_local[29]_lut_out = VD1_MASTERHWDATA[29];
J1_command_3_local[29] = DFFE(J1_command_3_local[29]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L368 is slaveregister:slaveregister_inst|i~23031
--operation mode is normal

J1L368 = B1L93Q & J1L268 # !B1L93Q & J1_command_3_local[29] & B1L63Q;


--J1_command_2_local[29] is slaveregister:slaveregister_inst|command_2_local[29]
--operation mode is normal

J1_command_2_local[29]_lut_out = VD1_MASTERHWDATA[29];
J1_command_2_local[29] = DFFE(J1_command_2_local[29]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L644 is slaveregister:slaveregister_inst|i~5157
--operation mode is normal

J1L644 = J1_command_2_local[29] & B1L63Q & !B1L93Q;


--J1_command_1_local[29] is slaveregister:slaveregister_inst|command_1_local[29]
--operation mode is normal

J1_command_1_local[29]_lut_out = VD1_MASTERHWDATA[29];
J1_command_1_local[29] = DFFE(J1_command_1_local[29]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[29] is slaveregister:slaveregister_inst|command_0_local[29]
--operation mode is normal

J1_command_0_local[29]_lut_out = VD1_MASTERHWDATA[29];
J1_command_0_local[29] = DFFE(J1_command_0_local[29]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L468 is slaveregister:slaveregister_inst|i~23032
--operation mode is normal

J1L468 = J1_command_1_local[29] & (J1_command_0_local[29] # B1L63Q) # !J1_command_1_local[29] & J1_command_0_local[29] & !B1L63Q;


--J1L568 is slaveregister:slaveregister_inst|i~23033
--operation mode is normal

J1L568 = B1L93Q & M52_sload_path[29] & !B1L63Q # !B1L93Q & J1L468;


--J1L484 is slaveregister:slaveregister_inst|i~5596
--operation mode is normal

J1L484 = B1L73Q & (B1L83Q # J1L644) # !B1L73Q & !B1L83Q & J1L568;


--J1_com_ctrl_local[29] is slaveregister:slaveregister_inst|com_ctrl_local[29]
--operation mode is normal

J1_com_ctrl_local[29]_lut_out = VD1_MASTERHWDATA[29];
J1_com_ctrl_local[29] = DFFE(J1_com_ctrl_local[29]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L668 is slaveregister:slaveregister_inst|i~23034
--operation mode is normal

J1L668 = J1_tx_dpr_wadr_local[29] & (J1_com_ctrl_local[29] # B1L93Q) # !J1_tx_dpr_wadr_local[29] & J1_com_ctrl_local[29] & !B1L93Q;


--J1L768 is slaveregister:slaveregister_inst|i~23035
--operation mode is normal

J1L768 = B1L63Q & J1_rx_dpr_radr_local[29] & B1L93Q # !B1L63Q & J1L668;


--J1L584 is slaveregister:slaveregister_inst|i~5597
--operation mode is normal

J1L584 = J1L484 & (J1L768 # !B1L83Q) # !J1L484 & J1L368 & B1L83Q;


--J1_rx_dpr_radr_local[30] is slaveregister:slaveregister_inst|rx_dpr_radr_local[30]
--operation mode is normal

J1_rx_dpr_radr_local[30]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[30] # !J1L993 & J1_rx_dpr_radr_local[30]);
J1_rx_dpr_radr_local[30] = DFFE(J1_rx_dpr_radr_local[30]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L503 is slaveregister:slaveregister_inst|i1847~147
--operation mode is normal

J1L503 = J1L055 & J1L4 & J1_rx_dpr_radr_local[30] & B1L73Q;


--J1_tx_dpr_wadr_local[30] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[30]
--operation mode is normal

J1_tx_dpr_wadr_local[30]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[30] # !J1L893 & J1_tx_dpr_wadr_local[30]);
J1_tx_dpr_wadr_local[30] = DFFE(J1_tx_dpr_wadr_local[30]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L603 is slaveregister:slaveregister_inst|i1847~148
--operation mode is normal

J1L603 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[30] & !B1L53Q;


--J1L703 is slaveregister:slaveregister_inst|i1847~149
--operation mode is normal

J1L703 = J1L653 & !J1L004 & (J1L503 # J1L603);


--J1_command_2_local[30] is slaveregister:slaveregister_inst|command_2_local[30]
--operation mode is normal

J1_command_2_local[30]_lut_out = VD1_MASTERHWDATA[30];
J1_command_2_local[30] = DFFE(J1_command_2_local[30]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L744 is slaveregister:slaveregister_inst|i~5158
--operation mode is normal

J1L744 = J1_command_2_local[30] & B1L63Q & !B1L93Q;


--J1_command_5_local[30] is slaveregister:slaveregister_inst|command_5_local[30]
--operation mode is normal

J1_command_5_local[30]_lut_out = VD1_MASTERHWDATA[30];
J1_command_5_local[30] = DFFE(J1_command_5_local[30]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[30] is slaveregister:slaveregister_inst|command_4_local[30]
--operation mode is normal

J1_command_4_local[30]_lut_out = VD1_MASTERHWDATA[30];
J1_command_4_local[30] = DFFE(J1_command_4_local[30]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L868 is slaveregister:slaveregister_inst|i~23036
--operation mode is normal

J1L868 = J1_command_5_local[30] & (J1_command_4_local[30] # B1L63Q) # !J1_command_5_local[30] & J1_command_4_local[30] & !B1L63Q;


--J1_command_3_local[30] is slaveregister:slaveregister_inst|command_3_local[30]
--operation mode is normal

J1_command_3_local[30]_lut_out = VD1_MASTERHWDATA[30];
J1_command_3_local[30] = DFFE(J1_command_3_local[30]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L968 is slaveregister:slaveregister_inst|i~23037
--operation mode is normal

J1L968 = B1L93Q & J1L868 # !B1L93Q & J1_command_3_local[30] & B1L63Q;


--J1_command_1_local[30] is slaveregister:slaveregister_inst|command_1_local[30]
--operation mode is normal

J1_command_1_local[30]_lut_out = VD1_MASTERHWDATA[30];
J1_command_1_local[30] = DFFE(J1_command_1_local[30]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[30] is slaveregister:slaveregister_inst|command_0_local[30]
--operation mode is normal

J1_command_0_local[30]_lut_out = VD1_MASTERHWDATA[30];
J1_command_0_local[30] = DFFE(J1_command_0_local[30]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L078 is slaveregister:slaveregister_inst|i~23038
--operation mode is normal

J1L078 = J1_command_1_local[30] & (J1_command_0_local[30] # B1L63Q) # !J1_command_1_local[30] & J1_command_0_local[30] & !B1L63Q;


--J1L178 is slaveregister:slaveregister_inst|i~23039
--operation mode is normal

J1L178 = B1L93Q & M52_sload_path[30] & !B1L63Q # !B1L93Q & J1L078;


--J1L684 is slaveregister:slaveregister_inst|i~5598
--operation mode is normal

J1L684 = B1L83Q & (B1L73Q # J1L968) # !B1L83Q & !B1L73Q & J1L178;


--J1_com_ctrl_local[30] is slaveregister:slaveregister_inst|com_ctrl_local[30]
--operation mode is normal

J1_com_ctrl_local[30]_lut_out = VD1_MASTERHWDATA[30];
J1_com_ctrl_local[30] = DFFE(J1_com_ctrl_local[30]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L278 is slaveregister:slaveregister_inst|i~23040
--operation mode is normal

J1L278 = J1_tx_dpr_wadr_local[30] & (J1_com_ctrl_local[30] # B1L93Q) # !J1_tx_dpr_wadr_local[30] & J1_com_ctrl_local[30] & !B1L93Q;


--J1L378 is slaveregister:slaveregister_inst|i~23041
--operation mode is normal

J1L378 = B1L63Q & J1_rx_dpr_radr_local[30] & B1L93Q # !B1L63Q & J1L278;


--J1L784 is slaveregister:slaveregister_inst|i~5599
--operation mode is normal

J1L784 = J1L684 & (J1L378 # !B1L73Q) # !J1L684 & J1L744 & B1L73Q;


--J1_rx_dpr_radr_local[31] is slaveregister:slaveregister_inst|rx_dpr_radr_local[31]
--operation mode is normal

J1_rx_dpr_radr_local[31]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[31] # !J1L993 & J1_rx_dpr_radr_local[31]);
J1_rx_dpr_radr_local[31] = DFFE(J1_rx_dpr_radr_local[31]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L203 is slaveregister:slaveregister_inst|i1846~147
--operation mode is normal

J1L203 = J1L055 & J1L4 & J1_rx_dpr_radr_local[31] & B1L73Q;


--J1_tx_dpr_wadr_local[31] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[31]
--operation mode is normal

J1_tx_dpr_wadr_local[31]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[31] # !J1L893 & J1_tx_dpr_wadr_local[31]);
J1_tx_dpr_wadr_local[31] = DFFE(J1_tx_dpr_wadr_local[31]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1L303 is slaveregister:slaveregister_inst|i1846~148
--operation mode is normal

J1L303 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[31] & !B1L53Q;


--J1L403 is slaveregister:slaveregister_inst|i1846~149
--operation mode is normal

J1L403 = J1L653 & !J1L004 & (J1L203 # J1L303);


--J1_command_5_local[31] is slaveregister:slaveregister_inst|command_5_local[31]
--operation mode is normal

J1_command_5_local[31]_lut_out = VD1_MASTERHWDATA[31];
J1_command_5_local[31] = DFFE(J1_command_5_local[31]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[31] is slaveregister:slaveregister_inst|command_4_local[31]
--operation mode is normal

J1_command_4_local[31]_lut_out = VD1_MASTERHWDATA[31];
J1_command_4_local[31] = DFFE(J1_command_4_local[31]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L478 is slaveregister:slaveregister_inst|i~23042
--operation mode is normal

J1L478 = J1_command_5_local[31] & (J1_command_4_local[31] # B1L63Q) # !J1_command_5_local[31] & J1_command_4_local[31] & !B1L63Q;


--J1_command_3_local[31] is slaveregister:slaveregister_inst|command_3_local[31]
--operation mode is normal

J1_command_3_local[31]_lut_out = VD1_MASTERHWDATA[31];
J1_command_3_local[31] = DFFE(J1_command_3_local[31]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L578 is slaveregister:slaveregister_inst|i~23043
--operation mode is normal

J1L578 = B1L93Q & J1L478 # !B1L93Q & J1_command_3_local[31] & B1L63Q;


--J1_command_2_local[31] is slaveregister:slaveregister_inst|command_2_local[31]
--operation mode is normal

J1_command_2_local[31]_lut_out = VD1_MASTERHWDATA[31];
J1_command_2_local[31] = DFFE(J1_command_2_local[31]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L844 is slaveregister:slaveregister_inst|i~5159
--operation mode is normal

J1L844 = J1_command_2_local[31] & B1L63Q & !B1L93Q;


--J1_command_1_local[31] is slaveregister:slaveregister_inst|command_1_local[31]
--operation mode is normal

J1_command_1_local[31]_lut_out = VD1_MASTERHWDATA[31];
J1_command_1_local[31] = DFFE(J1_command_1_local[31]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1_command_0_local[31] is slaveregister:slaveregister_inst|command_0_local[31]
--operation mode is normal

J1_command_0_local[31]_lut_out = VD1_MASTERHWDATA[31];
J1_command_0_local[31] = DFFE(J1_command_0_local[31]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1L678 is slaveregister:slaveregister_inst|i~23044
--operation mode is normal

J1L678 = J1_command_1_local[31] & (J1_command_0_local[31] # B1L63Q) # !J1_command_1_local[31] & J1_command_0_local[31] & !B1L63Q;


--J1L778 is slaveregister:slaveregister_inst|i~23045
--operation mode is normal

J1L778 = B1L93Q & M52_sload_path[31] & !B1L63Q # !B1L93Q & J1L678;


--J1L884 is slaveregister:slaveregister_inst|i~5600
--operation mode is normal

J1L884 = B1L73Q & (B1L83Q # J1L844) # !B1L73Q & !B1L83Q & J1L778;


--J1_com_ctrl_local[31] is slaveregister:slaveregister_inst|com_ctrl_local[31]
--operation mode is normal

J1_com_ctrl_local[31]_lut_out = VD1_MASTERHWDATA[31];
J1_com_ctrl_local[31] = DFFE(J1_com_ctrl_local[31]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L878 is slaveregister:slaveregister_inst|i~23046
--operation mode is normal

J1L878 = J1_tx_dpr_wadr_local[31] & (J1_com_ctrl_local[31] # B1L93Q) # !J1_tx_dpr_wadr_local[31] & J1_com_ctrl_local[31] & !B1L93Q;


--J1L978 is slaveregister:slaveregister_inst|i~23047
--operation mode is normal

J1L978 = B1L63Q & J1_rx_dpr_radr_local[31] & B1L93Q # !B1L63Q & J1L878;


--J1L984 is slaveregister:slaveregister_inst|i~5601
--operation mode is normal

J1L984 = J1L884 & (J1L978 # !B1L83Q) # !J1L884 & J1L578 & B1L83Q;


--B1L43Q is ahb_slave:ahb_slave_inst|masterhresp[0]~reg0
--operation mode is normal

B1L43Q_lut_out = B1L65Q # B1L92 & (B1L03 # !B1L1);
B1L43Q = DFFE(B1L43Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--W1L2Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[0]~reg
--operation mode is normal

W1L2Q_lut_out = LB1_dffs[0];
W1L2Q = DFFE(W1L2Q_lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , W1L5);


--W1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~reg
--operation mode is normal

W1L01Q_lut_out = VCC;
W1L01Q = DFFE(W1L01Q_lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , W1L9);


--W1L4Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[2]~reg
--operation mode is normal

W1L4Q_lut_out = LB1_dffs[2];
W1L4Q = DFFE(W1L4Q_lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , W1L5);


--W1L6Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~reg
--operation mode is normal

W1L6Q_lut_out = LB1_dffs[3];
W1L6Q = DFFE(W1L6Q_lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , W1L5);


--W1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~15
--operation mode is normal

W1L91 = W1L01Q & W1L4Q & W1L6Q & Z1_CTRL_OK;

--W1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~18
--operation mode is normal

W1L12 = W1L01Q & W1L4Q & W1L6Q & Z1_CTRL_OK;


--W1L3Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[1]~reg
--operation mode is normal

W1L3Q_lut_out = LB1_dffs[1];
W1L3Q = DFFE(W1L3Q_lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , W1L5);


--N1_REC_PULSE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_PULSE
--operation mode is normal

N1_REC_PULSE_lut_out = !R1L81Q & (N1L13 # R1L31Q & N1_REC_WT);
N1_REC_PULSE = DFFE(N1_REC_PULSE_lut_out, GLOBAL(QD1_outclock0), , , );


--N1L11 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~147
--operation mode is normal

N1L11 = N1_REC_PULSE & GB1L92Q;


--N1_SND_IDLE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_IDLE
--operation mode is normal

N1_SND_IDLE_lut_out = !R1L81Q & (N1L44 # N1_CLR_BUF);
N1_SND_IDLE = DFFE(N1_SND_IDLE_lut_out, GLOBAL(QD1_outclock0), , , );


--N1_SND_MRNB is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRNB
--operation mode is normal

N1_SND_MRNB_lut_out = N1L5 # N1L74 & (U1L121 # U1L221);
N1_SND_MRNB = DFFE(N1_SND_MRNB_lut_out, GLOBAL(QD1_outclock0), , , );


--N1_SND_MRWB is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRWB
--operation mode is normal

N1_SND_MRWB_lut_out = N1L6 # N1L74 & !U1L121 & !U1L221;
N1_SND_MRWB = DFFE(N1_SND_MRWB_lut_out, GLOBAL(QD1_outclock0), , , );


--N1_SND_DRAND is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRAND
--operation mode is normal

N1_SND_DRAND_lut_out = N1L1 # N1L8 & !SB6L1 & !J1_com_ctrl_local[0];
N1_SND_DRAND = DFFE(N1_SND_DRAND_lut_out, GLOBAL(QD1_outclock0), , , );


--N1L53 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~26
--operation mode is normal

N1L53 = !N1_SND_IDLE & !N1_SND_MRNB & !N1_SND_MRWB & !N1_SND_DRAND;


--N1_SND_ID is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_ID
--operation mode is normal

N1_SND_ID_lut_out = N1L3 # N1_SND_ID & !CD1L26Q & !R1L81Q;
N1_SND_ID = DFFE(N1_SND_ID_lut_out, GLOBAL(QD1_outclock0), , , );


--N1_SND_TC_DAT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_TC_DAT
--operation mode is normal

N1_SND_TC_DAT_lut_out = N1L7 # N1_DRREQ_WT & W1L81Q & !R1L81Q;
N1_SND_TC_DAT = DFFE(N1_SND_TC_DAT_lut_out, GLOBAL(QD1_outclock0), , , );


--CD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1868
--operation mode is normal

CD1L2 = !N1_SND_ID & !N1_SND_TC_DAT & !N1_SND_DAT;


--N1L21 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~148
--operation mode is normal

N1L21 = N1L11 # CD1L26Q & (!CD1L2 # !N1L53);


--GB1L11Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|eof_stb~reg
--operation mode is normal

GB1L11Q_lut_out = GB1L1 & GB1L2 & GB1L5 & !LB1_dffs[6];
GB1L11Q = DFFE(GB1L11Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--Z1_EOF_WAIT is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|EOF_WAIT
--operation mode is normal

Z1_EOF_WAIT_lut_out = !GB1L92Q & (Z1L1 # Z1_EOF_WAIT & !GB1L11Q);
Z1_EOF_WAIT = DFFE(Z1_EOF_WAIT_lut_out, GLOBAL(QD1_outclock0), , , );


--WB1_SRG[27] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[27]
--operation mode is normal

WB1_SRG[27]_lut_out = BB1_crc32_en & WB1_SRG[26] # !BB1_crc32_en & WB1_SRG[27] # !Z1L61;
WB1_SRG[27] = DFFE(WB1_SRG[27]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[28] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[28]
--operation mode is normal

WB1_SRG[28]_lut_out = BB1_crc32_en & WB1_SRG[27] # !BB1_crc32_en & WB1_SRG[28] # !Z1L61;
WB1_SRG[28] = DFFE(WB1_SRG[28]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[29] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[29]
--operation mode is normal

WB1_SRG[29]_lut_out = BB1_crc32_en & WB1_SRG[28] # !BB1_crc32_en & WB1_SRG[29] # !Z1L61;
WB1_SRG[29] = DFFE(WB1_SRG[29]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[30] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[30]
--operation mode is normal

WB1_SRG[30]_lut_out = BB1_crc32_en & WB1_SRG[29] # !BB1_crc32_en & WB1_SRG[30] # !Z1L61;
WB1_SRG[30] = DFFE(WB1_SRG[30]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--BB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~705
--operation mode is normal

BB1L8 = WB1_SRG[27] # WB1_SRG[28] # WB1_SRG[29] # WB1_SRG[30];


--WB1_SRG[23] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[23]
--operation mode is normal

WB1_SRG[23]_lut_out = BB1_crc32_en & WB1_i16 # !BB1_crc32_en & WB1_SRG[23] # !Z1L61;
WB1_SRG[23] = DFFE(WB1_SRG[23]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[24] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[24]
--operation mode is normal

WB1_SRG[24]_lut_out = BB1_crc32_en & WB1_SRG[23] # !BB1_crc32_en & WB1_SRG[24] # !Z1L61;
WB1_SRG[24] = DFFE(WB1_SRG[24]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[25] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[25]
--operation mode is normal

WB1_SRG[25]_lut_out = BB1_crc32_en & WB1_SRG[24] # !BB1_crc32_en & WB1_SRG[25] # !Z1L61;
WB1_SRG[25] = DFFE(WB1_SRG[25]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[26] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[26]
--operation mode is normal

WB1_SRG[26]_lut_out = BB1_crc32_en & WB1_i17 # !BB1_crc32_en & WB1_SRG[26] # !Z1L61;
WB1_SRG[26] = DFFE(WB1_SRG[26]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--BB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~706
--operation mode is normal

BB1L9 = WB1_SRG[23] # WB1_SRG[24] # WB1_SRG[25] # WB1_SRG[26];


--WB1_SRG[19] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[19]
--operation mode is normal

WB1_SRG[19]_lut_out = BB1_crc32_en & WB1_SRG[18] # !BB1_crc32_en & WB1_SRG[19] # !Z1L61;
WB1_SRG[19] = DFFE(WB1_SRG[19]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[20] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[20]
--operation mode is normal

WB1_SRG[20]_lut_out = BB1_crc32_en & WB1_SRG[19] # !BB1_crc32_en & WB1_SRG[20] # !Z1L61;
WB1_SRG[20] = DFFE(WB1_SRG[20]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[21] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[21]
--operation mode is normal

WB1_SRG[21]_lut_out = BB1_crc32_en & WB1_SRG[20] # !BB1_crc32_en & WB1_SRG[21] # !Z1L61;
WB1_SRG[21] = DFFE(WB1_SRG[21]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[22] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[22]
--operation mode is normal

WB1_SRG[22]_lut_out = BB1_crc32_en & WB1_i15 # !BB1_crc32_en & WB1_SRG[22] # !Z1L61;
WB1_SRG[22] = DFFE(WB1_SRG[22]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--BB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~707
--operation mode is normal

BB1L01 = WB1_SRG[19] # WB1_SRG[20] # WB1_SRG[21] # WB1_SRG[22];


--WB1_SRG[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[15]
--operation mode is normal

WB1_SRG[15]_lut_out = BB1_crc32_en & WB1_SRG[14] # !BB1_crc32_en & WB1_SRG[15] # !Z1L61;
WB1_SRG[15] = DFFE(WB1_SRG[15]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[16] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[16]
--operation mode is normal

WB1_SRG[16]_lut_out = BB1_crc32_en & WB1_i14 # !BB1_crc32_en & WB1_SRG[16] # !Z1L61;
WB1_SRG[16] = DFFE(WB1_SRG[16]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[17] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[17]
--operation mode is normal

WB1_SRG[17]_lut_out = BB1_crc32_en & WB1_SRG[16] # !BB1_crc32_en & WB1_SRG[17] # !Z1L61;
WB1_SRG[17] = DFFE(WB1_SRG[17]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[18] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[18]
--operation mode is normal

WB1_SRG[18]_lut_out = BB1_crc32_en & WB1_SRG[17] # !BB1_crc32_en & WB1_SRG[18] # !Z1L61;
WB1_SRG[18] = DFFE(WB1_SRG[18]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--BB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~708
--operation mode is normal

BB1L11 = WB1_SRG[15] # WB1_SRG[16] # WB1_SRG[17] # WB1_SRG[18];


--BB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~709
--operation mode is normal

BB1L21 = BB1L8 # BB1L9 # BB1L01 # BB1L11;


--WB1_SRG[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[11]
--operation mode is normal

WB1_SRG[11]_lut_out = BB1_crc32_en & WB1_i12 # !BB1_crc32_en & WB1_SRG[11] # !Z1L61;
WB1_SRG[11] = DFFE(WB1_SRG[11]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[12]
--operation mode is normal

WB1_SRG[12]_lut_out = BB1_crc32_en & WB1_i13 # !BB1_crc32_en & WB1_SRG[12] # !Z1L61;
WB1_SRG[12] = DFFE(WB1_SRG[12]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[13]
--operation mode is normal

WB1_SRG[13]_lut_out = BB1_crc32_en & WB1_SRG[12] # !BB1_crc32_en & WB1_SRG[13] # !Z1L61;
WB1_SRG[13] = DFFE(WB1_SRG[13]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[14]
--operation mode is normal

WB1_SRG[14]_lut_out = BB1_crc32_en & WB1_SRG[13] # !BB1_crc32_en & WB1_SRG[14] # !Z1L61;
WB1_SRG[14] = DFFE(WB1_SRG[14]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--BB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~710
--operation mode is normal

BB1L31 = WB1_SRG[11] # WB1_SRG[12] # WB1_SRG[13] # WB1_SRG[14];


--WB1_SRG[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[7]
--operation mode is normal

WB1_SRG[7]_lut_out = BB1_crc32_en & WB1_i9 # !BB1_crc32_en & WB1_SRG[7] # !Z1L61;
WB1_SRG[7] = DFFE(WB1_SRG[7]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[8]
--operation mode is normal

WB1_SRG[8]_lut_out = BB1_crc32_en & WB1_i10 # !BB1_crc32_en & WB1_SRG[8] # !Z1L61;
WB1_SRG[8] = DFFE(WB1_SRG[8]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[9]
--operation mode is normal

WB1_SRG[9]_lut_out = BB1_crc32_en & WB1_SRG[8] # !BB1_crc32_en & WB1_SRG[9] # !Z1L61;
WB1_SRG[9] = DFFE(WB1_SRG[9]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[10]
--operation mode is normal

WB1_SRG[10]_lut_out = BB1_crc32_en & WB1_i11 # !BB1_crc32_en & WB1_SRG[10] # !Z1L61;
WB1_SRG[10] = DFFE(WB1_SRG[10]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--BB1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~711
--operation mode is normal

BB1L41 = WB1_SRG[7] # WB1_SRG[8] # WB1_SRG[9] # WB1_SRG[10];


--WB1_SRG[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[3]
--operation mode is normal

WB1_SRG[3]_lut_out = BB1_crc32_en & WB1_SRG[2] # !BB1_crc32_en & WB1_SRG[3] # !Z1L61;
WB1_SRG[3] = DFFE(WB1_SRG[3]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[4]
--operation mode is normal

WB1_SRG[4]_lut_out = BB1_crc32_en & WB1_i7 # !BB1_crc32_en & WB1_SRG[4] # !Z1L61;
WB1_SRG[4] = DFFE(WB1_SRG[4]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[5]
--operation mode is normal

WB1_SRG[5]_lut_out = BB1_crc32_en & WB1_i8 # !BB1_crc32_en & WB1_SRG[5] # !Z1L61;
WB1_SRG[5] = DFFE(WB1_SRG[5]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[6]
--operation mode is normal

WB1_SRG[6]_lut_out = BB1_crc32_en & WB1_SRG[5] # !BB1_crc32_en & WB1_SRG[6] # !Z1L61;
WB1_SRG[6] = DFFE(WB1_SRG[6]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--BB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~712
--operation mode is normal

BB1L51 = WB1_SRG[3] # WB1_SRG[4] # WB1_SRG[5] # WB1_SRG[6];


--WB1_SRG[31] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[31]
--operation mode is normal

WB1_SRG[31]_lut_out = BB1_crc32_en & WB1_SRG[30] # !BB1_crc32_en & WB1_SRG[31] # !Z1L61;
WB1_SRG[31] = DFFE(WB1_SRG[31]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[0]
--operation mode is normal

WB1_SRG[0]_lut_out = BB1_crc32_en & WB1_i4 # !BB1_crc32_en & WB1_SRG[0] # !Z1L61;
WB1_SRG[0] = DFFE(WB1_SRG[0]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[1]
--operation mode is normal

WB1_SRG[1]_lut_out = BB1_crc32_en & WB1_i5 # !BB1_crc32_en & WB1_SRG[1] # !Z1L61;
WB1_SRG[1] = DFFE(WB1_SRG[1]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_SRG[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[2]
--operation mode is normal

WB1_SRG[2]_lut_out = BB1_crc32_en & WB1_i6 # !BB1_crc32_en & WB1_SRG[2] # !Z1L61;
WB1_SRG[2] = DFFE(WB1_SRG[2]_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--BB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~713
--operation mode is normal

BB1L61 = WB1_SRG[31] # WB1_SRG[0] # WB1_SRG[1] # WB1_SRG[2];


--BB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~714
--operation mode is normal

BB1L71 = BB1L31 # BB1L41 # BB1L51 # BB1L61;


--BB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~17
--operation mode is normal

BB1L7 = BB1L21 # BB1L71;


--Z1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~165
--operation mode is normal

Z1L1 = W1L01Q & Z1_DCMD_SEQ1 & GB1L01Q;


--N1_CRES_WAIT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CRES_WAIT
--operation mode is normal

N1_CRES_WAIT_lut_out = !R1L81Q & (N1L22 # N1_PON & M52_sload_path[5]);
N1_CRES_WAIT = DFFE(N1_CRES_WAIT_lut_out, GLOBAL(QD1_outclock0), , , );


--HD1_TXCNT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXCNT
--operation mode is normal

HD1_TXCNT_lut_out = HD1L2 # HD1L9Q # HD1_TXSHFT & !M51L11;
HD1_TXCNT = DFFE(HD1_TXCNT_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--HD1_TXSHFT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXSHFT
--operation mode is normal

HD1_TXSHFT_lut_out = RB31L3 & HD1_TXCNT & M41_sload_path[4] & !M41_sload_path[0];
HD1_TXSHFT = DFFE(HD1_TXSHFT_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--HD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~81
--operation mode is normal

HD1L3 = HD1_TXCNT # HD1L9Q # HD1_TXSHFT & !M51L11;


--CD1L93Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val~reg
--operation mode is normal

CD1L93Q_lut_out = CD1L3 # CD1_STF & !HD1L9Q # !CD1L4;
CD1L93Q = DFFE(CD1L93Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L94Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~reg
--operation mode is normal

CD1L94Q_lut_out = CD1L14 # CD1L84 # !CD1L27;
CD1L94Q = DFFE(CD1L94Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--HD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~33
--operation mode is normal

HD1L5 = !CD1L93Q & !CD1L94Q;


--RB51_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

RB51_aeb_out = RB41_aeb_out & RB31_aeb_out;


--CD1L59Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~reg
--operation mode is normal

CD1L59Q_lut_out = CD1L9 # CD1L01 # CD1L39 # CD1L49;
CD1L59Q = DFFE(CD1L59Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--WC1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~826
--operation mode is normal

WC1L71 = EC72L2 & (EC62L2 # CD1L59Q) # !EC72L2 & EC62L2 & !CD1L59Q;


--LB4_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

LB4_dffs[2]_lut_out = WC1L81 & (LB4_dffs[3] # HD1L9Q) # !WC1L81 & LB4_dffs[3] & !HD1L9Q;
LB4_dffs[2] = DFFE(LB4_dffs[2]_lut_out, GLOBAL(QD1_outclock0), HD1L7Q, , HD1L8Q);


--RB31L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~23
--operation mode is normal

RB31L3 = M41_sload_path[1] & !M41_sload_path[2] & !M41_sload_path[3];


--HD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~25
--operation mode is normal

HD1L1 = RB31L3 & HD1_TXCNT & M41_sload_path[4] & !M41_sload_path[0];


--HD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~35
--operation mode is normal

HD1L6 = M51L11 & HD1_TXSHFT # !HD1L7Q;


--R1L61Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|pulse_sent~reg
--operation mode is normal

R1L61Q_lut_out = R1L5 & N1_SND_PULSE;
R1L61Q = DFFE(R1L61Q_lut_out, GLOBAL(QD1_outclock0), !N1L25, , );


--N1L94 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_PULSE~11
--operation mode is normal

N1L94 = N1_SND_PULSE & !R1L61Q;


--R1L31Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~reg
--operation mode is normal

R1L31Q_lut_out = R1L01 & M22_sload_path[2] & !M22_sload_path[1] & !M22_sload_path[4];
R1L31Q = DFFE(R1L31Q_lut_out, GLOBAL(QD1_outclock0), !N1L25, , );


--LC1L5Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|pulse_rcvd~reg
--operation mode is normal

LC1L5Q_lut_out = LC1L9Q & !RB01_agb_out;
LC1L5Q = DFFE(LC1L5Q_lut_out, GLOBAL(QD1_outclock0), !W1L52Q, , );


--N1L83 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SEND_WT~12
--operation mode is normal

N1L83 = LC1L5Q & N1_REC_PULSE & !GB1L92Q;


--W1L52Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|tcal_rcvd~reg
--operation mode is normal

W1L52Q_lut_out = (W1L3Q & !W1L2Q) & CASCADE(W1L12);
W1L52Q = DFFE(W1L52Q_lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , );


--N1L33 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_WT~11
--operation mode is normal

N1L33 = W1L52Q & N1_CMD_WAIT;


--E1L882Q is cal_local_coincidence:inst_cal_local_coincidence|S_lc_down~23
--operation mode is normal

E1L882Q_lut_out = E1L021 # E1L882Q & (!E1L62 # !E1L221);
E1L882Q = DFFE(E1L882Q_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L982Q is cal_local_coincidence:inst_cal_local_coincidence|S_lc_down~24
--operation mode is normal

E1L982Q_lut_out = E1L72 & (E1L982Q # E1L52 & E1L882Q) # !E1L72 & E1L52 & E1L882Q;
E1L982Q = DFFE(E1L982Q_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_once_down[0] is cal_local_coincidence:inst_cal_local_coincidence|once_down[0]
--operation mode is normal

E1_once_down[0]_lut_out = E1_once_down[0] & E1L092Q # !E1_once_down[0] & (E1L58 # E1L982Q);
E1_once_down[0] = DFFE(E1_once_down[0]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_once_down[1] is cal_local_coincidence:inst_cal_local_coincidence|once_down[1]
--operation mode is normal

E1_once_down[1]_lut_out = E1_once_down[1] & (E1L092Q # E1L331 & !E1_once_down[0]) # !E1_once_down[1] & E1L331 & E1_once_down[0];
E1_once_down[1] = DFFE(E1_once_down[1]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_once_down[2] is cal_local_coincidence:inst_cal_local_coincidence|once_down[2]
--operation mode is normal

E1_once_down[2]_lut_out = E1_once_down[2] & (E1L092Q # E1L331 & E1L26) # !E1_once_down[2] & E1L331 & !E1L26;
E1_once_down[2] = DFFE(E1_once_down[2]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_once_down[3] is cal_local_coincidence:inst_cal_local_coincidence|once_down[3]
--operation mode is normal

E1_once_down[3]_lut_out = E1_once_down[3] & (E1L092Q # E1L331 & !E1L96) # !E1_once_down[3] & E1L331 & E1L96;
E1_once_down[3] = DFFE(E1_once_down[3]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L611 is cal_local_coincidence:inst_cal_local_coincidence|i~8062
--operation mode is normal

E1L611 = !E1_once_down[0] & !E1_once_down[1] & !E1_once_down[2] & !E1_once_down[3];


--E1L782Q is cal_local_coincidence:inst_cal_local_coincidence|S_lc_down~20
--operation mode is normal

E1L782Q_lut_out = !E1L531 & (E1_i104 # E1L22 # E1L782Q);
E1L782Q = DFFE(E1L782Q_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L711 is cal_local_coincidence:inst_cal_local_coincidence|i~8063
--operation mode is normal

E1L711 = E1L611 & E1L882Q # !E1L611 & E1L982Q # !E1L782Q;


--E1L092Q is cal_local_coincidence:inst_cal_local_coincidence|S_lc_down~25
--operation mode is normal

E1L092Q_lut_out = E1L56 # E1L22 & !E1_i104 & !E1L782Q;
E1L092Q = DFFE(E1L092Q_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_wait_cnt_down[3] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_down[3]
--operation mode is normal

E1_wait_cnt_down[3]_lut_out = E1L831 # E1L18 # E1L701 & E1L092Q;
E1_wait_cnt_down[3] = DFFE(E1_wait_cnt_down[3]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_wait_cnt_down[1] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_down[1]
--operation mode is normal

E1_wait_cnt_down[1]_lut_out = E1L95 & (E1_wait_cnt_down[1] # E1L301 & E1L092Q) # !E1L95 & E1L301 & E1L092Q;
E1_wait_cnt_down[1] = DFFE(E1_wait_cnt_down[1]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_wait_cnt_down[2] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_down[2]
--operation mode is normal

E1_wait_cnt_down[2]_lut_out = E1L95 & (E1_wait_cnt_down[2] # E1L501 & E1L092Q) # !E1L95 & E1L501 & E1L092Q;
E1_wait_cnt_down[2] = DFFE(E1_wait_cnt_down[2]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_wait_cnt_down[4] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_down[4]
--operation mode is normal

E1_wait_cnt_down[4]_lut_out = E1L08 # E1L831 # E1L901 & E1L092Q;
E1_wait_cnt_down[4] = DFFE(E1_wait_cnt_down[4]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_wait_cnt_down[5] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_down[5]
--operation mode is normal

E1_wait_cnt_down[5]_lut_out = E1L95 & (E1_wait_cnt_down[5] # E1L111 & E1L092Q) # !E1L95 & E1L111 & E1L092Q;
E1_wait_cnt_down[5] = DFFE(E1_wait_cnt_down[5]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_wait_cnt_down[6] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_down[6]
--operation mode is normal

E1_wait_cnt_down[6]_lut_out = E1L831 # E1L97 # E1L311 & E1L092Q;
E1_wait_cnt_down[6] = DFFE(E1_wait_cnt_down[6]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_wait_cnt_down[7] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_down[7]
--operation mode is normal

E1_wait_cnt_down[7]_lut_out = E1L831 # E1L87 # E1L511 & E1L092Q;
E1_wait_cnt_down[7] = DFFE(E1_wait_cnt_down[7]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L811 is cal_local_coincidence:inst_cal_local_coincidence|i~8064
--operation mode is normal

E1L811 = !E1_wait_cnt_down[4] & !E1_wait_cnt_down[5] & !E1_wait_cnt_down[6] & !E1_wait_cnt_down[7];


--E1L911 is cal_local_coincidence:inst_cal_local_coincidence|i~8065
--operation mode is normal

E1L911 = E1_wait_cnt_down[3] # E1_wait_cnt_down[1] $ !E1_wait_cnt_down[2] # !E1L811;


--E1_DO_CAL_shift[1] is cal_local_coincidence:inst_cal_local_coincidence|DO_CAL_shift[1]
--operation mode is normal

E1_DO_CAL_shift[1]_lut_out = J1_command_2_local[1];
E1_DO_CAL_shift[1] = DFFE(E1_DO_CAL_shift[1]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L021 is cal_local_coincidence:inst_cal_local_coincidence|i~8067
--operation mode is normal

E1L021 = J1_command_2_local[1] & !E1_DO_CAL_shift[1] & !E1L782Q;


--E1L121 is cal_local_coincidence:inst_cal_local_coincidence|i~8068
--operation mode is normal

E1L121 = E1L021 # E1L811 & E1L092Q & !E1_wait_cnt_down[3];


--E1_push_cnt_down[3] is cal_local_coincidence:inst_cal_local_coincidence|push_cnt_down[3]
--operation mode is normal

E1_push_cnt_down[3]_lut_out = E1L931 # E1L42 & E1L27 & !E1L782Q;
E1_push_cnt_down[3] = DFFE(E1_push_cnt_down[3]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_push_cnt_down[0] is cal_local_coincidence:inst_cal_local_coincidence|push_cnt_down[0]
--operation mode is normal

E1_push_cnt_down[0]_lut_out = E1_push_cnt_down[0] & E1_i891 # !E1_push_cnt_down[0] & (E1L041 # E1L882Q);
E1_push_cnt_down[0] = DFFE(E1_push_cnt_down[0]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_push_cnt_down[1] is cal_local_coincidence:inst_cal_local_coincidence|push_cnt_down[1]
--operation mode is normal

E1_push_cnt_down[1]_lut_out = E1L141 # E1L42 & E1L07 & !E1L782Q;
E1_push_cnt_down[1] = DFFE(E1_push_cnt_down[1]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_push_cnt_down[2] is cal_local_coincidence:inst_cal_local_coincidence|push_cnt_down[2]
--operation mode is normal

E1_push_cnt_down[2]_lut_out = E1L241 # E1L42 & E1L17 & !E1L782Q;
E1_push_cnt_down[2] = DFFE(E1_push_cnt_down[2]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L221 is cal_local_coincidence:inst_cal_local_coincidence|i~8069
--operation mode is normal

E1L221 = E1_push_cnt_down[3] & (E1_push_cnt_down[0] # E1_push_cnt_down[1] # E1_push_cnt_down[2]);


--E1L72 is cal_local_coincidence:inst_cal_local_coincidence|i822~9
--operation mode is normal

E1L72 = !E1_once_down[2] & !E1_once_down[3] & (!E1_once_down[1] # !E1_once_down[0]);


--E1L321 is cal_local_coincidence:inst_cal_local_coincidence|i~8070
--operation mode is normal

E1L321 = E1L882Q & (E1L221 # E1L72);


--E1L62 is cal_local_coincidence:inst_cal_local_coincidence|i803~38
--operation mode is normal

E1L62 = E1_once_down[2] # E1_once_down[3] # E1_once_down[0] & E1_once_down[1];


--E1L292Q is cal_local_coincidence:inst_cal_local_coincidence|S_lc_up~23
--operation mode is normal

E1L292Q_lut_out = E1L821 # E1L292Q & (!E1L61 # !E1L031);
E1L292Q = DFFE(E1L292Q_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L392Q is cal_local_coincidence:inst_cal_local_coincidence|S_lc_up~24
--operation mode is normal

E1L392Q_lut_out = E1L48 # E1L031 & E1L61 & E1L292Q;
E1L392Q = DFFE(E1L392Q_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_once_up[0] is cal_local_coincidence:inst_cal_local_coincidence|once_up[0]
--operation mode is normal

E1_once_up[0]_lut_out = E1_once_up[0] & E1L492Q # !E1_once_up[0] & (E1L38 # E1L392Q);
E1_once_up[0] = DFFE(E1_once_up[0]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_once_up[1] is cal_local_coincidence:inst_cal_local_coincidence|once_up[1]
--operation mode is normal

E1_once_up[1]_lut_out = E1_once_up[1] & (E1L492Q # E1L341 & !E1_once_up[0]) # !E1_once_up[1] & E1L341 & E1_once_up[0];
E1_once_up[1] = DFFE(E1_once_up[1]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_once_up[2] is cal_local_coincidence:inst_cal_local_coincidence|once_up[2]
--operation mode is normal

E1_once_up[2]_lut_out = E1_once_up[2] & (E1L492Q # E1L341 & E1L06) # !E1_once_up[2] & E1L341 & !E1L06;
E1_once_up[2] = DFFE(E1_once_up[2]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_once_up[3] is cal_local_coincidence:inst_cal_local_coincidence|once_up[3]
--operation mode is normal

E1_once_up[3]_lut_out = E1_once_up[3] & (E1L492Q # E1L341 & !E1L66) # !E1_once_up[3] & E1L341 & E1L66;
E1_once_up[3] = DFFE(E1_once_up[3]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L421 is cal_local_coincidence:inst_cal_local_coincidence|i~8072
--operation mode is normal

E1L421 = !E1_once_up[0] & !E1_once_up[1] & !E1_once_up[2] & !E1_once_up[3];


--E1L192Q is cal_local_coincidence:inst_cal_local_coincidence|S_lc_up~20
--operation mode is normal

E1L192Q_lut_out = !E1L441 & (E1_i101 # E1L41 # E1L192Q);
E1L192Q = DFFE(E1L192Q_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L521 is cal_local_coincidence:inst_cal_local_coincidence|i~8073
--operation mode is normal

E1L521 = E1L421 & E1L292Q # !E1L421 & E1L392Q # !E1L192Q;


--E1L492Q is cal_local_coincidence:inst_cal_local_coincidence|S_lc_up~25
--operation mode is normal

E1L492Q_lut_out = E1L46 # E1L41 & !E1_i101 & !E1L192Q;
E1L492Q = DFFE(E1L492Q_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_wait_cnt_up[3] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_up[3]
--operation mode is normal

E1_wait_cnt_up[3]_lut_out = E1L741 # E1L67 # E1L29 & E1L492Q;
E1_wait_cnt_up[3] = DFFE(E1_wait_cnt_up[3]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_wait_cnt_up[1] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_up[1]
--operation mode is normal

E1_wait_cnt_up[1]_lut_out = E1L85 & (E1_wait_cnt_up[1] # E1L88 & E1L492Q) # !E1L85 & E1L88 & E1L492Q;
E1_wait_cnt_up[1] = DFFE(E1_wait_cnt_up[1]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_wait_cnt_up[2] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_up[2]
--operation mode is normal

E1_wait_cnt_up[2]_lut_out = E1L85 & (E1_wait_cnt_up[2] # E1L09 & E1L492Q) # !E1L85 & E1L09 & E1L492Q;
E1_wait_cnt_up[2] = DFFE(E1_wait_cnt_up[2]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_wait_cnt_up[4] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_up[4]
--operation mode is normal

E1_wait_cnt_up[4]_lut_out = E1L57 # E1L741 # E1L49 & E1L492Q;
E1_wait_cnt_up[4] = DFFE(E1_wait_cnt_up[4]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_wait_cnt_up[5] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_up[5]
--operation mode is normal

E1_wait_cnt_up[5]_lut_out = E1L85 & (E1_wait_cnt_up[5] # E1L69 & E1L492Q) # !E1L85 & E1L69 & E1L492Q;
E1_wait_cnt_up[5] = DFFE(E1_wait_cnt_up[5]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_wait_cnt_up[6] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_up[6]
--operation mode is normal

E1_wait_cnt_up[6]_lut_out = E1L741 # E1L47 # E1L89 & E1L492Q;
E1_wait_cnt_up[6] = DFFE(E1_wait_cnt_up[6]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_wait_cnt_up[7] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_up[7]
--operation mode is normal

E1_wait_cnt_up[7]_lut_out = E1L741 # E1L37 # E1L001 & E1L492Q;
E1_wait_cnt_up[7] = DFFE(E1_wait_cnt_up[7]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L621 is cal_local_coincidence:inst_cal_local_coincidence|i~8074
--operation mode is normal

E1L621 = !E1_wait_cnt_up[4] & !E1_wait_cnt_up[5] & !E1_wait_cnt_up[6] & !E1_wait_cnt_up[7];


--E1L721 is cal_local_coincidence:inst_cal_local_coincidence|i~8075
--operation mode is normal

E1L721 = E1_wait_cnt_up[3] # E1_wait_cnt_up[1] $ !E1_wait_cnt_up[2] # !E1L621;


--E1_DO_CAL_shift[0] is cal_local_coincidence:inst_cal_local_coincidence|DO_CAL_shift[0]
--operation mode is normal

E1_DO_CAL_shift[0]_lut_out = J1_command_2_local[0];
E1_DO_CAL_shift[0] = DFFE(E1_DO_CAL_shift[0]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L821 is cal_local_coincidence:inst_cal_local_coincidence|i~8077
--operation mode is normal

E1L821 = J1_command_2_local[0] & !E1_DO_CAL_shift[0] & !E1L192Q;


--E1L921 is cal_local_coincidence:inst_cal_local_coincidence|i~8078
--operation mode is normal

E1L921 = E1L821 # E1L621 & E1L492Q & !E1_wait_cnt_up[3];


--E1_push_cnt_up[3] is cal_local_coincidence:inst_cal_local_coincidence|push_cnt_up[3]
--operation mode is normal

E1_push_cnt_up[3]_lut_out = E1L77 # E1L86 & (E1L841 # E1L292Q);
E1_push_cnt_up[3] = DFFE(E1_push_cnt_up[3]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_push_cnt_up[0] is cal_local_coincidence:inst_cal_local_coincidence|push_cnt_up[0]
--operation mode is normal

E1_push_cnt_up[0]_lut_out = E1_push_cnt_up[0] & E1_i512 # !E1_push_cnt_up[0] & (E1L841 # E1L292Q);
E1_push_cnt_up[0] = DFFE(E1_push_cnt_up[0]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_push_cnt_up[1] is cal_local_coincidence:inst_cal_local_coincidence|push_cnt_up[1]
--operation mode is normal

E1_push_cnt_up[1]_lut_out = E1L941 # E1L841 & (E1_push_cnt_up[0] $ E1_push_cnt_up[1]);
E1_push_cnt_up[1] = DFFE(E1_push_cnt_up[1]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_push_cnt_up[2] is cal_local_coincidence:inst_cal_local_coincidence|push_cnt_up[2]
--operation mode is normal

E1_push_cnt_up[2]_lut_out = E1L051 # E1L841 & (E1L76 $ E1_push_cnt_up[2]);
E1_push_cnt_up[2] = DFFE(E1_push_cnt_up[2]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L031 is cal_local_coincidence:inst_cal_local_coincidence|i~8079
--operation mode is normal

E1L031 = E1_push_cnt_up[3] & (E1_push_cnt_up[0] # E1_push_cnt_up[1] # E1_push_cnt_up[2]);


--E1L131 is cal_local_coincidence:inst_cal_local_coincidence|i~8080
--operation mode is normal

E1L131 = !E1_once_up[2] & !E1_once_up[3];


--E1L06 is cal_local_coincidence:inst_cal_local_coincidence|i~299
--operation mode is normal

E1L06 = !E1_once_up[1] # !E1_once_up[0];


--E1L231 is cal_local_coincidence:inst_cal_local_coincidence|i~8081
--operation mode is normal

E1L231 = E1L292Q & (E1L031 # E1L131 & E1L06);


--E1L61 is cal_local_coincidence:inst_cal_local_coincidence|i424~38
--operation mode is normal

E1L61 = E1_once_up[2] # E1_once_up[3] # E1_once_up[0] & E1_once_up[1];


--H1L3Q is ROC:inst_ROC|RST_state~12
--operation mode is normal

H1L3Q_lut_out = H1L2Q # H1L3Q;
H1L3Q = DFFE(H1L3Q_lut_out, GLOBAL(QD1_outclock0), , , );


--B1L11 is ahb_slave:ahb_slave_inst|i~8103
--operation mode is normal

B1L11 = B1L75Q # B1L55Q & VD1_MASTERHTRANS[1];


--B1L6 is ahb_slave:ahb_slave_inst|i~209
--operation mode is normal

B1L6 = VD1_MASTERHTRANS[0] # VD1_MASTERHTRANS[1];


--B1L1 is ahb_slave:ahb_slave_inst|i275~37
--operation mode is normal

B1L1 = VD1_MASTERHSIZE[1] & !VD1_MASTERHSIZE[0] & !VD1_MASTERHBURST[1] & !VD1_MASTERHBURST[2];

--B1L2 is ahb_slave:ahb_slave_inst|i275~39
--operation mode is normal

B1L2 = VD1_MASTERHSIZE[1] & !VD1_MASTERHSIZE[0] & !VD1_MASTERHBURST[1] & !VD1_MASTERHBURST[2];


--B1L7 is ahb_slave:ahb_slave_inst|i~210
--operation mode is normal

B1L7 = VD1_MASTERHTRANS[1] & !VD1_MASTERHTRANS[0];

--B1L23 is ahb_slave:ahb_slave_inst|i~8154
--operation mode is normal

B1L23 = VD1_MASTERHTRANS[1] & !VD1_MASTERHTRANS[0];


--B1L21 is ahb_slave:ahb_slave_inst|i~8104
--operation mode is normal

B1L21 = B1L1 & !B1L35Q & (B1L7 # B1L15Q);


--B1L4 is ahb_slave:ahb_slave_inst|i~7
--operation mode is normal

B1L4 = VD1_MASTERHBURST[0] & !VD1_MASTERHBURST[1] & !VD1_MASTERHBURST[2];


--B1L31 is ahb_slave:ahb_slave_inst|i~8105
--operation mode is normal

B1L31 = B1L45Q & (B1L4 # VD1_MASTERHTRANS[0] & !VD1_MASTERHTRANS[1]);


--B1L41 is ahb_slave:ahb_slave_inst|i~8107
--operation mode is normal

B1L41 = B1L1 & VD1_MASTERHTRANS[1] & !B1L35Q & !VD1_MASTERHTRANS[0];


--B1L5 is ahb_slave:ahb_slave_inst|i~161
--operation mode is normal

B1L5 = B1L55Q & VD1_MASTERHTRANS[1];


--B1L51 is ahb_slave:ahb_slave_inst|i~8108
--operation mode is normal

B1L51 = B1L4 & B1L45Q & VD1_MASTERHTRANS[1];


--B1L61 is ahb_slave:ahb_slave_inst|i~8109
--operation mode is normal

B1L61 = VD1_MASTERHWRITE & (B1L41 # B1L5 # B1L51);


--B1L71 is ahb_slave:ahb_slave_inst|i~8110
--operation mode is normal

B1L71 = !B1L65Q & (VD1_MASTERHTRANS[1] # !B1L55Q);


--B1L81 is ahb_slave:ahb_slave_inst|i~8111
--operation mode is normal

B1L81 = !B1L35Q & (VD1_MASTERHTRANS[0] # !VD1_MASTERHTRANS[1] # !B1L1);


--B1L91 is ahb_slave:ahb_slave_inst|i~8112
--operation mode is normal

B1L91 = B1L71 & !B1L81 & (!B1L45Q # !B1L3);


--B1L02 is ahb_slave:ahb_slave_inst|i~8114
--operation mode is normal

B1L02 = B1L41 # B1L5 # B1L51 # B1L75Q;


--GB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~39
--operation mode is normal

GB1L31 = M2_sload_path[0] & !M2_sload_path[1];


--GB1_rxcteq5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5
--operation mode is normal

GB1_rxcteq5 = GB1L31 & M2_sload_path[2] & !M2_sload_path[3] & !M2_sload_path[4];


--GB1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~31
--operation mode is normal

GB1L12Q_lut_out = !GB1_rxcteq5 & (GB1L12Q # UB1L72Q & GB1L52Q);
GB1L12Q = DFFE(GB1L12Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--UB1L72Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|one~reg
--operation mode is normal

UB1L72Q_lut_out = UB1L3 & UB1L13Q & !M4_sload_path[2];
UB1L72Q = DFFE(UB1L72Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--GB1L52Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~37
--operation mode is normal

GB1L52Q_lut_out = GB1L81 # GB1_rxcteq9 & GB1L82Q & M3_sload_path[3];
GB1L52Q = DFFE(GB1L52Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--N1L82 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~60
--operation mode is normal

N1L82 = !N1_CRES_WAIT & !N1_CMD_WAIT;


--N1_DRREQ_WT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DRREQ_WT
--operation mode is normal

N1_DRREQ_WT_lut_out = !R1L81Q & (N1L52 # R1L61Q & N1_SND_PULSE);
N1_DRREQ_WT = DFFE(N1_DRREQ_WT_lut_out, GLOBAL(QD1_outclock0), , , );


--N1L72 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~0
--operation mode is normal

N1L72 = N1L82 & !N1_DRREQ_WT & !N1_REC_PULSE & !N1_REC_WT;


--W1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~11
--operation mode is normal

W1L5 = Z1_DCMD_SEQ1 & GB1L01Q;


--Z1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~166
--operation mode is normal

Z1L2 = !GB1L11Q & !GB1L92Q;


--W1L21Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~reg
--operation mode is normal

W1L21Q_lut_out = VCC;
W1L21Q = DFFE(W1L21Q_lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , W1L11);


--Z1_IDLE is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE
--operation mode is normal

Z1_IDLE_lut_out = !Z1L82 & (BB1L7 # !GB1L11Q # !Z1L92);
Z1_IDLE = DFFE(Z1_IDLE_lut_out, GLOBAL(QD1_outclock0), !R1L81Q, , );


--Z1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~167
--operation mode is normal

Z1L3 = W1L21Q & !Z1_IDLE;


--Z1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~176
--operation mode is normal

Z1L5 = Z1_BYTE0 & !GB1L11Q & (!Z1_DAT_MSG # !GB1L01Q);


--Z1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~177
--operation mode is normal

Z1L6 = Z1_BYTE3 # W1L21Q & Z1_DCMD_SEQ1;


--GB1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~40
--operation mode is normal

GB1L41 = M2_sload_path[0] & !M2_sload_path[1] & !M2_sload_path[3] & !M2_sload_path[4];


--GB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~878
--operation mode is normal

GB1L1 = GB1L41 & GB1L52Q & M2_sload_path[2] & !UB1L72Q;


--GB1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~879
--operation mode is normal

GB1L2 = LB1_dffs[7] & LB1_dffs[0] & !LB1_dffs[2];


--GB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~880
--operation mode is normal

GB1L3 = LB1_dffs[6] & LB1_dffs[5] & LB1_dffs[1] & !LB1_dffs[4];


--Z1_LEN0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|LEN0
--operation mode is normal

Z1_LEN0_lut_out = !GB1L92Q & (Z1_START # Z1_LEN0 & !GB1L01Q);
Z1_LEN0 = DFFE(Z1_LEN0_lut_out, GLOBAL(QD1_outclock0), , , );


--Z1_STF_WAIT is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT
--operation mode is normal

Z1_STF_WAIT_lut_out = Z1L83 & !GB1L92Q;
Z1_STF_WAIT = DFFE(Z1_STF_WAIT_lut_out, GLOBAL(QD1_outclock0), , , );


--Z1_START is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|START
--operation mode is normal

Z1_START_lut_out = GB1L92Q;
Z1_START = DFFE(Z1_START_lut_out, GLOBAL(QD1_outclock0), , , );


--Z1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0a~12
--operation mode is normal

Z1L01 = Z1_LEN0 # Z1_STF_WAIT # Z1_START # Z1_BYTE0;


--GB1L9Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~reg
--operation mode is normal

GB1L9Q_lut_out = !GB1L8 & Z1L2 & (GB1L9Q # UB1L72Q);
GB1L9Q = DFFE(GB1L9Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--GB1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shen~reg
--operation mode is normal

GB1L02Q_lut_out = GB1_rxcteq5 & (GB1L72Q # GB1L32Q);
GB1L02Q = DFFE(GB1L02Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--GB1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shd~reg
--operation mode is normal

GB1L91Q_lut_out = GB1_rxcteq5 & (GB1L72Q # GB1L32Q & UB1L72Q);
GB1L91Q = DFFE(GB1L91Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--Z1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR~50
--operation mode is normal

Z1L51 = BB1L21 # BB1L71 # !Z1_BYTE0;


--CD1_BYT3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT3
--operation mode is normal

CD1_BYT3_lut_out = CD1_BYT2;
CD1_BYT3 = DFFE(CD1_BYT3_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , HD1L9Q);


--CD1L45 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~2
--operation mode is normal

CD1L45 = CD1_BYT3 & HD1L9Q;


--B1L12 is ahb_slave:ahb_slave_inst|i~8126
--operation mode is normal

B1L12 = VD1_MASTERHTRANS[1] & (B1L55Q # B1L4 & B1L45Q);


--B1L22 is ahb_slave:ahb_slave_inst|i~8127
--operation mode is normal

B1L22 = B1L1 & !B1L35Q & (VD1_MASTERHTRANS[0] # VD1_MASTERHTRANS[1]);


--B1L32 is ahb_slave:ahb_slave_inst|i~8129
--operation mode is normal

B1L32 = VD1_MASTERHTRANS[0] & !VD1_MASTERHTRANS[1];


--B1L42 is ahb_slave:ahb_slave_inst|i~8130
--operation mode is normal

B1L42 = B1L75Q # B1L32 & (B1L55Q # B1L45Q);


--B1L52 is ahb_slave:ahb_slave_inst|i~8131
--operation mode is normal

B1L52 = B1L4 & B1L45Q & (VD1_MASTERHTRANS[0] # VD1_MASTERHTRANS[1]);


--B1L62 is ahb_slave:ahb_slave_inst|i~8138
--operation mode is normal

B1L62 = !B1L6 & (B1L55Q # B1L45Q # !B1L35Q);


--B1L72 is ahb_slave:ahb_slave_inst|i~8139
--operation mode is normal

B1L72 = B1L45Q & (VD1_MASTERHBURST[1] # VD1_MASTERHBURST[2] # !VD1_MASTERHBURST[0]);


--B1L82 is ahb_slave:ahb_slave_inst|i~8140
--operation mode is normal

B1L82 = B1L1 & (B1L72 & !B1L32 # !B1L35Q) # !B1L1 & B1L72 & !B1L32;


--J1L204 is slaveregister:slaveregister_inst|i~4
--operation mode is normal

J1L204 = B1L73Q # B1L53Q # !J1L845 # !J1L055;


--J1L493 is slaveregister:slaveregister_inst|i1989~65
--operation mode is normal

J1L493 = B1L53Q # B1L63Q # !B1L93Q # !J1L5;


--J1L893 is slaveregister:slaveregister_inst|i2701~99
--operation mode is normal

J1L893 = J1L8 & (J1L004 & !J1L493 # !J1L004 & !J1L204);


--SB6L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|last_node[0]~15
--operation mode is normal

SB6L1 = SB6L81 # M02_pre_out[15] # M02_pre_out[14];


--Q1_inst50 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50
--operation mode is normal

Q1_inst50 = SB6L1 & CD1L26Q & N1_SND_DAT;


--J1L088 is slaveregister:slaveregister_inst|i~23048
--operation mode is normal

J1L088 = !B1L53Q & !B1L63Q;


--J1L304 is slaveregister:slaveregister_inst|i~6
--operation mode is normal

J1L304 = B1L93Q # !B1L73Q # !J1L088 # !J1L055;


--J1L188 is slaveregister:slaveregister_inst|i~23049
--operation mode is normal

J1L188 = B1L63Q & B1L93Q;


--J1L693 is slaveregister:slaveregister_inst|i2057~198
--operation mode is normal

J1L693 = B1L53Q # !B1L83Q # !B1L73Q # !J1L188;


--J1L993 is slaveregister:slaveregister_inst|i2735~105
--operation mode is normal

J1L993 = J1L8 & (J1L004 & !J1L693 # !J1L004 & !J1L304);


--J1L6 is slaveregister:slaveregister_inst|com_ctrl_local[0]~186
--operation mode is normal

J1L6 = J1L004 & B1L73Q & B1L83Q # !J1L004 & !B1L73Q & !B1L83Q & !B1L04Q;


--J1L7 is slaveregister:slaveregister_inst|com_ctrl_local[0]~187
--operation mode is normal

J1L7 = J1L8 & J1L088 & J1L6 & !B1L93Q;


--N1_SND_DRBT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRBT
--operation mode is normal

N1_SND_DRBT_lut_out = N1L2 # N1L8 & J1_com_ctrl_local[0] & !SB6L1;
N1_SND_DRBT = DFFE(N1_SND_DRBT_lut_out, GLOBAL(QD1_outclock0), , , );


--J1L54 is slaveregister:slaveregister_inst|command_0_local[0]~115
--operation mode is normal

J1L54 = !B1L73Q & !B1L53Q;


--J1L64 is slaveregister:slaveregister_inst|command_0_local[0]~116
--operation mode is normal

J1L64 = J1L3 & J1L593 & J1L54 & B1L54Q;


--J1L08 is slaveregister:slaveregister_inst|command_1_local[0]~32
--operation mode is normal

J1L08 = J1L64 & B1L63Q & !B1L83Q & !B1L93Q;


--E1L34 is cal_local_coincidence:inst_cal_local_coincidence|i1252~0
--operation mode is normal

E1L34 = M42_q[0] & (E1_DO_CAL_shift[0] # !J1_command_2_local[0]);


--E1_cal_cnt_en_up is cal_local_coincidence:inst_cal_local_coincidence|cal_cnt_en_up
--operation mode is normal

E1_cal_cnt_en_up_lut_out = E1L64 # E1_i101 & E1_cal_cnt_en_up & !M42_q[7];
E1_cal_cnt_en_up = DFFE(E1_cal_cnt_en_up_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_i1254 is cal_local_coincidence:inst_cal_local_coincidence|i1254
--operation mode is normal

E1_i1254 = M42_q[7] # !E1_cal_cnt_en_up;


--J1L34 is slaveregister:slaveregister_inst|command_0_local[0]~32
--operation mode is normal

J1L34 = J1L64 & !B1L83Q & !B1L63Q & !B1L93Q;


--P1_inst39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst39
--operation mode is normal

P1_inst39 = Z1_CRC_ERR & !M5L43;


--J1L912 is slaveregister:slaveregister_inst|command_5_local[0]~32
--operation mode is normal

J1L912 = J1L64 & B1L83Q & B1L63Q & B1L93Q;


--J1L581 is slaveregister:slaveregister_inst|command_4_local[0]~32
--operation mode is normal

J1L581 = J1L64 & B1L83Q & B1L93Q & !B1L63Q;


--J1L151 is slaveregister:slaveregister_inst|command_3_local[0]~32
--operation mode is normal

J1L151 = J1L64 & B1L83Q & B1L63Q & !B1L93Q;


--CD1_EOF_WAIT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF_WAIT
--operation mode is normal

CD1_EOF_WAIT_lut_out = CD1_EOF & (HD1L9Q # CD1_EOF_WAIT & HD1L7Q) # !CD1_EOF & CD1_EOF_WAIT & HD1L7Q;
CD1_EOF_WAIT = DFFE(CD1_EOF_WAIT_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--J1L1001Q is slaveregister:slaveregister_inst|tx_pack_rdy~reg0
--operation mode is normal

J1L1001Q_lut_out = J1L8 & (J1L004 & !J1L493 # !J1L004 & !J1L204);
J1L1001Q = DFFE(J1L1001Q_lut_out, GLOBAL(QD1_outclock0), , , !H1L4Q);


--Q1_inst44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst44
--operation mode is normal

Q1_inst44_lut_out = J1L1001Q;
Q1_inst44 = DFFE(Q1_inst44_lut_out, GLOBAL(QD1_outclock0), , , );


--Q1_inst46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst46
--operation mode is normal

Q1_inst46 = J1L1001Q & !Q1_inst44;


--Q1_inst48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst48
--operation mode is normal

Q1_inst48 = Q1_inst46 $ (SB6L1 & CD1L26Q & N1_SND_DAT);


--W1L81Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~reg
--operation mode is normal

W1L81Q_lut_out = (!W1L6Q & !W1L3Q) & CASCADE(W1L71);
W1L81Q = DFFE(W1L81Q_lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , );


--N1L8 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~257
--operation mode is normal

N1L8 = W1L81Q & N1_CMD_WAIT & !R1L81Q;


--N1L4 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~92
--operation mode is normal

N1L4 = CD1L26Q # R1L81Q;


--E1L24 is cal_local_coincidence:inst_cal_local_coincidence|i1251~0
--operation mode is normal

E1L24 = M42_q[1] & (E1_DO_CAL_shift[0] # !J1_command_2_local[0]);


--J1_tx_dpr_wadr_local[15] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[15]
--operation mode is normal

J1_tx_dpr_wadr_local[15]_lut_out = !W1L7Q & (J1L893 & VD1_MASTERHWDATA[15] # !J1L893 & J1_tx_dpr_wadr_local[15]);
J1_tx_dpr_wadr_local[15] = DFFE(J1_tx_dpr_wadr_local[15]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--E1L14 is cal_local_coincidence:inst_cal_local_coincidence|i1250~0
--operation mode is normal

E1L14 = M42_q[2] & (E1_DO_CAL_shift[0] # !J1_command_2_local[0]);


--Z1_DATA_OK is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DATA_OK
--operation mode is normal

Z1_DATA_OK_lut_out = GB1L11Q & Z1_BYTE0 & !BB1L7 & !GB1L92Q;
Z1_DATA_OK = DFFE(Z1_DATA_OK_lut_out, GLOBAL(QD1_outclock0), , , );


--P1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst36~29
--operation mode is normal

P1L3 = Z1_DATA_OK & (!M7_pre_out[14] # !VB1_and_node[0][6] # !M7_pre_out[15]);


--P1_inst44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst44
--operation mode is normal

P1_inst44_lut_out = J1L769Q;
P1_inst44 = DFFE(P1_inst44_lut_out, GLOBAL(QD1_outclock0), , , );


--J1L769Q is slaveregister:slaveregister_inst|rx_dpr_radr_stb~reg0
--operation mode is normal

J1L769Q_lut_out = J1L8 & (J1L004 & !J1L693 # !J1L004 & !J1L304);
J1L769Q = DFFE(J1L769Q_lut_out, GLOBAL(QD1_outclock0), , , !H1L4Q);


--P1_inst22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst22
--operation mode is normal

P1_inst22 = P1L3 $ (!P1_inst44 & J1L769Q & SB1L1);


--E1L04 is cal_local_coincidence:inst_cal_local_coincidence|i1249~0
--operation mode is normal

E1L04 = M42_q[3] & (E1_DO_CAL_shift[0] # !J1_command_2_local[0]);


--W1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~32
--operation mode is normal

W1L61 = W1L01Q & Z1_CTRL_OK;


--W1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~16
--operation mode is normal

W1L02 = W1L3Q & W1L2Q;


--E1L93 is cal_local_coincidence:inst_cal_local_coincidence|i1248~0
--operation mode is normal

E1L93 = M42_q[4] & (E1_DO_CAL_shift[0] # !J1_command_2_local[0]);


--E1L83 is cal_local_coincidence:inst_cal_local_coincidence|i1247~0
--operation mode is normal

E1L83 = M42_q[5] & (E1_DO_CAL_shift[0] # !J1_command_2_local[0]);


--E1L73 is cal_local_coincidence:inst_cal_local_coincidence|i1246~0
--operation mode is normal

E1L73 = M42_q[6] & (E1_DO_CAL_shift[0] # !J1_command_2_local[0]);


--N1L91 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON~13
--operation mode is normal

N1L91 = N1_COM_ON & !N1_DOM_REBOOT & !N1_SYS_RESET;


--N1L02 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON~14
--operation mode is normal

N1L02 = N1_SND_IDLE & CD1L26Q;


--N1_COM_OFF is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_OFF
--operation mode is normal

N1_COM_OFF_lut_out = N1L71 # N1_COM_ON & (N1_DOM_REBOOT # N1_SYS_RESET);
N1_COM_OFF = DFFE(N1_COM_OFF_lut_out, GLOBAL(QD1_outclock0), , , );


--E1L63 is cal_local_coincidence:inst_cal_local_coincidence|i1245~0
--operation mode is normal

E1L63 = M42_q[7] & (E1_DO_CAL_shift[0] # !J1_command_2_local[0]);


--P1_inst40[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[13]
--operation mode is normal

P1_inst40[13]_lut_out = M8_q[13];
P1_inst40[13] = DFFE(P1_inst40[13]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--P1_inst40[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[14]
--operation mode is normal

P1_inst40[14]_lut_out = M8_q[14];
P1_inst40[14] = DFFE(P1_inst40[14]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--E1L45 is cal_local_coincidence:inst_cal_local_coincidence|i1295~0
--operation mode is normal

E1L45 = M32_q[0] & (E1_DO_CAL_shift[1] # !J1_command_2_local[1]);


--E1_cal_cnt_en_down is cal_local_coincidence:inst_cal_local_coincidence|cal_cnt_en_down
--operation mode is normal

E1_cal_cnt_en_down_lut_out = E1L75 # E1_i104 & E1_cal_cnt_en_down & !M32_q[7];
E1_cal_cnt_en_down = DFFE(E1_cal_cnt_en_down_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1_i1297 is cal_local_coincidence:inst_cal_local_coincidence|i1297
--operation mode is normal

E1_i1297 = M32_q[7] # !E1_cal_cnt_en_down;


--E1L35 is cal_local_coincidence:inst_cal_local_coincidence|i1294~0
--operation mode is normal

E1L35 = M32_q[1] & (E1_DO_CAL_shift[1] # !J1_command_2_local[1]);


--E1L25 is cal_local_coincidence:inst_cal_local_coincidence|i1293~0
--operation mode is normal

E1L25 = M32_q[2] & (E1_DO_CAL_shift[1] # !J1_command_2_local[1]);


--E1L15 is cal_local_coincidence:inst_cal_local_coincidence|i1292~0
--operation mode is normal

E1L15 = M32_q[3] & (E1_DO_CAL_shift[1] # !J1_command_2_local[1]);


--E1L05 is cal_local_coincidence:inst_cal_local_coincidence|i1291~0
--operation mode is normal

E1L05 = M32_q[4] & (E1_DO_CAL_shift[1] # !J1_command_2_local[1]);


--E1L94 is cal_local_coincidence:inst_cal_local_coincidence|i1290~0
--operation mode is normal

E1L94 = M32_q[5] & (E1_DO_CAL_shift[1] # !J1_command_2_local[1]);


--E1L84 is cal_local_coincidence:inst_cal_local_coincidence|i1289~0
--operation mode is normal

E1L84 = M32_q[6] & (E1_DO_CAL_shift[1] # !J1_command_2_local[1]);


--E1L74 is cal_local_coincidence:inst_cal_local_coincidence|i1288~0
--operation mode is normal

E1L74 = M32_q[7] & (E1_DO_CAL_shift[1] # !J1_command_2_local[1]);


--B1L92 is ahb_slave:ahb_slave_inst|i~8147
--operation mode is normal

B1L92 = !B1L35Q & (VD1_MASTERHTRANS[0] # VD1_MASTERHTRANS[1]);


--B1L03 is ahb_slave:ahb_slave_inst|i~8148
--operation mode is normal

B1L03 = B1L43Q & (VD1_MASTERHTRANS[0] # !VD1_MASTERHTRANS[1]);


--W1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~3
--operation mode is normal

W1L8 = Z1_MTYPE_LEN1 & GB1L01Q;


--GB1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~881
--operation mode is normal

GB1L4 = LB1_dffs[6] & LB1_dffs[5] & !LB1_dffs[4];


--W1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~41
--operation mode is normal

W1L9 = W1L8 & GB1L4 & (A_nB $ !LB1_dffs[7]);


--N1L13 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_PULSE~11
--operation mode is normal

N1L13 = N1_REC_PULSE & !LC1L5Q & !GB1L92Q;


--W1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~reg
--operation mode is normal

W1L22Q_lut_out = W1L3Q & W1L2Q & W1L91;
W1L22Q = DFFE(W1L22Q_lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , );


--N1L44 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_IDLE~60
--operation mode is normal

N1L44 = W1L22Q & (N1_CMD_WAIT # N1_SND_IDLE & !CD1L26Q) # !W1L22Q & N1_SND_IDLE & !CD1L26Q;


--N1L5 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~108
--operation mode is normal

N1L5 = N1_SND_MRNB & !CD1L26Q & !R1L81Q;


--W1L1Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|bfstat_rcvd~reg
--operation mode is normal

W1L1Q_lut_out = W1L91 & !W1L3Q & !W1L2Q;
W1L1Q = DFFE(W1L1Q_lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , );


--N1L74 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRWB~28
--operation mode is normal

N1L74 = N1_CMD_WAIT & !R1L81Q & (W1L1Q # Z1_DATA_OK);


--N1L6 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~117
--operation mode is normal

N1L6 = N1_SND_MRWB & !CD1L26Q & !R1L81Q;


--N1L1 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~82
--operation mode is normal

N1L1 = N1_SND_DRAND & !CD1L26Q & !R1L81Q;


--W1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~reg
--operation mode is normal

W1L32Q_lut_out = W1L61 & W1L02 & !W1L4Q & !W1L6Q;
W1L32Q = DFFE(W1L32Q_lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , );


--Q1_inst9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst9
--operation mode is normal

Q1_inst9_lut_out = J1L103Q;
Q1_inst9 = DFFE(Q1_inst9_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--N1L3 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~91
--operation mode is normal

N1L3 = W1L32Q & Q1_inst9 & N1_CMD_WAIT & !R1L81Q;


--N1L7 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~125
--operation mode is normal

N1L7 = N1_SND_TC_DAT & !CD1L26Q & !R1L81Q;


--R1L71 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|RES~78
--operation mode is normal

R1L71 = M12_sload_path[4] & M12_sload_path[5] & M12_sload_path[6] & M12_sload_path[7];


--GB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~882
--operation mode is normal

GB1L5 = LB1_dffs[4] & LB1_dffs[3] & !LB1_dffs[5] & !LB1_dffs[1];


--BB1_crc32_en is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_en
--operation mode is normal

BB1_crc32_en_lut_out = BB1L34Q & !Z1_STF_WAIT & !Z1_START;
BB1_crc32_en = DFFE(BB1_crc32_en_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--Z1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|crc_init~233
--operation mode is normal

Z1L61 = !Z1_STF_WAIT & !Z1_START;


--WB1_i16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i16
--operation mode is normal

WB1_i16 = WB1_SRG[31] $ WB1_SRG[22];


--WB1_i17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i17
--operation mode is normal

WB1_i17 = WB1_SRG[31] $ WB1_SRG[25];


--WB1_i15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i15
--operation mode is normal

WB1_i15 = WB1_SRG[31] $ WB1_SRG[21];


--WB1_i14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i14
--operation mode is normal

WB1_i14 = WB1_SRG[31] $ WB1_SRG[15];


--WB1_i12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i12
--operation mode is normal

WB1_i12 = WB1_SRG[31] $ WB1_SRG[10];


--WB1_i13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i13
--operation mode is normal

WB1_i13 = WB1_SRG[31] $ WB1_SRG[11];


--WB1_i9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i9
--operation mode is normal

WB1_i9 = WB1_SRG[31] $ WB1_SRG[6];


--WB1_i10 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i10
--operation mode is normal

WB1_i10 = WB1_SRG[31] $ WB1_SRG[7];


--WB1_i11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i11
--operation mode is normal

WB1_i11 = WB1_SRG[31] $ WB1_SRG[9];


--WB1_i7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i7
--operation mode is normal

WB1_i7 = WB1_SRG[31] $ WB1_SRG[3];


--WB1_i8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i8
--operation mode is normal

WB1_i8 = WB1_SRG[31] $ WB1_SRG[4];


--BB1_crc32_data is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_data
--operation mode is normal

BB1_crc32_data_lut_out = BB1_srg[7];
BB1_crc32_data = DFFE(BB1_crc32_data_lut_out, GLOBAL(QD1_outclock0), , , !N1L72);


--WB1_i4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i4
--operation mode is normal

WB1_i4 = BB1_crc32_data $ WB1_SRG[31];


--WB1_i5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i5
--operation mode is normal

WB1_i5 = WB1_SRG[31] $ WB1_SRG[0];


--WB1_i6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i6
--operation mode is normal

WB1_i6 = WB1_SRG[31] $ WB1_SRG[1];


--YC1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|_~208
--operation mode is normal

YC1L1 = !M31_pre_out[7] & !M31_pre_out[6] & !M31_pre_out[5] & !M31_pre_out[4];


--YC1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|_~210
--operation mode is normal

YC1L2 = (!M31_pre_out[3] & !M31_pre_out[2] & !M31_pre_out[1] & !M31_lsb) & CASCADE(YC1L1);


--N1L22 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CRES_WAIT~16
--operation mode is normal

N1L22 = N1_CRES_WAIT & !W1L7Q;


--N1_PON is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|PON
--operation mode is normal

N1_PON_lut_out = R1L81Q # N1_PON & !M52_sload_path[5];
N1_PON = DFFE(N1_PON_lut_out, GLOBAL(QD1_outclock0), , , );


--YC1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_1~78
--operation mode is normal

YC1L71 = !M31_pre_out[1] # !M31_pre_out[2] # !M31_pre_out[3] # !M31_pre_out[4];


--YC1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_1~79
--operation mode is normal

YC1L81 = !M31_pre_out[5] & (YC1L71 # !M31_lsb) # !M31_pre_out[6];


--W1_domlev_dn_rq_ is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_dn_rq_
--operation mode is normal

W1_domlev_dn_rq__lut_out = LB1_dffs[6];
W1_domlev_dn_rq_ = DFFE(W1_domlev_dn_rq__lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , Z1L1);


--YC1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_adj~82
--operation mode is normal

YC1L51 = (W1_domlev_dn_rq_ & Z1_CTRL_OK & !M31_pre_out[7]) & CASCADE(YC1L81);


--HD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~178
--operation mode is normal

HD1L2 = HD1_TXCNT & (M41_sload_path[0] # !M41_sload_path[4] # !RB31L3);


--CD1_SEND_IDLE is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SEND_IDLE
--operation mode is normal

CD1_SEND_IDLE_lut_out = !CD1L26Q & (N1L43 # CD1_SEND_IDLE # !CD1L2);
CD1_SEND_IDLE = DFFE(CD1_SEND_IDLE_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1869
--operation mode is normal

CD1L3 = !CD1_SEND_IDLE & (N1_SND_DRBT # !CD1L2 # !N1L53);


--CD1_STF is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|STF
--operation mode is normal

CD1_STF_lut_out = CD1L11 # !CD1_SEND_IDLE & (N1L43 # !CD1L2);
CD1_STF = DFFE(CD1_STF_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1_EOF is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF
--operation mode is normal

CD1_EOF_lut_out = HD1L9Q & CD1_CRC0 # !HD1L9Q & CD1_EOF;
CD1_EOF = DFFE(CD1_EOF_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1_CRC0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0
--operation mode is normal

CD1_CRC0_lut_out = CD1_CRC1 & (CD1_CRC0 # HD1L9Q) # !CD1_CRC1 & CD1_CRC0 & !HD1L9Q;
CD1_CRC0 = DFFE(CD1_CRC0_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1870
--operation mode is normal

CD1L4 = HD1L9Q & !CD1_CRC0 # !HD1L9Q & !CD1_EOF;


--CD1_RXSHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|RXSHR8
--operation mode is normal

CD1_RXSHR8_lut_out = CD1L21 # CD1_RXSHR8 & !M81L8 & !M91L9;
CD1_RXSHR8 = DFFE(CD1_RXSHR8_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1871
--operation mode is normal

CD1L5 = M81L8 & CD1_RXSHR8 & !M91L9;


--CD1_DCMD_SEQ1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1
--operation mode is normal

CD1_DCMD_SEQ1_lut_out = CD1_DCMD_SEQ1 & (CD1_PTYPE_SEQ0 # CD1L31 # !HD1L9Q) # !CD1_DCMD_SEQ1 & CD1_PTYPE_SEQ0 & HD1L9Q;
CD1_DCMD_SEQ1 = DFFE(CD1_DCMD_SEQ1_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~390
--operation mode is normal

CD1L1 = CD1_DCMD_SEQ1 & N1_SND_TC_DAT & HD1L9Q;


--CD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1872
--operation mode is normal

CD1L6 = CD1_STF & HD1L9Q;


--CD1L79 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~41
--operation mode is normal

CD1L79 = N1_SND_DAT & (WD1_portadataout[0] # WD1_portadataout[1]);


--CD1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~184
--operation mode is normal

CD1L14 = CD1L5 # CD1L1 # CD1L6 & !CD1L79;


--CD1_TXSHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TXSHR8
--operation mode is normal

CD1_TXSHR8_lut_out = CD1L41 # CD1_TXSHR8 & !M81L8 & !M91L9;
CD1_TXSHR8 = DFFE(CD1_TXSHR8_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~185
--operation mode is normal

CD1L24 = M91L9 & (CD1_TXSHR8 # CD1_RXSHR8) # !M91L9 & CD1_TXSHR8 & M81L8;


--CD1_TC_RX_TIME is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME
--operation mode is normal

CD1_TC_RX_TIME_lut_out = CD1L5 # CD1L1 # CD1_TC_RX_TIME & !HD1L9Q;
CD1_TC_RX_TIME = DFFE(CD1_TC_RX_TIME_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1_TC_TX_TIME is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME
--operation mode is normal

CD1_TC_TX_TIME_lut_out = CD1L51 # CD1L61 # CD1_TC_TX_TIME & !HD1L9Q;
CD1_TC_TX_TIME = DFFE(CD1_TC_TX_TIME_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1_TCWFM_H is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_H
--operation mode is normal

CD1_TCWFM_H_lut_out = CD1_TCWFM_L;
CD1_TCWFM_H = DFFE(CD1_TCWFM_H_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , HD1L9Q);


--CD1L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~186
--operation mode is normal

CD1L34 = CD1_TC_RX_TIME # CD1_TC_TX_TIME # CD1_TCWFM_H # CD1_BYT3;


--CD1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~187
--operation mode is normal

CD1L44 = CD1L24 # !HD1L9Q & (CD1_CRC0 # CD1L34);


--CD1_MTYPE_LEN1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|MTYPE_LEN1
--operation mode is normal

CD1_MTYPE_LEN1_lut_out = CD1_LEN0;
CD1_MTYPE_LEN1 = DFFE(CD1_MTYPE_LEN1_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , HD1L9Q);


--CD1_CRC1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC1
--operation mode is normal

CD1_CRC1_lut_out = CD1_CRC2;
CD1_CRC1 = DFFE(CD1_CRC1_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , HD1L9Q);


--CD1_TCWF_CHK is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWF_CHK
--operation mode is normal

CD1_TCWF_CHK_lut_out = CD1_TCWFM_WT;
CD1_TCWF_CHK = DFFE(CD1_TCWF_CHK_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~188
--operation mode is normal

CD1L54 = CD1_MTYPE_LEN1 # CD1_CRC1 # CD1_TCWF_CHK & !M9L41;


--CD1_LEN0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|LEN0
--operation mode is normal

CD1_LEN0_lut_out = HD1L9Q & CD1_STF & !N1_SND_DAT # !HD1L9Q & CD1_LEN0;
CD1_LEN0 = DFFE(CD1_LEN0_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1_TCWFM_L is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_L
--operation mode is normal

CD1_TCWFM_L_lut_out = CD1L9 # CD1L71 # M91L9 & CD1_TXSHR8;
CD1_TCWFM_L = DFFE(CD1_TCWFM_L_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1_CRC2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC2
--operation mode is normal

CD1_CRC2_lut_out = CD1_CRC3;
CD1_CRC2 = DFFE(CD1_CRC2_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , HD1L9Q);


--CD1_BYT1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT1
--operation mode is normal

CD1_BYT1_lut_out = CD1_BYT0 & (CD1_BYT1 # HD1L9Q) # !CD1_BYT0 & CD1_BYT1 & !HD1L9Q;
CD1_BYT1 = DFFE(CD1_BYT1_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~189
--operation mode is normal

CD1L64 = CD1_LEN0 # CD1_TCWFM_L # CD1_CRC2 # CD1_BYT1;


--CD1_PL_INC is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC
--operation mode is normal

CD1_PL_INC_lut_out = CD1_STF & N1_SND_DAT & HD1L9Q & !CD1L81;
CD1_PL_INC = DFFE(CD1_PL_INC_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1_BYT0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0
--operation mode is normal

CD1_BYT0_lut_out = CD1L82 # CD1L81 & CD1L6 & N1_SND_DAT;
CD1_BYT0 = DFFE(CD1_BYT0_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~190
--operation mode is normal

CD1L74 = CD1_PL_INC # CD1_BYT0 # CD1L55Q & !M61L43;


--CD1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~191
--operation mode is normal

CD1L84 = CD1L44 # CD1L54 # CD1L64 # CD1L74;


--CD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1873
--operation mode is normal

CD1L7 = !N1_SND_ID & !N1_SND_TC_DAT;


--CD1L15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~81
--operation mode is normal

CD1L15 = N1L53 & CD1L7 & !N1_SND_DRBT # !HD1L9Q;


--WC1L3Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|done~reg0
--operation mode is normal

WC1L3Q_lut_out = WC1L06Q & !CD1_STF;
WC1L3Q = DFFE(WC1L3Q_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--CD1L73Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_last~reg
--operation mode is normal

CD1L73Q_lut_out = CD1L83 # CD1L22 # M91L9 & CD1_ID_SHR8;
CD1L73Q = DFFE(CD1L73Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1874
--operation mode is normal

CD1L8 = WC1L3Q & CD1L73Q;


--CD1L27 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~827
--operation mode is normal

CD1L27 = CD1L77 & !CD1L8 & (!CD1_DCMD_SEQ1 # !CD1L15);


--RB31_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

RB31_aeb_out = M41_sload_path[0] & M41_sload_path[1] & !M41_sload_path[2] & !M41_sload_path[3];


--CD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1875
--operation mode is normal

CD1L9 = CD1_TCWF_CHK & !M9L41;


--CD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1876
--operation mode is normal

CD1L01 = M91L9 & CD1_TXSHR8;


--CD1_ID_BYTE is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_BYTE
--operation mode is normal

CD1_ID_BYTE_lut_out = CD1L32 # CD1_ID_LOAD # CD1_ID_BYTE & !HD1L9Q;
CD1_ID_BYTE = DFFE(CD1_ID_BYTE_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1_ID_LOAD is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_LOAD
--operation mode is normal

CD1_ID_LOAD_lut_out = CD1_DCMD_SEQ1 & N1_SND_ID & HD1L9Q;
CD1_ID_LOAD = DFFE(CD1_ID_LOAD_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1_ID_SHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_SHR8
--operation mode is normal

CD1_ID_SHR8_lut_out = CD1L42 # CD1_ID_SHR8 & !M81L8 & !M91L9;
CD1_ID_SHR8 = DFFE(CD1_ID_SHR8_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L39 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~78
--operation mode is normal

CD1L39 = CD1_ID_BYTE # CD1_ID_LOAD # CD1_ID_SHR8 & !M91L9;


--CD1_TCWFM_WT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_WT
--operation mode is normal

CD1_TCWFM_WT_lut_out = CD1L011Q;
CD1_TCWFM_WT = DFFE(CD1_TCWFM_WT_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L011Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|tcwf_rd_next~reg
--operation mode is normal

CD1L011Q_lut_out = CD1_TCWFM_H & HD1L9Q;
CD1L011Q = DFFE(CD1L011Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L49 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~79
--operation mode is normal

CD1L49 = CD1_TCWFM_WT # CD1L011Q # CD1_TCWFM_L # CD1_TCWFM_H;


--WC1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~827
--operation mode is normal

WC1L81 = EC63L2 & (EC53L2 # CD1L59Q) # !EC63L2 & EC53L2 & !CD1L59Q;


--LB4_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

LB4_dffs[3]_lut_out = WC1L91 & (LB4_dffs[4] # HD1L9Q) # !WC1L91 & LB4_dffs[4] & !HD1L9Q;
LB4_dffs[3] = DFFE(LB4_dffs[3]_lut_out, GLOBAL(QD1_outclock0), HD1L7Q, , HD1L8Q);


--RB32_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

RB32_aeb_out = RB22_aeb_out & RB12_aeb_out & RB91_aeb_out & RB02_aeb_out;


--R1L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~105
--operation mode is normal

R1L3 = M22_sload_path[1] & M22_sload_path[6] & !M22_sload_path[2] & !M22_sload_path[4];


--R1L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~109
--operation mode is normal

R1L5 = (R1L7 & R1L8 & R1L3 & !M22_sload_path[0]) & CASCADE(R1L4);


--R1L4 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~107
--operation mode is normal

R1L4 = !M22_sload_path[3] & !M22_sload_path[5];


--LC1L9Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~34
--operation mode is normal

LC1L9Q_lut_out = RB01_agb_out & (LC1L9Q # LC1L8Q & X1L51Q) # !RB01_agb_out & LC1L8Q & X1L51Q;
LC1L9Q = DFFE(LC1L9Q_lut_out, GLOBAL(QD1_outclock0), !W1L52Q, , );


--R1L6 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~110
--operation mode is normal

R1L6 = (N1_SND_PULSE & M22_sload_path[1]) & CASCADE(R1L11);


--E1L52 is cal_local_coincidence:inst_cal_local_coincidence|i803~0
--operation mode is normal

E1L52 = E1L221 & !E1L611 & !E1L72;


--E1L58 is cal_local_coincidence:inst_cal_local_coincidence|i~1596
--operation mode is normal

E1L58 = E1L882Q & (E1L611 # E1L72 # !E1L221);


--E1L331 is cal_local_coincidence:inst_cal_local_coincidence|i~8084
--operation mode is normal

E1L331 = E1L982Q # E1L882Q & (!E1L62 # !E1L221);


--E1L26 is cal_local_coincidence:inst_cal_local_coincidence|i~431
--operation mode is normal

E1L26 = !E1_once_down[1] # !E1_once_down[0];


--E1L96 is cal_local_coincidence:inst_cal_local_coincidence|i~1361
--operation mode is normal

E1L96 = E1_once_down[0] & E1_once_down[1] & E1_once_down[2];


--E1_wait_cnt_down[0] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_down[0]
--operation mode is normal

E1_wait_cnt_down[0]_lut_out = E1L101 & (E1L092Q # E1L95 & E1_wait_cnt_down[0]) # !E1L101 & E1L95 & E1_wait_cnt_down[0];
E1_wait_cnt_down[0] = DFFE(E1_wait_cnt_down[0]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L431 is cal_local_coincidence:inst_cal_local_coincidence|i~8088
--operation mode is normal

E1L431 = !E1_wait_cnt_down[1] & !E1_wait_cnt_down[2];


--E1L82 is cal_local_coincidence:inst_cal_local_coincidence|i879~0
--operation mode is normal

E1L82 = E1_wait_cnt_down[0] # !E1_wait_cnt_down[3] # !E1L431 # !E1L811;


--E1L531 is cal_local_coincidence:inst_cal_local_coincidence|i~8089
--operation mode is normal

E1L531 = E1L982Q & (E1L092Q & !E1L82 # !E1L72) # !E1L982Q & E1L092Q & !E1L82;


--E1_i104 is cal_local_coincidence:inst_cal_local_coincidence|i104
--operation mode is normal

E1_i104 = J1_command_2_local[1] & !E1_DO_CAL_shift[1];


--E1L631 is cal_local_coincidence:inst_cal_local_coincidence|i~8090
--operation mode is normal

E1L631 = E1_lock_out_down[3] # E1_lock_out_down[2] # E1_lock_out_down[1] # E1_lock_out_down[0];


--E1L731 is cal_local_coincidence:inst_cal_local_coincidence|i~8091
--operation mode is normal

E1L731 = E1_lock_out_down[7] # E1_lock_out_down[6] # E1_lock_out_down[5] # E1_lock_out_down[4];


--E1L36 is cal_local_coincidence:inst_cal_local_coincidence|i~539
--operation mode is normal

E1L36 = E1_lock_out_down[8] & (E1L631 # E1L731) # !E1L351;


--E1_p_down is cal_local_coincidence:inst_cal_local_coincidence|p_down
--operation mode is normal

E1_p_down_lut_out = (E1_lc_wave_down_pos[8] & (E1_lc_wave_down_pos[9] # E1_lc_wave_down_pos[7] # E1_lc_wave_down_pos[6]) # !E1_lc_wave_down_pos[8] & (E1_lc_wave_down_pos[9] & (E1_lc_wave_down_pos[7] # E1_lc_wave_down_pos[6]) # !E1_lc_wave_down_pos[9] & E1_lc_wave_down_pos[7] & E1_lc_wave_down_pos[6])) & CASCADE(E1L32);
E1_p_down = DFFE(E1_p_down_lut_out, GLOBAL(QD2_outclock1), , , !H1L4Q);


--E1_lc_wave_down_neg[4] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_neg[4]
--operation mode is normal

E1_lc_wave_down_neg[4]_lut_out = E1_lc_wave_down_neg[3];
E1_lc_wave_down_neg[4] = DFFE(E1_lc_wave_down_neg[4]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_down_neg[5] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_neg[5]
--operation mode is normal

E1_lc_wave_down_neg[5]_lut_out = E1_lc_wave_down_neg[4];
E1_lc_wave_down_neg[5] = DFFE(E1_lc_wave_down_neg[5]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_down_neg[3] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_neg[3]
--operation mode is normal

E1_lc_wave_down_neg[3]_lut_out = E1_lc_wave_down_neg[2];
E1_lc_wave_down_neg[3] = DFFE(E1_lc_wave_down_neg[3]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_down_neg[2] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_neg[2]
--operation mode is normal

E1_lc_wave_down_neg[2]_lut_out = E1_lc_wave_down_neg[1];
E1_lc_wave_down_neg[2] = DFFE(E1_lc_wave_down_neg[2]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1L02 is cal_local_coincidence:inst_cal_local_coincidence|i697~296
--operation mode is normal

E1L02 = E1_lc_wave_down_neg[4] & (E1_lc_wave_down_neg[5] & (E1_lc_wave_down_neg[3] # E1_lc_wave_down_neg[2]) # !E1_lc_wave_down_neg[5] & E1_lc_wave_down_neg[3] & E1_lc_wave_down_neg[2]) # !E1_lc_wave_down_neg[4] & E1_lc_wave_down_neg[5] & E1_lc_wave_down_neg[3] & E1_lc_wave_down_neg[2];

--E1L32 is cal_local_coincidence:inst_cal_local_coincidence|i697~300
--operation mode is normal

E1L32 = E1_lc_wave_down_neg[4] & (E1_lc_wave_down_neg[5] & (E1_lc_wave_down_neg[3] # E1_lc_wave_down_neg[2]) # !E1_lc_wave_down_neg[5] & E1_lc_wave_down_neg[3] & E1_lc_wave_down_neg[2]) # !E1_lc_wave_down_neg[4] & E1_lc_wave_down_neg[5] & E1_lc_wave_down_neg[3] & E1_lc_wave_down_neg[2];


--E1_lc_wave_down_pos[8] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_pos[8]
--operation mode is normal

E1_lc_wave_down_pos[8]_lut_out = E1_lc_wave_down_pos[7];
E1_lc_wave_down_pos[8] = DFFE(E1_lc_wave_down_pos[8]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_down_pos[9] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_pos[9]
--operation mode is normal

E1_lc_wave_down_pos[9]_lut_out = E1_lc_wave_down_pos[8];
E1_lc_wave_down_pos[9] = DFFE(E1_lc_wave_down_pos[9]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_down_pos[7] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_pos[7]
--operation mode is normal

E1_lc_wave_down_pos[7]_lut_out = E1_lc_wave_down_pos[6];
E1_lc_wave_down_pos[7] = DFFE(E1_lc_wave_down_pos[7]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_down_pos[6] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_pos[6]
--operation mode is normal

E1_lc_wave_down_pos[6]_lut_out = E1_lc_wave_down_pos[5];
E1_lc_wave_down_pos[6] = DFFE(E1_lc_wave_down_pos[6]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1L12 is cal_local_coincidence:inst_cal_local_coincidence|i697~297
--operation mode is normal

E1L12 = E1_lc_wave_down_pos[8] & (E1_lc_wave_down_pos[9] & (E1_lc_wave_down_pos[7] # E1_lc_wave_down_pos[6]) # !E1_lc_wave_down_pos[9] & E1_lc_wave_down_pos[7] & E1_lc_wave_down_pos[6]) # !E1_lc_wave_down_pos[8] & E1_lc_wave_down_pos[9] & E1_lc_wave_down_pos[7] & E1_lc_wave_down_pos[6];


--E1L22 is cal_local_coincidence:inst_cal_local_coincidence|i697~298
--operation mode is normal

E1L22 = E1L36 & (E1_p_down # E1L02 & E1L12);


--E1L92 is cal_local_coincidence:inst_cal_local_coincidence|i879~18
--operation mode is normal

E1L92 = E1_wait_cnt_down[0] # E1_wait_cnt_down[1] # E1_wait_cnt_down[2] # !E1_wait_cnt_down[3];


--E1L56 is cal_local_coincidence:inst_cal_local_coincidence|i~1052
--operation mode is normal

E1L56 = E1L092Q & (E1L92 # !E1L811);


--E1L831 is cal_local_coincidence:inst_cal_local_coincidence|i~8092
--operation mode is normal

E1L831 = J1_command_2_local[2] & !E1L782Q;


--E1L18 is cal_local_coincidence:inst_cal_local_coincidence|i~1514
--operation mode is normal

E1L18 = E1_wait_cnt_down[3] & (E1L882Q # E1L982Q);


--E1L95 is cal_local_coincidence:inst_cal_local_coincidence|i~114
--operation mode is normal

E1L95 = E1L882Q # E1L982Q;


--E1L08 is cal_local_coincidence:inst_cal_local_coincidence|i~1510
--operation mode is normal

E1L08 = E1_wait_cnt_down[4] & (E1L882Q # E1L982Q);


--E1L97 is cal_local_coincidence:inst_cal_local_coincidence|i~1506
--operation mode is normal

E1L97 = E1_wait_cnt_down[6] & (E1L882Q # E1L982Q);


--E1L87 is cal_local_coincidence:inst_cal_local_coincidence|i~1502
--operation mode is normal

E1L87 = E1_wait_cnt_down[7] & (E1L882Q # E1L982Q);


--E1_i891 is cal_local_coincidence:inst_cal_local_coincidence|i891
--operation mode is normal

E1_i891 = E1L982Q # E1L092Q;


--E1L27 is cal_local_coincidence:inst_cal_local_coincidence|i~1384
--operation mode is normal

E1L27 = E1_push_cnt_down[3] $ (E1_push_cnt_down[0] & E1_push_cnt_down[1] & E1_push_cnt_down[2]);


--E1L931 is cal_local_coincidence:inst_cal_local_coincidence|i~8093
--operation mode is normal

E1L931 = E1_i891 & (E1_push_cnt_down[3] # E1L27 & E1L882Q) # !E1_i891 & E1L27 & E1L882Q;


--E1L42 is cal_local_coincidence:inst_cal_local_coincidence|i720~0
--operation mode is normal

E1L42 = E1L22 # J1_command_2_local[1] & !E1_DO_CAL_shift[1];


--E1L041 is cal_local_coincidence:inst_cal_local_coincidence|i~8094
--operation mode is normal

E1L041 = !E1L782Q & (E1L22 # J1_command_2_local[1] & !E1_DO_CAL_shift[1]);


--E1L141 is cal_local_coincidence:inst_cal_local_coincidence|i~8095
--operation mode is normal

E1L141 = E1_push_cnt_down[1] & (E1_i891 # E1L882Q & !E1_push_cnt_down[0]) # !E1_push_cnt_down[1] & E1L882Q & E1_push_cnt_down[0];


--E1L07 is cal_local_coincidence:inst_cal_local_coincidence|i~1374
--operation mode is normal

E1L07 = E1_push_cnt_down[0] $ E1_push_cnt_down[1];


--E1L17 is cal_local_coincidence:inst_cal_local_coincidence|i~1379
--operation mode is normal

E1L17 = E1_push_cnt_down[2] $ (E1_push_cnt_down[0] & E1_push_cnt_down[1]);


--E1L241 is cal_local_coincidence:inst_cal_local_coincidence|i~8096
--operation mode is normal

E1L241 = E1_i891 & (E1_push_cnt_down[2] # E1L17 & E1L882Q) # !E1_i891 & E1L17 & E1L882Q;


--E1L48 is cal_local_coincidence:inst_cal_local_coincidence|i~1587
--operation mode is normal

E1L48 = E1L06 & E1L392Q & !E1_once_up[2] & !E1_once_up[3];


--E1L38 is cal_local_coincidence:inst_cal_local_coincidence|i~1582
--operation mode is normal

E1L38 = E1L292Q & (!E1L61 # !E1L031);


--E1L341 is cal_local_coincidence:inst_cal_local_coincidence|i~8098
--operation mode is normal

E1L341 = E1L392Q # E1L292Q & (!E1L61 # !E1L031);


--E1L66 is cal_local_coincidence:inst_cal_local_coincidence|i~1306
--operation mode is normal

E1L66 = E1_once_up[0] & E1_once_up[1] & E1_once_up[2];


--E1_wait_cnt_up[0] is cal_local_coincidence:inst_cal_local_coincidence|wait_cnt_up[0]
--operation mode is normal

E1_wait_cnt_up[0]_lut_out = E1L68 & (E1L492Q # E1L85 & E1_wait_cnt_up[0]) # !E1L68 & E1L85 & E1_wait_cnt_up[0];
E1_wait_cnt_up[0] = DFFE(E1_wait_cnt_up[0]_lut_out, GLOBAL(QD1_outclock1), !H1L4Q, , );


--E1L71 is cal_local_coincidence:inst_cal_local_coincidence|i500~18
--operation mode is normal

E1L71 = E1_wait_cnt_up[0] # E1_wait_cnt_up[1] # E1_wait_cnt_up[2] # !E1_wait_cnt_up[3];


--E1L28 is cal_local_coincidence:inst_cal_local_coincidence|i~1577
--operation mode is normal

E1L28 = E1L621 & E1L492Q & !E1L71;


--E1L441 is cal_local_coincidence:inst_cal_local_coincidence|i~8102
--operation mode is normal

E1L441 = E1L28 # E1L392Q & (!E1L06 # !E1L131);


--E1_i101 is cal_local_coincidence:inst_cal_local_coincidence|i101
--operation mode is normal

E1_i101 = J1_command_2_local[0] & !E1_DO_CAL_shift[0];


--E1L541 is cal_local_coincidence:inst_cal_local_coincidence|i~8103
--operation mode is normal

E1L541 = E1_lock_out_up[3] # E1_lock_out_up[2] # E1_lock_out_up[1] # E1_lock_out_up[0];


--E1L641 is cal_local_coincidence:inst_cal_local_coincidence|i~8104
--operation mode is normal

E1L641 = E1_lock_out_up[7] # E1_lock_out_up[6] # E1_lock_out_up[5] # E1_lock_out_up[4];


--E1L16 is cal_local_coincidence:inst_cal_local_coincidence|i~407
--operation mode is normal

E1L16 = E1_lock_out_up[8] & (E1L541 # E1L641) # !E1L451;


--E1_p_up is cal_local_coincidence:inst_cal_local_coincidence|p_up
--operation mode is normal

E1_p_up_lut_out = (E1_lc_wave_up_pos[8] & (E1_lc_wave_up_pos[9] # E1_lc_wave_up_pos[7] # E1_lc_wave_up_pos[6]) # !E1_lc_wave_up_pos[8] & (E1_lc_wave_up_pos[9] & (E1_lc_wave_up_pos[7] # E1_lc_wave_up_pos[6]) # !E1_lc_wave_up_pos[9] & E1_lc_wave_up_pos[7] & E1_lc_wave_up_pos[6])) & CASCADE(E1L51);
E1_p_up = DFFE(E1_p_up_lut_out, GLOBAL(QD2_outclock1), , , !H1L4Q);


--E1_lc_wave_up_neg[4] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_neg[4]
--operation mode is normal

E1_lc_wave_up_neg[4]_lut_out = E1_lc_wave_up_neg[3];
E1_lc_wave_up_neg[4] = DFFE(E1_lc_wave_up_neg[4]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_up_neg[5] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_neg[5]
--operation mode is normal

E1_lc_wave_up_neg[5]_lut_out = E1_lc_wave_up_neg[4];
E1_lc_wave_up_neg[5] = DFFE(E1_lc_wave_up_neg[5]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_up_neg[3] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_neg[3]
--operation mode is normal

E1_lc_wave_up_neg[3]_lut_out = E1_lc_wave_up_neg[2];
E1_lc_wave_up_neg[3] = DFFE(E1_lc_wave_up_neg[3]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_up_neg[2] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_neg[2]
--operation mode is normal

E1_lc_wave_up_neg[2]_lut_out = E1_lc_wave_up_neg[1];
E1_lc_wave_up_neg[2] = DFFE(E1_lc_wave_up_neg[2]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1L21 is cal_local_coincidence:inst_cal_local_coincidence|i318~296
--operation mode is normal

E1L21 = E1_lc_wave_up_neg[4] & (E1_lc_wave_up_neg[5] & (E1_lc_wave_up_neg[3] # E1_lc_wave_up_neg[2]) # !E1_lc_wave_up_neg[5] & E1_lc_wave_up_neg[3] & E1_lc_wave_up_neg[2]) # !E1_lc_wave_up_neg[4] & E1_lc_wave_up_neg[5] & E1_lc_wave_up_neg[3] & E1_lc_wave_up_neg[2];

--E1L51 is cal_local_coincidence:inst_cal_local_coincidence|i318~300
--operation mode is normal

E1L51 = E1_lc_wave_up_neg[4] & (E1_lc_wave_up_neg[5] & (E1_lc_wave_up_neg[3] # E1_lc_wave_up_neg[2]) # !E1_lc_wave_up_neg[5] & E1_lc_wave_up_neg[3] & E1_lc_wave_up_neg[2]) # !E1_lc_wave_up_neg[4] & E1_lc_wave_up_neg[5] & E1_lc_wave_up_neg[3] & E1_lc_wave_up_neg[2];


--E1_lc_wave_up_pos[8] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_pos[8]
--operation mode is normal

E1_lc_wave_up_pos[8]_lut_out = E1_lc_wave_up_pos[7];
E1_lc_wave_up_pos[8] = DFFE(E1_lc_wave_up_pos[8]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_up_pos[9] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_pos[9]
--operation mode is normal

E1_lc_wave_up_pos[9]_lut_out = E1_lc_wave_up_pos[8];
E1_lc_wave_up_pos[9] = DFFE(E1_lc_wave_up_pos[9]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_up_pos[7] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_pos[7]
--operation mode is normal

E1_lc_wave_up_pos[7]_lut_out = E1_lc_wave_up_pos[6];
E1_lc_wave_up_pos[7] = DFFE(E1_lc_wave_up_pos[7]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_up_pos[6] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_pos[6]
--operation mode is normal

E1_lc_wave_up_pos[6]_lut_out = E1_lc_wave_up_pos[5];
E1_lc_wave_up_pos[6] = DFFE(E1_lc_wave_up_pos[6]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1L31 is cal_local_coincidence:inst_cal_local_coincidence|i318~297
--operation mode is normal

E1L31 = E1_lc_wave_up_pos[8] & (E1_lc_wave_up_pos[9] & (E1_lc_wave_up_pos[7] # E1_lc_wave_up_pos[6]) # !E1_lc_wave_up_pos[9] & E1_lc_wave_up_pos[7] & E1_lc_wave_up_pos[6]) # !E1_lc_wave_up_pos[8] & E1_lc_wave_up_pos[9] & E1_lc_wave_up_pos[7] & E1_lc_wave_up_pos[6];


--E1L41 is cal_local_coincidence:inst_cal_local_coincidence|i318~298
--operation mode is normal

E1L41 = E1L16 & (E1_p_up # E1L21 & E1L31);


--E1L46 is cal_local_coincidence:inst_cal_local_coincidence|i~1046
--operation mode is normal

E1L46 = E1L492Q & (E1L71 # !E1L621);


--E1L741 is cal_local_coincidence:inst_cal_local_coincidence|i~8105
--operation mode is normal

E1L741 = J1_command_2_local[2] & !E1L192Q;


--E1L67 is cal_local_coincidence:inst_cal_local_coincidence|i~1446
--operation mode is normal

E1L67 = E1_wait_cnt_up[3] & (E1L292Q # E1L392Q);


--E1L85 is cal_local_coincidence:inst_cal_local_coincidence|i~64
--operation mode is normal

E1L85 = E1L292Q # E1L392Q;


--E1L57 is cal_local_coincidence:inst_cal_local_coincidence|i~1442
--operation mode is normal

E1L57 = E1_wait_cnt_up[4] & (E1L292Q # E1L392Q);


--E1L47 is cal_local_coincidence:inst_cal_local_coincidence|i~1438
--operation mode is normal

E1L47 = E1_wait_cnt_up[6] & (E1L292Q # E1L392Q);


--E1L37 is cal_local_coincidence:inst_cal_local_coincidence|i~1434
--operation mode is normal

E1L37 = E1_wait_cnt_up[7] & (E1L292Q # E1L392Q);


--E1L77 is cal_local_coincidence:inst_cal_local_coincidence|i~1469
--operation mode is normal

E1L77 = E1_push_cnt_up[3] & (E1L392Q # E1L492Q);


--E1L86 is cal_local_coincidence:inst_cal_local_coincidence|i~1329
--operation mode is normal

E1L86 = E1_push_cnt_up[3] $ (E1_push_cnt_up[0] & E1_push_cnt_up[1] & E1_push_cnt_up[2]);


--E1L841 is cal_local_coincidence:inst_cal_local_coincidence|i~8106
--operation mode is normal

E1L841 = !E1L192Q & (E1L41 # J1_command_2_local[0] & !E1_DO_CAL_shift[0]);


--E1_i512 is cal_local_coincidence:inst_cal_local_coincidence|i512
--operation mode is normal

E1_i512 = E1L392Q # E1L492Q;


--E1L941 is cal_local_coincidence:inst_cal_local_coincidence|i~8107
--operation mode is normal

E1L941 = E1_push_cnt_up[1] & (E1_i512 # E1L292Q & !E1_push_cnt_up[0]) # !E1_push_cnt_up[1] & E1L292Q & E1_push_cnt_up[0];


--E1L76 is cal_local_coincidence:inst_cal_local_coincidence|i~1321
--operation mode is normal

E1L76 = E1_push_cnt_up[0] & E1_push_cnt_up[1];


--E1L051 is cal_local_coincidence:inst_cal_local_coincidence|i~8108
--operation mode is normal

E1L051 = E1_push_cnt_up[2] & (E1_i512 # E1L292Q & !E1L76) # !E1_push_cnt_up[2] & E1L292Q & E1L76;


--H1L2Q is ROC:inst_ROC|RST_state~11
--operation mode is normal

H1L2Q_lut_out = !H1L1Q;
H1L2Q = DFFE(H1L2Q_lut_out, GLOBAL(QD1_outclock0), , , );


--UB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~623
--operation mode is normal

UB1L3 = M4_sload_path[3] & !M4_sload_path[0] & !M4_sload_path[1];


--UB1L13Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~34
--operation mode is normal

UB1L13Q_lut_out = UB1L03Q # UB1L13Q & (M4_sload_path[2] # !UB1L3);
UB1L13Q = DFFE(UB1L13Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--GB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXSTOP~234
--operation mode is normal

GB1L81 = GB1L52Q & !UB1L72Q & (!M2_sload_path[2] # !GB1L41);


--GB1_rxcteq9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9
--operation mode is normal

GB1_rxcteq9 = GB1L31 & M2_sload_path[3] & !M2_sload_path[2] & !M2_sload_path[4];

--GB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9~21
--operation mode is normal

GB1L61 = GB1L31 & M2_sload_path[3] & !M2_sload_path[2] & !M2_sload_path[4];


--GB1L82Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~42
--operation mode is normal

GB1L82Q_lut_out = GB1L62Q # GB1L91Q # GB1L82Q & !GB1_rxcteq9;
GB1L82Q = DFFE(GB1L82Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--N1L52 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DRREQ_WT~11
--operation mode is normal

N1L52 = N1_DRREQ_WT & !W1L81Q;


--W1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~48
--operation mode is normal

W1L11 = W1L8 & !GB1L4 & (A_nB $ !LB1_dffs[7]);


--Z1_CTR_ERR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR
--operation mode is normal

Z1_CTR_ERR_lut_out = Z1_CTR_MSG & (GB1L92Q # Z1L81 & GB1L11Q);
Z1_CTR_ERR = DFFE(Z1_CTR_ERR_lut_out, GLOBAL(QD1_outclock0), !R1L81Q, , );


--Z1L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~88
--operation mode is normal

Z1L72 = !W1L21Q & !W1L01Q # !GB1L01Q # !Z1_DCMD_SEQ1;


--Z1L82 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~89
--operation mode is normal

Z1L82 = Z1_CTR_ERR # Z1_CRC_ERR # Z1L72 & !Z1_IDLE;


--Z1_CTR_MSG is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_MSG
--operation mode is normal

Z1_CTR_MSG_lut_out = Z1L2 & (Z1_CTR_MSG # Z1L1 & !Z1_IDLE) # !Z1L2 & Z1L1 & !Z1_IDLE;
Z1_CTR_MSG = DFFE(Z1_CTR_MSG_lut_out, GLOBAL(QD1_outclock0), !R1L81Q, , );


--Z1L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~90
--operation mode is normal

Z1L92 = Z1_CTR_MSG & (Z1_EOF_WAIT # Z1_DAT_MSG & Z1_BYTE0) # !Z1_CTR_MSG & Z1_DAT_MSG & Z1_BYTE0;


--Z1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~73
--operation mode is normal

Z1L53 = Z1_STF_WAIT # Z1_DATA_OK # Z1_CTRL_OK;


--Z1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~74
--operation mode is normal

Z1L63 = Z1L53 # W1L5 & !W1L21Q & !W1L01Q;


--Z1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~75
--operation mode is normal

Z1L73 = GB1L11Q & (Z1_EOF_WAIT # Z1_BYTE0);


--Z1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~76
--operation mode is normal

Z1L83 = Z1L63 # Z1L73 & (BB1L21 # BB1L71);


--GB1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~34
--operation mode is normal

GB1L22Q_lut_out = GB1L1 & (GB1L6 # GB1L7 # !GB1L2);
GB1L22Q = DFFE(GB1L22Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--GB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~16
--operation mode is normal

GB1L8 = GB1L22Q # GB1L01Q;


--GB1L72Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~40
--operation mode is normal

GB1L72Q_lut_out = !GB1_rxcteq5 & (GB1L72Q # GB1L32Q & UB1L72Q);
GB1L72Q = DFFE(GB1L72Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--GB1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~35
--operation mode is normal

GB1L32Q_lut_out = GB1L71 # GB1L32Q & !GB1_rxcteq5 & !UB1L72Q;
GB1L32Q = DFFE(GB1L32Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--CD1_BYT2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT2
--operation mode is normal

CD1_BYT2_lut_out = CD1_BYT1;
CD1_BYT2 = DFFE(CD1_BYT2_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , HD1L9Q);


--B1L13 is ahb_slave:ahb_slave_inst|i~8153
--operation mode is normal

B1L13 = (VD1_MASTERHTRANS[1] & (VD1_MASTERHTRANS[0] & !B1L33Q # !VD1_MASTERHTRANS[0] & VD1_MASTERHWRITE) # !VD1_MASTERHTRANS[1] & !B1L33Q) & CASCADE(B1L2);


--N1L2 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~88
--operation mode is normal

N1L2 = N1_SND_DRBT & !CD1L26Q & !R1L81Q;


--E1L54 is cal_local_coincidence:inst_cal_local_coincidence|i1267~276
--operation mode is normal

E1L54 = !M42_q[7] & (E1_cal_cnt_en_up # J1_command_2_local[0] & !E1_DO_CAL_shift[0]);


--E1_lc_wave_up_pos[4] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_pos[4]
--operation mode is normal

E1_lc_wave_up_pos[4]_lut_out = E1_lc_wave_up_pos[3];
E1_lc_wave_up_pos[4] = DFFE(E1_lc_wave_up_pos[4]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_up_pos[5] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_pos[5]
--operation mode is normal

E1_lc_wave_up_pos[5]_lut_out = E1_lc_wave_up_pos[4];
E1_lc_wave_up_pos[5] = DFFE(E1_lc_wave_up_pos[5]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_up_pos[3] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_pos[3]
--operation mode is normal

E1_lc_wave_up_pos[3]_lut_out = E1_lc_wave_up_pos[2];
E1_lc_wave_up_pos[3] = DFFE(E1_lc_wave_up_pos[3]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_up_pos[2] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_pos[2]
--operation mode is normal

E1_lc_wave_up_pos[2]_lut_out = E1_lc_wave_up_pos[1];
E1_lc_wave_up_pos[2] = DFFE(E1_lc_wave_up_pos[2]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1L43 is cal_local_coincidence:inst_cal_local_coincidence|i1165~99
--operation mode is normal

E1L43 = E1_lc_wave_up_pos[4] & (E1_lc_wave_up_pos[5] & (E1_lc_wave_up_pos[3] # E1_lc_wave_up_pos[2]) # !E1_lc_wave_up_pos[5] & E1_lc_wave_up_pos[3] & E1_lc_wave_up_pos[2]) # !E1_lc_wave_up_pos[4] & E1_lc_wave_up_pos[5] & E1_lc_wave_up_pos[3] & E1_lc_wave_up_pos[2];

--E1L53 is cal_local_coincidence:inst_cal_local_coincidence|i1165~105
--operation mode is normal

E1L53 = E1_lc_wave_up_pos[4] & (E1_lc_wave_up_pos[5] & (E1_lc_wave_up_pos[3] # E1_lc_wave_up_pos[2]) # !E1_lc_wave_up_pos[5] & E1_lc_wave_up_pos[3] & E1_lc_wave_up_pos[2]) # !E1_lc_wave_up_pos[4] & E1_lc_wave_up_pos[5] & E1_lc_wave_up_pos[3] & E1_lc_wave_up_pos[2];


--E1_lc_wave_up_neg[8] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_neg[8]
--operation mode is normal

E1_lc_wave_up_neg[8]_lut_out = E1_lc_wave_up_neg[7];
E1_lc_wave_up_neg[8] = DFFE(E1_lc_wave_up_neg[8]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_up_neg[9] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_neg[9]
--operation mode is normal

E1_lc_wave_up_neg[9]_lut_out = E1_lc_wave_up_neg[8];
E1_lc_wave_up_neg[9] = DFFE(E1_lc_wave_up_neg[9]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_up_neg[7] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_neg[7]
--operation mode is normal

E1_lc_wave_up_neg[7]_lut_out = E1_lc_wave_up_neg[6];
E1_lc_wave_up_neg[7] = DFFE(E1_lc_wave_up_neg[7]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_up_neg[6] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_neg[6]
--operation mode is normal

E1_lc_wave_up_neg[6]_lut_out = E1_lc_wave_up_neg[5];
E1_lc_wave_up_neg[6] = DFFE(E1_lc_wave_up_neg[6]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1L01 is cal_local_coincidence:inst_cal_local_coincidence|i217~193
--operation mode is normal

E1L01 = E1_lc_wave_up_neg[8] & (E1_lc_wave_up_neg[9] & (E1_lc_wave_up_neg[7] # E1_lc_wave_up_neg[6]) # !E1_lc_wave_up_neg[9] & E1_lc_wave_up_neg[7] & E1_lc_wave_up_neg[6]) # !E1_lc_wave_up_neg[8] & E1_lc_wave_up_neg[9] & E1_lc_wave_up_neg[7] & E1_lc_wave_up_neg[6];


--E1_n_up is cal_local_coincidence:inst_cal_local_coincidence|n_up
--operation mode is normal

E1_n_up_lut_out = (E1_lc_wave_up_neg[8] & (E1_lc_wave_up_neg[9] # E1_lc_wave_up_neg[7] # E1_lc_wave_up_neg[6]) # !E1_lc_wave_up_neg[8] & (E1_lc_wave_up_neg[9] & (E1_lc_wave_up_neg[7] # E1_lc_wave_up_neg[6]) # !E1_lc_wave_up_neg[9] & E1_lc_wave_up_neg[7] & E1_lc_wave_up_neg[6])) & CASCADE(E1L53);
E1_n_up = DFFE(E1_n_up_lut_out, GLOBAL(QD2_outclock1), , , !H1L4Q);


--E1L64 is cal_local_coincidence:inst_cal_local_coincidence|i1267~277
--operation mode is normal

E1L64 = E1L54 & !E1_n_up & (!E1L01 # !E1L43);


--BD1_tx_dpr_waddr[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[8]
--operation mode is normal

BD1_tx_dpr_waddr[8]_lut_out = J1_tx_dpr_wadr_local[8];
BD1_tx_dpr_waddr[8] = DFFE(BD1_tx_dpr_waddr[8]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--BD1_tx_dpr_waddr[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[1]
--operation mode is normal

BD1_tx_dpr_waddr[1]_lut_out = J1_tx_dpr_wadr_local[1];
BD1_tx_dpr_waddr[1] = DFFE(BD1_tx_dpr_waddr[1]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--BD1_tx_dpr_waddr[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[2]
--operation mode is normal

BD1_tx_dpr_waddr[2]_lut_out = J1_tx_dpr_wadr_local[2];
BD1_tx_dpr_waddr[2] = DFFE(BD1_tx_dpr_waddr[2]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--BD1_tx_dpr_waddr[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[3]
--operation mode is normal

BD1_tx_dpr_waddr[3]_lut_out = J1_tx_dpr_wadr_local[3];
BD1_tx_dpr_waddr[3] = DFFE(BD1_tx_dpr_waddr[3]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--BD1_tx_dpr_waddr[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[4]
--operation mode is normal

BD1_tx_dpr_waddr[4]_lut_out = J1_tx_dpr_wadr_local[4];
BD1_tx_dpr_waddr[4] = DFFE(BD1_tx_dpr_waddr[4]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--BD1_tx_dpr_waddr[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[5]
--operation mode is normal

BD1_tx_dpr_waddr[5]_lut_out = J1_tx_dpr_wadr_local[5];
BD1_tx_dpr_waddr[5] = DFFE(BD1_tx_dpr_waddr[5]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--BD1_tx_dpr_waddr[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[6]
--operation mode is normal

BD1_tx_dpr_waddr[6]_lut_out = J1_tx_dpr_wadr_local[6];
BD1_tx_dpr_waddr[6] = DFFE(BD1_tx_dpr_waddr[6]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--BD1_tx_dpr_waddr[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[7]
--operation mode is normal

BD1_tx_dpr_waddr[7]_lut_out = J1_tx_dpr_wadr_local[7];
BD1_tx_dpr_waddr[7] = DFFE(BD1_tx_dpr_waddr[7]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--BD1_tx_dpr_waddr[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[9]
--operation mode is normal

BD1_tx_dpr_waddr[9]_lut_out = J1_tx_dpr_wadr_local[9];
BD1_tx_dpr_waddr[9] = DFFE(BD1_tx_dpr_waddr[9]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--BD1_tx_dpr_waddr[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[10]
--operation mode is normal

BD1_tx_dpr_waddr[10]_lut_out = J1_tx_dpr_wadr_local[10];
BD1_tx_dpr_waddr[10] = DFFE(BD1_tx_dpr_waddr[10]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--BD1_tx_dpr_waddr[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[11]
--operation mode is normal

BD1_tx_dpr_waddr[11]_lut_out = J1_tx_dpr_wadr_local[11];
BD1_tx_dpr_waddr[11] = DFFE(BD1_tx_dpr_waddr[11]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--BD1_tx_dpr_waddr[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[12]
--operation mode is normal

BD1_tx_dpr_waddr[12]_lut_out = J1_tx_dpr_wadr_local[12];
BD1_tx_dpr_waddr[12] = DFFE(BD1_tx_dpr_waddr[12]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--U1_dpr_radr[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[15]
--operation mode is normal

U1_dpr_radr[15]_lut_out = J1_rx_dpr_radr_local[15];
U1_dpr_radr[15] = DFFE(U1_dpr_radr[15]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--U1_dpr_radr[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[14]
--operation mode is normal

U1_dpr_radr[14]_lut_out = J1_rx_dpr_radr_local[14];
U1_dpr_radr[14] = DFFE(U1_dpr_radr[14]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--U1_dpr_wadr[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[14]
--operation mode is normal

U1_dpr_wadr[14]_lut_out = M8_q[14];
U1_dpr_wadr[14] = DFFE(U1_dpr_wadr[14]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1_dpr_wadr[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[15]
--operation mode is normal

U1_dpr_wadr[15]_lut_out = M8_q[15];
U1_dpr_wadr[15] = DFFE(U1_dpr_wadr[15]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~152
--operation mode is normal

U1L63 = U1_dpr_radr[15] & (U1_dpr_radr[14] & !U1_dpr_wadr[14] # !U1_dpr_wadr[15]) # !U1_dpr_radr[15] & U1_dpr_radr[14] & !U1_dpr_wadr[14] & !U1_dpr_wadr[15];


--U1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~153
--operation mode is normal

U1L73 = U1_dpr_radr[15] & U1_dpr_wadr[15] & (U1_dpr_radr[14] $ !U1_dpr_wadr[14]) # !U1_dpr_radr[15] & !U1_dpr_wadr[15] & (U1_dpr_radr[14] $ !U1_dpr_wadr[14]);


--U1_dpr_radr[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[13]
--operation mode is normal

U1_dpr_radr[13]_lut_out = J1_rx_dpr_radr_local[13];
U1_dpr_radr[13] = DFFE(U1_dpr_radr[13]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--U1_dpr_wadr[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[13]
--operation mode is normal

U1_dpr_wadr[13]_lut_out = M8_q[13];
U1_dpr_wadr[13] = DFFE(U1_dpr_wadr[13]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~9
--operation mode is normal

U1L53 = U1L63 # U1L73 & U1_dpr_radr[13] & !U1_dpr_wadr[13];

--U1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~155
--operation mode is normal

U1L83 = U1L63 # U1L73 & U1_dpr_radr[13] & !U1_dpr_wadr[13];


--U1L121 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~360
--operation mode is normal

U1L121 = (!U1L29 & !U1L53) & CASCADE(U1L321);


--U1L221 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~361
--operation mode is normal

U1L221 = (U1L521 # !U1L901) & CASCADE(U1L421);


--J1L863 is slaveregister:slaveregister_inst|i1871~632
--operation mode is normal

J1L863 = TD1_q[6] & !B1L34Q;


--J1L134 is slaveregister:slaveregister_inst|i~4549
--operation mode is normal

J1L134 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[6] & !B1L53Q;


--J1L034 is slaveregister:slaveregister_inst|i~4548
--operation mode is normal

J1L034 = J1L845 & J1L945 & Q1_inst16[6] & B1L53Q;


--J1L924 is slaveregister:slaveregister_inst|i~4547
--operation mode is normal

J1L924 = J1L055 & J1L4 & J1_rx_dpr_radr_local[6] & B1L73Q;


--J1L824 is slaveregister:slaveregister_inst|i~4546
--operation mode is normal

J1L824 = J1L44 & J1L655 & M8_q[6] & !B1L04Q;


--J1L288 is slaveregister:slaveregister_inst|i~23054
--operation mode is normal

J1L288 = J1L134 # J1L034 # J1L924 # J1L824;


--J1L234 is slaveregister:slaveregister_inst|i~4550
--operation mode is normal

J1L234 = J1L945 & N1_COM_ON & J1L355 & !B1L93Q;


--J1L963 is slaveregister:slaveregister_inst|i1871~634
--operation mode is normal

J1L963 = (J1L863 # J1L553 & (J1L288 # J1L234)) & CASCADE(J1L763);


--N1L71 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_OFF~29
--operation mode is normal

N1L71 = R1L81Q # N1_COM_OFF & (!CD1L26Q # !N1_SND_IDLE);


--J1L388 is slaveregister:slaveregister_inst|i~23055
--operation mode is normal

J1L388 = TD1_q[15] & !B1L54Q;


--J1_command_5_local[15] is slaveregister:slaveregister_inst|command_5_local[15]
--operation mode is normal

J1_command_5_local[15]_lut_out = VD1_MASTERHWDATA[15];
J1_command_5_local[15] = DFFE(J1_command_5_local[15]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L912);


--J1_command_4_local[15] is slaveregister:slaveregister_inst|command_4_local[15]
--operation mode is normal

J1_command_4_local[15]_lut_out = VD1_MASTERHWDATA[15];
J1_command_4_local[15] = DFFE(J1_command_4_local[15]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L581);


--J1L488 is slaveregister:slaveregister_inst|i~23056
--operation mode is normal

J1L488 = J1_command_5_local[15] & (J1_command_4_local[15] # B1L63Q) # !J1_command_5_local[15] & J1_command_4_local[15] & !B1L63Q;


--J1_command_3_local[15] is slaveregister:slaveregister_inst|command_3_local[15]
--operation mode is normal

J1_command_3_local[15]_lut_out = VD1_MASTERHWDATA[15];
J1_command_3_local[15] = DFFE(J1_command_3_local[15]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L151);


--J1L588 is slaveregister:slaveregister_inst|i~23057
--operation mode is normal

J1L588 = B1L93Q & J1L488 # !B1L93Q & J1_command_3_local[15] & B1L63Q;


--J1_command_2_local[15] is slaveregister:slaveregister_inst|command_2_local[15]
--operation mode is normal

J1_command_2_local[15]_lut_out = VD1_MASTERHWDATA[15];
J1_command_2_local[15] = DFFE(J1_command_2_local[15]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L611);


--J1L754 is slaveregister:slaveregister_inst|i~5191
--operation mode is normal

J1L754 = J1_command_2_local[15] & B1L63Q & !B1L93Q;


--J1_command_0_local[15] is slaveregister:slaveregister_inst|command_0_local[15]
--operation mode is normal

J1_command_0_local[15]_lut_out = VD1_MASTERHWDATA[15];
J1_command_0_local[15] = DFFE(J1_command_0_local[15]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L34);


--J1_command_1_local[15] is slaveregister:slaveregister_inst|command_1_local[15]
--operation mode is normal

J1_command_1_local[15]_lut_out = !VD1_MASTERHWDATA[15];
J1_command_1_local[15] = DFFE(J1_command_1_local[15]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L08);


--J1L688 is slaveregister:slaveregister_inst|i~23058
--operation mode is normal

J1L688 = J1_command_0_local[15] & (!J1_command_1_local[15] # !B1L63Q) # !J1_command_0_local[15] & B1L63Q & !J1_command_1_local[15];


--J1L788 is slaveregister:slaveregister_inst|i~23059
--operation mode is normal

J1L788 = B1L93Q & M52_sload_path[15] & !B1L63Q # !B1L93Q & J1L688;


--J1L435 is slaveregister:slaveregister_inst|i~5646
--operation mode is normal

J1L435 = B1L73Q & (B1L83Q # J1L754) # !B1L73Q & !B1L83Q & J1L788;


--J1_rx_dpr_radr_local[15] is slaveregister:slaveregister_inst|rx_dpr_radr_local[15]
--operation mode is normal

J1_rx_dpr_radr_local[15]_lut_out = !W1L7Q & (J1L993 & VD1_MASTERHWDATA[15] # !J1L993 & J1_rx_dpr_radr_local[15]);
J1_rx_dpr_radr_local[15] = DFFE(J1_rx_dpr_radr_local[15]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , );


--J1_com_ctrl_local[15] is slaveregister:slaveregister_inst|com_ctrl_local[15]
--operation mode is normal

J1_com_ctrl_local[15]_lut_out = VD1_MASTERHWDATA[15];
J1_com_ctrl_local[15] = DFFE(J1_com_ctrl_local[15]_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L7);


--J1L888 is slaveregister:slaveregister_inst|i~23060
--operation mode is normal

J1L888 = J1_tx_dpr_wadr_local[15] & (J1_com_ctrl_local[15] # B1L93Q) # !J1_tx_dpr_wadr_local[15] & J1_com_ctrl_local[15] & !B1L93Q;


--J1L988 is slaveregister:slaveregister_inst|i~23061
--operation mode is normal

J1L988 = B1L63Q & J1_rx_dpr_radr_local[15] & B1L93Q # !B1L63Q & J1L888;


--J1L535 is slaveregister:slaveregister_inst|i~5647
--operation mode is normal

J1L535 = J1L435 & (J1L988 # !B1L83Q) # !J1L435 & J1L588 & B1L83Q;


--J1L663 is slaveregister:slaveregister_inst|i1862~398
--operation mode is normal

J1L663 = (J1L109 # J1L388 # J1L846 & J1L535) & CASCADE(J1L363);


--J1L098 is slaveregister:slaveregister_inst|i~23063
--operation mode is normal

J1L098 = J1L845 & J1L945 & J1_tx_dpr_wadr_local[15] & !B1L53Q;


--Q1_inst16[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[15]
--operation mode is normal

Q1_inst16[15]_lut_out = M71_q[15];
Q1_inst16[15] = DFFE(Q1_inst16[15]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst50);


--J1L198 is slaveregister:slaveregister_inst|i~23064
--operation mode is normal

J1L198 = J1L845 & J1L945 & Q1_inst16[15] & B1L53Q;


--J1L298 is slaveregister:slaveregister_inst|i~23065
--operation mode is normal

J1L298 = J1L055 & J1L4 & J1_rx_dpr_radr_local[15] & B1L73Q;


--J1L398 is slaveregister:slaveregister_inst|i~23066
--operation mode is normal

J1L398 = J1L44 & J1L655 & M8_q[15] & !B1L04Q;


--J1L009 is slaveregister:slaveregister_inst|i~23078
--operation mode is normal

J1L009 = (J1L098 # J1L198 # J1L298 # J1L398) & CASCADE(J1L463);


--E1L65 is cal_local_coincidence:inst_cal_local_coincidence|i1310~282
--operation mode is normal

E1L65 = !M32_q[7] & (E1_cal_cnt_en_down # J1_command_2_local[1] & !E1_DO_CAL_shift[1]);


--E1_lc_wave_down_pos[4] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_pos[4]
--operation mode is normal

E1_lc_wave_down_pos[4]_lut_out = E1_lc_wave_down_pos[3];
E1_lc_wave_down_pos[4] = DFFE(E1_lc_wave_down_pos[4]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_down_pos[5] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_pos[5]
--operation mode is normal

E1_lc_wave_down_pos[5]_lut_out = E1_lc_wave_down_pos[4];
E1_lc_wave_down_pos[5] = DFFE(E1_lc_wave_down_pos[5]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_down_pos[3] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_pos[3]
--operation mode is normal

E1_lc_wave_down_pos[3]_lut_out = E1_lc_wave_down_pos[2];
E1_lc_wave_down_pos[3] = DFFE(E1_lc_wave_down_pos[3]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_down_pos[2] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_pos[2]
--operation mode is normal

E1_lc_wave_down_pos[2]_lut_out = E1_lc_wave_down_pos[1];
E1_lc_wave_down_pos[2] = DFFE(E1_lc_wave_down_pos[2]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1L23 is cal_local_coincidence:inst_cal_local_coincidence|i1069~99
--operation mode is normal

E1L23 = E1_lc_wave_down_pos[4] & (E1_lc_wave_down_pos[5] & (E1_lc_wave_down_pos[3] # E1_lc_wave_down_pos[2]) # !E1_lc_wave_down_pos[5] & E1_lc_wave_down_pos[3] & E1_lc_wave_down_pos[2]) # !E1_lc_wave_down_pos[4] & E1_lc_wave_down_pos[5] & E1_lc_wave_down_pos[3] & E1_lc_wave_down_pos[2];

--E1L33 is cal_local_coincidence:inst_cal_local_coincidence|i1069~105
--operation mode is normal

E1L33 = E1_lc_wave_down_pos[4] & (E1_lc_wave_down_pos[5] & (E1_lc_wave_down_pos[3] # E1_lc_wave_down_pos[2]) # !E1_lc_wave_down_pos[5] & E1_lc_wave_down_pos[3] & E1_lc_wave_down_pos[2]) # !E1_lc_wave_down_pos[4] & E1_lc_wave_down_pos[5] & E1_lc_wave_down_pos[3] & E1_lc_wave_down_pos[2];


--E1_lc_wave_down_neg[8] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_neg[8]
--operation mode is normal

E1_lc_wave_down_neg[8]_lut_out = E1_lc_wave_down_neg[7];
E1_lc_wave_down_neg[8] = DFFE(E1_lc_wave_down_neg[8]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_down_neg[9] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_neg[9]
--operation mode is normal

E1_lc_wave_down_neg[9]_lut_out = E1_lc_wave_down_neg[8];
E1_lc_wave_down_neg[9] = DFFE(E1_lc_wave_down_neg[9]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_down_neg[7] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_neg[7]
--operation mode is normal

E1_lc_wave_down_neg[7]_lut_out = E1_lc_wave_down_neg[6];
E1_lc_wave_down_neg[7] = DFFE(E1_lc_wave_down_neg[7]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_down_neg[6] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_neg[6]
--operation mode is normal

E1_lc_wave_down_neg[6]_lut_out = E1_lc_wave_down_neg[5];
E1_lc_wave_down_neg[6] = DFFE(E1_lc_wave_down_neg[6]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1L11 is cal_local_coincidence:inst_cal_local_coincidence|i241~193
--operation mode is normal

E1L11 = E1_lc_wave_down_neg[8] & (E1_lc_wave_down_neg[9] & (E1_lc_wave_down_neg[7] # E1_lc_wave_down_neg[6]) # !E1_lc_wave_down_neg[9] & E1_lc_wave_down_neg[7] & E1_lc_wave_down_neg[6]) # !E1_lc_wave_down_neg[8] & E1_lc_wave_down_neg[9] & E1_lc_wave_down_neg[7] & E1_lc_wave_down_neg[6];


--E1_n_down is cal_local_coincidence:inst_cal_local_coincidence|n_down
--operation mode is normal

E1_n_down_lut_out = (E1_lc_wave_down_neg[8] & (E1_lc_wave_down_neg[9] # E1_lc_wave_down_neg[7] # E1_lc_wave_down_neg[6]) # !E1_lc_wave_down_neg[8] & (E1_lc_wave_down_neg[9] & (E1_lc_wave_down_neg[7] # E1_lc_wave_down_neg[6]) # !E1_lc_wave_down_neg[9] & E1_lc_wave_down_neg[7] & E1_lc_wave_down_neg[6])) & CASCADE(E1L33);
E1_n_down = DFFE(E1_n_down_lut_out, GLOBAL(QD2_outclock1), , , !H1L4Q);


--E1L75 is cal_local_coincidence:inst_cal_local_coincidence|i1310~283
--operation mode is normal

E1L75 = E1L65 & !E1_n_down & (!E1L11 # !E1L23);


--J1L103Q is slaveregister:slaveregister_inst|dom_id[48]~reg0
--operation mode is normal

J1L103Q_lut_out = VD1_MASTERHWDATA[16];
J1L103Q = DFFE(J1L103Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--N1L41 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~159
--operation mode is normal

N1L41 = (!W1L1Q & !Z1_DATA_OK & (!Q1_inst9 # !W1L32Q)) & CASCADE(N1L51);


--BB1L34Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~22
--operation mode is normal

BB1L34Q_lut_out = Z1L61 & (BB1L6 # BB1L34Q & !BB1L3);
BB1L34Q = DFFE(BB1L34Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--BB1_srg[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[7]
--operation mode is normal

BB1_srg[7]_lut_out = BB1L81 # BB1L24Q & LB1_dffs[7];
BB1_srg[7] = DFFE(BB1_srg[7]_lut_out, GLOBAL(QD1_outclock0), , , BB1L04);


--RB61_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

RB61_aeb_out = M51_sload_path[0] & M51_sload_path[3] & !M51_sload_path[1] & !M51_sload_path[2];


--N1L63 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~27
--operation mode is normal

N1L63 = !N1_SND_IDLE & !N1_SND_MRNB & !N1_SND_MRWB;


--N1L43 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~0
--operation mode is normal

N1L43 = N1_SND_DRBT # N1_SND_DRAND # !N1L63;


--CD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1877
--operation mode is normal

CD1L11 = CD1_STF & !HD1L9Q;


--CD1L501Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~reg
--operation mode is normal

CD1L501Q_lut_out = CD1L301 # CD1L401 # CD1L52 & CD1_TXSHR8;
CD1L501Q = DFFE(CD1L501Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1878
--operation mode is normal

CD1L21 = CD1_TC_RX_TIME & HD1L9Q;


--CD1_PTYPE_SEQ0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PTYPE_SEQ0
--operation mode is normal

CD1_PTYPE_SEQ0_lut_out = CD1_MTYPE_LEN1;
CD1_PTYPE_SEQ0 = DFFE(CD1_PTYPE_SEQ0_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , HD1L9Q);


--CD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1879
--operation mode is normal

CD1L31 = N1L53 & !N1_SND_DRBT & !N1_SND_ID & !N1_SND_TC_DAT;


--CD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1880
--operation mode is normal

CD1L41 = CD1_TC_TX_TIME & HD1L9Q;


--CD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1881
--operation mode is normal

CD1L51 = M81L8 & CD1_TXSHR8 & !M91L9;


--CD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1882
--operation mode is normal

CD1L61 = M91L9 & CD1_RXSHR8;


--LC1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~reg
--operation mode is normal

LC1L91Q_lut_out = LC1L3 # LC1L81 # LC1L9Q & !RB01_agb_out;
LC1L91Q = DFFE(LC1L91Q_lut_out, GLOBAL(QD1_outclock0), !W1L52Q, , );


--LC1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_sload~reg
--operation mode is normal

LC1L02Q_lut_out = RB01_agb_out & !LC1L41Q & N1_REC_PULSE # !RB01_agb_out & (LC1L9Q # !LC1L41Q & N1_REC_PULSE);
LC1L02Q = DFFE(LC1L02Q_lut_out, GLOBAL(QD1_outclock0), !W1L52Q, , );


--CD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1883
--operation mode is normal

CD1L71 = CD1_TCWFM_L & !HD1L9Q;


--CD1_CRC3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC3
--operation mode is normal

CD1_CRC3_lut_out = WC1L3Q & (CD1L73Q # CD1_CRC3 & !HD1L9Q) # !WC1L3Q & CD1_CRC3 & !HD1L9Q;
CD1_CRC3 = DFFE(CD1_CRC3_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT1~24
--operation mode is normal

CD1L03 = CD1_BYT0 & (CD1_BYT1 # HD1L9Q) # !CD1_BYT0 & CD1_BYT1 & !HD1L9Q;


--CD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1884
--operation mode is normal

CD1L81 = !WD1_portadataout[0] & !WD1_portadataout[1];


--CD1L89 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~42
--operation mode is normal

CD1L89 = CD1_STF & N1_SND_DAT & HD1L9Q & !CD1L81;


--CD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1885
--operation mode is normal

CD1L91 = CD1_BYT0 & !HD1L9Q;


--CD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0~19
--operation mode is normal

CD1L82 = CD1_PL_INC # CD1L91 # CD1L55Q & !M61L43;


--CD1L99Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en~reg
--operation mode is normal

CD1L99Q_lut_out = CD1L3 # CD1L11 # CD1L45 # CD1L89;
CD1L99Q = DFFE(CD1L99Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--WC1L06Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~24
--operation mode is normal

WC1L06Q_lut_out = !CD1_STF & (WC1L06Q # WC1L95Q & !WC1L9);
WC1L06Q = DFFE(WC1L06Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1886
--operation mode is normal

CD1L02 = M9L41 & CD1_TCWF_CHK;


--CD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1887
--operation mode is normal

CD1L12 = CD1_DCMD_SEQ1 & HD1L9Q & (N1_SND_DRBT # !N1L53);


--CD1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~45
--operation mode is normal

CD1L83 = CD1L02 # CD1L12 # M61L43 & CD1L55Q;


--CD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1888
--operation mode is normal

CD1L22 = CD1L73Q & !WC1L3Q;


--CD1L87Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg
--operation mode is normal

CD1L87Q_lut_out = CD1L57 # !CD1L27 # !CD1L78;
CD1L87Q = DFFE(CD1L87Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--UC1_q[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]
UC1_q[8]_data_in = COM_AD_D[8];
UC1_q[8]_write_enable = SC1_valid_wreq;
UC1_q[8]_clock_0 = GLOBAL(QD1_outclock0);
UC1_q[8]_clock_1 = GLOBAL(QD1_outclock0);
UC1_q[8]_clear_0 = !LC1L41Q;
UC1_q[8]_clock_enable_1 = SC1_valid_rreq;
UC1_q[8]_write_address = WR_ADDR(M21_sload_path[0], M21_sload_path[1], M21_sload_path[2], M21_sload_path[3], M21_sload_path[4], M21_sload_path[5]);
UC1_q[8]_read_address = RD_ADDR(UC1L21, M11_sload_path[0], M11_sload_path[1], M11_sload_path[2], M11_sload_path[3], M11_sload_path[4]);
UC1_q[8] = MEMORY_SEGMENT(UC1_q[8]_data_in, UC1_q[8]_write_enable, UC1_q[8]_clock_0, UC1_q[8]_clock_1, UC1_q[8]_clear_0, , , UC1_q[8]_clock_enable_1, VCC, UC1_q[8]_write_address, UC1_q[8]_read_address);


--UC1_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0]
UC1_q[0]_data_in = COM_AD_D[0];
UC1_q[0]_write_enable = SC1_valid_wreq;
UC1_q[0]_clock_0 = GLOBAL(QD1_outclock0);
UC1_q[0]_clock_1 = GLOBAL(QD1_outclock0);
UC1_q[0]_clear_0 = !LC1L41Q;
UC1_q[0]_clock_enable_1 = SC1_valid_rreq;
UC1_q[0]_write_address = WR_ADDR(M21_sload_path[0], M21_sload_path[1], M21_sload_path[2], M21_sload_path[3], M21_sload_path[4], M21_sload_path[5]);
UC1_q[0]_read_address = RD_ADDR(UC1L21, M11_sload_path[0], M11_sload_path[1], M11_sload_path[2], M11_sload_path[3], M11_sload_path[4]);
UC1_q[0] = MEMORY_SEGMENT(UC1_q[0]_data_in, UC1_q[0]_write_enable, UC1_q[0]_clock_0, UC1_q[0]_clock_1, UC1_q[0]_clear_0, , , UC1_q[0]_clock_enable_1, VCC, UC1_q[0]_write_address, UC1_q[0]_read_address);


--CD1L17Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~reg
--operation mode is normal

CD1L17Q_lut_out = CD1L25 # CD1L8 # CD1L66 # CD1L96;
CD1L17Q = DFFE(CD1L17Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--EC72L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

EC72L1 = CD1L87Q # CD1L17Q & UC1_q[8] # !CD1L17Q & UC1_q[0];


--LB3_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

LB3_dffs[0]_lut_out = J1L252Q & (LB3_dffs[1] # CD1_ID_LOAD) # !J1L252Q & LB3_dffs[1] & !CD1_ID_LOAD;
LB3_dffs[0] = DFFE(LB3_dffs[0]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--EC72L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|result_node~16
--operation mode is normal

EC72L2 = (LB3_dffs[0] & !CD1L17Q # !CD1L87Q) & CASCADE(EC72L1);


--CD1L29Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~reg
--operation mode is normal

CD1L29Q_lut_out = CD1L3 # CD1L25 # CD1L98 # !CD1L78;
CD1L29Q = DFFE(CD1L29Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--CD1L68Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~reg
--operation mode is normal

CD1L68Q_lut_out = CD1L08 # CD1L28 # CD1L58 # CD1_CRC2;
CD1L68Q = DFFE(CD1L68Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--EC62L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

EC62L1 = CD1L29Q # CD1L68Q & EC32L2 # !CD1L68Q & EC22L2;


--EC42L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node~111
--operation mode is normal

EC42L2 = N1_SND_DRBT # N1_SND_IDLE # N1_SND_MRNB # N1_SND_ID;


--EC42_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node
--operation mode is normal

EC42_result_node = CD1L87Q & (CD1L17Q & EC42L2 # !CD1L17Q & !M31_lsb);


--EC62L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|result_node~24
--operation mode is normal

EC62L2 = (CD1L68Q & EC52L1 # !CD1L68Q & EC42_result_node # !CD1L29Q) & CASCADE(EC62L1);


--CD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1889
--operation mode is normal

CD1L32 = M81L8 & CD1_ID_SHR8 & !M91L9;


--CD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1890
--operation mode is normal

CD1L42 = CD1_ID_BYTE & HD1L9Q;


--WC1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~828
--operation mode is normal

WC1L91 = EC54L2 & (EC44L2 # CD1L59Q) # !EC54L2 & EC44L2 & !CD1L59Q;


--LB4_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

LB4_dffs[4]_lut_out = WC1L12 & (LB4_dffs[5] # HD1L9Q) # !WC1L12 & LB4_dffs[5] & !HD1L9Q;
LB4_dffs[4] = DFFE(LB4_dffs[4]_lut_out, GLOBAL(QD1_outclock0), HD1L7Q, , HD1L8Q);


--RB22_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

RB22_aeb_out = M22_sload_path[14] & !M22_sload_path[12] & !M22_sload_path[13];


--RB12_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out
--operation mode is normal

RB12_aeb_out = M22_sload_path[9] & M22_sload_path[10] & M22_sload_path[11] & !M22_sload_path[8];


--RB91_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

RB91_aeb_out = M22_sload_path[0] & M22_sload_path[1] & M22_sload_path[2] & M22_sload_path[3];


--RB02_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out
--operation mode is normal

RB02_aeb_out = M22_sload_path[4] & !M22_sload_path[5] & !M22_sload_path[6] & !M22_sload_path[7];


--LC1L8Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~33
--operation mode is normal

LC1L8Q_lut_out = M9L41 & (LC1L01Q # LC1L8Q & !X1L51Q) # !M9L41 & LC1L8Q & !X1L51Q;
LC1L8Q = DFFE(LC1L8Q_lut_out, GLOBAL(QD1_outclock0), !W1L52Q, , );


--X1L51Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|hl_edge~reg
--operation mode is normal

X1L51Q_lut_out = UB1L32Q;
X1L51Q = DFFE(X1L51Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--FB1_inst10[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[9]
--operation mode is normal

FB1_inst10[9]_lut_out = COM_AD_D[9];
FB1_inst10[9] = DFFE(FB1_inst10[9]_lut_out, GLOBAL(QD1_outclock0), , , );


--RB01_agb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out
--operation mode is normal

RB01_agb_out = FB1_inst10[9] & (RB01_lcarry[8] # !COM_AD_D[9]) # !FB1_inst10[9] & RB01_lcarry[8] & !COM_AD_D[9];


--R1L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~102
--operation mode is normal

R1L11 = (M22_sload_path[2] & !M22_sload_path[4]) & CASCADE(R1L21);


--E1_lc_wave_down_neg[1] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_neg[1]
--operation mode is normal

E1_lc_wave_down_neg[1]_lut_out = E1_lc_wave_down_neg[0];
E1_lc_wave_down_neg[1] = DFFE(E1_lc_wave_down_neg[1]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1_lc_wave_up_neg[1] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_neg[1]
--operation mode is normal

E1_lc_wave_up_neg[1]_lut_out = E1_lc_wave_up_neg[0];
E1_lc_wave_up_neg[1] = DFFE(E1_lc_wave_up_neg[1]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--H1L1Q is ROC:inst_ROC|RST_state~10
--operation mode is normal

H1L1Q_lut_out = VCC;
H1L1Q = DFFE(H1L1Q_lut_out, GLOBAL(QD1_outclock0), , , );


--RB5_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

RB5_aeb_out = RB4_aeb_out & RB3_aeb_out;


--UB1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|ct_aclr~reg
--operation mode is normal

UB1L02Q_lut_out = !UB1L9 & !UB1L01 & (!UB1L33Q # !UB1L4);
UB1L02Q = DFFE(UB1L02Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--UB1L03Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~33
--operation mode is normal

UB1L03Q_lut_out = UB1L92Q & (UB1L11 # UB1L8 & X1_lrg_lev);
UB1L03Q = DFFE(UB1L03Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--GB1L62Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~38
--operation mode is normal

GB1L62Q_lut_out = GB1L41 & GB1L32Q & M2_sload_path[2] & !UB1L72Q;
GB1L62Q = DFFE(GB1L62Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--Z1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR~43
--operation mode is normal

Z1L81 = BB1L21 # BB1L71 # !Z1_EOF_WAIT;


--GB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~883
--operation mode is normal

GB1L6 = LB1_dffs[1] & (LB1_dffs[3] # !LB1_dffs[5]) # !LB1_dffs[1] & (LB1_dffs[6] # LB1_dffs[3] & LB1_dffs[5]);


--GB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~884
--operation mode is normal

GB1L7 = LB1_dffs[4] & !LB1_dffs[3] # !LB1_dffs[4] & !LB1_dffs[6];


--J1L498 is slaveregister:slaveregister_inst|i~23068
--operation mode is normal

J1L498 = !B1L64Q & !B1L74Q & !B1L84Q;


--J1L793 is slaveregister:slaveregister_inst|i2057~200
--operation mode is normal

J1L793 = B1L34Q & B1L14Q & !B1L24Q & !B1L44Q;


--J1L8 is slaveregister:slaveregister_inst|com_ctrl_local[0]~220
--operation mode is normal

J1L8 = (J1L498 & (B1L05Q & B1L54Q # !B1L05Q & !B1L54Q & J1L793)) & CASCADE(J1L9);


--E1_lc_wave_up_pos[1] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_pos[1]
--operation mode is normal

E1_lc_wave_up_pos[1]_lut_out = E1_lc_wave_up_pos[0];
E1_lc_wave_up_pos[1] = DFFE(E1_lc_wave_up_pos[1]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--W1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~35
--operation mode is normal

W1L71 = W1L01Q & W1L4Q & W1L2Q & Z1_CTRL_OK;


--BD1_tx_dpr_waddr[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[0]
--operation mode is normal

BD1_tx_dpr_waddr[0]_lut_out = J1_tx_dpr_wadr_local[0];
BD1_tx_dpr_waddr[0] = DFFE(BD1_tx_dpr_waddr[0]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Q1_inst46);


--U1L811 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~347
--operation mode is normal

U1L811 = U1L621 # !U1L28;


--U1L321 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~362
--operation mode is normal

U1L321 = (!U1L48 & !U1L68 & !U1L88 & !U1L09) & CASCADE(U1L811);


--U1L421 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~363
--operation mode is normal

U1L421 = (!U1L111 & !U1L311 & !U1L511 & !U1L711) & CASCADE(U1L83);


--U1_dpr_wadr[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[8]
--operation mode is normal

U1_dpr_wadr[8]_lut_out = M8_q[8];
U1_dpr_wadr[8] = DFFE(U1_dpr_wadr[8]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1_dpr_radr[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[8]
--operation mode is normal

U1_dpr_radr[8]_lut_out = J1_rx_dpr_radr_local[8];
U1_dpr_radr[8] = DFFE(U1_dpr_radr[8]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--P1_inst40[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[15]
--operation mode is normal

P1_inst40[15]_lut_out = M8_q[15];
P1_inst40[15] = DFFE(P1_inst40[15]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , Z1_DCMD_SEQ1);


--E1_lc_wave_down_pos[1] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_pos[1]
--operation mode is normal

E1_lc_wave_down_pos[1]_lut_out = E1_lc_wave_down_pos[0];
E1_lc_wave_down_pos[1] = DFFE(E1_lc_wave_down_pos[1]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--N1L31 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~157
--operation mode is normal

N1L31 = N1_CMD_WAIT & !W1L52Q & !W1L7Q & !W1L42Q;


--N1L51 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~160
--operation mode is normal

N1L51 = (!W1L22Q & !W1L81Q) & CASCADE(N1L31);


--BB1L24Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~21
--operation mode is normal

BB1L24Q_lut_out = Z1L61 & (BB1L4 # BB1L3 & BB1L34Q);
BB1L24Q = DFFE(BB1L24Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--BB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i37~57
--operation mode is normal

BB1L6 = BB1L24Q & GB1L01Q;


--BB1_loopcnt[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0]
--operation mode is normal

BB1_loopcnt[0]_lut_out = BB1L34Q & (!BB1L14Q # !BB1_loopcnt[0]) # !BB1L34Q & BB1_loopcnt[0] & !BB1L14Q;
BB1_loopcnt[0] = DFFE(BB1_loopcnt[0]_lut_out, GLOBAL(QD1_outclock0), , , BB1L04);


--BB1_loopcnt[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1]
--operation mode is normal

BB1_loopcnt[1]_lut_out = BB1_loopcnt[1] & (BB1L34Q & !BB1_loopcnt[0] # !BB1L14Q) # !BB1_loopcnt[1] & BB1L34Q & BB1_loopcnt[0];
BB1_loopcnt[1] = DFFE(BB1_loopcnt[1]_lut_out, GLOBAL(QD1_outclock0), , , BB1L04);


--BB1_loopcnt[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[2]
--operation mode is normal

BB1_loopcnt[2]_lut_out = BB1_loopcnt[2] & (BB1L34Q & !BB1L91 # !BB1L14Q) # !BB1_loopcnt[2] & BB1L34Q & BB1L91;
BB1_loopcnt[2] = DFFE(BB1_loopcnt[2]_lut_out, GLOBAL(QD1_outclock0), , , BB1L04);


--BB1_loopcnt[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[3]
--operation mode is normal

BB1_loopcnt[3]_lut_out = BB1_loopcnt[3] & (BB1L34Q & !BB1L5 # !BB1L14Q) # !BB1_loopcnt[3] & BB1L34Q & BB1L5;
BB1_loopcnt[3] = DFFE(BB1_loopcnt[3]_lut_out, GLOBAL(QD1_outclock0), , , BB1L04);


--BB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~44
--operation mode is normal

BB1L3 = BB1_loopcnt[0] & BB1_loopcnt[1] & BB1_loopcnt[2] & !BB1_loopcnt[3];


--BB1_srg[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[6]
--operation mode is normal

BB1_srg[6]_lut_out = BB1L02 # BB1L24Q & LB1_dffs[6];
BB1_srg[6] = DFFE(BB1_srg[6]_lut_out, GLOBAL(QD1_outclock0), , , BB1L04);


--BB1L14Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~20
--operation mode is normal

BB1L14Q_lut_out = !Z1_STF_WAIT & !Z1_START;
BB1L14Q = DFFE(BB1L14Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--BB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~715
--operation mode is normal

BB1L81 = BB1_srg[6] & (BB1L34Q # BB1_srg[7] & !BB1L14Q) # !BB1_srg[6] & BB1_srg[7] & !BB1L14Q;


--N1L92 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~61
--operation mode is normal

N1L92 = !N1_CRES_WAIT & !N1_REC_PULSE & !N1_REC_WT & !N1_CMD_WAIT;


--BB1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[7]~0
--operation mode is normal

BB1L04 = !Z1_STF_WAIT & !Z1_START & (N1_DRREQ_WT # !N1L92);


--CD1L301 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~64
--operation mode is normal

CD1L301 = HD1L9Q & (CD1_TC_RX_TIME # CD1_TC_TX_TIME # CD1_ID_BYTE);


--CD1L401 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~65
--operation mode is normal

CD1L401 = !M81L8 & !M91L9 & (CD1_RXSHR8 # CD1_ID_SHR8);


--CD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1891
--operation mode is normal

CD1L52 = !M81L8 & !M91L9;


--LC1L41Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_aclr~reg
--operation mode is normal

LC1L41Q_lut_out = LC1L31Q & !CD1L26Q & (LC1L41Q # N1_REC_PULSE) # !LC1L31Q & (LC1L41Q # N1_REC_PULSE);
LC1L41Q = DFFE(LC1L41Q_lut_out, GLOBAL(QD1_outclock0), !W1L52Q, , );


--LC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~21
--operation mode is normal

LC1L3 = N1_REC_PULSE & !LC1L41Q;


--LC1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~32
--operation mode is normal

LC1L7Q_lut_out = LC1L2 # LC1L5Q # LC1L6Q & !M9L41;
LC1L7Q = DFFE(LC1L7Q_lut_out, GLOBAL(QD1_outclock0), !W1L52Q, , );


--LC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~13
--operation mode is normal

LC1L1 = LC1L7Q & CD1L011Q;


--LC1L11Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~36
--operation mode is normal

LC1L11Q_lut_out = N1_REC_PULSE & !LC1L41Q;
LC1L11Q = DFFE(LC1L11Q_lut_out, GLOBAL(QD1_outclock0), !W1L52Q, , );


--LC1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~35
--operation mode is normal

LC1L01Q_lut_out = LC1L11Q # !M9L41 & LC1L01Q;
LC1L01Q = DFFE(LC1L01Q_lut_out, GLOBAL(QD1_outclock0), !W1L52Q, , );


--LC1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~25
--operation mode is normal

LC1L81 = LC1L1 # LC1L11Q # LC1L01Q & !M9L41;


--CD1L77 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~837
--operation mode is normal

CD1L77 = (!CD1_ID_LOAD & (M91L9 # !CD1_ID_SHR8)) & CASCADE(CD1L37);


--CD1L37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~832
--operation mode is normal

CD1L37 = !CD1_CRC3 & !CD1_ID_BYTE & !CD1_BYT2 & !CD1_PTYPE_SEQ0;


--WC1L95Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~23
--operation mode is normal

WC1L95Q_lut_out = !CD1_STF & (WC1L7 # WC1L75Q & WC1_last_byte);
WC1L95Q = DFFE(WC1L95Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--WC1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~829
--operation mode is normal

WC1L02 = WC1_loopcnt[2] & WC1_loopcnt[1] & WC1_loopcnt[0] & !WC1_loopcnt[5];


--WC1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~2
--operation mode is normal

WC1L9 = !WC1_loopcnt[3] # !WC1_loopcnt[4] # !WC1L02;


--CD1L47 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~833
--operation mode is normal

CD1L47 = CD1_CRC2 # CD1_BYT3;


--CD1L57 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~834
--operation mode is normal

CD1L57 = HD1L9Q & (CD1_BYT1 # CD1_MTYPE_LEN1) # !HD1L9Q & CD1L47;


--CD1L78 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~298
--operation mode is normal

CD1L78 = CD1L19 & !CD1L5 & !CD1L1 & !CD1L61;


--LC1L61Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~reg
--operation mode is normal

LC1L61Q_lut_out = LC1L51 # LC1L8Q # RB01_agb_out & LC1L9Q;
LC1L61Q = DFFE(LC1L61Q_lut_out, GLOBAL(QD1_outclock0), !W1L52Q, , );


--TC1_b_non_empty is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty
--operation mode is normal

TC1_b_non_empty_lut_out = LC1L71Q # TC1_b_full # TC1L6 & TC1_b_non_empty;
TC1_b_non_empty = DFFE(TC1_b_non_empty_lut_out, GLOBAL(QD1_outclock0), LC1L41Q, , );


--SC1_valid_rreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_rreq
--operation mode is normal

SC1_valid_rreq = LC1L61Q & TC1_b_non_empty;


--LC1L71Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_wrreq~reg
--operation mode is normal

LC1L71Q_lut_out = LC1L4 # LC1L11Q # LC1L01Q # LC1L8Q;
LC1L71Q = DFFE(LC1L71Q_lut_out, GLOBAL(QD1_outclock0), !W1L52Q, , );


--TC1_b_full is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full
--operation mode is normal

TC1_b_full_lut_out = !LC1L61Q & (TC1_b_full # TC1L3 & LC1L71Q);
TC1_b_full = DFFE(TC1_b_full_lut_out, GLOBAL(QD1_outclock0), LC1L41Q, , );


--SC1_valid_wreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_wreq
--operation mode is normal

SC1_valid_wreq = LC1L71Q & !TC1_b_full;


--SC1_rd_ptr_lsb is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb
--operation mode is normal

SC1_rd_ptr_lsb_lut_out = !SC1_rd_ptr_lsb;
SC1_rd_ptr_lsb = DFFE(SC1_rd_ptr_lsb_lut_out, GLOBAL(QD1_outclock0), LC1L41Q, , SC1_valid_rreq);


--CD1L25 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~83
--operation mode is normal

CD1L25 = CD1_DCMD_SEQ1 & (CD1L7 & !N1L43 # !HD1L9Q);


--CD1L46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~424
--operation mode is normal

CD1L46 = CD1_LEN0 # CD1_TCWFM_L # CD1_CRC2 # CD1_CRC0;


--CD1L67 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~836
--operation mode is normal

CD1L67 = !CD1_BYT2 & !CD1_PTYPE_SEQ0;


--CD1L56 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~425
--operation mode is normal

CD1L56 = !CD1_TC_TX_TIME & (M91L9 # !CD1_TXSHR8);

--CD1L07 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~432
--operation mode is normal

CD1L07 = !CD1_TC_TX_TIME & (M91L9 # !CD1_TXSHR8);


--CD1L66 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~426
--operation mode is normal

CD1L66 = HD1L9Q & (CD1L46 # !CD1L67) # !CD1L56;


--CD1L76 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~427
--operation mode is normal

CD1L76 = CD1_MTYPE_LEN1 # CD1_CRC1 # CD1_TCWFM_H # CD1_BYT3;


--CD1L86 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~428
--operation mode is normal

CD1L86 = !HD1L9Q & (CD1L76 # CD1_EOF # CD1_CRC3);


--CD1L96 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~429
--operation mode is normal

CD1L96 = CD1L03 # CD1L86 # M91L9 & CD1_RXSHR8;


--J1L252Q is slaveregister:slaveregister_inst|dom_id[0]~reg0
--operation mode is normal

J1L252Q_lut_out = VD1_MASTERHWDATA[0];
J1L252Q = DFFE(J1L252Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

LB3_dffs[1]_lut_out = J1L352Q & (LB3_dffs[2] # CD1_ID_LOAD) # !J1L352Q & LB3_dffs[2] & !CD1_ID_LOAD;
LB3_dffs[1] = DFFE(LB3_dffs[1]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--Q1_inst37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst37
--operation mode is normal

Q1_inst37 = CD1_ID_SHR8 # CD1_ID_LOAD;


--CD1L88 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~299
--operation mode is normal

CD1L88 = CD1_LEN0 # CD1_STF & (!HD1L9Q # !N1_SND_DAT);


--CD1L98 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~300
--operation mode is normal

CD1L98 = CD1L88 # CD1_MTYPE_LEN1 # CD1_PTYPE_SEQ0 # !CD1L4;


--CD1L97 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~358
--operation mode is normal

CD1L97 = CD1_CRC0 # CD1_DCMD_SEQ1 & (N1_SND_DRBT # !N1L53);


--CD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1892
--operation mode is normal

CD1L62 = M81L8 & !M91L9;


--CD1L09 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~302
--operation mode is normal

CD1L09 = CD1L19 & !CD1L1 & (!CD1_RXSHR8 # !CD1L62);


--CD1L08 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~359
--operation mode is normal

CD1L08 = CD1L3 # CD1L97 & HD1L9Q # !CD1L09;


--CD1L18 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~360
--operation mode is normal

CD1L18 = !HD1L9Q & (CD1_EOF # CD1_CRC1 # CD1_STF);


--CD1L28 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~361
--operation mode is normal

CD1L28 = CD1L02 # CD1L18 # M61L43 & CD1L55Q;


--CD1L38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~362
--operation mode is normal

CD1L38 = CD1_CRC3 # HD1L9Q & CD1_CRC1 # !HD1L9Q & CD1_CRC0;


--CD1L48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~363
--operation mode is normal

CD1L48 = CD1_RXSHR8 # CD1_ID_SHR8;


--CD1L58 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~364
--operation mode is normal

CD1L58 = CD1L38 # CD1L73Q # M91L9 & CD1L48;


--UC1_q[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9]
UC1_q[9]_data_in = COM_AD_D[9];
UC1_q[9]_write_enable = SC1_valid_wreq;
UC1_q[9]_clock_0 = GLOBAL(QD1_outclock0);
UC1_q[9]_clock_1 = GLOBAL(QD1_outclock0);
UC1_q[9]_clear_0 = !LC1L41Q;
UC1_q[9]_clock_enable_1 = SC1_valid_rreq;
UC1_q[9]_write_address = WR_ADDR(M21_sload_path[0], M21_sload_path[1], M21_sload_path[2], M21_sload_path[3], M21_sload_path[4], M21_sload_path[5]);
UC1_q[9]_read_address = RD_ADDR(UC1L21, M11_sload_path[0], M11_sload_path[1], M11_sload_path[2], M11_sload_path[3], M11_sload_path[4]);
UC1_q[9] = MEMORY_SEGMENT(UC1_q[9]_data_in, UC1_q[9]_write_enable, UC1_q[9]_clock_0, UC1_q[9]_clock_1, UC1_q[9]_clear_0, , , UC1_q[9]_clock_enable_1, VCC, UC1_q[9]_write_address, UC1_q[9]_read_address);


--UC1_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1]
UC1_q[1]_data_in = COM_AD_D[1];
UC1_q[1]_write_enable = SC1_valid_wreq;
UC1_q[1]_clock_0 = GLOBAL(QD1_outclock0);
UC1_q[1]_clock_1 = GLOBAL(QD1_outclock0);
UC1_q[1]_clear_0 = !LC1L41Q;
UC1_q[1]_clock_enable_1 = SC1_valid_rreq;
UC1_q[1]_write_address = WR_ADDR(M21_sload_path[0], M21_sload_path[1], M21_sload_path[2], M21_sload_path[3], M21_sload_path[4], M21_sload_path[5]);
UC1_q[1]_read_address = RD_ADDR(UC1L21, M11_sload_path[0], M11_sload_path[1], M11_sload_path[2], M11_sload_path[3], M11_sload_path[4]);
UC1_q[1] = MEMORY_SEGMENT(UC1_q[1]_data_in, UC1_q[1]_write_enable, UC1_q[1]_clock_0, UC1_q[1]_clock_1, UC1_q[1]_clear_0, , , UC1_q[1]_clock_enable_1, VCC, UC1_q[1]_write_address, UC1_q[1]_read_address);


--EC63L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

EC63L1 = CD1L87Q # CD1L17Q & UC1_q[9] # !CD1L17Q & UC1_q[1];


--EC63L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

EC63L2 = (LB3_dffs[1] & !CD1L17Q # !CD1L87Q) & CASCADE(EC63L1);


--EC53L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

EC53L1 = CD1L29Q # CD1L68Q & EC23L2 # !CD1L68Q & EC13L2;


--EC33L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node~81
--operation mode is normal

EC33L2 = N1_SND_DRBT # N1_SND_IDLE # N1_SND_DRAND;


--EC33_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node
--operation mode is normal

EC33_result_node = CD1L87Q & (CD1L17Q & EC33L2 # !CD1L17Q & !M31_pre_out[1]);


--EC53L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|result_node~26
--operation mode is normal

EC53L2 = (CD1L68Q & EC43L2 # !CD1L68Q & EC33_result_node # !CD1L29Q) & CASCADE(EC53L1);


--WC1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~830
--operation mode is normal

WC1L12 = EC45L2 & (EC35L2 # CD1L59Q) # !EC45L2 & EC35L2 & !CD1L59Q;


--LB4_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

LB4_dffs[5]_lut_out = WC1L22 & (LB4_dffs[6] # HD1L9Q) # !WC1L22 & LB4_dffs[6] & !HD1L9Q;
LB4_dffs[5] = DFFE(LB4_dffs[5]_lut_out, GLOBAL(QD1_outclock0), HD1L7Q, , HD1L8Q);


--UB1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|hl_edge~reg
--operation mode is normal

UB1L32Q_lut_out = UB1L22 & (UB1L92Q # UB1L2 & !UB1L02Q) # !UB1L22 & UB1L2 & !UB1L02Q;
UB1L32Q = DFFE(UB1L32Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--FB1_inst10[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[8]
--operation mode is normal

FB1_inst10[8]_lut_out = COM_AD_D[8];
FB1_inst10[8] = DFFE(FB1_inst10[8]_lut_out, GLOBAL(QD1_outclock0), , , );


--E1L151 is cal_local_coincidence:inst_cal_local_coincidence|i~8115
--operation mode is normal

E1L151 = !E1_lock_out_down[12] & !E1_lock_out_down[11] & !E1_lock_out_down[10] & !E1_lock_out_down[9];


--E1L351 is cal_local_coincidence:inst_cal_local_coincidence|i~8119
--operation mode is normal

E1L351 = (E1_lock_out_down[14] & !E1_lock_out_down[15] & !E1_lock_out_down[13]) & CASCADE(E1L151);


--E1_lc_wave_down_neg[0] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_neg[0]
--operation mode is normal

E1_lc_wave_down_neg[0]_lut_out = COINC_DOWN_B;
E1_lc_wave_down_neg[0] = DFFE(E1_lc_wave_down_neg[0]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--E1L251 is cal_local_coincidence:inst_cal_local_coincidence|i~8117
--operation mode is normal

E1L251 = !E1_lock_out_up[12] & !E1_lock_out_up[11] & !E1_lock_out_up[10] & !E1_lock_out_up[9];


--E1L451 is cal_local_coincidence:inst_cal_local_coincidence|i~8120
--operation mode is normal

E1L451 = (E1_lock_out_up[14] & !E1_lock_out_up[15] & !E1_lock_out_up[13]) & CASCADE(E1L251);


--E1_lc_wave_up_neg[0] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_neg[0]
--operation mode is normal

E1_lc_wave_up_neg[0]_lut_out = COINC_UP_B;
E1_lc_wave_up_neg[0] = DFFE(E1_lc_wave_up_neg[0]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--RB3_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

RB3_aeb_out = M2_sload_path[0] & M2_sload_path[1] & !M2_sload_path[2] & !M2_sload_path[3];


--UB1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~625
--operation mode is normal

UB1L4 = M4_sload_path[0] & M4_sload_path[1] & M4_sload_path[2] & M4_sload_path[3];


--UB1L33Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~36
--operation mode is normal

UB1L33Q_lut_out = UB1L4 & UB1L12 & UB1L23Q # !UB1L4 & (UB1L33Q # UB1L12 & UB1L23Q);
UB1L33Q = DFFE(UB1L33Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--UB1L92Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~31
--operation mode is normal

UB1L92Q_lut_out = UB1L81 & (UB1L92Q # UB1L2 & !UB1L02Q) # !UB1L81 & UB1L2 & !UB1L02Q;
UB1L92Q = DFFE(UB1L92Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--UB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~626
--operation mode is normal

UB1L5 = M4_sload_path[0] & M4_sload_path[2] & !M4_sload_path[1] & !M4_sload_path[3];


--UB1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|lowsig~reg
--operation mode is normal

UB1L42Q_lut_out = UB1L82Q & GB1L9Q & (UB1L61 # UB1_SV4) # !UB1L82Q & (UB1L61 # UB1_SV4);
UB1L42Q = DFFE(UB1L42Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--X1_low_lev is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|low_lev
--operation mode is normal

X1_low_lev_lut_out = X1L861 & !X1L941;
X1_low_lev = DFFE(X1_low_lev_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--UB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~627
--operation mode is normal

UB1L6 = UB1L5 & !UB1L42Q & !X1_low_lev;


--UB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~628
--operation mode is normal

UB1L7 = M4_sload_path[1] & !M4_sload_path[3];


--UB1L52Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|lrgsig~reg
--operation mode is normal

UB1L52Q_lut_out = UB1L71 # UB1_SV3 # UB1L61 & !UB1_SV4;
UB1L52Q = DFFE(UB1L52Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--UB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~629
--operation mode is normal

UB1L8 = UB1L7 & UB1L52Q & M4_sload_path[0] & !M4_sload_path[2];


--X1_lrg_lev is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|lrg_lev
--operation mode is normal

X1_lrg_lev_lut_out = X1L802 & !X1L981;
X1_lrg_lev = DFFE(X1_lrg_lev_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--UB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~630
--operation mode is normal

UB1L9 = UB1L92Q & (UB1L6 # UB1L8 & !X1_lrg_lev);


--X1_lrg_hl is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|lrg_hl
--operation mode is normal

X1_lrg_hl_lut_out = X1L031 & !X1L111;
X1_lrg_hl = DFFE(X1_lrg_hl_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--X1_low_hl is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|low_hl
--operation mode is normal

X1_low_hl_lut_out = X1L09 & !X1L17;
X1_low_hl = DFFE(X1_low_hl_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--UB1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~34
--operation mode is normal

UB1L2 = X1_lrg_hl & (UB1L52Q # X1_low_hl & !UB1L42Q) # !X1_lrg_hl & X1_low_hl & !UB1L42Q;


--UB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~631
--operation mode is normal

UB1L01 = !UB1L2 & !UB1L02Q;


--UB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~632
--operation mode is normal

UB1L11 = UB1L5 & X1_low_lev & !UB1L42Q;


--E1_lc_wave_up_pos[0] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_up_pos[0]
--operation mode is normal

E1_lc_wave_up_pos[0]_lut_out = COINC_UP_A;
E1_lc_wave_up_pos[0] = DFFE(E1_lc_wave_up_pos[0]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--U1_dpr_wadr[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[9]
--operation mode is normal

U1_dpr_wadr[9]_lut_out = M8_q[9];
U1_dpr_wadr[9] = DFFE(U1_dpr_wadr[9]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1_dpr_radr[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[9]
--operation mode is normal

U1_dpr_radr[9]_lut_out = J1_rx_dpr_radr_local[9];
U1_dpr_radr[9] = DFFE(U1_dpr_radr[9]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--U1_dpr_wadr[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[10]
--operation mode is normal

U1_dpr_wadr[10]_lut_out = M8_q[10];
U1_dpr_wadr[10] = DFFE(U1_dpr_wadr[10]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1_dpr_radr[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[10]
--operation mode is normal

U1_dpr_radr[10]_lut_out = J1_rx_dpr_radr_local[10];
U1_dpr_radr[10] = DFFE(U1_dpr_radr[10]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--U1_dpr_wadr[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[11]
--operation mode is normal

U1_dpr_wadr[11]_lut_out = M8_q[11];
U1_dpr_wadr[11] = DFFE(U1_dpr_wadr[11]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1_dpr_radr[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[11]
--operation mode is normal

U1_dpr_radr[11]_lut_out = J1_rx_dpr_radr_local[11];
U1_dpr_radr[11] = DFFE(U1_dpr_radr[11]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--U1_dpr_wadr[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[12]
--operation mode is normal

U1_dpr_wadr[12]_lut_out = M8_q[12];
U1_dpr_wadr[12] = DFFE(U1_dpr_wadr[12]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1_dpr_radr[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[12]
--operation mode is normal

U1_dpr_radr[12]_lut_out = J1_rx_dpr_radr_local[12];
U1_dpr_radr[12] = DFFE(U1_dpr_radr[12]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--U1L911 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~356
--operation mode is normal

U1L911 = !U1L39 & !U1L59 & !U1L79 & !U1L99;


--U1L521 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~364
--operation mode is normal

U1L521 = (!U1L101 & !U1L301 & !U1L501 & !U1L701) & CASCADE(U1L911);


--U1_dpr_wadr[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[7]
--operation mode is normal

U1_dpr_wadr[7]_lut_out = M8_q[7];
U1_dpr_wadr[7] = DFFE(U1_dpr_wadr[7]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1_dpr_radr[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[7]
--operation mode is normal

U1_dpr_radr[7]_lut_out = J1_rx_dpr_radr_local[7];
U1_dpr_radr[7] = DFFE(U1_dpr_radr[7]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--J1L598 is slaveregister:slaveregister_inst|i~23072
--operation mode is normal

J1L598 = B1L54Q & B1L53Q & (B1L73Q $ !B1L83Q);


--J1L698 is slaveregister:slaveregister_inst|i~23073
--operation mode is normal

J1L698 = B1L93Q & M52_sload_path[47] & !B1L83Q & !B1L63Q;


--J1L798 is slaveregister:slaveregister_inst|i~23074
--operation mode is normal

J1L798 = Q1_inst16[15] & B1L93Q & !B1L63Q;


--J1L898 is slaveregister:slaveregister_inst|i~23075
--operation mode is normal

J1L898 = B1L63Q & (B1L93Q & M8_q[15] # !B1L93Q & M5_sload_path[15]);


--J1L109 is slaveregister:slaveregister_inst|i~23079
--operation mode is normal

J1L109 = (J1L698 # B1L83Q & (J1L798 # J1L898)) & CASCADE(J1L598);


--E1_lc_wave_down_pos[0] is cal_local_coincidence:inst_cal_local_coincidence|lc_wave_down_pos[0]
--operation mode is normal

E1_lc_wave_down_pos[0]_lut_out = COINC_DOWN_A;
E1_lc_wave_down_pos[0] = DFFE(E1_lc_wave_down_pos[0]_lut_out, GLOBAL(QD2_outclock1), !H1L4Q, , );


--J1L003 is slaveregister:slaveregister_inst|dom_id[48]~238
--operation mode is normal

J1L003 = (B1L53Q & B1L63Q & B1L93Q) & CASCADE(J1L911);


--BB1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~45
--operation mode is normal

BB1L4 = BB1L24Q & !GB1L01Q # !BB1L14Q;


--BB1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~717
--operation mode is normal

BB1L91 = BB1_loopcnt[0] & BB1_loopcnt[1];


--BB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~47
--operation mode is normal

BB1L5 = BB1_loopcnt[0] & BB1_loopcnt[1] & BB1_loopcnt[2];


--BB1_srg[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[5]
--operation mode is normal

BB1_srg[5]_lut_out = BB1L12 # BB1L24Q & LB1_dffs[5];
BB1_srg[5] = DFFE(BB1_srg[5]_lut_out, GLOBAL(QD1_outclock0), , , BB1L04);


--BB1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~718
--operation mode is normal

BB1L02 = BB1_srg[5] & (BB1L34Q # BB1_srg[6] & !BB1L14Q) # !BB1_srg[5] & BB1_srg[6] & !BB1L14Q;


--LC1L31Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~39
--operation mode is normal

LC1L31Q_lut_out = LC1L6Q & (M9L41 # LC1L31Q & !CD1L26Q) # !LC1L6Q & LC1L31Q & !CD1L26Q;
LC1L31Q = DFFE(LC1L31Q_lut_out, GLOBAL(QD1_outclock0), !W1L52Q, , );


--LC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~14
--operation mode is normal

LC1L2 = LC1L7Q & !CD1L011Q;


--LC1L6Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~31
--operation mode is normal

LC1L6Q_lut_out = LC1L21Q;
LC1L6Q = DFFE(LC1L6Q_lut_out, GLOBAL(QD1_outclock0), !W1L52Q, , );


--WC1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i93~93
--operation mode is normal

WC1L7 = WC1L95Q & (!WC1_loopcnt[3] # !WC1_loopcnt[4] # !WC1L02);


--WC1L75Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~21
--operation mode is normal

WC1L75Q_lut_out = !CD1_STF & (WC1L4 # WC1L5 # !WC1L65Q);
WC1L75Q = DFFE(WC1L75Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--WC1_last_byte is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|last_byte
--operation mode is normal

WC1_last_byte_lut_out = !CD1_STF & (WC1_last_byte # CD1L73Q);
WC1_last_byte = DFFE(WC1_last_byte_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--WC1L85Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~22
--operation mode is normal

WC1L85Q_lut_out = !CD1_STF & (WC1L6 # WC1L8 & WC1L85Q);
WC1L85Q = DFFE(WC1L85Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--WC1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~42
--operation mode is normal

WC1L01 = !WC1L85Q & !WC1L95Q;


--LC1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~25
--operation mode is normal

LC1L51 = M9L41 & (LC1L01Q # LC1L7Q & CD1L011Q) # !M9L41 & LC1L7Q & CD1L011Q;


--LC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~258
--operation mode is normal

LC1L4 = RB01_agb_out & LC1L9Q;


--SC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|_~0
--operation mode is normal

SC1L1 = LC1L61Q & TC1_b_non_empty & !SC1_rd_ptr_lsb;


--J1L152 is slaveregister:slaveregister_inst|dom_id[0]~114
--operation mode is normal

J1L152 = J1L811 & B1L63Q & B1L93Q & !B1L53Q;


--J1L352Q is slaveregister:slaveregister_inst|dom_id[1]~reg0
--operation mode is normal

J1L352Q_lut_out = VD1_MASTERHWDATA[1];
J1L352Q = DFFE(J1L352Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

LB3_dffs[2]_lut_out = J1L452Q & (LB3_dffs[3] # CD1_ID_LOAD) # !J1L452Q & LB3_dffs[3] & !CD1_ID_LOAD;
LB3_dffs[2] = DFFE(LB3_dffs[2]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--WB2_SRG[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[8]
--operation mode is normal

WB2_SRG[8]_lut_out = CD1_STF # WC1_crc32_en & WB2_i10 # !WC1_crc32_en & WB2_SRG[8];
WB2_SRG[8] = DFFE(WB2_SRG[8]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_SRG[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[0]
--operation mode is normal

WB2_SRG[0]_lut_out = CD1_STF # WC1_crc32_en & WB2_i4 # !WC1_crc32_en & WB2_SRG[0];
WB2_SRG[0] = DFFE(WB2_SRG[0]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--EC32L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

EC32L1 = CD1L87Q # CD1L17Q & WB2_SRG[8] # !CD1L17Q & WB2_SRG[0];


--WB2_SRG[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[24]
--operation mode is normal

WB2_SRG[24]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[23] # !WC1_crc32_en & WB2_SRG[24];
WB2_SRG[24] = DFFE(WB2_SRG[24]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_SRG[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[16]
--operation mode is normal

WB2_SRG[16]_lut_out = CD1_STF # WC1_crc32_en & WB2_i14 # !WC1_crc32_en & WB2_SRG[16];
WB2_SRG[16] = DFFE(WB2_SRG[16]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--EC32L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

EC32L2 = (CD1L17Q & WB2_SRG[24] # !CD1L17Q & WB2_SRG[16] # !CD1L87Q) & CASCADE(EC32L1);


--EC22L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

EC22L1 = CD1L87Q # CD1L17Q & WD1_portadataout[8] # !CD1L17Q & WD1_portadataout[0];


--EC22L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

EC22L2 = (CD1L17Q & WD1_portadataout[24] # !CD1L17Q & WD1_portadataout[16] # !CD1L87Q) & CASCADE(EC22L1);


--LB2_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

LB2_dffs[0]_lut_out = M52_sload_path[0] & (LB2_dffs[1] # R1L91Q) # !M52_sload_path[0] & LB2_dffs[1] & !R1L91Q;
LB2_dffs[0] = DFFE(LB2_dffs[0]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

LB5_dffs[0]_lut_out = M52_sload_path[0] & (LB5_dffs[1] # LC1L9Q) # !M52_sload_path[0] & LB5_dffs[1] & !LC1L9Q;
LB5_dffs[0] = DFFE(LB5_dffs[0]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--EC52L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00018|result_node~27
--operation mode is normal

EC52L1 = CD1L17Q & LB2_dffs[0] # !CD1L17Q & LB5_dffs[0] # !CD1L87Q;


--UC1_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2]
UC1_q[2]_data_in = COM_AD_D[2];
UC1_q[2]_write_enable = SC1_valid_wreq;
UC1_q[2]_clock_0 = GLOBAL(QD1_outclock0);
UC1_q[2]_clock_1 = GLOBAL(QD1_outclock0);
UC1_q[2]_clear_0 = !LC1L41Q;
UC1_q[2]_clock_enable_1 = SC1_valid_rreq;
UC1_q[2]_write_address = WR_ADDR(M21_sload_path[0], M21_sload_path[1], M21_sload_path[2], M21_sload_path[3], M21_sload_path[4], M21_sload_path[5]);
UC1_q[2]_read_address = RD_ADDR(UC1L21, M11_sload_path[0], M11_sload_path[1], M11_sload_path[2], M11_sload_path[3], M11_sload_path[4]);
UC1_q[2] = MEMORY_SEGMENT(UC1_q[2]_data_in, UC1_q[2]_write_enable, UC1_q[2]_clock_0, UC1_q[2]_clock_1, UC1_q[2]_clear_0, , , UC1_q[2]_clock_enable_1, VCC, UC1_q[2]_write_address, UC1_q[2]_read_address);


--EC54L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

EC54L1 = CD1L87Q # UC1_q[2] & !CD1L17Q;


--EC54L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

EC54L2 = (LB3_dffs[2] & !CD1L17Q # !CD1L87Q) & CASCADE(EC54L1);


--EC44L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

EC44L1 = CD1L29Q # CD1L68Q & EC14L2 # !CD1L68Q & EC04L2;


--LB2_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

LB2_dffs[2]_lut_out = M52_sload_path[2] & (LB2_dffs[3] # R1L91Q) # !M52_sload_path[2] & LB2_dffs[3] & !R1L91Q;
LB2_dffs[2] = DFFE(LB2_dffs[2]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

LB5_dffs[2]_lut_out = M52_sload_path[2] & (LB5_dffs[3] # LC1L9Q) # !M52_sload_path[2] & LB5_dffs[3] & !LC1L9Q;
LB5_dffs[2] = DFFE(LB5_dffs[2]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--EC34_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|result_node
--operation mode is normal

EC34_result_node = CD1L87Q & (CD1L17Q & LB2_dffs[2] # !CD1L17Q & LB5_dffs[2]);


--EC44L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|result_node~26
--operation mode is normal

EC44L2 = (CD1L68Q & EC34_result_node # !CD1L68Q & EC24L2 # !CD1L29Q) & CASCADE(EC44L1);


--WC1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~831
--operation mode is normal

WC1L22 = EC36L2 & (EC26L2 # CD1L59Q) # !EC36L2 & EC26L2 & !CD1L59Q;


--LB4_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

LB4_dffs[6]_lut_out = WC1L32 & (LB4_dffs[7] # HD1L9Q) # !WC1L32 & LB4_dffs[7] & !HD1L9Q;
LB4_dffs[6] = DFFE(LB4_dffs[6]_lut_out, GLOBAL(QD1_outclock0), HD1L7Q, , HD1L8Q);


--UB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~633
--operation mode is normal

UB1L21 = M4_sload_path[0] & M4_sload_path[1] & !M4_sload_path[2] & !M4_sload_path[3];


--UB1L22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|hl_edge~107
--operation mode is normal

UB1L22 = UB1L42Q & (!UB1L52Q # !UB1L21) # !UB1L42Q & !UB1L5 & (!UB1L52Q # !UB1L21);


--FB1_inst10[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[7]
--operation mode is normal

FB1_inst10[7]_lut_out = COM_AD_D[7];
FB1_inst10[7] = DFFE(FB1_inst10[7]_lut_out, GLOBAL(QD1_outclock0), , , );


--UB1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|cteq12~9
--operation mode is normal

UB1L12 = M4_sload_path[2] & M4_sload_path[3] & !M4_sload_path[0] & !M4_sload_path[1];


--UB1L23Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~35
--operation mode is normal

UB1L23Q_lut_out = UB1L72Q # UB1L23Q & (!M4_sload_path[2] # !UB1L3);
UB1L23Q = DFFE(UB1L23Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--UB1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|WT3~29
--operation mode is normal

UB1L63 = UB1L4 & (!UB1L23Q # !UB1L12) # !UB1L4 & !UB1L33Q & (!UB1L23Q # !UB1L12);


--UB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~634
--operation mode is normal

UB1L31 = M4_sload_path[0] & M4_sload_path[2];


--UB1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~635
--operation mode is normal

UB1L41 = UB1L31 & !UB1L42Q & !M4_sload_path[1] & !M4_sload_path[3];


--UB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|CNT1~215
--operation mode is normal

UB1L81 = !UB1L8 & !UB1L41;


--UB1L82Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg1~30
--operation mode is normal

UB1L82Q_lut_out = UB1L12 & (UB1_SV3 # UB1L82Q & GB1L9Q) # !UB1L12 & UB1L82Q & GB1L9Q;
UB1L82Q = DFFE(UB1L82Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--UB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~636
--operation mode is normal

UB1L51 = M4_sload_path[1] & !M4_sload_path[2] & !M4_sload_path[3];


--UB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~637
--operation mode is normal

UB1L61 = UB1L51 & X1_lrg_lev & !GB1L9Q & !M4_sload_path[0];


--UB1_SV4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|SV4
--operation mode is normal

UB1_SV4_lut_out = UB1L82Q & GB1L9Q # !UB1L82Q & (UB1L61 # UB1_SV4);
UB1_SV4 = DFFE(UB1_SV4_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--UB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~638
--operation mode is normal

UB1L71 = UB1L82Q & GB1L9Q;


--UB1_SV3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|SV3
--operation mode is normal

UB1_SV3_lut_out = UB1_SV3 & (UB1L61 & !UB1_SV4 # !UB1L12) # !UB1_SV3 & UB1L61 & !UB1_SV4;
UB1_SV3 = DFFE(UB1_SV3_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--GB1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~36
--operation mode is normal

GB1L42Q_lut_out = GB1L42Q & (UB1L72Q & !GB1L9Q # !GB1_rxcteq9) # !GB1L42Q & UB1L72Q & !GB1L9Q;
GB1L42Q = DFFE(GB1L42Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--GB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT~195
--operation mode is normal

GB1L71 = (GB1L42Q # GB1L82Q & !M3_sload_path[3]) & CASCADE(GB1L61);


--U1L021 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~358
--operation mode is normal

U1L021 = !U1L66 & !U1L86 & !U1L07 & !U1L27;


--U1L621 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~365
--operation mode is normal

U1L621 = (!U1L47 & !U1L67 & !U1L87 & !U1L08) & CASCADE(U1L021);


--U1_dpr_wadr[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[0]
--operation mode is normal

U1_dpr_wadr[0]_lut_out = M8_q[0];
U1_dpr_wadr[0] = DFFE(U1_dpr_wadr[0]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1_dpr_radr[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[0]
--operation mode is normal

U1_dpr_radr[0]_lut_out = J1_rx_dpr_radr_local[0];
U1_dpr_radr[0] = DFFE(U1_dpr_radr[0]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--U1_dpr_wadr[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[1]
--operation mode is normal

U1_dpr_wadr[1]_lut_out = M8_q[1];
U1_dpr_wadr[1] = DFFE(U1_dpr_wadr[1]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1_dpr_radr[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[1]
--operation mode is normal

U1_dpr_radr[1]_lut_out = J1_rx_dpr_radr_local[1];
U1_dpr_radr[1] = DFFE(U1_dpr_radr[1]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--U1_dpr_wadr[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[2]
--operation mode is normal

U1_dpr_wadr[2]_lut_out = M8_q[2];
U1_dpr_wadr[2] = DFFE(U1_dpr_wadr[2]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1_dpr_radr[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[2]
--operation mode is normal

U1_dpr_radr[2]_lut_out = J1_rx_dpr_radr_local[2];
U1_dpr_radr[2] = DFFE(U1_dpr_radr[2]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--U1_dpr_wadr[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[3]
--operation mode is normal

U1_dpr_wadr[3]_lut_out = M8_q[3];
U1_dpr_wadr[3] = DFFE(U1_dpr_wadr[3]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1_dpr_radr[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[3]
--operation mode is normal

U1_dpr_radr[3]_lut_out = J1_rx_dpr_radr_local[3];
U1_dpr_radr[3] = DFFE(U1_dpr_radr[3]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--U1_dpr_wadr[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[4]
--operation mode is normal

U1_dpr_wadr[4]_lut_out = M8_q[4];
U1_dpr_wadr[4] = DFFE(U1_dpr_wadr[4]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1_dpr_radr[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[4]
--operation mode is normal

U1_dpr_radr[4]_lut_out = J1_rx_dpr_radr_local[4];
U1_dpr_radr[4] = DFFE(U1_dpr_radr[4]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--U1_dpr_wadr[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[5]
--operation mode is normal

U1_dpr_wadr[5]_lut_out = M8_q[5];
U1_dpr_wadr[5] = DFFE(U1_dpr_wadr[5]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1_dpr_radr[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[5]
--operation mode is normal

U1_dpr_radr[5]_lut_out = J1_rx_dpr_radr_local[5];
U1_dpr_radr[5] = DFFE(U1_dpr_radr[5]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--U1_dpr_wadr[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[6]
--operation mode is normal

U1_dpr_wadr[6]_lut_out = M8_q[6];
U1_dpr_wadr[6] = DFFE(U1_dpr_wadr[6]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--U1_dpr_radr[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[6]
--operation mode is normal

U1_dpr_radr[6]_lut_out = J1_rx_dpr_radr_local[6];
U1_dpr_radr[6] = DFFE(U1_dpr_radr[6]_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , J1L769Q);


--BB1_srg[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[4]
--operation mode is normal

BB1_srg[4]_lut_out = BB1L22 # BB1L24Q & LB1_dffs[4];
BB1_srg[4] = DFFE(BB1_srg[4]_lut_out, GLOBAL(QD1_outclock0), , , BB1L04);


--BB1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~719
--operation mode is normal

BB1L12 = BB1_srg[4] & (BB1L34Q # BB1_srg[5] & !BB1L14Q) # !BB1_srg[4] & BB1_srg[5] & !BB1L14Q;


--LC1L21Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~37
--operation mode is normal

LC1L21Q_lut_out = LC1L7Q & CD1L011Q;
LC1L21Q = DFFE(LC1L21Q_lut_out, GLOBAL(QD1_outclock0), !W1L52Q, , );


--WC1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~89
--operation mode is normal

WC1L4 = WC1L02 & WC1L85Q & !WC1_loopcnt[4] & !WC1_loopcnt[3];


--WC1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~90
--operation mode is normal

WC1L5 = WC1L75Q & !WC1_last_byte & (!HD1L9Q # !CD1L94Q);


--WC1L65Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~20
--operation mode is normal

WC1L65Q_lut_out = !CD1_STF;
WC1L65Q = DFFE(WC1L65Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--WC1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i92~96
--operation mode is normal

WC1L6 = WC1L75Q & CD1L94Q & HD1L9Q & !WC1_last_byte;


--WC1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~1
--operation mode is normal

WC1L8 = WC1_loopcnt[4] # WC1_loopcnt[3] # !WC1L02;


--CD1L19 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~306
--operation mode is normal

CD1L19 = (!CD1_TC_RX_TIME & (M81L8 # M91L9 # !CD1_RXSHR8)) & CASCADE(CD1L07);


--TC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|_~14
--operation mode is normal

TC1L1 = LC1L61Q & (TC1_b_non_empty $ (TC1_b_full # !LC1L71Q)) # !LC1L61Q & (TC1_b_full # !LC1L71Q);


--J1L452Q is slaveregister:slaveregister_inst|dom_id[2]~reg0
--operation mode is normal

J1L452Q_lut_out = VD1_MASTERHWDATA[2];
J1L452Q = DFFE(J1L452Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

LB3_dffs[3]_lut_out = J1L552Q & (LB3_dffs[4] # CD1_ID_LOAD) # !J1L552Q & LB3_dffs[4] & !CD1_ID_LOAD;
LB3_dffs[3] = DFFE(LB3_dffs[3]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--WB2_SRG[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[7]
--operation mode is normal

WB2_SRG[7]_lut_out = CD1_STF # WC1_crc32_en & WB2_i9 # !WC1_crc32_en & WB2_SRG[7];
WB2_SRG[7] = DFFE(WB2_SRG[7]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_SRG[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[31]
--operation mode is normal

WB2_SRG[31]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[30] # !WC1_crc32_en & WB2_SRG[31];
WB2_SRG[31] = DFFE(WB2_SRG[31]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_i10 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i10
--operation mode is normal

WB2_i10 = WB2_SRG[7] $ WB2_SRG[31];


--WC1_crc32_en is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_en
--operation mode is normal

WC1_crc32_en_lut_out = !CD1_STF & (WC1L85Q # WC1L95Q);
WC1_crc32_en = DFFE(WC1_crc32_en_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WC1_crc32_data is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_data
--operation mode is normal

WC1_crc32_data_lut_out = WC1_srg[7] & (CD1_STF # !WC1L95Q);
WC1_crc32_data = DFFE(WC1_crc32_data_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_i4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i4
--operation mode is normal

WB2_i4 = WC1_crc32_data $ WB2_SRG[31];


--WB2_SRG[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[23]
--operation mode is normal

WB2_SRG[23]_lut_out = CD1_STF # WC1_crc32_en & WB2_i16 # !WC1_crc32_en & WB2_SRG[23];
WB2_SRG[23] = DFFE(WB2_SRG[23]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_SRG[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[15]
--operation mode is normal

WB2_SRG[15]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[14] # !WC1_crc32_en & WB2_SRG[15];
WB2_SRG[15] = DFFE(WB2_SRG[15]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_i14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i14
--operation mode is normal

WB2_i14 = WB2_SRG[15] $ WB2_SRG[31];


--LB2_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

LB2_dffs[1]_lut_out = M52_sload_path[1] & (LB2_dffs[2] # R1L91Q) # !M52_sload_path[1] & LB2_dffs[2] & !R1L91Q;
LB2_dffs[1] = DFFE(LB2_dffs[1]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--R1L91Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|tx_time_lat~reg
--operation mode is normal

R1L91Q_lut_out = R1L6;
R1L91Q = DFFE(R1L91Q_lut_out, GLOBAL(QD1_outclock0), !N1L25, , );


--Q1_inst36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst36
--operation mode is normal

Q1_inst36 = R1L91Q # CD1_TXSHR8;


--LB5_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

LB5_dffs[1]_lut_out = M52_sload_path[1] & (LB5_dffs[2] # LC1L9Q) # !M52_sload_path[1] & LB5_dffs[2] & !LC1L9Q;
LB5_dffs[1] = DFFE(LB5_dffs[1]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--Q1_inst38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst38
--operation mode is normal

Q1_inst38 = CD1_RXSHR8 # LC1L9Q;


--WB2_SRG[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[9]
--operation mode is normal

WB2_SRG[9]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[8] # !WC1_crc32_en & WB2_SRG[9];
WB2_SRG[9] = DFFE(WB2_SRG[9]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_SRG[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[1]
--operation mode is normal

WB2_SRG[1]_lut_out = CD1_STF # WC1_crc32_en & WB2_i5 # !WC1_crc32_en & WB2_SRG[1];
WB2_SRG[1] = DFFE(WB2_SRG[1]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--EC23L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

EC23L1 = CD1L87Q # CD1L17Q & WB2_SRG[9] # !CD1L17Q & WB2_SRG[1];


--WB2_SRG[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[25]
--operation mode is normal

WB2_SRG[25]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[24] # !WC1_crc32_en & WB2_SRG[25];
WB2_SRG[25] = DFFE(WB2_SRG[25]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_SRG[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[17]
--operation mode is normal

WB2_SRG[17]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[16] # !WC1_crc32_en & WB2_SRG[17];
WB2_SRG[17] = DFFE(WB2_SRG[17]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--EC23L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

EC23L2 = (CD1L17Q & WB2_SRG[25] # !CD1L17Q & WB2_SRG[17] # !CD1L87Q) & CASCADE(EC23L1);


--EC13L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

EC13L1 = CD1L87Q # CD1L17Q & WD1_portadataout[9] # !CD1L17Q & WD1_portadataout[1];


--EC13L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

EC13L2 = (CD1L17Q & WD1_portadataout[25] # !CD1L17Q & WD1_portadataout[17] # !CD1L87Q) & CASCADE(EC13L1);


--EC43L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

EC43L1 = CD1L87Q # !CD1L17Q;


--EC43L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

EC43L2 = (CD1L17Q & LB2_dffs[1] # !CD1L17Q & LB5_dffs[1] # !CD1L87Q) & CASCADE(EC43L1);


--LB2_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

LB2_dffs[3]_lut_out = M52_sload_path[3] & (LB2_dffs[4] # R1L91Q) # !M52_sload_path[3] & LB2_dffs[4] & !R1L91Q;
LB2_dffs[3] = DFFE(LB2_dffs[3]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

LB5_dffs[3]_lut_out = M52_sload_path[3] & (LB5_dffs[4] # LC1L9Q) # !M52_sload_path[3] & LB5_dffs[4] & !LC1L9Q;
LB5_dffs[3] = DFFE(LB5_dffs[3]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--UC1_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3]
UC1_q[3]_data_in = COM_AD_D[3];
UC1_q[3]_write_enable = SC1_valid_wreq;
UC1_q[3]_clock_0 = GLOBAL(QD1_outclock0);
UC1_q[3]_clock_1 = GLOBAL(QD1_outclock0);
UC1_q[3]_clear_0 = !LC1L41Q;
UC1_q[3]_clock_enable_1 = SC1_valid_rreq;
UC1_q[3]_write_address = WR_ADDR(M21_sload_path[0], M21_sload_path[1], M21_sload_path[2], M21_sload_path[3], M21_sload_path[4], M21_sload_path[5]);
UC1_q[3]_read_address = RD_ADDR(UC1L21, M11_sload_path[0], M11_sload_path[1], M11_sload_path[2], M11_sload_path[3], M11_sload_path[4]);
UC1_q[3] = MEMORY_SEGMENT(UC1_q[3]_data_in, UC1_q[3]_write_enable, UC1_q[3]_clock_0, UC1_q[3]_clock_1, UC1_q[3]_clear_0, , , UC1_q[3]_clock_enable_1, VCC, UC1_q[3]_write_address, UC1_q[3]_read_address);


--EC45L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

EC45L1 = CD1L87Q # UC1_q[3] & !CD1L17Q;


--EC45L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

EC45L2 = (LB3_dffs[3] & !CD1L17Q # !CD1L87Q) & CASCADE(EC45L1);


--EC35L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

EC35L1 = CD1L29Q # CD1L68Q & EC05L2 # !CD1L68Q & EC94L2;


--EC35L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|result_node~29
--operation mode is normal

EC35L2 = (CD1L68Q & EC25L2 # !CD1L68Q & EC15L2 # !CD1L29Q) & CASCADE(EC35L1);


--WC1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~832
--operation mode is normal

WC1L32 = EC27L2 & (EC17L2 # CD1L59Q) # !EC27L2 & EC17L2 & !CD1L59Q;


--LB4_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

LB4_dffs[7]_lut_out = WC1L42 & (LB4_dffs[8] # HD1L9Q) # !WC1L42 & LB4_dffs[8] & !HD1L9Q;
LB4_dffs[7] = DFFE(LB4_dffs[7]_lut_out, GLOBAL(QD1_outclock0), HD1L7Q, , HD1L8Q);


--FB1_inst10[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[6]
--operation mode is normal

FB1_inst10[6]_lut_out = COM_AD_D[6];
FB1_inst10[6] = DFFE(FB1_inst10[6]_lut_out, GLOBAL(QD1_outclock0), , , );


--X1_max_val[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[9]
--operation mode is normal

X1_max_val[9]_lut_out = X1_ina[9];
X1_max_val[9] = DFFE(X1_max_val[9]_lut_out, GLOBAL(QD1_outclock0), , , !UB1L62Q);


--X1_inb[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[9]
--operation mode is normal

X1_inb[9]_lut_out = X1_ina[9];
X1_inb[9] = DFFE(X1_inb[9]_lut_out, GLOBAL(QD1_outclock0), , , );


--BB1_srg[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[3]
--operation mode is normal

BB1_srg[3]_lut_out = BB1L32 # BB1L24Q & LB1_dffs[3];
BB1_srg[3] = DFFE(BB1_srg[3]_lut_out, GLOBAL(QD1_outclock0), , , BB1L04);


--BB1L22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~720
--operation mode is normal

BB1L22 = BB1_srg[3] & (BB1L34Q # BB1_srg[4] & !BB1L14Q) # !BB1_srg[3] & BB1_srg[4] & !BB1L14Q;


--J1L552Q is slaveregister:slaveregister_inst|dom_id[3]~reg0
--operation mode is normal

J1L552Q_lut_out = VD1_MASTERHWDATA[3];
J1L552Q = DFFE(J1L552Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

LB3_dffs[4]_lut_out = J1L652Q & (LB3_dffs[5] # CD1_ID_LOAD) # !J1L652Q & LB3_dffs[5] & !CD1_ID_LOAD;
LB3_dffs[4] = DFFE(LB3_dffs[4]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--WB2_SRG[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[6]
--operation mode is normal

WB2_SRG[6]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[5] # !WC1_crc32_en & WB2_SRG[6];
WB2_SRG[6] = DFFE(WB2_SRG[6]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_i9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i9
--operation mode is normal

WB2_i9 = WB2_SRG[6] $ WB2_SRG[31];


--WB2_SRG[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[30]
--operation mode is normal

WB2_SRG[30]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[29] # !WC1_crc32_en & WB2_SRG[30];
WB2_SRG[30] = DFFE(WB2_SRG[30]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WC1_srg[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[7]
--operation mode is normal

WC1_srg[7]_lut_out = WC1L52 # WC1L62 & WC1L75Q;
WC1_srg[7] = DFFE(WC1_srg[7]_lut_out, GLOBAL(QD1_outclock0), , , WC1L84);


--WB2_SRG[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[22]
--operation mode is normal

WB2_SRG[22]_lut_out = CD1_STF # WC1_crc32_en & WB2_i15 # !WC1_crc32_en & WB2_SRG[22];
WB2_SRG[22] = DFFE(WB2_SRG[22]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_i16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i16
--operation mode is normal

WB2_i16 = WB2_SRG[22] $ WB2_SRG[31];


--WB2_SRG[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[14]
--operation mode is normal

WB2_SRG[14]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[13] # !WC1_crc32_en & WB2_SRG[14];
WB2_SRG[14] = DFFE(WB2_SRG[14]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_i5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i5
--operation mode is normal

WB2_i5 = WB2_SRG[31] $ WB2_SRG[0];


--WB2_SRG[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[10]
--operation mode is normal

WB2_SRG[10]_lut_out = CD1_STF # WC1_crc32_en & WB2_i11 # !WC1_crc32_en & WB2_SRG[10];
WB2_SRG[10] = DFFE(WB2_SRG[10]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_SRG[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[2]
--operation mode is normal

WB2_SRG[2]_lut_out = CD1_STF # WC1_crc32_en & WB2_i6 # !WC1_crc32_en & WB2_SRG[2];
WB2_SRG[2] = DFFE(WB2_SRG[2]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--EC14L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

EC14L1 = CD1L87Q # CD1L17Q & WB2_SRG[10] # !CD1L17Q & WB2_SRG[2];


--WB2_SRG[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[26]
--operation mode is normal

WB2_SRG[26]_lut_out = CD1_STF # WC1_crc32_en & WB2_i17 # !WC1_crc32_en & WB2_SRG[26];
WB2_SRG[26] = DFFE(WB2_SRG[26]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_SRG[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[18]
--operation mode is normal

WB2_SRG[18]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[17] # !WC1_crc32_en & WB2_SRG[18];
WB2_SRG[18] = DFFE(WB2_SRG[18]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--EC14L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

EC14L2 = (CD1L17Q & WB2_SRG[26] # !CD1L17Q & WB2_SRG[18] # !CD1L87Q) & CASCADE(EC14L1);


--EC04L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

EC04L1 = CD1L87Q # CD1L17Q & WD1_portadataout[10] # !CD1L17Q & WD1_portadataout[2];


--EC04L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

EC04L2 = (CD1L17Q & WD1_portadataout[26] # !CD1L17Q & WD1_portadataout[18] # !CD1L87Q) & CASCADE(EC04L1);


--LB2_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

LB2_dffs[4]_lut_out = M52_sload_path[4] & (LB2_dffs[5] # R1L91Q) # !M52_sload_path[4] & LB2_dffs[5] & !R1L91Q;
LB2_dffs[4] = DFFE(LB2_dffs[4]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

LB5_dffs[4]_lut_out = M52_sload_path[4] & (LB5_dffs[5] # LC1L9Q) # !M52_sload_path[4] & LB5_dffs[5] & !LC1L9Q;
LB5_dffs[4] = DFFE(LB5_dffs[4]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--EC24L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|result_node~69
--operation mode is normal

EC24L2 = (CD1L17Q & EC33L2 # !CD1L17Q & !M31_pre_out[2] # !CD1L87Q) & CASCADE(EC24L1);


--UC1_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4]
UC1_q[4]_data_in = COM_AD_D[4];
UC1_q[4]_write_enable = SC1_valid_wreq;
UC1_q[4]_clock_0 = GLOBAL(QD1_outclock0);
UC1_q[4]_clock_1 = GLOBAL(QD1_outclock0);
UC1_q[4]_clear_0 = !LC1L41Q;
UC1_q[4]_clock_enable_1 = SC1_valid_rreq;
UC1_q[4]_write_address = WR_ADDR(M21_sload_path[0], M21_sload_path[1], M21_sload_path[2], M21_sload_path[3], M21_sload_path[4], M21_sload_path[5]);
UC1_q[4]_read_address = RD_ADDR(UC1L21, M11_sload_path[0], M11_sload_path[1], M11_sload_path[2], M11_sload_path[3], M11_sload_path[4]);
UC1_q[4] = MEMORY_SEGMENT(UC1_q[4]_data_in, UC1_q[4]_write_enable, UC1_q[4]_clock_0, UC1_q[4]_clock_1, UC1_q[4]_clear_0, , , UC1_q[4]_clock_enable_1, VCC, UC1_q[4]_write_address, UC1_q[4]_read_address);


--EC36L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

EC36L1 = CD1L87Q # UC1_q[4] & !CD1L17Q;


--EC36L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

EC36L2 = (LB3_dffs[4] & !CD1L17Q # !CD1L87Q) & CASCADE(EC36L1);


--EC26L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

EC26L1 = CD1L29Q # CD1L68Q & EC95L2 # !CD1L68Q & EC85L2;


--EC26L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

EC26L2 = (CD1L68Q & EC16L2 # !CD1L68Q & EC06L2 # !CD1L29Q) & CASCADE(EC26L1);


--WC1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~833
--operation mode is normal

WC1L42 = EC18L2 & (EC08L2 # CD1L59Q) # !EC18L2 & EC08L2 & !CD1L59Q;


--LB4_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

LB4_dffs[8]_lut_out = WC1L62 & (LB4_dffs[9] # HD1L9Q) # !WC1L62 & LB4_dffs[9] & !HD1L9Q;
LB4_dffs[8] = DFFE(LB4_dffs[8]_lut_out, GLOBAL(QD1_outclock0), HD1L7Q, , HD1L8Q);


--FB1_inst10[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[5]
--operation mode is normal

FB1_inst10[5]_lut_out = COM_AD_D[5];
FB1_inst10[5] = DFFE(FB1_inst10[5]_lut_out, GLOBAL(QD1_outclock0), , , );


--X1_ina[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[9]
--operation mode is normal

X1_ina[9]_lut_out = PB21_points[0][9];
X1_ina[9] = DFFE(X1_ina[9]_lut_out, GLOBAL(QD1_outclock0), , , );


--UB1L62Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|maxen~reg
--operation mode is normal

UB1L62Q_lut_out = UB1L91 & UB1L63 & (!UB1L92Q # !UB1L1);
UB1L62Q = DFFE(UB1L62Q_lut_out, GLOBAL(QD1_outclock0), !N1L72, , );


--X1_max_val[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[8]
--operation mode is normal

X1_max_val[8]_lut_out = X1_ina[8];
X1_max_val[8] = DFFE(X1_max_val[8]_lut_out, GLOBAL(QD1_outclock0), , , !UB1L62Q);


--X1_inb[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[8]
--operation mode is normal

X1_inb[8]_lut_out = X1_ina[8];
X1_inb[8] = DFFE(X1_inb[8]_lut_out, GLOBAL(QD1_outclock0), , , );


--BB1_srg[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[2]
--operation mode is normal

BB1_srg[2]_lut_out = BB1L42 # BB1L24Q & LB1_dffs[2];
BB1_srg[2] = DFFE(BB1_srg[2]_lut_out, GLOBAL(QD1_outclock0), , , BB1L04);


--BB1L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~721
--operation mode is normal

BB1L32 = BB1_srg[2] & (BB1L34Q # BB1_srg[3] & !BB1L14Q) # !BB1_srg[2] & BB1_srg[3] & !BB1L14Q;


--J1L652Q is slaveregister:slaveregister_inst|dom_id[4]~reg0
--operation mode is normal

J1L652Q_lut_out = VD1_MASTERHWDATA[4];
J1L652Q = DFFE(J1L652Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

LB3_dffs[5]_lut_out = J1L752Q & (LB3_dffs[6] # CD1_ID_LOAD) # !J1L752Q & LB3_dffs[6] & !CD1_ID_LOAD;
LB3_dffs[5] = DFFE(LB3_dffs[5]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--WB2_SRG[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[5]
--operation mode is normal

WB2_SRG[5]_lut_out = CD1_STF # WC1_crc32_en & WB2_i8 # !WC1_crc32_en & WB2_SRG[5];
WB2_SRG[5] = DFFE(WB2_SRG[5]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_SRG[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[29]
--operation mode is normal

WB2_SRG[29]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[28] # !WC1_crc32_en & WB2_SRG[29];
WB2_SRG[29] = DFFE(WB2_SRG[29]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WC1_srg[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[6]
--operation mode is normal

WC1_srg[6]_lut_out = WC1L72 # WC1L11 # WC1_srg[5] & WC1L85Q;
WC1_srg[6] = DFFE(WC1_srg[6]_lut_out, GLOBAL(QD1_outclock0), , , WC1L84);


--WC1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~834
--operation mode is normal

WC1L52 = WC1_srg[6] & (WC1L85Q # WC1_srg[7] & !WC1L65Q) # !WC1_srg[6] & WC1_srg[7] & !WC1L65Q;


--WC1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~835
--operation mode is normal

WC1L62 = EC09L2 & (EC98L2 # CD1L59Q) # !EC09L2 & EC98L2 & !CD1L59Q;


--WC1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0]~7
--operation mode is normal

WC1L84 = !CD1_STF & !N1_CLR_BUF;


--WB2_SRG[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[21]
--operation mode is normal

WB2_SRG[21]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[20] # !WC1_crc32_en & WB2_SRG[21];
WB2_SRG[21] = DFFE(WB2_SRG[21]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_i15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i15
--operation mode is normal

WB2_i15 = WB2_SRG[21] $ WB2_SRG[31];


--WB2_SRG[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[13]
--operation mode is normal

WB2_SRG[13]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[12] # !WC1_crc32_en & WB2_SRG[13];
WB2_SRG[13] = DFFE(WB2_SRG[13]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_i11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i11
--operation mode is normal

WB2_i11 = WB2_SRG[31] $ WB2_SRG[9];


--WB2_i6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i6
--operation mode is normal

WB2_i6 = WB2_SRG[31] $ WB2_SRG[1];


--WB2_i17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i17
--operation mode is normal

WB2_i17 = WB2_SRG[31] $ WB2_SRG[25];


--LB2_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

LB2_dffs[5]_lut_out = M52_sload_path[5] & (LB2_dffs[6] # R1L91Q) # !M52_sload_path[5] & LB2_dffs[6] & !R1L91Q;
LB2_dffs[5] = DFFE(LB2_dffs[5]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

LB5_dffs[5]_lut_out = M52_sload_path[5] & (LB5_dffs[6] # LC1L9Q) # !M52_sload_path[5] & LB5_dffs[6] & !LC1L9Q;
LB5_dffs[5] = DFFE(LB5_dffs[5]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--WB2_SRG[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[11]
--operation mode is normal

WB2_SRG[11]_lut_out = CD1_STF # WC1_crc32_en & WB2_i12 # !WC1_crc32_en & WB2_SRG[11];
WB2_SRG[11] = DFFE(WB2_SRG[11]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_SRG[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[3]
--operation mode is normal

WB2_SRG[3]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[2] # !WC1_crc32_en & WB2_SRG[3];
WB2_SRG[3] = DFFE(WB2_SRG[3]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--EC05L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

EC05L1 = CD1L87Q # CD1L17Q & WB2_SRG[11] # !CD1L17Q & WB2_SRG[3];


--WB2_SRG[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[27]
--operation mode is normal

WB2_SRG[27]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[26] # !WC1_crc32_en & WB2_SRG[27];
WB2_SRG[27] = DFFE(WB2_SRG[27]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_SRG[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[19]
--operation mode is normal

WB2_SRG[19]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[18] # !WC1_crc32_en & WB2_SRG[19];
WB2_SRG[19] = DFFE(WB2_SRG[19]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--EC05L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

EC05L2 = (CD1L17Q & WB2_SRG[27] # !CD1L17Q & WB2_SRG[19] # !CD1L87Q) & CASCADE(EC05L1);


--EC94L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

EC94L1 = CD1L87Q # CD1L17Q & WD1_portadataout[11] # !CD1L17Q & WD1_portadataout[3];


--EC94L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

EC94L2 = (CD1L17Q & WD1_portadataout[27] # !CD1L17Q & WD1_portadataout[19] # !CD1L87Q) & CASCADE(EC94L1);


--EC25L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|_~3
--operation mode is normal

EC25L1 = CD1L17Q # CD1L87Q;


--EC25L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

EC25L2 = (CD1L17Q & LB2_dffs[3] # !CD1L17Q & LB5_dffs[3] # !CD1L87Q) & CASCADE(EC25L1);


--EC15L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

EC15L1 = CD1L87Q # N1_SND_ID & !CD1L17Q;


--EC15L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|result_node~99
--operation mode is normal

EC15L2 = (CD1L17Q & !N1L63 # !CD1L17Q & !M31_pre_out[3] # !CD1L87Q) & CASCADE(EC15L1);


--UC1_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5]
UC1_q[5]_data_in = COM_AD_D[5];
UC1_q[5]_write_enable = SC1_valid_wreq;
UC1_q[5]_clock_0 = GLOBAL(QD1_outclock0);
UC1_q[5]_clock_1 = GLOBAL(QD1_outclock0);
UC1_q[5]_clear_0 = !LC1L41Q;
UC1_q[5]_clock_enable_1 = SC1_valid_rreq;
UC1_q[5]_write_address = WR_ADDR(M21_sload_path[0], M21_sload_path[1], M21_sload_path[2], M21_sload_path[3], M21_sload_path[4], M21_sload_path[5]);
UC1_q[5]_read_address = RD_ADDR(UC1L21, M11_sload_path[0], M11_sload_path[1], M11_sload_path[2], M11_sload_path[3], M11_sload_path[4]);
UC1_q[5] = MEMORY_SEGMENT(UC1_q[5]_data_in, UC1_q[5]_write_enable, UC1_q[5]_clock_0, UC1_q[5]_clock_1, UC1_q[5]_clear_0, , , UC1_q[5]_clock_enable_1, VCC, UC1_q[5]_write_address, UC1_q[5]_read_address);


--EC27L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

EC27L1 = CD1L87Q # UC1_q[5] & !CD1L17Q;


--EC27L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

EC27L2 = (LB3_dffs[5] & !CD1L17Q # !CD1L87Q) & CASCADE(EC27L1);


--EC17L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

EC17L1 = CD1L29Q # CD1L68Q & EC86L2 # !CD1L68Q & EC76L2;


--EC17L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

EC17L2 = (CD1L68Q & EC07L2 # !CD1L68Q & EC96L2 # !CD1L29Q) & CASCADE(EC17L1);


--LB4_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

LB4_dffs[9]_lut_out = !HD1L9Q # !CD1L93Q;
LB4_dffs[9] = DFFE(LB4_dffs[9]_lut_out, GLOBAL(QD1_outclock0), HD1L7Q, , HD1L8Q);


--FB1_inst10[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[4]
--operation mode is normal

FB1_inst10[4]_lut_out = COM_AD_D[4];
FB1_inst10[4] = DFFE(FB1_inst10[4]_lut_out, GLOBAL(QD1_outclock0), , , );


--PB21_points[0][9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][9]
--operation mode is normal

PB21_points[0][9]_lut_out = (M6_sload_path[0] & JC33L7 # !M6_sload_path[0] & JC42L7 # !M6_sload_path[1]) & CASCADE(EC01L1);
PB21_points[0][9] = DFFE(PB21_points[0][9]_lut_out, !GLOBAL(QD1_outclock0), CB1_inst5, , );


--X1_ina[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[8]
--operation mode is normal

X1_ina[8]_lut_out = PB21_points[0][8];
X1_ina[8] = DFFE(X1_ina[8]_lut_out, GLOBAL(QD1_outclock0), , , );


--UB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~24
--operation mode is normal

UB1L1 = UB1L8 & (UB1L41 & !X1_low_lev # !X1_lrg_lev) # !UB1L8 & UB1L41 & !X1_low_lev;


--UB1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|ct_aclr~51
--operation mode is normal

UB1L91 = UB1L2 & (!UB1L33Q # !UB1L4) # !UB1L2 & UB1L02Q & (!UB1L33Q # !UB1L4);


--X1_max_val[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[7]
--operation mode is normal

X1_max_val[7]_lut_out = X1_ina[7];
X1_max_val[7] = DFFE(X1_max_val[7]_lut_out, GLOBAL(QD1_outclock0), , , !UB1L62Q);


--X1_inb[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[7]
--operation mode is normal

X1_inb[7]_lut_out = X1_ina[7];
X1_inb[7] = DFFE(X1_inb[7]_lut_out, GLOBAL(QD1_outclock0), , , );


--BB1_srg[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[1]
--operation mode is normal

BB1_srg[1]_lut_out = BB1L52 # BB1L24Q & LB1_dffs[1];
BB1_srg[1] = DFFE(BB1_srg[1]_lut_out, GLOBAL(QD1_outclock0), , , BB1L04);


--BB1L42 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~722
--operation mode is normal

BB1L42 = BB1_srg[1] & (BB1L34Q # BB1_srg[2] & !BB1L14Q) # !BB1_srg[1] & BB1_srg[2] & !BB1L14Q;


--J1L752Q is slaveregister:slaveregister_inst|dom_id[5]~reg0
--operation mode is normal

J1L752Q_lut_out = VD1_MASTERHWDATA[5];
J1L752Q = DFFE(J1L752Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

LB3_dffs[6]_lut_out = J1L852Q & (LB3_dffs[7] # CD1_ID_LOAD) # !J1L852Q & LB3_dffs[7] & !CD1_ID_LOAD;
LB3_dffs[6] = DFFE(LB3_dffs[6]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--WB2_SRG[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[4]
--operation mode is normal

WB2_SRG[4]_lut_out = CD1_STF # WC1_crc32_en & WB2_i7 # !WC1_crc32_en & WB2_SRG[4];
WB2_SRG[4] = DFFE(WB2_SRG[4]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_i8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i8
--operation mode is normal

WB2_i8 = WB2_SRG[4] $ WB2_SRG[31];


--WB2_SRG[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[28]
--operation mode is normal

WB2_SRG[28]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[27] # !WC1_crc32_en & WB2_SRG[28];
WB2_SRG[28] = DFFE(WB2_SRG[28]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WC1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~837
--operation mode is normal

WC1L72 = WC1L75Q & (CD1L59Q & EC18L2 # !CD1L59Q & EC08L2);


--WC1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~91
--operation mode is normal

WC1L11 = WC1_srg[6] & !WC1L65Q;


--WC1_srg[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[5]
--operation mode is normal

WC1_srg[5]_lut_out = WC1L82 # WC1L21 # WC1_srg[4] & WC1L85Q;
WC1_srg[5] = DFFE(WC1_srg[5]_lut_out, GLOBAL(QD1_outclock0), , , WC1L84);


--WB2_SRG[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[20]
--operation mode is normal

WB2_SRG[20]_lut_out = CD1_STF # WC1_crc32_en & WB2_SRG[19] # !WC1_crc32_en & WB2_SRG[20];
WB2_SRG[20] = DFFE(WB2_SRG[20]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--WB2_SRG[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[12]
--operation mode is normal

WB2_SRG[12]_lut_out = CD1_STF # WC1_crc32_en & WB2_i13 # !WC1_crc32_en & WB2_SRG[12];
WB2_SRG[12] = DFFE(WB2_SRG[12]_lut_out, GLOBAL(QD1_outclock0), , , !N1_CLR_BUF);


--LB2_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

LB2_dffs[6]_lut_out = M52_sload_path[6] & (LB2_dffs[7] # R1L91Q) # !M52_sload_path[6] & LB2_dffs[7] & !R1L91Q;
LB2_dffs[6] = DFFE(LB2_dffs[6]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

LB5_dffs[6]_lut_out = M52_sload_path[6] & (LB5_dffs[7] # LC1L9Q) # !M52_sload_path[6] & LB5_dffs[7] & !LC1L9Q;
LB5_dffs[6] = DFFE(LB5_dffs[6]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--WB2_i12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i12
--operation mode is normal

WB2_i12 = WB2_SRG[10] $ WB2_SRG[31];


--EC95L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

EC95L1 = CD1L87Q # CD1L17Q & WB2_SRG[12] # !CD1L17Q & WB2_SRG[4];


--EC95L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

EC95L2 = (CD1L17Q & WB2_SRG[28] # !CD1L17Q & WB2_SRG[20] # !CD1L87Q) & CASCADE(EC95L1);


--EC85L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

EC85L1 = CD1L87Q # CD1L17Q & WD1_portadataout[12] # !CD1L17Q & WD1_portadataout[4];


--EC85L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

EC85L2 = (CD1L17Q & WD1_portadataout[28] # !CD1L17Q & WD1_portadataout[20] # !CD1L87Q) & CASCADE(EC85L1);


--EC16L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|_~3
--operation mode is normal

EC16L1 = CD1L17Q # CD1L87Q;


--EC16L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

EC16L2 = (CD1L17Q & LB2_dffs[4] # !CD1L17Q & LB5_dffs[4] # !CD1L87Q) & CASCADE(EC16L1);


--EC06L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

EC06L1 = CD1L87Q # N1_SND_TC_DAT & !CD1L17Q;


--EC06L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|result_node~18
--operation mode is normal

EC06L2 = (!CD1L17Q & !M31_pre_out[4] # !CD1L87Q) & CASCADE(EC06L1);


--UC1_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6]
UC1_q[6]_data_in = COM_AD_D[6];
UC1_q[6]_write_enable = SC1_valid_wreq;
UC1_q[6]_clock_0 = GLOBAL(QD1_outclock0);
UC1_q[6]_clock_1 = GLOBAL(QD1_outclock0);
UC1_q[6]_clear_0 = !LC1L41Q;
UC1_q[6]_clock_enable_1 = SC1_valid_rreq;
UC1_q[6]_write_address = WR_ADDR(M21_sload_path[0], M21_sload_path[1], M21_sload_path[2], M21_sload_path[3], M21_sload_path[4], M21_sload_path[5]);
UC1_q[6]_read_address = RD_ADDR(UC1L21, M11_sload_path[0], M11_sload_path[1], M11_sload_path[2], M11_sload_path[3], M11_sload_path[4]);
UC1_q[6] = MEMORY_SEGMENT(UC1_q[6]_data_in, UC1_q[6]_write_enable, UC1_q[6]_clock_0, UC1_q[6]_clock_1, UC1_q[6]_clear_0, , , UC1_q[6]_clock_enable_1, VCC, UC1_q[6]_write_address, UC1_q[6]_read_address);


--EC18L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

EC18L1 = CD1L87Q # UC1_q[6] & !CD1L17Q;


--EC18L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

EC18L2 = (LB3_dffs[6] & !CD1L17Q # !CD1L87Q) & CASCADE(EC18L1);


--EC08L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

EC08L1 = CD1L29Q # CD1L68Q & EC77L2 # !CD1L68Q & EC67L2;


--EC08L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

EC08L2 = (CD1L68Q & EC97L2 # !CD1L68Q & EC87L2 # !CD1L29Q) & CASCADE(EC08L1);


--FB1_inst10[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[3]
--operation mode is normal

FB1_inst10[3]_lut_out = COM_AD_D[3];
FB1_inst10[3] = DFFE(FB1_inst10[3]_lut_out, GLOBAL(QD1_outclock0), , , );


--CB1_inst5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst5
--operation mode is normal

CB1_inst5_lut_out = VCC;
CB1_inst5 = DFFE(CB1_inst5_lut_out, M6L6, !N1L72, , );


--PB21_points[0][8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][8]
--operation mode is normal

PB21_points[0][8]_lut_out = (EC9L3 # !M6_sload_path[0] & (JC42L5 $ JC72_sout_node[3])) & CASCADE(EC9L1);
PB21_points[0][8] = DFFE(PB21_points[0][8]_lut_out, !GLOBAL(QD1_outclock0), CB1_inst5, , );


--X1_ina[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[7]
--operation mode is normal

X1_ina[7]_lut_out = PB21_points[0][7];
X1_ina[7] = DFFE(X1_ina[7]_lut_out, GLOBAL(QD1_outclock0), , , );


--X1_max_val[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[6]
--operation mode is normal

X1_max_val[6]_lut_out = X1_ina[6];
X1_max_val[6] = DFFE(X1_max_val[6]_lut_out, GLOBAL(QD1_outclock0), , , !UB1L62Q);


--X1_inb[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[6]
--operation mode is normal

X1_inb[6]_lut_out = X1_ina[6];
X1_inb[6] = DFFE(X1_inb[6]_lut_out, GLOBAL(QD1_outclock0), , , );


--BB1_srg[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[0]
--operation mode is normal

BB1_srg[0]_lut_out = BB1L24Q & (LB1_dffs[0] # BB1_srg[0] & !BB1L14Q) # !BB1L24Q & BB1_srg[0] & !BB1L14Q;
BB1_srg[0] = DFFE(BB1_srg[0]_lut_out, GLOBAL(QD1_outclock0), , , BB1L04);


--BB1L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~723
--operation mode is normal

BB1L52 = BB1_srg[0] & (BB1L34Q # BB1_srg[1] & !BB1L14Q) # !BB1_srg[0] & BB1_srg[1] & !BB1L14Q;


--J1L852Q is slaveregister:slaveregister_inst|dom_id[6]~reg0
--operation mode is normal

J1L852Q_lut_out = VD1_MASTERHWDATA[6];
J1L852Q = DFFE(J1L852Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

LB3_dffs[7]_lut_out = J1L952Q & (LB3_dffs[8] # CD1_ID_LOAD) # !J1L952Q & LB3_dffs[8] & !CD1_ID_LOAD;
LB3_dffs[7] = DFFE(LB3_dffs[7]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--WB2_i7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i7
--operation mode is normal

WB2_i7 = WB2_SRG[3] $ WB2_SRG[31];


--WC1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~839
--operation mode is normal

WC1L82 = WC1L75Q & (CD1L59Q & EC27L2 # !CD1L59Q & EC17L2);


--WC1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~95
--operation mode is normal

WC1L21 = WC1_srg[5] & !WC1L65Q;


--WC1_srg[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[4]
--operation mode is normal

WC1_srg[4]_lut_out = WC1L92 # WC1L31 # WC1_srg[3] & WC1L85Q;
WC1_srg[4] = DFFE(WC1_srg[4]_lut_out, GLOBAL(QD1_outclock0), , , WC1L84);


--UC1_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7]
UC1_q[7]_data_in = COM_AD_D[7];
UC1_q[7]_write_enable = SC1_valid_wreq;
UC1_q[7]_clock_0 = GLOBAL(QD1_outclock0);
UC1_q[7]_clock_1 = GLOBAL(QD1_outclock0);
UC1_q[7]_clear_0 = !LC1L41Q;
UC1_q[7]_clock_enable_1 = SC1_valid_rreq;
UC1_q[7]_write_address = WR_ADDR(M21_sload_path[0], M21_sload_path[1], M21_sload_path[2], M21_sload_path[3], M21_sload_path[4], M21_sload_path[5]);
UC1_q[7]_read_address = RD_ADDR(UC1L21, M11_sload_path[0], M11_sload_path[1], M11_sload_path[2], M11_sload_path[3], M11_sload_path[4]);
UC1_q[7] = MEMORY_SEGMENT(UC1_q[7]_data_in, UC1_q[7]_write_enable, UC1_q[7]_clock_0, UC1_q[7]_clock_1, UC1_q[7]_clear_0, , , UC1_q[7]_clock_enable_1, VCC, UC1_q[7]_write_address, UC1_q[7]_read_address);


--EC09L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

EC09L1 = CD1L87Q # UC1_q[7] & !CD1L17Q;


--EC09L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

EC09L2 = (LB3_dffs[7] & !CD1L17Q # !CD1L87Q) & CASCADE(EC09L1);


--EC98L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

EC98L1 = CD1L29Q # CD1L68Q & EC68L2 # !CD1L68Q & EC58L3;


--EC98L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

EC98L2 = (CD1L68Q & EC88L1 # !CD1L68Q & EC78L2 # !CD1L29Q) & CASCADE(EC98L1);


--WB2_i13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i13
--operation mode is normal

WB2_i13 = WB2_SRG[11] $ WB2_SRG[31];


--LB2_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

LB2_dffs[7]_lut_out = M52_sload_path[7] & (LB2_dffs[8] # R1L91Q) # !M52_sload_path[7] & LB2_dffs[8] & !R1L91Q;
LB2_dffs[7] = DFFE(LB2_dffs[7]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

LB5_dffs[7]_lut_out = M52_sload_path[7] & (LB5_dffs[8] # LC1L9Q) # !M52_sload_path[7] & LB5_dffs[8] & !LC1L9Q;
LB5_dffs[7] = DFFE(LB5_dffs[7]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--EC86L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

EC86L1 = CD1L87Q # CD1L17Q & WB2_SRG[13] # !CD1L17Q & WB2_SRG[5];


--EC86L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

EC86L2 = (CD1L17Q & WB2_SRG[29] # !CD1L17Q & WB2_SRG[21] # !CD1L87Q) & CASCADE(EC86L1);


--EC76L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

EC76L1 = CD1L87Q # CD1L17Q & WD1_portadataout[13] # !CD1L17Q & WD1_portadataout[5];


--EC76L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

EC76L2 = (CD1L17Q & WD1_portadataout[29] # !CD1L17Q & WD1_portadataout[21] # !CD1L87Q) & CASCADE(EC76L1);


--EC07L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

EC07L1 = CD1L87Q # !CD1L17Q;


--EC07L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

EC07L2 = (CD1L17Q & LB2_dffs[5] # !CD1L17Q & LB5_dffs[5] # !CD1L87Q) & CASCADE(EC07L1);


--EC96L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

EC96L1 = CD1L87Q # CD1L17Q & N1L43 # !CD1L17Q & N1_SND_TC_DAT;


--EC96L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|result_node~18
--operation mode is normal

EC96L2 = (!CD1L17Q & !M31_pre_out[5] # !CD1L87Q) & CASCADE(EC96L1);


--FB1_inst10[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[2]
--operation mode is normal

FB1_inst10[2]_lut_out = COM_AD_D[2];
FB1_inst10[2] = DFFE(FB1_inst10[2]_lut_out, GLOBAL(QD1_outclock0), , , );


--JC51L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17
--operation mode is normal

JC51L5 = JC21_sout_node[5] & JC81_sout_node[2] & JC81_sout_node[1] & JC81_sout_node[0];


--JC51L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25
--operation mode is normal

JC51L7 = JC81_sout_node[4] $ (JC51L5 & JC81_sout_node[3]);


--JC6L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17
--operation mode is normal

JC6L5 = JC3_sout_node[5] & JC9_sout_node[2] & JC9_sout_node[1] & JC9_sout_node[0];


--JC6L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25
--operation mode is normal

JC6L7 = JC9_sout_node[4] $ (JC6L5 & JC9_sout_node[3]);


--EC01L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00027|$00012~0
--operation mode is normal

EC01L1 = M6_sload_path[1] # M6_sload_path[0] & JC51L7 # !M6_sload_path[0] & JC6L7;


--JC33L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17
--operation mode is normal

JC33L5 = JC03_sout_node[5] & JC63_sout_node[2] & JC63_sout_node[1] & JC63_sout_node[0];


--JC33L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25
--operation mode is normal

JC33L7 = JC63_sout_node[4] $ (JC33L5 & JC63_sout_node[3]);


--JC42L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17
--operation mode is normal

JC42L5 = JC12_sout_node[5] & JC72_sout_node[2] & JC72_sout_node[1] & JC72_sout_node[0];


--JC42L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25
--operation mode is normal

JC42L7 = JC72_sout_node[4] $ (JC42L5 & JC72_sout_node[3]);


--PB21_points[0][7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][7]
--operation mode is normal

PB21_points[0][7]_lut_out = (M6_sload_path[0] & JC33L4 # !M6_sload_path[0] & JC42L4 # !M6_sload_path[1]) & CASCADE(EC8L1);
PB21_points[0][7] = DFFE(PB21_points[0][7]_lut_out, !GLOBAL(QD1_outclock0), CB1_inst5, , );


--X1_ina[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[6]
--operation mode is normal

X1_ina[6]_lut_out = PB21_points[0][6];
X1_ina[6] = DFFE(X1_ina[6]_lut_out, GLOBAL(QD1_outclock0), , , );


--X1_max_val[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[5]
--operation mode is normal

X1_max_val[5]_lut_out = X1_ina[5];
X1_max_val[5] = DFFE(X1_max_val[5]_lut_out, GLOBAL(QD1_outclock0), , , !UB1L62Q);


--X1_inb[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[5]
--operation mode is normal

X1_inb[5]_lut_out = X1_ina[5];
X1_inb[5] = DFFE(X1_inb[5]_lut_out, GLOBAL(QD1_outclock0), , , );


--J1L952Q is slaveregister:slaveregister_inst|dom_id[7]~reg0
--operation mode is normal

J1L952Q_lut_out = VD1_MASTERHWDATA[7];
J1L952Q = DFFE(J1L952Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

LB3_dffs[8]_lut_out = J1L062Q & (LB3_dffs[9] # CD1_ID_LOAD) # !J1L062Q & LB3_dffs[9] & !CD1_ID_LOAD;
LB3_dffs[8] = DFFE(LB3_dffs[8]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--WC1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~841
--operation mode is normal

WC1L92 = WC1L75Q & (CD1L59Q & EC36L2 # !CD1L59Q & EC26L2);


--WC1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~99
--operation mode is normal

WC1L31 = WC1_srg[4] & !WC1L65Q;


--WC1_srg[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[3]
--operation mode is normal

WC1_srg[3]_lut_out = WC1L03 # WC1L41 # WC1_srg[2] & WC1L85Q;
WC1_srg[3] = DFFE(WC1_srg[3]_lut_out, GLOBAL(QD1_outclock0), , , WC1L84);


--LB2_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

LB2_dffs[8]_lut_out = M52_sload_path[8] & (LB2_dffs[9] # R1L91Q) # !M52_sload_path[8] & LB2_dffs[9] & !R1L91Q;
LB2_dffs[8] = DFFE(LB2_dffs[8]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

LB5_dffs[8]_lut_out = M52_sload_path[8] & (LB5_dffs[9] # LC1L9Q) # !M52_sload_path[8] & LB5_dffs[9] & !LC1L9Q;
LB5_dffs[8] = DFFE(LB5_dffs[8]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--EC77L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

EC77L1 = CD1L87Q # CD1L17Q & WB2_SRG[14] # !CD1L17Q & WB2_SRG[6];


--EC77L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

EC77L2 = (CD1L17Q & WB2_SRG[30] # !CD1L17Q & WB2_SRG[22] # !CD1L87Q) & CASCADE(EC77L1);


--EC67L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

EC67L1 = CD1L87Q # CD1L17Q & WD1_portadataout[14] # !CD1L17Q & WD1_portadataout[6];


--EC67L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

EC67L2 = (CD1L17Q & WD1_portadataout[30] # !CD1L17Q & WD1_portadataout[22] # !CD1L87Q) & CASCADE(EC67L1);


--EC97L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

EC97L1 = CD1L87Q # !CD1L17Q;


--EC97L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

EC97L2 = (CD1L17Q & LB2_dffs[6] # !CD1L17Q & LB5_dffs[6] # !CD1L87Q) & CASCADE(EC97L1);


--EC87L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

EC87L1 = CD1L87Q # CD1L17Q & N1L43 # !CD1L17Q & N1_SND_TC_DAT;


--X1L31Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_dn_rq~reg
--operation mode is normal

X1L31Q_lut_out = X1L822 & (X1_adcmax[4] # X1_adcmax[5] # X1L922);
X1L31Q = DFFE(X1L31Q_lut_out, GLOBAL(QD1_outclock0), , , X1L21);


--EC87L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|result_node~32
--operation mode is normal

EC87L2 = (CD1L17Q & X1L31Q # !CD1L17Q & !M31_pre_out[6] # !CD1L87Q) & CASCADE(EC87L1);


--FB1_inst10[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[1]
--operation mode is normal

FB1_inst10[1]_lut_out = COM_AD_D[1];
FB1_inst10[1] = DFFE(FB1_inst10[1]_lut_out, GLOBAL(QD1_outclock0), , , );


--JC51L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9
--operation mode is normal

JC51L2 = JC21_sout_node[5] & JC81_sout_node[0];


--JC51L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22
--operation mode is normal

JC51L6 = JC51L2 & JC81_sout_node[3] & JC81_sout_node[2] & JC81_sout_node[1];


--CB1_inst is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst
--operation mode is normal

CB1_inst_lut_out = RB7_aeb_out;
CB1_inst = DFFE(CB1_inst_lut_out, !GLOBAL(QD1_outclock0), !SB3L1, , );


--CB1_inst8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst8
--operation mode is normal

CB1_inst8 = CB1_inst # N1L92 & !N1_DRREQ_WT;


--JC6L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9
--operation mode is normal

JC6L2 = JC3_sout_node[5] & JC9_sout_node[0];


--JC6L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22
--operation mode is normal

JC6L6 = JC6L2 & JC9_sout_node[3] & JC9_sout_node[2] & JC9_sout_node[1];


--CB1_inst4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst4
--operation mode is normal

CB1_inst4_lut_out = RB6_aeb_out;
CB1_inst4 = DFFE(CB1_inst4_lut_out, !GLOBAL(QD1_outclock0), !SB2L1, , );


--CB1_inst7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst7
--operation mode is normal

CB1_inst7 = CB1_inst4 # N1L92 & !N1_DRREQ_WT;


--JC33L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9
--operation mode is normal

JC33L2 = JC03_sout_node[5] & JC63_sout_node[0];


--JC33L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22
--operation mode is normal

JC33L6 = JC33L2 & JC63_sout_node[3] & JC63_sout_node[2] & JC63_sout_node[1];


--CB1_inst2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst2
--operation mode is normal

CB1_inst2_lut_out = RB9_aeb_out;
CB1_inst2 = DFFE(CB1_inst2_lut_out, !GLOBAL(QD1_outclock0), !SB5L1, , );


--CB1_inst9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst9
--operation mode is normal

CB1_inst9 = CB1_inst2 # N1L92 & !N1_DRREQ_WT;


--JC42L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9
--operation mode is normal

JC42L2 = JC12_sout_node[5] & JC72_sout_node[0];


--JC42L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22
--operation mode is normal

JC42L6 = JC42L2 & JC72_sout_node[3] & JC72_sout_node[2] & JC72_sout_node[1];


--CB1_inst3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst3
--operation mode is normal

CB1_inst3_lut_out = RB8_aeb_out;
CB1_inst3 = DFFE(CB1_inst3_lut_out, !GLOBAL(QD1_outclock0), !SB4L1, , );


--CB1_inst6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst6
--operation mode is normal

CB1_inst6 = CB1_inst3 # N1L92 & !N1_DRREQ_WT;


--EC9L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|_~4
--operation mode is normal

EC9L2 = M6_sload_path[1] # M6_sload_path[0] & (JC51L5 $ JC81_sout_node[3]);


--EC9L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|$00012~0
--operation mode is normal

EC9L1 = EC9L2 # !M6_sload_path[0] & (JC6L5 $ JC9_sout_node[3]);


--EC9L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|result_node~72
--operation mode is normal

EC9L3 = M6_sload_path[0] & (JC33L5 $ JC63_sout_node[3]) # !M6_sload_path[1];


--PB21_points[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][6]
--operation mode is normal

PB21_points[0][6]_lut_out = (M6_sload_path[0] & JC33L3 # !M6_sload_path[0] & JC42L3 # !M6_sload_path[1]) & CASCADE(EC7L1);
PB21_points[0][6] = DFFE(PB21_points[0][6]_lut_out, !GLOBAL(QD1_outclock0), CB1_inst5, , );


--X1_ina[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[5]
--operation mode is normal

X1_ina[5]_lut_out = PB21_points[0][5];
X1_ina[5] = DFFE(X1_ina[5]_lut_out, GLOBAL(QD1_outclock0), , , );


--X1_max_val[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[4]
--operation mode is normal

X1_max_val[4]_lut_out = X1_ina[4];
X1_max_val[4] = DFFE(X1_max_val[4]_lut_out, GLOBAL(QD1_outclock0), , , !UB1L62Q);


--X1_inb[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[4]
--operation mode is normal

X1_inb[4]_lut_out = X1_ina[4];
X1_inb[4] = DFFE(X1_inb[4]_lut_out, GLOBAL(QD1_outclock0), , , );


--J1L062Q is slaveregister:slaveregister_inst|dom_id[8]~reg0
--operation mode is normal

J1L062Q_lut_out = VD1_MASTERHWDATA[8];
J1L062Q = DFFE(J1L062Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

LB3_dffs[9]_lut_out = J1L162Q & (LB3_dffs[10] # CD1_ID_LOAD) # !J1L162Q & LB3_dffs[10] & !CD1_ID_LOAD;
LB3_dffs[9] = DFFE(LB3_dffs[9]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--WC1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~843
--operation mode is normal

WC1L03 = WC1L75Q & (CD1L59Q & EC45L2 # !CD1L59Q & EC35L2);


--WC1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~103
--operation mode is normal

WC1L41 = WC1_srg[3] & !WC1L65Q;


--WC1_srg[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[2]
--operation mode is normal

WC1_srg[2]_lut_out = WC1L13 # WC1L51 # WC1_srg[1] & WC1L85Q;
WC1_srg[2] = DFFE(WC1_srg[2]_lut_out, GLOBAL(QD1_outclock0), , , WC1L84);


--EC68L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

EC68L1 = CD1L87Q # CD1L17Q & WB2_SRG[15] # !CD1L17Q & WB2_SRG[7];


--EC68L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

EC68L2 = (CD1L17Q & WB2_SRG[31] # !CD1L17Q & WB2_SRG[23] # !CD1L87Q) & CASCADE(EC68L1);


--CD1L35Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dom_adr_en~reg
--operation mode is normal

CD1L35Q_lut_out = CD1_DATA_BODY & !CD1L26Q & (CD1L35Q # CD1_BYT2) # !CD1_DATA_BODY & (CD1L35Q # CD1_BYT2);
CD1L35Q = DFFE(CD1L35Q_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--EC58L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|_~133
--operation mode is normal

EC58L2 = WD1_portadataout[15] & (A_nB # CD1L35Q) # !WD1_portadataout[15] & A_nB & !CD1L35Q;


--EC58L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

EC58L1 = CD1L87Q # CD1L17Q & EC58L2 # !CD1L17Q & WD1_portadataout[7];


--EC58L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

EC58L3 = (CD1L17Q & WD1_portadataout[31] # !CD1L17Q & WD1_portadataout[23] # !CD1L87Q) & CASCADE(EC58L1);


--EC88L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00018|result_node~27
--operation mode is normal

EC88L1 = CD1L17Q & LB2_dffs[7] # !CD1L17Q & LB5_dffs[7] # !CD1L87Q;


--EC78L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|_~4
--operation mode is normal

EC78L1 = CD1L87Q # A_nB & CD1L17Q;


--X1L41Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_up_rq~reg
--operation mode is normal

X1L41Q_lut_out = !X1_adcmax[9] # !X1_adcmax[8] # !X1_adcmax[7] # !X1_adcmax[6];
X1L41Q = DFFE(X1L41Q_lut_out, GLOBAL(QD1_outclock0), , , X1L21);


--EC78L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|result_node~32
--operation mode is normal

EC78L2 = (CD1L17Q & X1L41Q # !CD1L17Q & !M31_pre_out[7] # !CD1L87Q) & CASCADE(EC78L1);


--LB2_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

LB2_dffs[9]_lut_out = M52_sload_path[9] & (LB2_dffs[10] # R1L91Q) # !M52_sload_path[9] & LB2_dffs[10] & !R1L91Q;
LB2_dffs[9] = DFFE(LB2_dffs[9]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

LB5_dffs[9]_lut_out = M52_sload_path[9] & (LB5_dffs[10] # LC1L9Q) # !M52_sload_path[9] & LB5_dffs[10] & !LC1L9Q;
LB5_dffs[9] = DFFE(LB5_dffs[9]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--X1_adcmax[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[6]
--operation mode is normal

X1_adcmax[6]_lut_out = X1_ina[6];
X1_adcmax[6] = DFFE(X1_adcmax[6]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , X1L722);


--X1_adcmax[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[7]
--operation mode is normal

X1_adcmax[7]_lut_out = X1_ina[7];
X1_adcmax[7] = DFFE(X1_adcmax[7]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , X1L722);


--X1_adcmax[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[8]
--operation mode is normal

X1_adcmax[8]_lut_out = X1_ina[8];
X1_adcmax[8] = DFFE(X1_adcmax[8]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , X1L722);


--X1_adcmax[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[9]
--operation mode is normal

X1_adcmax[9]_lut_out = X1_ina[9];
X1_adcmax[9] = DFFE(X1_adcmax[9]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , X1L722);


--X1L822 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_11~92
--operation mode is normal

X1L822 = X1_adcmax[6] & X1_adcmax[7] & X1_adcmax[8] & X1_adcmax[9];


--X1_adcmax[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[4]
--operation mode is normal

X1_adcmax[4]_lut_out = X1_ina[4];
X1_adcmax[4] = DFFE(X1_adcmax[4]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , X1L722);


--X1_adcmax[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[5]
--operation mode is normal

X1_adcmax[5]_lut_out = X1_ina[5];
X1_adcmax[5] = DFFE(X1_adcmax[5]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , X1L722);


--X1_adcmax[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[3]
--operation mode is normal

X1_adcmax[3]_lut_out = X1_ina[3];
X1_adcmax[3] = DFFE(X1_adcmax[3]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , X1L722);


--X1_adcmax[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[2]
--operation mode is normal

X1_adcmax[2]_lut_out = X1_ina[2];
X1_adcmax[2] = DFFE(X1_adcmax[2]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , X1L722);


--X1_adcmax[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[0]
--operation mode is normal

X1_adcmax[0]_lut_out = X1_ina[0];
X1_adcmax[0] = DFFE(X1_adcmax[0]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , X1L722);


--X1_adcmax[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[1]
--operation mode is normal

X1_adcmax[1]_lut_out = X1_ina[1];
X1_adcmax[1] = DFFE(X1_adcmax[1]_lut_out, GLOBAL(QD1_outclock0), GB1L9Q, , X1L722);


--X1L922 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_11~93
--operation mode is normal

X1L922 = X1_adcmax[3] & (X1_adcmax[2] # X1_adcmax[0] & X1_adcmax[1]);


--W1_dom_rcvd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|dom_rcvd
--operation mode is normal

W1_dom_rcvd_lut_out = LB1_dffs[7];
W1_dom_rcvd = DFFE(W1_dom_rcvd_lut_out, GLOBAL(QD1_outclock0), !GB1L92Q, , W1L8);


--X1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_dn_rq~1
--operation mode is normal

X1L21 = Z1_PTYPE_SEQ0 & GB1L01Q & (A_nB $ !W1_dom_rcvd);


--FB1_inst10[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[0]
--operation mode is normal

FB1_inst10[0]_lut_out = COM_AD_D[0];
FB1_inst10[0] = DFFE(FB1_inst10[0]_lut_out, GLOBAL(QD1_outclock0), , , );


--SB3L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|last_node[0]~47
--operation mode is normal

SB3L1 = SB3_or_node[0][3] & (JC51L5 & JC81_sout_node[4] & JC81_sout_node[3] # !JC51L5 & !JC81_sout_node[4] & !JC81_sout_node[3]);


--JC51L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15
--operation mode is normal

JC51L4 = JC81_sout_node[2] $ (JC21_sout_node[5] & JC81_sout_node[1] & JC81_sout_node[0]);


--JC51L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10
--operation mode is normal

JC51L3 = JC81_sout_node[1] $ (JC21_sout_node[5] & JC81_sout_node[0]);


--JC51L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5
--operation mode is normal

JC51L1 = JC21_sout_node[5] $ JC81_sout_node[0];


--SB2L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|last_node[0]~47
--operation mode is normal

SB2L1 = SB2_or_node[0][3] & (JC6L5 & JC9_sout_node[4] & JC9_sout_node[3] # !JC6L5 & !JC9_sout_node[4] & !JC9_sout_node[3]);


--JC6L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15
--operation mode is normal

JC6L4 = JC9_sout_node[2] $ (JC3_sout_node[5] & JC9_sout_node[1] & JC9_sout_node[0]);


--JC6L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10
--operation mode is normal

JC6L3 = JC9_sout_node[1] $ (JC3_sout_node[5] & JC9_sout_node[0]);


--JC6L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5
--operation mode is normal

JC6L1 = JC3_sout_node[5] $ JC9_sout_node[0];


--SB5L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|last_node[0]~47
--operation mode is normal

SB5L1 = SB5_or_node[0][3] & (JC33L5 & JC63_sout_node[4] & JC63_sout_node[3] # !JC33L5 & !JC63_sout_node[4] & !JC63_sout_node[3]);


--JC33L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15
--operation mode is normal

JC33L4 = JC63_sout_node[2] $ (JC03_sout_node[5] & JC63_sout_node[1] & JC63_sout_node[0]);


--JC33L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10
--operation mode is normal

JC33L3 = JC63_sout_node[1] $ (JC03_sout_node[5] & JC63_sout_node[0]);


--JC33L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5
--operation mode is normal

JC33L1 = JC03_sout_node[5] $ JC63_sout_node[0];


--SB4L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|last_node[0]~47
--operation mode is normal

SB4L1 = SB4_or_node[0][3] & (JC42L5 & JC72_sout_node[4] & JC72_sout_node[3] # !JC42L5 & !JC72_sout_node[4] & !JC72_sout_node[3]);


--JC42L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15
--operation mode is normal

JC42L4 = JC72_sout_node[2] $ (JC12_sout_node[5] & JC72_sout_node[1] & JC72_sout_node[0]);


--JC42L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10
--operation mode is normal

JC42L3 = JC72_sout_node[1] $ (JC12_sout_node[5] & JC72_sout_node[0]);


--JC42L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5
--operation mode is normal

JC42L1 = JC12_sout_node[5] $ JC72_sout_node[0];


--EC8L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00023|$00012~0
--operation mode is normal

EC8L1 = M6_sload_path[1] # M6_sload_path[0] & JC51L4 # !M6_sload_path[0] & JC6L4;


--PB21_points[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][5]
--operation mode is normal

PB21_points[0][5]_lut_out = (M6_sload_path[0] & JC33L1 # !M6_sload_path[0] & JC42L1 # !M6_sload_path[1]) & CASCADE(EC6L1);
PB21_points[0][5] = DFFE(PB21_points[0][5]_lut_out, !GLOBAL(QD1_outclock0), CB1_inst5, , );


--X1_ina[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[4]
--operation mode is normal

X1_ina[4]_lut_out = PB21_points[0][4];
X1_ina[4] = DFFE(X1_ina[4]_lut_out, GLOBAL(QD1_outclock0), , , );


--X1_max_val[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[3]
--operation mode is normal

X1_max_val[3]_lut_out = X1_ina[3];
X1_max_val[3] = DFFE(X1_max_val[3]_lut_out, GLOBAL(QD1_outclock0), , , !UB1L62Q);


--X1_inb[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[3]
--operation mode is normal

X1_inb[3]_lut_out = X1_ina[3];
X1_inb[3] = DFFE(X1_inb[3]_lut_out, GLOBAL(QD1_outclock0), , , );


--J1L162Q is slaveregister:slaveregister_inst|dom_id[9]~reg0
--operation mode is normal

J1L162Q_lut_out = VD1_MASTERHWDATA[9];
J1L162Q = DFFE(J1L162Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

LB3_dffs[10]_lut_out = J1L262Q & (LB3_dffs[11] # CD1_ID_LOAD) # !J1L262Q & LB3_dffs[11] & !CD1_ID_LOAD;
LB3_dffs[10] = DFFE(LB3_dffs[10]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--WC1L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~845
--operation mode is normal

WC1L13 = WC1L75Q & (CD1L59Q & EC54L2 # !CD1L59Q & EC44L2);


--WC1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~107
--operation mode is normal

WC1L51 = WC1_srg[2] & !WC1L65Q;


--WC1_srg[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[1]
--operation mode is normal

WC1_srg[1]_lut_out = WC1L23 # WC1L61 # WC1_srg[0] & WC1L85Q;
WC1_srg[1] = DFFE(WC1_srg[1]_lut_out, GLOBAL(QD1_outclock0), , , WC1L84);


--CD1_DATA_BODY is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DATA_BODY
--operation mode is normal

CD1_DATA_BODY_lut_out = CD1_DATA_BODY & (CD1_BYT2 & !CD1L35Q # !CD1L26Q) # !CD1_DATA_BODY & CD1_BYT2 & !CD1L35Q;
CD1_DATA_BODY = DFFE(CD1_DATA_BODY_lut_out, GLOBAL(QD1_outclock0), !N1_CLR_BUF, , );


--LB2_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

LB2_dffs[10]_lut_out = M52_sload_path[10] & (LB2_dffs[11] # R1L91Q) # !M52_sload_path[10] & LB2_dffs[11] & !R1L91Q;
LB2_dffs[10] = DFFE(LB2_dffs[10]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

LB5_dffs[10]_lut_out = M52_sload_path[10] & (LB5_dffs[11] # LC1L9Q) # !M52_sload_path[10] & LB5_dffs[11] & !LC1L9Q;
LB5_dffs[10] = DFFE(LB5_dffs[10]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--X1_ina[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[3]
--operation mode is normal

X1_ina[3]_lut_out = PB21_points[0][3];
X1_ina[3] = DFFE(X1_ina[3]_lut_out, GLOBAL(QD1_outclock0), , , );


--X1_ina[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[2]
--operation mode is normal

X1_ina[2]_lut_out = PB21_points[0][2];
X1_ina[2] = DFFE(X1_ina[2]_lut_out, GLOBAL(QD1_outclock0), , , );


--X1_ina[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[0]
--operation mode is normal

X1_ina[0]_lut_out = PB21_points[0][0];
X1_ina[0] = DFFE(X1_ina[0]_lut_out, GLOBAL(QD1_outclock0), , , );


--X1_ina[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[1]
--operation mode is normal

X1_ina[1]_lut_out = PB21_points[0][1];
X1_ina[1] = DFFE(X1_ina[1]_lut_out, GLOBAL(QD1_outclock0), , , );


--RB7_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[1]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

RB7_aeb_out = M6_sload_path[0] & !M6_sload_path[1];


--RB6_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

RB6_aeb_out = !M6_sload_path[0] & !M6_sload_path[1];


--RB9_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[3]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

RB9_aeb_out = M6_sload_path[0] & M6_sload_path[1];


--RB8_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[2]|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

RB8_aeb_out = M6_sload_path[1] & !M6_sload_path[0];


--EC7L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00021|$00012~0
--operation mode is normal

EC7L1 = M6_sload_path[1] # M6_sload_path[0] & JC51L3 # !M6_sload_path[0] & JC6L3;


--PB21_points[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][4]
--operation mode is normal

PB21_points[0][4]_lut_out = (M6_sload_path[0] & JC03_sout_node[4] # !M6_sload_path[0] & JC12_sout_node[4] # !M6_sload_path[1]) & CASCADE(EC5L1);
PB21_points[0][4] = DFFE(PB21_points[0][4]_lut_out, !GLOBAL(QD1_outclock0), CB1_inst5, , );


--X1_max_val[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[2]
--operation mode is normal

X1_max_val[2]_lut_out = X1_ina[2];
X1_max_val[2] = DFFE(X1_max_val[2]_lut_out, GLOBAL(QD1_outclock0), , , !UB1L62Q);


--X1_inb[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[2]
--operation mode is normal

X1_inb[2]_lut_out = X1_ina[2];
X1_inb[2] = DFFE(X1_inb[2]_lut_out, GLOBAL(QD1_outclock0), , , );


--J1L262Q is slaveregister:slaveregister_inst|dom_id[10]~reg0
--operation mode is normal

J1L262Q_lut_out = VD1_MASTERHWDATA[10];
J1L262Q = DFFE(J1L262Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

LB3_dffs[11]_lut_out = J1L362Q & (LB3_dffs[12] # CD1_ID_LOAD) # !J1L362Q & LB3_dffs[12] & !CD1_ID_LOAD;
LB3_dffs[11] = DFFE(LB3_dffs[11]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--WC1L23 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~847
--operation mode is normal

WC1L23 = WC1L75Q & (CD1L59Q & EC63L2 # !CD1L59Q & EC53L2);


--WC1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~111
--operation mode is normal

WC1L61 = WC1_srg[1] & !WC1L65Q;


--WC1_srg[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0]
--operation mode is normal

WC1_srg[0]_lut_out = WC1L71 & (WC1L75Q # WC1_srg[0] & !WC1L65Q) # !WC1L71 & WC1_srg[0] & !WC1L65Q;
WC1_srg[0] = DFFE(WC1_srg[0]_lut_out, GLOBAL(QD1_outclock0), , , WC1L84);


--LB2_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

LB2_dffs[11]_lut_out = M52_sload_path[11] & (LB2_dffs[12] # R1L91Q) # !M52_sload_path[11] & LB2_dffs[12] & !R1L91Q;
LB2_dffs[11] = DFFE(LB2_dffs[11]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

LB5_dffs[11]_lut_out = M52_sload_path[11] & (LB5_dffs[12] # LC1L9Q) # !M52_sload_path[11] & LB5_dffs[12] & !LC1L9Q;
LB5_dffs[11] = DFFE(LB5_dffs[11]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--PB21_points[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][3]
--operation mode is normal

PB21_points[0][3]_lut_out = (M6_sload_path[0] & JC03_sout_node[3] # !M6_sload_path[0] & JC12_sout_node[3] # !M6_sload_path[1]) & CASCADE(EC4L1);
PB21_points[0][3] = DFFE(PB21_points[0][3]_lut_out, !GLOBAL(QD1_outclock0), CB1_inst5, , );


--PB21_points[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][2]
--operation mode is normal

PB21_points[0][2]_lut_out = (M6_sload_path[0] & JC03_sout_node[2] # !M6_sload_path[0] & JC12_sout_node[2] # !M6_sload_path[1]) & CASCADE(EC3L1);
PB21_points[0][2] = DFFE(PB21_points[0][2]_lut_out, !GLOBAL(QD1_outclock0), CB1_inst5, , );


--PB21_points[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][0]
--operation mode is normal

PB21_points[0][0]_lut_out = (M6_sload_path[0] & JC03_sout_node[0] # !M6_sload_path[0] & JC12_sout_node[0] # !M6_sload_path[1]) & CASCADE(EC1L1);
PB21_points[0][0] = DFFE(PB21_points[0][0]_lut_out, !GLOBAL(QD1_outclock0), CB1_inst5, , );


--PB21_points[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][1]
--operation mode is normal

PB21_points[0][1]_lut_out = (M6_sload_path[0] & JC03_sout_node[1] # !M6_sload_path[0] & JC12_sout_node[1] # !M6_sload_path[1]) & CASCADE(EC2L1);
PB21_points[0][1] = DFFE(PB21_points[0][1]_lut_out, !GLOBAL(QD1_outclock0), CB1_inst5, , );


--EC6L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00019|$00012~0
--operation mode is normal

EC6L1 = M6_sload_path[1] # M6_sload_path[0] & JC51L1 # !M6_sload_path[0] & JC6L1;


--X1_max_val[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[1]
--operation mode is normal

X1_max_val[1]_lut_out = X1_ina[1];
X1_max_val[1] = DFFE(X1_max_val[1]_lut_out, GLOBAL(QD1_outclock0), , , !UB1L62Q);


--X1_inb[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[1]
--operation mode is normal

X1_inb[1]_lut_out = X1_ina[1];
X1_inb[1] = DFFE(X1_inb[1]_lut_out, GLOBAL(QD1_outclock0), , , );


--J1L362Q is slaveregister:slaveregister_inst|dom_id[11]~reg0
--operation mode is normal

J1L362Q_lut_out = VD1_MASTERHWDATA[11];
J1L362Q = DFFE(J1L362Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

LB3_dffs[12]_lut_out = J1L462Q & (LB3_dffs[13] # CD1_ID_LOAD) # !J1L462Q & LB3_dffs[13] & !CD1_ID_LOAD;
LB3_dffs[12] = DFFE(LB3_dffs[12]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

LB2_dffs[12]_lut_out = M52_sload_path[12] & (LB2_dffs[13] # R1L91Q) # !M52_sload_path[12] & LB2_dffs[13] & !R1L91Q;
LB2_dffs[12] = DFFE(LB2_dffs[12]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

LB5_dffs[12]_lut_out = M52_sload_path[12] & (LB5_dffs[13] # LC1L9Q) # !M52_sload_path[12] & LB5_dffs[13] & !LC1L9Q;
LB5_dffs[12] = DFFE(LB5_dffs[12]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--EC5L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00017|$00012~0
--operation mode is normal

EC5L1 = M6_sload_path[1] # M6_sload_path[0] & JC21_sout_node[4] # !M6_sload_path[0] & JC3_sout_node[4];


--X1_max_val[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[0]
--operation mode is normal

X1_max_val[0]_lut_out = X1_ina[0];
X1_max_val[0] = DFFE(X1_max_val[0]_lut_out, GLOBAL(QD1_outclock0), , , !UB1L62Q);


--X1_inb[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[0]
--operation mode is normal

X1_inb[0]_lut_out = X1_ina[0];
X1_inb[0] = DFFE(X1_inb[0]_lut_out, GLOBAL(QD1_outclock0), , , );


--J1L462Q is slaveregister:slaveregister_inst|dom_id[12]~reg0
--operation mode is normal

J1L462Q_lut_out = VD1_MASTERHWDATA[12];
J1L462Q = DFFE(J1L462Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

LB3_dffs[13]_lut_out = J1L562Q & (LB3_dffs[14] # CD1_ID_LOAD) # !J1L562Q & LB3_dffs[14] & !CD1_ID_LOAD;
LB3_dffs[13] = DFFE(LB3_dffs[13]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

LB2_dffs[13]_lut_out = M52_sload_path[13] & (LB2_dffs[14] # R1L91Q) # !M52_sload_path[13] & LB2_dffs[14] & !R1L91Q;
LB2_dffs[13] = DFFE(LB2_dffs[13]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

LB5_dffs[13]_lut_out = M52_sload_path[13] & (LB5_dffs[14] # LC1L9Q) # !M52_sload_path[13] & LB5_dffs[14] & !LC1L9Q;
LB5_dffs[13] = DFFE(LB5_dffs[13]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--EC4L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00015|$00012~0
--operation mode is normal

EC4L1 = M6_sload_path[1] # M6_sload_path[0] & JC21_sout_node[3] # !M6_sload_path[0] & JC3_sout_node[3];


--EC3L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00013|$00012~0
--operation mode is normal

EC3L1 = M6_sload_path[1] # M6_sload_path[0] & JC21_sout_node[2] # !M6_sload_path[0] & JC3_sout_node[2];


--EC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~0
--operation mode is normal

EC1L1 = M6_sload_path[1] # M6_sload_path[0] & JC21_sout_node[0] # !M6_sload_path[0] & JC3_sout_node[0];


--EC2L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00011|$00012~0
--operation mode is normal

EC2L1 = M6_sload_path[1] # M6_sload_path[0] & JC21_sout_node[1] # !M6_sload_path[0] & JC3_sout_node[1];


--J1L562Q is slaveregister:slaveregister_inst|dom_id[13]~reg0
--operation mode is normal

J1L562Q_lut_out = VD1_MASTERHWDATA[13];
J1L562Q = DFFE(J1L562Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

LB3_dffs[14]_lut_out = J1L662Q & (LB3_dffs[15] # CD1_ID_LOAD) # !J1L662Q & LB3_dffs[15] & !CD1_ID_LOAD;
LB3_dffs[14] = DFFE(LB3_dffs[14]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

LB2_dffs[14]_lut_out = M52_sload_path[14] & (LB2_dffs[15] # R1L91Q) # !M52_sload_path[14] & LB2_dffs[15] & !R1L91Q;
LB2_dffs[14] = DFFE(LB2_dffs[14]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

LB5_dffs[14]_lut_out = M52_sload_path[14] & (LB5_dffs[15] # LC1L9Q) # !M52_sload_path[14] & LB5_dffs[15] & !LC1L9Q;
LB5_dffs[14] = DFFE(LB5_dffs[14]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L662Q is slaveregister:slaveregister_inst|dom_id[14]~reg0
--operation mode is normal

J1L662Q_lut_out = VD1_MASTERHWDATA[14];
J1L662Q = DFFE(J1L662Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

LB3_dffs[15]_lut_out = J1L762Q & (LB3_dffs[16] # CD1_ID_LOAD) # !J1L762Q & LB3_dffs[16] & !CD1_ID_LOAD;
LB3_dffs[15] = DFFE(LB3_dffs[15]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

LB2_dffs[15]_lut_out = M52_sload_path[15] & (LB2_dffs[16] # R1L91Q) # !M52_sload_path[15] & LB2_dffs[16] & !R1L91Q;
LB2_dffs[15] = DFFE(LB2_dffs[15]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

LB5_dffs[15]_lut_out = M52_sload_path[15] & (LB5_dffs[16] # LC1L9Q) # !M52_sload_path[15] & LB5_dffs[16] & !LC1L9Q;
LB5_dffs[15] = DFFE(LB5_dffs[15]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L762Q is slaveregister:slaveregister_inst|dom_id[15]~reg0
--operation mode is normal

J1L762Q_lut_out = VD1_MASTERHWDATA[15];
J1L762Q = DFFE(J1L762Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

LB3_dffs[16]_lut_out = J1L862Q & (LB3_dffs[17] # CD1_ID_LOAD) # !J1L862Q & LB3_dffs[17] & !CD1_ID_LOAD;
LB3_dffs[16] = DFFE(LB3_dffs[16]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

LB2_dffs[16]_lut_out = M52_sload_path[16] & (LB2_dffs[17] # R1L91Q) # !M52_sload_path[16] & LB2_dffs[17] & !R1L91Q;
LB2_dffs[16] = DFFE(LB2_dffs[16]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

LB5_dffs[16]_lut_out = M52_sload_path[16] & (LB5_dffs[17] # LC1L9Q) # !M52_sload_path[16] & LB5_dffs[17] & !LC1L9Q;
LB5_dffs[16] = DFFE(LB5_dffs[16]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L862Q is slaveregister:slaveregister_inst|dom_id[16]~reg0
--operation mode is normal

J1L862Q_lut_out = VD1_MASTERHWDATA[16];
J1L862Q = DFFE(J1L862Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

LB3_dffs[17]_lut_out = J1L962Q & (LB3_dffs[18] # CD1_ID_LOAD) # !J1L962Q & LB3_dffs[18] & !CD1_ID_LOAD;
LB3_dffs[17] = DFFE(LB3_dffs[17]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

LB2_dffs[17]_lut_out = M52_sload_path[17] & (LB2_dffs[18] # R1L91Q) # !M52_sload_path[17] & LB2_dffs[18] & !R1L91Q;
LB2_dffs[17] = DFFE(LB2_dffs[17]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

LB5_dffs[17]_lut_out = M52_sload_path[17] & (LB5_dffs[18] # LC1L9Q) # !M52_sload_path[17] & LB5_dffs[18] & !LC1L9Q;
LB5_dffs[17] = DFFE(LB5_dffs[17]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L962Q is slaveregister:slaveregister_inst|dom_id[17]~reg0
--operation mode is normal

J1L962Q_lut_out = VD1_MASTERHWDATA[17];
J1L962Q = DFFE(J1L962Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

LB3_dffs[18]_lut_out = J1L072Q & (LB3_dffs[19] # CD1_ID_LOAD) # !J1L072Q & LB3_dffs[19] & !CD1_ID_LOAD;
LB3_dffs[18] = DFFE(LB3_dffs[18]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

LB2_dffs[18]_lut_out = M52_sload_path[18] & (LB2_dffs[19] # R1L91Q) # !M52_sload_path[18] & LB2_dffs[19] & !R1L91Q;
LB2_dffs[18] = DFFE(LB2_dffs[18]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

LB5_dffs[18]_lut_out = M52_sload_path[18] & (LB5_dffs[19] # LC1L9Q) # !M52_sload_path[18] & LB5_dffs[19] & !LC1L9Q;
LB5_dffs[18] = DFFE(LB5_dffs[18]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L072Q is slaveregister:slaveregister_inst|dom_id[18]~reg0
--operation mode is normal

J1L072Q_lut_out = VD1_MASTERHWDATA[18];
J1L072Q = DFFE(J1L072Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

LB3_dffs[19]_lut_out = J1L172Q & (LB3_dffs[20] # CD1_ID_LOAD) # !J1L172Q & LB3_dffs[20] & !CD1_ID_LOAD;
LB3_dffs[19] = DFFE(LB3_dffs[19]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

LB2_dffs[19]_lut_out = M52_sload_path[19] & (LB2_dffs[20] # R1L91Q) # !M52_sload_path[19] & LB2_dffs[20] & !R1L91Q;
LB2_dffs[19] = DFFE(LB2_dffs[19]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

LB5_dffs[19]_lut_out = M52_sload_path[19] & (LB5_dffs[20] # LC1L9Q) # !M52_sload_path[19] & LB5_dffs[20] & !LC1L9Q;
LB5_dffs[19] = DFFE(LB5_dffs[19]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L172Q is slaveregister:slaveregister_inst|dom_id[19]~reg0
--operation mode is normal

J1L172Q_lut_out = VD1_MASTERHWDATA[19];
J1L172Q = DFFE(J1L172Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

LB3_dffs[20]_lut_out = J1L272Q & (LB3_dffs[21] # CD1_ID_LOAD) # !J1L272Q & LB3_dffs[21] & !CD1_ID_LOAD;
LB3_dffs[20] = DFFE(LB3_dffs[20]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

LB2_dffs[20]_lut_out = M52_sload_path[20] & (LB2_dffs[21] # R1L91Q) # !M52_sload_path[20] & LB2_dffs[21] & !R1L91Q;
LB2_dffs[20] = DFFE(LB2_dffs[20]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

LB5_dffs[20]_lut_out = M52_sload_path[20] & (LB5_dffs[21] # LC1L9Q) # !M52_sload_path[20] & LB5_dffs[21] & !LC1L9Q;
LB5_dffs[20] = DFFE(LB5_dffs[20]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L272Q is slaveregister:slaveregister_inst|dom_id[20]~reg0
--operation mode is normal

J1L272Q_lut_out = VD1_MASTERHWDATA[20];
J1L272Q = DFFE(J1L272Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

LB3_dffs[21]_lut_out = J1L372Q & (LB3_dffs[22] # CD1_ID_LOAD) # !J1L372Q & LB3_dffs[22] & !CD1_ID_LOAD;
LB3_dffs[21] = DFFE(LB3_dffs[21]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

LB2_dffs[21]_lut_out = M52_sload_path[21] & (LB2_dffs[22] # R1L91Q) # !M52_sload_path[21] & LB2_dffs[22] & !R1L91Q;
LB2_dffs[21] = DFFE(LB2_dffs[21]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

LB5_dffs[21]_lut_out = M52_sload_path[21] & (LB5_dffs[22] # LC1L9Q) # !M52_sload_path[21] & LB5_dffs[22] & !LC1L9Q;
LB5_dffs[21] = DFFE(LB5_dffs[21]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L372Q is slaveregister:slaveregister_inst|dom_id[21]~reg0
--operation mode is normal

J1L372Q_lut_out = VD1_MASTERHWDATA[21];
J1L372Q = DFFE(J1L372Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

LB3_dffs[22]_lut_out = J1L472Q & (LB3_dffs[23] # CD1_ID_LOAD) # !J1L472Q & LB3_dffs[23] & !CD1_ID_LOAD;
LB3_dffs[22] = DFFE(LB3_dffs[22]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

LB2_dffs[22]_lut_out = M52_sload_path[22] & (LB2_dffs[23] # R1L91Q) # !M52_sload_path[22] & LB2_dffs[23] & !R1L91Q;
LB2_dffs[22] = DFFE(LB2_dffs[22]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

LB5_dffs[22]_lut_out = M52_sload_path[22] & (LB5_dffs[23] # LC1L9Q) # !M52_sload_path[22] & LB5_dffs[23] & !LC1L9Q;
LB5_dffs[22] = DFFE(LB5_dffs[22]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L472Q is slaveregister:slaveregister_inst|dom_id[22]~reg0
--operation mode is normal

J1L472Q_lut_out = VD1_MASTERHWDATA[22];
J1L472Q = DFFE(J1L472Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

LB3_dffs[23]_lut_out = J1L572Q & (LB3_dffs[24] # CD1_ID_LOAD) # !J1L572Q & LB3_dffs[24] & !CD1_ID_LOAD;
LB3_dffs[23] = DFFE(LB3_dffs[23]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

LB2_dffs[23]_lut_out = M52_sload_path[23] & (LB2_dffs[24] # R1L91Q) # !M52_sload_path[23] & LB2_dffs[24] & !R1L91Q;
LB2_dffs[23] = DFFE(LB2_dffs[23]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

LB5_dffs[23]_lut_out = M52_sload_path[23] & (LB5_dffs[24] # LC1L9Q) # !M52_sload_path[23] & LB5_dffs[24] & !LC1L9Q;
LB5_dffs[23] = DFFE(LB5_dffs[23]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L572Q is slaveregister:slaveregister_inst|dom_id[23]~reg0
--operation mode is normal

J1L572Q_lut_out = VD1_MASTERHWDATA[23];
J1L572Q = DFFE(J1L572Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

LB3_dffs[24]_lut_out = J1L672Q & (LB3_dffs[25] # CD1_ID_LOAD) # !J1L672Q & LB3_dffs[25] & !CD1_ID_LOAD;
LB3_dffs[24] = DFFE(LB3_dffs[24]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

LB2_dffs[24]_lut_out = M52_sload_path[24] & (LB2_dffs[25] # R1L91Q) # !M52_sload_path[24] & LB2_dffs[25] & !R1L91Q;
LB2_dffs[24] = DFFE(LB2_dffs[24]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

LB5_dffs[24]_lut_out = M52_sload_path[24] & (LB5_dffs[25] # LC1L9Q) # !M52_sload_path[24] & LB5_dffs[25] & !LC1L9Q;
LB5_dffs[24] = DFFE(LB5_dffs[24]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L672Q is slaveregister:slaveregister_inst|dom_id[24]~reg0
--operation mode is normal

J1L672Q_lut_out = VD1_MASTERHWDATA[24];
J1L672Q = DFFE(J1L672Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

LB3_dffs[25]_lut_out = J1L772Q & (LB3_dffs[26] # CD1_ID_LOAD) # !J1L772Q & LB3_dffs[26] & !CD1_ID_LOAD;
LB3_dffs[25] = DFFE(LB3_dffs[25]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

LB2_dffs[25]_lut_out = M52_sload_path[25] & (LB2_dffs[26] # R1L91Q) # !M52_sload_path[25] & LB2_dffs[26] & !R1L91Q;
LB2_dffs[25] = DFFE(LB2_dffs[25]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

LB5_dffs[25]_lut_out = M52_sload_path[25] & (LB5_dffs[26] # LC1L9Q) # !M52_sload_path[25] & LB5_dffs[26] & !LC1L9Q;
LB5_dffs[25] = DFFE(LB5_dffs[25]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L772Q is slaveregister:slaveregister_inst|dom_id[25]~reg0
--operation mode is normal

J1L772Q_lut_out = VD1_MASTERHWDATA[25];
J1L772Q = DFFE(J1L772Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

LB3_dffs[26]_lut_out = J1L872Q & (LB3_dffs[27] # CD1_ID_LOAD) # !J1L872Q & LB3_dffs[27] & !CD1_ID_LOAD;
LB3_dffs[26] = DFFE(LB3_dffs[26]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

LB2_dffs[26]_lut_out = M52_sload_path[26] & (LB2_dffs[27] # R1L91Q) # !M52_sload_path[26] & LB2_dffs[27] & !R1L91Q;
LB2_dffs[26] = DFFE(LB2_dffs[26]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

LB5_dffs[26]_lut_out = M52_sload_path[26] & (LB5_dffs[27] # LC1L9Q) # !M52_sload_path[26] & LB5_dffs[27] & !LC1L9Q;
LB5_dffs[26] = DFFE(LB5_dffs[26]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L872Q is slaveregister:slaveregister_inst|dom_id[26]~reg0
--operation mode is normal

J1L872Q_lut_out = VD1_MASTERHWDATA[26];
J1L872Q = DFFE(J1L872Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

LB3_dffs[27]_lut_out = J1L972Q & (LB3_dffs[28] # CD1_ID_LOAD) # !J1L972Q & LB3_dffs[28] & !CD1_ID_LOAD;
LB3_dffs[27] = DFFE(LB3_dffs[27]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

LB2_dffs[27]_lut_out = M52_sload_path[27] & (LB2_dffs[28] # R1L91Q) # !M52_sload_path[27] & LB2_dffs[28] & !R1L91Q;
LB2_dffs[27] = DFFE(LB2_dffs[27]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

LB5_dffs[27]_lut_out = M52_sload_path[27] & (LB5_dffs[28] # LC1L9Q) # !M52_sload_path[27] & LB5_dffs[28] & !LC1L9Q;
LB5_dffs[27] = DFFE(LB5_dffs[27]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L972Q is slaveregister:slaveregister_inst|dom_id[27]~reg0
--operation mode is normal

J1L972Q_lut_out = VD1_MASTERHWDATA[27];
J1L972Q = DFFE(J1L972Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

LB3_dffs[28]_lut_out = J1L082Q & (LB3_dffs[29] # CD1_ID_LOAD) # !J1L082Q & LB3_dffs[29] & !CD1_ID_LOAD;
LB3_dffs[28] = DFFE(LB3_dffs[28]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

LB2_dffs[28]_lut_out = M52_sload_path[28] & (LB2_dffs[29] # R1L91Q) # !M52_sload_path[28] & LB2_dffs[29] & !R1L91Q;
LB2_dffs[28] = DFFE(LB2_dffs[28]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

LB5_dffs[28]_lut_out = M52_sload_path[28] & (LB5_dffs[29] # LC1L9Q) # !M52_sload_path[28] & LB5_dffs[29] & !LC1L9Q;
LB5_dffs[28] = DFFE(LB5_dffs[28]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L082Q is slaveregister:slaveregister_inst|dom_id[28]~reg0
--operation mode is normal

J1L082Q_lut_out = VD1_MASTERHWDATA[28];
J1L082Q = DFFE(J1L082Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

LB3_dffs[29]_lut_out = J1L182Q & (LB3_dffs[30] # CD1_ID_LOAD) # !J1L182Q & LB3_dffs[30] & !CD1_ID_LOAD;
LB3_dffs[29] = DFFE(LB3_dffs[29]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

LB2_dffs[29]_lut_out = M52_sload_path[29] & (LB2_dffs[30] # R1L91Q) # !M52_sload_path[29] & LB2_dffs[30] & !R1L91Q;
LB2_dffs[29] = DFFE(LB2_dffs[29]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

LB5_dffs[29]_lut_out = M52_sload_path[29] & (LB5_dffs[30] # LC1L9Q) # !M52_sload_path[29] & LB5_dffs[30] & !LC1L9Q;
LB5_dffs[29] = DFFE(LB5_dffs[29]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L182Q is slaveregister:slaveregister_inst|dom_id[29]~reg0
--operation mode is normal

J1L182Q_lut_out = VD1_MASTERHWDATA[29];
J1L182Q = DFFE(J1L182Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

LB3_dffs[30]_lut_out = J1L282Q & (LB3_dffs[31] # CD1_ID_LOAD) # !J1L282Q & LB3_dffs[31] & !CD1_ID_LOAD;
LB3_dffs[30] = DFFE(LB3_dffs[30]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

LB2_dffs[30]_lut_out = M52_sload_path[30] & (LB2_dffs[31] # R1L91Q) # !M52_sload_path[30] & LB2_dffs[31] & !R1L91Q;
LB2_dffs[30] = DFFE(LB2_dffs[30]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

LB5_dffs[30]_lut_out = M52_sload_path[30] & (LB5_dffs[31] # LC1L9Q) # !M52_sload_path[30] & LB5_dffs[31] & !LC1L9Q;
LB5_dffs[30] = DFFE(LB5_dffs[30]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L282Q is slaveregister:slaveregister_inst|dom_id[30]~reg0
--operation mode is normal

J1L282Q_lut_out = VD1_MASTERHWDATA[30];
J1L282Q = DFFE(J1L282Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

LB3_dffs[31]_lut_out = J1L382Q & (LB3_dffs[32] # CD1_ID_LOAD) # !J1L382Q & LB3_dffs[32] & !CD1_ID_LOAD;
LB3_dffs[31] = DFFE(LB3_dffs[31]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

LB2_dffs[31]_lut_out = M52_sload_path[31] & (LB2_dffs[32] # R1L91Q) # !M52_sload_path[31] & LB2_dffs[32] & !R1L91Q;
LB2_dffs[31] = DFFE(LB2_dffs[31]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

LB5_dffs[31]_lut_out = M52_sload_path[31] & (LB5_dffs[32] # LC1L9Q) # !M52_sload_path[31] & LB5_dffs[32] & !LC1L9Q;
LB5_dffs[31] = DFFE(LB5_dffs[31]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L382Q is slaveregister:slaveregister_inst|dom_id[31]~reg0
--operation mode is normal

J1L382Q_lut_out = VD1_MASTERHWDATA[31];
J1L382Q = DFFE(J1L382Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L152);


--LB3_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

LB3_dffs[32]_lut_out = J1L482Q & (LB3_dffs[33] # CD1_ID_LOAD) # !J1L482Q & LB3_dffs[33] & !CD1_ID_LOAD;
LB3_dffs[32] = DFFE(LB3_dffs[32]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

LB2_dffs[32]_lut_out = M52_sload_path[32] & (LB2_dffs[33] # R1L91Q) # !M52_sload_path[32] & LB2_dffs[33] & !R1L91Q;
LB2_dffs[32] = DFFE(LB2_dffs[32]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

LB5_dffs[32]_lut_out = M52_sload_path[32] & (LB5_dffs[33] # LC1L9Q) # !M52_sload_path[32] & LB5_dffs[33] & !LC1L9Q;
LB5_dffs[32] = DFFE(LB5_dffs[32]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L482Q is slaveregister:slaveregister_inst|dom_id[32]~reg0
--operation mode is normal

J1L482Q_lut_out = VD1_MASTERHWDATA[0];
J1L482Q = DFFE(J1L482Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

LB3_dffs[33]_lut_out = J1L582Q & (LB3_dffs[34] # CD1_ID_LOAD) # !J1L582Q & LB3_dffs[34] & !CD1_ID_LOAD;
LB3_dffs[33] = DFFE(LB3_dffs[33]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

LB2_dffs[33]_lut_out = M52_sload_path[33] & (LB2_dffs[34] # R1L91Q) # !M52_sload_path[33] & LB2_dffs[34] & !R1L91Q;
LB2_dffs[33] = DFFE(LB2_dffs[33]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

LB5_dffs[33]_lut_out = M52_sload_path[33] & (LB5_dffs[34] # LC1L9Q) # !M52_sload_path[33] & LB5_dffs[34] & !LC1L9Q;
LB5_dffs[33] = DFFE(LB5_dffs[33]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L582Q is slaveregister:slaveregister_inst|dom_id[33]~reg0
--operation mode is normal

J1L582Q_lut_out = VD1_MASTERHWDATA[1];
J1L582Q = DFFE(J1L582Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

LB3_dffs[34]_lut_out = J1L682Q & (LB3_dffs[35] # CD1_ID_LOAD) # !J1L682Q & LB3_dffs[35] & !CD1_ID_LOAD;
LB3_dffs[34] = DFFE(LB3_dffs[34]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

LB2_dffs[34]_lut_out = M52_sload_path[34] & (LB2_dffs[35] # R1L91Q) # !M52_sload_path[34] & LB2_dffs[35] & !R1L91Q;
LB2_dffs[34] = DFFE(LB2_dffs[34]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

LB5_dffs[34]_lut_out = M52_sload_path[34] & (LB5_dffs[35] # LC1L9Q) # !M52_sload_path[34] & LB5_dffs[35] & !LC1L9Q;
LB5_dffs[34] = DFFE(LB5_dffs[34]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L682Q is slaveregister:slaveregister_inst|dom_id[34]~reg0
--operation mode is normal

J1L682Q_lut_out = VD1_MASTERHWDATA[2];
J1L682Q = DFFE(J1L682Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

LB3_dffs[35]_lut_out = J1L782Q & (LB3_dffs[36] # CD1_ID_LOAD) # !J1L782Q & LB3_dffs[36] & !CD1_ID_LOAD;
LB3_dffs[35] = DFFE(LB3_dffs[35]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

LB2_dffs[35]_lut_out = M52_sload_path[35] & (LB2_dffs[36] # R1L91Q) # !M52_sload_path[35] & LB2_dffs[36] & !R1L91Q;
LB2_dffs[35] = DFFE(LB2_dffs[35]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

LB5_dffs[35]_lut_out = M52_sload_path[35] & (LB5_dffs[36] # LC1L9Q) # !M52_sload_path[35] & LB5_dffs[36] & !LC1L9Q;
LB5_dffs[35] = DFFE(LB5_dffs[35]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L782Q is slaveregister:slaveregister_inst|dom_id[35]~reg0
--operation mode is normal

J1L782Q_lut_out = VD1_MASTERHWDATA[3];
J1L782Q = DFFE(J1L782Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

LB3_dffs[36]_lut_out = J1L882Q & (LB3_dffs[37] # CD1_ID_LOAD) # !J1L882Q & LB3_dffs[37] & !CD1_ID_LOAD;
LB3_dffs[36] = DFFE(LB3_dffs[36]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

LB2_dffs[36]_lut_out = M52_sload_path[36] & (LB2_dffs[37] # R1L91Q) # !M52_sload_path[36] & LB2_dffs[37] & !R1L91Q;
LB2_dffs[36] = DFFE(LB2_dffs[36]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

LB5_dffs[36]_lut_out = M52_sload_path[36] & (LB5_dffs[37] # LC1L9Q) # !M52_sload_path[36] & LB5_dffs[37] & !LC1L9Q;
LB5_dffs[36] = DFFE(LB5_dffs[36]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L882Q is slaveregister:slaveregister_inst|dom_id[36]~reg0
--operation mode is normal

J1L882Q_lut_out = VD1_MASTERHWDATA[4];
J1L882Q = DFFE(J1L882Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

LB3_dffs[37]_lut_out = J1L982Q & (LB3_dffs[38] # CD1_ID_LOAD) # !J1L982Q & LB3_dffs[38] & !CD1_ID_LOAD;
LB3_dffs[37] = DFFE(LB3_dffs[37]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

LB2_dffs[37]_lut_out = M52_sload_path[37] & (LB2_dffs[38] # R1L91Q) # !M52_sload_path[37] & LB2_dffs[38] & !R1L91Q;
LB2_dffs[37] = DFFE(LB2_dffs[37]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

LB5_dffs[37]_lut_out = M52_sload_path[37] & (LB5_dffs[38] # LC1L9Q) # !M52_sload_path[37] & LB5_dffs[38] & !LC1L9Q;
LB5_dffs[37] = DFFE(LB5_dffs[37]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L982Q is slaveregister:slaveregister_inst|dom_id[37]~reg0
--operation mode is normal

J1L982Q_lut_out = VD1_MASTERHWDATA[5];
J1L982Q = DFFE(J1L982Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

LB3_dffs[38]_lut_out = J1L092Q & (LB3_dffs[39] # CD1_ID_LOAD) # !J1L092Q & LB3_dffs[39] & !CD1_ID_LOAD;
LB3_dffs[38] = DFFE(LB3_dffs[38]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

LB2_dffs[38]_lut_out = M52_sload_path[38] & (LB2_dffs[39] # R1L91Q) # !M52_sload_path[38] & LB2_dffs[39] & !R1L91Q;
LB2_dffs[38] = DFFE(LB2_dffs[38]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

LB5_dffs[38]_lut_out = M52_sload_path[38] & (LB5_dffs[39] # LC1L9Q) # !M52_sload_path[38] & LB5_dffs[39] & !LC1L9Q;
LB5_dffs[38] = DFFE(LB5_dffs[38]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L092Q is slaveregister:slaveregister_inst|dom_id[38]~reg0
--operation mode is normal

J1L092Q_lut_out = VD1_MASTERHWDATA[6];
J1L092Q = DFFE(J1L092Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

LB3_dffs[39]_lut_out = J1L192Q & (LB3_dffs[40] # CD1_ID_LOAD) # !J1L192Q & LB3_dffs[40] & !CD1_ID_LOAD;
LB3_dffs[39] = DFFE(LB3_dffs[39]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

LB2_dffs[39]_lut_out = M52_sload_path[39] & (LB2_dffs[40] # R1L91Q) # !M52_sload_path[39] & LB2_dffs[40] & !R1L91Q;
LB2_dffs[39] = DFFE(LB2_dffs[39]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

LB5_dffs[39]_lut_out = M52_sload_path[39] & (LB5_dffs[40] # LC1L9Q) # !M52_sload_path[39] & LB5_dffs[40] & !LC1L9Q;
LB5_dffs[39] = DFFE(LB5_dffs[39]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L192Q is slaveregister:slaveregister_inst|dom_id[39]~reg0
--operation mode is normal

J1L192Q_lut_out = VD1_MASTERHWDATA[7];
J1L192Q = DFFE(J1L192Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

LB3_dffs[40]_lut_out = J1L292Q & (LB3_dffs[41] # CD1_ID_LOAD) # !J1L292Q & LB3_dffs[41] & !CD1_ID_LOAD;
LB3_dffs[40] = DFFE(LB3_dffs[40]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

LB2_dffs[40]_lut_out = M52_sload_path[40] & (LB2_dffs[41] # R1L91Q) # !M52_sload_path[40] & LB2_dffs[41] & !R1L91Q;
LB2_dffs[40] = DFFE(LB2_dffs[40]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

LB5_dffs[40]_lut_out = M52_sload_path[40] & (LB5_dffs[41] # LC1L9Q) # !M52_sload_path[40] & LB5_dffs[41] & !LC1L9Q;
LB5_dffs[40] = DFFE(LB5_dffs[40]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L292Q is slaveregister:slaveregister_inst|dom_id[40]~reg0
--operation mode is normal

J1L292Q_lut_out = VD1_MASTERHWDATA[8];
J1L292Q = DFFE(J1L292Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

LB3_dffs[41]_lut_out = J1L392Q & (LB3_dffs[42] # CD1_ID_LOAD) # !J1L392Q & LB3_dffs[42] & !CD1_ID_LOAD;
LB3_dffs[41] = DFFE(LB3_dffs[41]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

LB2_dffs[41]_lut_out = M52_sload_path[41] & (LB2_dffs[42] # R1L91Q) # !M52_sload_path[41] & LB2_dffs[42] & !R1L91Q;
LB2_dffs[41] = DFFE(LB2_dffs[41]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

LB5_dffs[41]_lut_out = M52_sload_path[41] & (LB5_dffs[42] # LC1L9Q) # !M52_sload_path[41] & LB5_dffs[42] & !LC1L9Q;
LB5_dffs[41] = DFFE(LB5_dffs[41]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L392Q is slaveregister:slaveregister_inst|dom_id[41]~reg0
--operation mode is normal

J1L392Q_lut_out = VD1_MASTERHWDATA[9];
J1L392Q = DFFE(J1L392Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

LB3_dffs[42]_lut_out = J1L492Q & (LB3_dffs[43] # CD1_ID_LOAD) # !J1L492Q & LB3_dffs[43] & !CD1_ID_LOAD;
LB3_dffs[42] = DFFE(LB3_dffs[42]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

LB2_dffs[42]_lut_out = M52_sload_path[42] & (LB2_dffs[43] # R1L91Q) # !M52_sload_path[42] & LB2_dffs[43] & !R1L91Q;
LB2_dffs[42] = DFFE(LB2_dffs[42]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

LB5_dffs[42]_lut_out = M52_sload_path[42] & (LB5_dffs[43] # LC1L9Q) # !M52_sload_path[42] & LB5_dffs[43] & !LC1L9Q;
LB5_dffs[42] = DFFE(LB5_dffs[42]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L492Q is slaveregister:slaveregister_inst|dom_id[42]~reg0
--operation mode is normal

J1L492Q_lut_out = VD1_MASTERHWDATA[10];
J1L492Q = DFFE(J1L492Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

LB3_dffs[43]_lut_out = J1L592Q & (LB3_dffs[44] # CD1_ID_LOAD) # !J1L592Q & LB3_dffs[44] & !CD1_ID_LOAD;
LB3_dffs[43] = DFFE(LB3_dffs[43]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

LB2_dffs[43]_lut_out = M52_sload_path[43] & (LB2_dffs[44] # R1L91Q) # !M52_sload_path[43] & LB2_dffs[44] & !R1L91Q;
LB2_dffs[43] = DFFE(LB2_dffs[43]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

LB5_dffs[43]_lut_out = M52_sload_path[43] & (LB5_dffs[44] # LC1L9Q) # !M52_sload_path[43] & LB5_dffs[44] & !LC1L9Q;
LB5_dffs[43] = DFFE(LB5_dffs[43]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L592Q is slaveregister:slaveregister_inst|dom_id[43]~reg0
--operation mode is normal

J1L592Q_lut_out = VD1_MASTERHWDATA[11];
J1L592Q = DFFE(J1L592Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

LB3_dffs[44]_lut_out = J1L692Q & (LB3_dffs[45] # CD1_ID_LOAD) # !J1L692Q & LB3_dffs[45] & !CD1_ID_LOAD;
LB3_dffs[44] = DFFE(LB3_dffs[44]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

LB2_dffs[44]_lut_out = M52_sload_path[44] & (LB2_dffs[45] # R1L91Q) # !M52_sload_path[44] & LB2_dffs[45] & !R1L91Q;
LB2_dffs[44] = DFFE(LB2_dffs[44]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

LB5_dffs[44]_lut_out = M52_sload_path[44] & (LB5_dffs[45] # LC1L9Q) # !M52_sload_path[44] & LB5_dffs[45] & !LC1L9Q;
LB5_dffs[44] = DFFE(LB5_dffs[44]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L692Q is slaveregister:slaveregister_inst|dom_id[44]~reg0
--operation mode is normal

J1L692Q_lut_out = VD1_MASTERHWDATA[12];
J1L692Q = DFFE(J1L692Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

LB3_dffs[45]_lut_out = J1L792Q & (LB3_dffs[46] # CD1_ID_LOAD) # !J1L792Q & LB3_dffs[46] & !CD1_ID_LOAD;
LB3_dffs[45] = DFFE(LB3_dffs[45]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

LB2_dffs[45]_lut_out = M52_sload_path[45] & (LB2_dffs[46] # R1L91Q) # !M52_sload_path[45] & LB2_dffs[46] & !R1L91Q;
LB2_dffs[45] = DFFE(LB2_dffs[45]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

LB5_dffs[45]_lut_out = M52_sload_path[45] & (LB5_dffs[46] # LC1L9Q) # !M52_sload_path[45] & LB5_dffs[46] & !LC1L9Q;
LB5_dffs[45] = DFFE(LB5_dffs[45]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L792Q is slaveregister:slaveregister_inst|dom_id[45]~reg0
--operation mode is normal

J1L792Q_lut_out = VD1_MASTERHWDATA[13];
J1L792Q = DFFE(J1L792Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

LB3_dffs[46]_lut_out = J1L892Q & (LB3_dffs[47] # CD1_ID_LOAD) # !J1L892Q & LB3_dffs[47] & !CD1_ID_LOAD;
LB3_dffs[46] = DFFE(LB3_dffs[46]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

LB2_dffs[46]_lut_out = M52_sload_path[46] & (LB2_dffs[47] # R1L91Q) # !M52_sload_path[46] & LB2_dffs[47] & !R1L91Q;
LB2_dffs[46] = DFFE(LB2_dffs[46]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

LB5_dffs[46]_lut_out = M52_sload_path[46] & (LB5_dffs[47] # LC1L9Q) # !M52_sload_path[46] & LB5_dffs[47] & !LC1L9Q;
LB5_dffs[46] = DFFE(LB5_dffs[46]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L892Q is slaveregister:slaveregister_inst|dom_id[46]~reg0
--operation mode is normal

J1L892Q_lut_out = VD1_MASTERHWDATA[14];
J1L892Q = DFFE(J1L892Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--LB3_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

LB3_dffs[47]_lut_out = J1L992Q & CD1_ID_LOAD;
LB3_dffs[47] = DFFE(LB3_dffs[47]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst37);


--LB2_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

LB2_dffs[47]_lut_out = R1L91Q & M52_sload_path[47];
LB2_dffs[47] = DFFE(LB2_dffs[47]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst36);


--LB5_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

LB5_dffs[47]_lut_out = LC1L9Q & M52_sload_path[47];
LB5_dffs[47] = DFFE(LB5_dffs[47]_lut_out, GLOBAL(QD1_outclock0), , , Q1_inst38);


--J1L992Q is slaveregister:slaveregister_inst|dom_id[47]~reg0
--operation mode is normal

J1L992Q_lut_out = VD1_MASTERHWDATA[15];
J1L992Q = DFFE(J1L992Q_lut_out, GLOBAL(QD1_outclock0), !H1L4Q, , J1L003);


--J1L573 is slaveregister:slaveregister_inst|i1875~835
--operation mode is normal

J1L573 = B1L34Q & B1L14Q & J1L183 # !B1L34Q & TD1_q[2];


--J1L073 is slaveregister:slaveregister_inst|i1872~500
--operation mode is normal

J1L073 = B1L34Q & B1L14Q & J1L324 # !B1L34Q & TD1_q[5];


--J1L045 is slaveregister:slaveregister_inst|i~22617
--operation mode is normal

J1L045 = B1L34Q & B1L14Q & J1L936 # !B1L34Q & TD1_q[7];


--J1L145 is slaveregister:slaveregister_inst|i~22619
--operation mode is normal

J1L145 = B1L34Q & B1L14Q & J1L066 # !B1L34Q & TD1_q[8];


--J1L245 is slaveregister:slaveregister_inst|i~22621
--operation mode is normal

J1L245 = B1L34Q & B1L14Q & J1L976 # !B1L34Q & TD1_q[9];


--J1L345 is slaveregister:slaveregister_inst|i~22623
--operation mode is normal

J1L345 = B1L34Q & B1L14Q & J1L796 # !B1L34Q & TD1_q[10];


--J1L445 is slaveregister:slaveregister_inst|i~22625
--operation mode is normal

J1L445 = B1L34Q & B1L14Q & J1L517 # !B1L34Q & TD1_q[11];


--J1L545 is slaveregister:slaveregister_inst|i~22627
--operation mode is normal

J1L545 = B1L34Q & B1L14Q & J1L337 # !B1L34Q & TD1_q[12];


--J1L645 is slaveregister:slaveregister_inst|i~22629
--operation mode is normal

J1L645 = B1L34Q & B1L14Q & J1L157 # !B1L34Q & TD1_q[13];


--J1L745 is slaveregister:slaveregister_inst|i~22631
--operation mode is normal

J1L745 = B1L34Q & B1L14Q & J1L967 # !B1L34Q & TD1_q[14];


--TC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~92
--operation mode is normal

TC1L6 = TC1L7 # M01_pre_out[5] # M01_pre_out[1] # M01_pre_out[2];


--TC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~96
--operation mode is normal

TC1L7 = M01_pre_out[3] # M01_pre_out[4] # !LC1L61Q # !M01_sload_path[0];


--TC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~92
--operation mode is normal

TC1L3 = TC1L4 & M01_pre_out[5] & M01_sload_path[0] & M01_pre_out[1];


--TC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~96
--operation mode is normal

TC1L4 = TC1_b_non_empty & M01_pre_out[2] & M01_pre_out[3] & M01_pre_out[4];


--J1L998 is slaveregister:slaveregister_inst|i~23077
--operation mode is normal

J1L998 = (BD1L48 # BD1L18 # BD1L97 # BD1L77) & CASCADE(BD1L4);


--BD1L48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~337
--operation mode is normal

BD1L48 = BD1L38 # BD1L57 & (BD1L58 # BD1L16);


--BD1L58 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~341
--operation mode is normal

BD1L58 = BD1L68 # BD1L76 # BD1L56 # BD1L36;


--BD1L68 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~343
--operation mode is normal

BD1L68 = BD1L37 # BD1L17 # BD1L96;


--RB41_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

RB41_aeb_out = M41_sload_path[4];


--RB4_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

RB4_aeb_out = M2_sload_path[4];


--EC24L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

EC24L1 = CD1L87Q;


--SB6L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~162
--operation mode is normal

SB6L81 = SB6_or_node[0][6];


--UC1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]~0
--operation mode is normal

UC1L21 = !SC1_rd_ptr_lsb;


--M1L3 is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~0
--operation mode is normal

M1L3 = M1L3 & M1L4;


--M12L81 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

M12L81 = !M12_cout;


--M5L43 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

M5L43 = !M5_cout;


--M9L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

M9L41 = !M9_cout;


--M6L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

M6L6 = !M6_cout;


--M2L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

M2L31 = !M2_cout;


--M81L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

M81L8 = M81_cout;


--M91L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

M91L9 = !M91_cout;


--M61L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]~0
--operation mode is normal

M61L43 = !M61_the_carries[10];


--M41L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

M41L31 = !M41_cout;


--M51L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

M51L11 = M51_cout;


--M91L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0
--operation mode is arithmetic

M91L3 = CARRY(M81L8);


--~GND is ~GND
--operation mode is normal

~GND = GND;


--CLK3p is CLK3p
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p
--operation mode is input

CLK4p = INPUT();


--COM_AD_OTR is COM_AD_OTR
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx
--operation mode is input

HDV_Rx = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9]
--operation mode is input

FLASH_AD_D[9] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8]
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7]
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6]
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5]
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4]
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3]
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2]
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1]
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0]
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FLASH_NCO is FLASH_NCO
--operation mode is input

FLASH_NCO = INPUT();


--ATWD0_D[9] is ATWD0_D[9]
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[8] is ATWD0_D[8]
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[7] is ATWD0_D[7]
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD0_D[6] is ATWD0_D[6]
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD0_D[5] is ATWD0_D[5]
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4]
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[3] is ATWD0_D[3]
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[2] is ATWD0_D[2]
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1]
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[0] is ATWD0_D[0]
--operation mode is input

ATWD0_D[0] = INPUT();


--TriggerComplete_0 is TriggerComplete_0
--operation mode is input

TriggerComplete_0 = INPUT();


--ATWD1_D[9] is ATWD1_D[9]
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[8] is ATWD1_D[8]
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[7] is ATWD1_D[7]
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD1_D[6] is ATWD1_D[6]
--operation mode is input

ATWD1_D[6] = INPUT();


--ATWD1_D[5] is ATWD1_D[5]
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4]
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[3] is ATWD1_D[3]
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[2] is ATWD1_D[2]
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1]
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[0] is ATWD1_D[0]
--operation mode is input

ATWD1_D[0] = INPUT();


--TriggerComplete_1 is TriggerComplete_1
--operation mode is input

TriggerComplete_1 = INPUT();


--MultiSPE is MultiSPE
--operation mode is input

MultiSPE = INPUT();


--OneSPE is OneSPE
--operation mode is input

OneSPE = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR
--operation mode is input

COINC_UP_BBAR = INPUT();


--FL_ATTN is FL_ATTN
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO
--operation mode is input

FL_TDO = INPUT();


--CLK2p is CLK2p
--operation mode is input

CLK2p = INPUT();


--A_nB is A_nB
--operation mode is input

A_nB = INPUT();


--CLK1p is CLK1p
--operation mode is input

CLK1p = INPUT();


--COM_AD_D[9] is COM_AD_D[9]
--operation mode is input

COM_AD_D[9] = INPUT();


--COM_AD_D[8] is COM_AD_D[8]
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[0] is COM_AD_D[0]
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_D[1] is COM_AD_D[1]
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[7] is COM_AD_D[7]
--operation mode is input

COM_AD_D[7] = INPUT();


--COINC_DOWN_B is COINC_DOWN_B
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_UP_B is COINC_UP_B
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_A is COINC_UP_A
--operation mode is input

COINC_UP_A = INPUT();


--COINC_DOWN_A is COINC_DOWN_A
--operation mode is input

COINC_DOWN_A = INPUT();


--COM_AD_D[2] is COM_AD_D[2]
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[6] is COM_AD_D[6]
--operation mode is input

COM_AD_D[6] = INPUT();


--COM_AD_D[3] is COM_AD_D[3]
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[5] is COM_AD_D[5]
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[4] is COM_AD_D[4]
--operation mode is input

COM_AD_D[4] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p
--operation mode is output

CLKLK_OUT2p = OUTPUT(GLOBAL(QD1_outclock1));


--COMM_RESET is COMM_RESET
--operation mode is output

COMM_RESET = OUTPUT(!N1_SYS_RESET);


--FPGA_LOADED is FPGA_LOADED
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13]
--operation mode is output

COM_DB[13] = OUTPUT(YC1L31);


--COM_DB[12] is COM_DB[12]
--operation mode is output

COM_DB[12] = OUTPUT(YC1L11);


--COM_DB[11] is COM_DB[11]
--operation mode is output

COM_DB[11] = OUTPUT(YC1L01);


--COM_DB[10] is COM_DB[10]
--operation mode is output

COM_DB[10] = OUTPUT(YC1L7);


--COM_DB[9] is COM_DB[9]
--operation mode is output

COM_DB[9] = OUTPUT(YC1L6);


--COM_DB[8] is COM_DB[8]
--operation mode is output

COM_DB[8] = OUTPUT(YC1L5);


--COM_DB[7] is COM_DB[7]
--operation mode is output

COM_DB[7] = OUTPUT(YC1L4);


--COM_DB[6] is COM_DB[6]
--operation mode is output

COM_DB[6] = OUTPUT(YC1L3);


--HDV_RxENA is HDV_RxENA
--operation mode is output

HDV_RxENA = OUTPUT(VCC);


--HDV_TxENA is HDV_TxENA
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN
--operation mode is output

HDV_IN = OUTPUT(GND);


--FLASH_AD_STBY is FLASH_AD_STBY
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--ATWDTrigger_0 is ATWDTrigger_0
--operation mode is output

ATWDTrigger_0 = OUTPUT(GND);


--OutputEnable_0 is OutputEnable_0
--operation mode is output

OutputEnable_0 = OUTPUT(GND);


--CounterClock_0 is CounterClock_0
--operation mode is output

CounterClock_0 = OUTPUT(GND);


--ShiftClock_0 is ShiftClock_0
--operation mode is output

ShiftClock_0 = OUTPUT(GND);


--RampSet_0 is RampSet_0
--operation mode is output

RampSet_0 = OUTPUT(GND);


--ChannelSelect_0[1] is ChannelSelect_0[1]
--operation mode is output

ChannelSelect_0[1] = OUTPUT(GND);


--ChannelSelect_0[0] is ChannelSelect_0[0]
--operation mode is output

ChannelSelect_0[0] = OUTPUT(GND);


--ReadWrite_0 is ReadWrite_0
--operation mode is output

ReadWrite_0 = OUTPUT(GND);


--AnalogReset_0 is AnalogReset_0
--operation mode is output

AnalogReset_0 = OUTPUT(GND);


--DigitalReset_0 is DigitalReset_0
--operation mode is output

DigitalReset_0 = OUTPUT(GND);


--DigitalSet_0 is DigitalSet_0
--operation mode is output

DigitalSet_0 = OUTPUT(GND);


--ATWD0VDD_SUP is ATWD0VDD_SUP
--operation mode is output

ATWD0VDD_SUP = OUTPUT(GND);


--ATWDTrigger_1 is ATWDTrigger_1
--operation mode is output

ATWDTrigger_1 = OUTPUT(GND);


--OutputEnable_1 is OutputEnable_1
--operation mode is output

OutputEnable_1 = OUTPUT(GND);


--CounterClock_1 is CounterClock_1
--operation mode is output

CounterClock_1 = OUTPUT(GND);


--ShiftClock_1 is ShiftClock_1
--operation mode is output

ShiftClock_1 = OUTPUT(GND);


--RampSet_1 is RampSet_1
--operation mode is output

RampSet_1 = OUTPUT(GND);


--ChannelSelect_1[1] is ChannelSelect_1[1]
--operation mode is output

ChannelSelect_1[1] = OUTPUT(GND);


--ChannelSelect_1[0] is ChannelSelect_1[0]
--operation mode is output

ChannelSelect_1[0] = OUTPUT(GND);


--ReadWrite_1 is ReadWrite_1
--operation mode is output

ReadWrite_1 = OUTPUT(GND);


--AnalogReset_1 is AnalogReset_1
--operation mode is output

AnalogReset_1 = OUTPUT(GND);


--DigitalReset_1 is DigitalReset_1
--operation mode is output

DigitalReset_1 = OUTPUT(GND);


--DigitalSet_1 is DigitalSet_1
--operation mode is output

DigitalSet_1 = OUTPUT(GND);


--ATWD1VDD_SUP is ATWD1VDD_SUP
--operation mode is output

ATWD1VDD_SUP = OUTPUT(GND);


--MultiSPE_nl is MultiSPE_nl
--operation mode is output

MultiSPE_nl = OUTPUT(GND);


--OneSPE_nl is OneSPE_nl
--operation mode is output

OneSPE_nl = OUTPUT(GND);


--FE_TEST_PULSE is FE_TEST_PULSE
--operation mode is output

FE_TEST_PULSE = OUTPUT(GND);


--FE_PULSER_P[3] is FE_PULSER_P[3]
--operation mode is output

FE_PULSER_P[3] = OUTPUT(GND);


--FE_PULSER_P[2] is FE_PULSER_P[2]
--operation mode is output

FE_PULSER_P[2] = OUTPUT(GND);


--FE_PULSER_P[1] is FE_PULSER_P[1]
--operation mode is output

FE_PULSER_P[1] = OUTPUT(GND);


--FE_PULSER_P[0] is FE_PULSER_P[0]
--operation mode is output

FE_PULSER_P[0] = OUTPUT(GND);


--FE_PULSER_N[3] is FE_PULSER_N[3]
--operation mode is output

FE_PULSER_N[3] = OUTPUT(GND);


--FE_PULSER_N[2] is FE_PULSER_N[2]
--operation mode is output

FE_PULSER_N[2] = OUTPUT(GND);


--FE_PULSER_N[1] is FE_PULSER_N[1]
--operation mode is output

FE_PULSER_N[1] = OUTPUT(GND);


--FE_PULSER_N[0] is FE_PULSER_N[0]
--operation mode is output

FE_PULSER_N[0] = OUTPUT(GND);


--R2BUS[6] is R2BUS[6]
--operation mode is output

R2BUS[6] = OUTPUT(GND);


--R2BUS[5] is R2BUS[5]
--operation mode is output

R2BUS[5] = OUTPUT(GND);


--R2BUS[4] is R2BUS[4]
--operation mode is output

R2BUS[4] = OUTPUT(GND);


--R2BUS[3] is R2BUS[3]
--operation mode is output

R2BUS[3] = OUTPUT(GND);


--R2BUS[2] is R2BUS[2]
--operation mode is output

R2BUS[2] = OUTPUT(GND);


--R2BUS[1] is R2BUS[1]
--operation mode is output

R2BUS[1] = OUTPUT(GND);


--R2BUS[0] is R2BUS[0]
--operation mode is output

R2BUS[0] = OUTPUT(GND);


--SingleLED_TRIGGER is SingleLED_TRIGGER
--operation mode is output

SingleLED_TRIGGER = OUTPUT(GND);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(E1L3Q, E1_i973);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH
--operation mode is output

COINC_DOWN_ALATCH = OUTPUT(GND);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH
--operation mode is output

COINC_DOWN_BLATCH = OUTPUT(GND);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(E1L4Q, E1_i594);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH
--operation mode is output

COINC_UP_ALATCH = OUTPUT(GND);


--COINC_UP_BLATCH is COINC_UP_BLATCH
--operation mode is output

COINC_UP_BLATCH = OUTPUT(GND);


--FL_Trigger is FL_Trigger
--operation mode is output

FL_Trigger = OUTPUT(GND);


--FL_Trigger_bar is FL_Trigger_bar
--operation mode is output

FL_Trigger_bar = OUTPUT(GND);


--FL_PRE_TRIG is FL_PRE_TRIG
--operation mode is output

FL_PRE_TRIG = OUTPUT(GND);


--FL_TMS is FL_TMS
--operation mode is output

FL_TMS = OUTPUT(GND);


--FL_TCK is FL_TCK
--operation mode is output

FL_TCK = OUTPUT(GND);


--FL_TDI is FL_TDI
--operation mode is output

FL_TDI = OUTPUT(GND);


--PDL_FPGA_D[7] is PDL_FPGA_D[7]
--operation mode is output

PDL_FPGA_D[7] = OUTPUT(GND);


--PDL_FPGA_D[6] is PDL_FPGA_D[6]
--operation mode is output

PDL_FPGA_D[6] = OUTPUT(!N1_SYS_RESET);


--PDL_FPGA_D[5] is PDL_FPGA_D[5]
--operation mode is output

PDL_FPGA_D[5] = OUTPUT(GND);


--PDL_FPGA_D[4] is PDL_FPGA_D[4]
--operation mode is output

PDL_FPGA_D[4] = OUTPUT(VCC);


--PDL_FPGA_D[3] is PDL_FPGA_D[3]
--operation mode is output

PDL_FPGA_D[3] = OUTPUT(GND);


--PDL_FPGA_D[2] is PDL_FPGA_D[2]
--operation mode is output

PDL_FPGA_D[2] = OUTPUT(VCC);


--PDL_FPGA_D[1] is PDL_FPGA_D[1]
--operation mode is output

PDL_FPGA_D[1] = OUTPUT(GND);


--PDL_FPGA_D[0] is PDL_FPGA_D[0]
--operation mode is output

PDL_FPGA_D[0] = OUTPUT(VCC);


--PGM[15] is PGM[15]
--operation mode is output

PGM[15] = OUTPUT(VCC);


--PGM[14] is PGM[14]
--operation mode is output

PGM[14] = OUTPUT(GND);


--PGM[13] is PGM[13]
--operation mode is output

PGM[13] = OUTPUT(GND);


--PGM[12] is PGM[12]
--operation mode is output

PGM[12] = OUTPUT(VCC);


--PGM[11] is PGM[11]
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10]
--operation mode is output

PGM[10] = OUTPUT(M1_sload_path[0]);


--PGM[9] is PGM[9]
--operation mode is output

PGM[9] = OUTPUT(GND);


--PGM[8] is PGM[8]
--operation mode is output

PGM[8] = OUTPUT(GND);


--PGM[7] is PGM[7]
--operation mode is output

PGM[7] = OUTPUT(GND);


--PGM[6] is PGM[6]
--operation mode is output

PGM[6] = OUTPUT(GND);


--PGM[5] is PGM[5]
--operation mode is output

PGM[5] = OUTPUT(GND);


--PGM[4] is PGM[4]
--operation mode is output

PGM[4] = OUTPUT(GND);


--PGM[3] is PGM[3]
--operation mode is output

PGM[3] = OUTPUT(GND);


--PGM[2] is PGM[2]
--operation mode is output

PGM[2] = OUTPUT(GND);


--PGM[1] is PGM[1]
--operation mode is output

PGM[1] = OUTPUT(GND);


--PGM[0] is PGM[0]
--operation mode is output

PGM[0] = OUTPUT(J1_command_2_local[2]);


--UARTRXD is UARTRXD
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK
--operation mode is input

EBIACK = INPUT();


--ZD25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout
--operation mode is bidir

ZD25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0]
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(VD1L911, VD1L811);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--ZD35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout
--operation mode is bidir

ZD35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1]
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(VD1L021, VD1L811);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--ZD45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout
--operation mode is bidir

ZD45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2]
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(VD1L121, VD1L811);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--ZD55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout
--operation mode is bidir

ZD55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3]
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(VD1L221, VD1L811);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--ZD91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout
--operation mode is bidir

ZD91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0]
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(VD1L68, VD1L28);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--ZD02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout
--operation mode is bidir

ZD02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1]
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(VD1L78, VD1L28);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--ZD12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout
--operation mode is bidir

ZD12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2]
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(VD1L88, VD1L28);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--ZD22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout
--operation mode is bidir

ZD22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3]
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(VD1L98, VD1L28);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--ZD32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout
--operation mode is bidir

ZD32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4]
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(VD1L09, VD1L28);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--ZD42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout
--operation mode is bidir

ZD42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5]
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(VD1L19, VD1L28);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--ZD52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout
--operation mode is bidir

ZD52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6]
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(VD1L29, VD1L28);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--ZD62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout
--operation mode is bidir

ZD62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7]
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(VD1L39, VD1L28);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--ZD72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout
--operation mode is bidir

ZD72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8]
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(VD1L49, VD1L38);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--ZD82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout
--operation mode is bidir

ZD82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9]
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(VD1L59, VD1L38);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--ZD92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout
--operation mode is bidir

ZD92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10]
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(VD1L69, VD1L38);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--ZD03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout
--operation mode is bidir

ZD03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11]
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(VD1L79, VD1L38);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--ZD13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout
--operation mode is bidir

ZD13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12]
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(VD1L89, VD1L38);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--ZD23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout
--operation mode is bidir

ZD23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13]
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(VD1L99, VD1L38);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--ZD33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout
--operation mode is bidir

ZD33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14]
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(VD1L001, VD1L38);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--ZD43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout
--operation mode is bidir

ZD43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15]
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(VD1L101, VD1L38);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--ZD53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout
--operation mode is bidir

ZD53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16]
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(VD1L201, VD1L48);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--ZD63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout
--operation mode is bidir

ZD63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17]
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(VD1L301, VD1L48);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--ZD73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout
--operation mode is bidir

ZD73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18]
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(VD1L401, VD1L48);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--ZD83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout
--operation mode is bidir

ZD83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19]
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(VD1L501, VD1L48);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--ZD93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout
--operation mode is bidir

ZD93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20]
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(VD1L601, VD1L48);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--ZD04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout
--operation mode is bidir

ZD04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21]
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(VD1L701, VD1L48);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--ZD14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout
--operation mode is bidir

ZD14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22]
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(VD1L801, VD1L48);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--ZD24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout
--operation mode is bidir

ZD24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23]
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(VD1L901, VD1L48);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--ZD34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout
--operation mode is bidir

ZD34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24]
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(VD1L011, VD1L58);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--ZD44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout
--operation mode is bidir

ZD44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25]
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(VD1L111, VD1L58);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--ZD54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout
--operation mode is bidir

ZD54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26]
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(VD1L211, VD1L58);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--ZD64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout
--operation mode is bidir

ZD64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27]
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(VD1L311, VD1L58);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--ZD74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout
--operation mode is bidir

ZD74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28]
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(VD1L411, VD1L58);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--ZD84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout
--operation mode is bidir

ZD84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29]
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(VD1L511, VD1L58);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--ZD94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout
--operation mode is bidir

ZD94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30]
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(VD1L611, VD1L58);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--ZD05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout
--operation mode is bidir

ZD05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31]
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(VD1L711, VD1L58);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--ZD2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout
--operation mode is bidir

ZD2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0]
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(VD1L53, VD1L43);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--ZD3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout
--operation mode is bidir

ZD3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1]
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(VD1L63, VD1L43);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--ZD4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout
--operation mode is bidir

ZD4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2]
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(VD1L73, VD1L43);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--ZD5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout
--operation mode is bidir

ZD5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3]
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(VD1L83, VD1L43);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--ZD6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout
--operation mode is bidir

ZD6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4]
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(VD1L93, VD1L43);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--ZD7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout
--operation mode is bidir

ZD7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5]
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(VD1L04, VD1L43);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--ZD8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout
--operation mode is bidir

ZD8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6]
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(VD1L14, VD1L43);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--ZD9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout
--operation mode is bidir

ZD9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7]
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(VD1L24, VD1L43);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--ZD01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout
--operation mode is bidir

ZD01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8]
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(VD1L34, VD1L43);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--ZD11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout
--operation mode is bidir

ZD11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9]
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(VD1L44, VD1L43);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--ZD21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout
--operation mode is bidir

ZD21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10]
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(VD1L54, VD1L43);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--ZD31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout
--operation mode is bidir

ZD31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11]
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(VD1L64, VD1L43);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--ZD41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout
--operation mode is bidir

ZD41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12]
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(VD1L74, VD1L43);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--ZD51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout
--operation mode is bidir

ZD51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13]
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(VD1L84, VD1L43);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--ZD61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout
--operation mode is bidir

ZD61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14]
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(VD1L94, VD1L43);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--ZD71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout
--operation mode is bidir

ZD71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15]
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(VD1L05, VD1L43);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--ZD75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout
--operation mode is bidir

ZD75_combout = UARTRIN;

--UARTRIN is UARTRIN
--operation mode is bidir

UARTRIN_tri_out = TRI(VD1L941, VD1L741);
UARTRIN = BIDIR(UARTRIN_tri_out);


--ZD65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout
--operation mode is bidir

ZD65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN
--operation mode is bidir

UARTDCDN_tri_out = TRI(VD1L641, VD1L741);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN
--operation mode is output

UARTDTRN = OUTPUT(VD1L841);


--UARTRTSN is UARTRTSN
--operation mode is output

UARTRTSN = OUTPUT(VD1L051);


--UARTTXD is UARTTXD
--operation mode is output

UARTTXD = OUTPUT(VD1L151);


--EBIBE[0] is EBIBE[0]
--operation mode is output

EBIBE[0] = OUTPUT(VD1L72);


--EBIBE[1] is EBIBE[1]
--operation mode is output

EBIBE[1] = OUTPUT(VD1L82);


--EBICSN[0] is EBICSN[0]
--operation mode is output

EBICSN[0] = OUTPUT(VD1L03);


--EBICSN[1] is EBICSN[1]
--operation mode is output

EBICSN[1] = OUTPUT(VD1L13);


--EBICSN[2] is EBICSN[2]
--operation mode is output

EBICSN[2] = OUTPUT(VD1L23);


--EBICSN[3] is EBICSN[3]
--operation mode is output

EBICSN[3] = OUTPUT(VD1L33);


--EBIADDR[0] is EBIADDR[0]
--operation mode is output

EBIADDR[0] = OUTPUT(VD1L2);


--EBIADDR[1] is EBIADDR[1]
--operation mode is output

EBIADDR[1] = OUTPUT(VD1L3);


--EBIADDR[2] is EBIADDR[2]
--operation mode is output

EBIADDR[2] = OUTPUT(VD1L4);


--EBIADDR[3] is EBIADDR[3]
--operation mode is output

EBIADDR[3] = OUTPUT(VD1L5);


--EBIADDR[4] is EBIADDR[4]
--operation mode is output

EBIADDR[4] = OUTPUT(VD1L6);


--EBIADDR[5] is EBIADDR[5]
--operation mode is output

EBIADDR[5] = OUTPUT(VD1L7);


--EBIADDR[6] is EBIADDR[6]
--operation mode is output

EBIADDR[6] = OUTPUT(VD1L8);


--EBIADDR[7] is EBIADDR[7]
--operation mode is output

EBIADDR[7] = OUTPUT(VD1L9);


--EBIADDR[8] is EBIADDR[8]
--operation mode is output

EBIADDR[8] = OUTPUT(VD1L01);


--EBIADDR[9] is EBIADDR[9]
--operation mode is output

EBIADDR[9] = OUTPUT(VD1L11);


--EBIADDR[10] is EBIADDR[10]
--operation mode is output

EBIADDR[10] = OUTPUT(VD1L21);


--EBIADDR[11] is EBIADDR[11]
--operation mode is output

EBIADDR[11] = OUTPUT(VD1L31);


--EBIADDR[12] is EBIADDR[12]
--operation mode is output

EBIADDR[12] = OUTPUT(VD1L41);


--EBIADDR[13] is EBIADDR[13]
--operation mode is output

EBIADDR[13] = OUTPUT(VD1L51);


--EBIADDR[14] is EBIADDR[14]
--operation mode is output

EBIADDR[14] = OUTPUT(VD1L61);


--EBIADDR[15] is EBIADDR[15]
--operation mode is output

EBIADDR[15] = OUTPUT(VD1L71);


--EBIADDR[16] is EBIADDR[16]
--operation mode is output

EBIADDR[16] = OUTPUT(VD1L81);


--EBIADDR[17] is EBIADDR[17]
--operation mode is output

EBIADDR[17] = OUTPUT(VD1L91);


--EBIADDR[18] is EBIADDR[18]
--operation mode is output

EBIADDR[18] = OUTPUT(VD1L02);


--EBIADDR[19] is EBIADDR[19]
--operation mode is output

EBIADDR[19] = OUTPUT(VD1L12);


--EBIADDR[20] is EBIADDR[20]
--operation mode is output

EBIADDR[20] = OUTPUT(VD1L22);


--EBIADDR[21] is EBIADDR[21]
--operation mode is output

EBIADDR[21] = OUTPUT(VD1L32);


--EBIADDR[22] is EBIADDR[22]
--operation mode is output

EBIADDR[22] = OUTPUT(VD1L42);


--EBIADDR[23] is EBIADDR[23]
--operation mode is output

EBIADDR[23] = OUTPUT(VD1L52);


--EBIADDR[24] is EBIADDR[24]
--operation mode is output

EBIADDR[24] = OUTPUT(VD1L62);


--EBICLK is EBICLK
--operation mode is output

EBICLK = OUTPUT(VD1L92);


--EBIOEN is EBIOEN
--operation mode is output

EBIOEN = OUTPUT(VD1L15);


--EBIWEN is EBIWEN
--operation mode is output

EBIWEN = OUTPUT(VD1L25);


--SDRAMADDR[0] is SDRAMADDR[0]
--operation mode is output

SDRAMADDR[0] = OUTPUT(VD1L75);


--SDRAMADDR[1] is SDRAMADDR[1]
--operation mode is output

SDRAMADDR[1] = OUTPUT(VD1L85);


--SDRAMADDR[2] is SDRAMADDR[2]
--operation mode is output

SDRAMADDR[2] = OUTPUT(VD1L95);


--SDRAMADDR[3] is SDRAMADDR[3]
--operation mode is output

SDRAMADDR[3] = OUTPUT(VD1L06);


--SDRAMADDR[4] is SDRAMADDR[4]
--operation mode is output

SDRAMADDR[4] = OUTPUT(VD1L16);


--SDRAMADDR[5] is SDRAMADDR[5]
--operation mode is output

SDRAMADDR[5] = OUTPUT(VD1L26);


--SDRAMADDR[6] is SDRAMADDR[6]
--operation mode is output

SDRAMADDR[6] = OUTPUT(VD1L36);


--SDRAMADDR[7] is SDRAMADDR[7]
--operation mode is output

SDRAMADDR[7] = OUTPUT(VD1L46);


--SDRAMADDR[8] is SDRAMADDR[8]
--operation mode is output

SDRAMADDR[8] = OUTPUT(VD1L56);


--SDRAMADDR[9] is SDRAMADDR[9]
--operation mode is output

SDRAMADDR[9] = OUTPUT(VD1L66);


--SDRAMADDR[10] is SDRAMADDR[10]
--operation mode is output

SDRAMADDR[10] = OUTPUT(VD1L76);


--SDRAMADDR[11] is SDRAMADDR[11]
--operation mode is output

SDRAMADDR[11] = OUTPUT(VD1L86);


--SDRAMADDR[12] is SDRAMADDR[12]
--operation mode is output

SDRAMADDR[12] = OUTPUT(VD1L96);


--SDRAMADDR[13] is SDRAMADDR[13]
--operation mode is output

SDRAMADDR[13] = OUTPUT(VD1L07);


--SDRAMADDR[14] is SDRAMADDR[14]
--operation mode is output

SDRAMADDR[14] = OUTPUT(VD1L17);


--SDRAMCSN[0] is SDRAMCSN[0]
--operation mode is output

SDRAMCSN[0] = OUTPUT(VD1L67);


--SDRAMCSN[1] is SDRAMCSN[1]
--operation mode is output

SDRAMCSN[1] = OUTPUT(VD1L77);


--SDRAMDQM[0] is SDRAMDQM[0]
--operation mode is output

SDRAMDQM[0] = OUTPUT(VD1L87);


--SDRAMDQM[1] is SDRAMDQM[1]
--operation mode is output

SDRAMDQM[1] = OUTPUT(VD1L97);


--SDRAMDQM[2] is SDRAMDQM[2]
--operation mode is output

SDRAMDQM[2] = OUTPUT(VD1L08);


--SDRAMDQM[3] is SDRAMDQM[3]
--operation mode is output

SDRAMDQM[3] = OUTPUT(VD1L18);


--SDRAMRASN is SDRAMRASN
--operation mode is output

SDRAMRASN = OUTPUT(VD1L321);


--SDRAMCASN is SDRAMCASN
--operation mode is output

SDRAMCASN = OUTPUT(VD1L27);


--SDRAMWEN is SDRAMWEN
--operation mode is output

SDRAMWEN = OUTPUT(VD1L421);


--SDRAMCLKE is SDRAMCLKE
--operation mode is output

SDRAMCLKE = OUTPUT(VD1L47);


--SDRAMCLKN is SDRAMCLKN
--operation mode is output

SDRAMCLKN = OUTPUT(VD1L57);


--SDRAMCLK is SDRAMCLK
--operation mode is output

SDRAMCLK = OUTPUT(VD1L37);


--AE1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout
--operation mode is bidir

AE1_combout = nRESET;

--nRESET is nRESET
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(VD1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR
--operation mode is input

nPOR = INPUT();


