#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 20:20:36 2025
# Process ID: 76380
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2440.430 ; gain = 115.992 ; free physical = 260406 ; free virtual = 380069
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 76405
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2889.848 ; gain = 425.512 ; free physical = 264856 ; free virtual = 384771
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 4980.371 ; gain = 2516.035 ; free physical = 262922 ; free virtual = 382902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 4980.371 ; gain = 2516.035 ; free physical = 262802 ; free virtual = 382791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 5000.297 ; gain = 2535.961 ; free physical = 262778 ; free virtual = 382787
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 5000.297 ; gain = 2535.961 ; free physical = 246974 ; free virtual = 370847
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 30    
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               12 Bit    Registers := 636   
	                8 Bit    Registers := 3696  
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 50    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 5521  
	   2 Input    8 Bit        Muxes := 5490  
	   2 Input    7 Bit        Muxes := 3076  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 1020  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159275_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159285_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159285_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_1_reg_159295_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159275_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159285_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_1_reg_159295_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_1_reg_159295_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159275_reg[4]' (FDE) to 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159275_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159285_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159285_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_1_reg_159295_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_1_reg_159295_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159275_reg[5]' (FDE) to 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159275_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159285_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159285_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_1_reg_159295_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_1_reg_159295_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159275_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159285_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_1_reg_159295_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159275_reg[7]' (FDE) to 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159275_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159285_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159285_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_1_reg_159295_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_1_reg_159295_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159275_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159285_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_1_reg_159295_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159275_reg[9]' (FDE) to 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159275_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159285_reg[9]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159285_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_1_reg_159295_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_1_reg_159295_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_1_reg_159275_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_1_reg_159285_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_1_reg_159295_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_1_reg_159305_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i1655_i1655_i_i_reg_159280_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_reg_159270_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i1621_i_i_reg_159300_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_reg_159290_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_reg_159410_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i_i_i_reg_156790_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_157045_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_159415_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159325_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159325_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159345_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159345_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_159415_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_159415_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159325_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159345_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159345_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_159415_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159325_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159345_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_159415_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_159415_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159325_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159345_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_159415_reg[6]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_159415_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159325_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159325_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159345_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159345_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_159415_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_159415_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159325_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159325_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159345_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159345_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_159415_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159325_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159345_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_159415_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_159415_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159325_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159325_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159345_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159345_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_159415_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_1_reg_159325_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_1_reg_159335_reg[11]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_1_reg_159735_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_1_reg_159345_reg[11]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_1_reg_159735_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i1535_i_i_reg_159340_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_1_reg_159735_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i1533_i_i_reg_159330_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_1_reg_159735_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i1569_i_i_reg_159320_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_1_reg_159735_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i625_i_i_i4453_i_i_reg_160200_reg[7]' (FDE) to 'agg_tmp3_i_i_i1261_i1261_i1261_i_i_reg_160340_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i_i_i_i_reg_155910_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_157045_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_reg_160780_reg[7]' (FDE) to 'agg_tmp3_i_i_i1261_i1261_i1261_i_i_reg_160340_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i1089_i1089_i1089_i_i_reg_159560_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_1_reg_159735_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i_i_i_reg_155660_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_157045_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i640_i_i_i_reg_161180_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_reg_160030_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_1_reg_159735_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_1_reg_160035_reg[2]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_1_reg_159735_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_1_reg_160035_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_1_reg_159735_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_1_reg_160035_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_1_reg_159735_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_1_reg_160035_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_1_reg_160035_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_1_reg_160035_reg[6]' (FDE) to 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_1_reg_160035_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_1_reg_160035_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_1_reg_160035_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_1_reg_160035_reg[8]' (FDE) to 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_1_reg_160035_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_1_reg_160035_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_1_reg_160035_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_1_reg_160035_reg[11]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_1_reg_159735_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_159875_reg[2]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_1_reg_159735_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_159885_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_159885_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i453_i453_i453_i_i_1_reg_159875_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_1_reg_159735_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i455_i_i_1_reg_159885_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i739_i_i_1_reg_159735_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_reg_159710_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59186_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i1259_i1259_i_i_i_reg_160120_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_155810_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i_i381_i_i_i4209_i_i_1_reg_158185_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_reg_157460_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i145_i145_i_i_i_reg_160790_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59522_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i_i4281_i_i_reg_158140_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59768_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59042_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59516_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_160855_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i_i1167_i_i3721_i_i_reg_158380_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i65_i_reg_161190_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_30118_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_30114_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_30110_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_30106_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_30102_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_30098_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_30094_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_30090_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_30086_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_30082_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_10_copy_fu_30078_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_11_copy_fu_30074_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_12_copy_fu_30070_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_13_copy_fu_30066_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_14_copy_fu_30062_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_58982_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59714_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59778_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59690_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i_i1881_i1881_i_i_reg_159170_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i1249_i_i_i_reg_160610_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59270_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i_i_i_i_reg_160450_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i_i1089_i_i_i_i_reg_156230_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59438_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i_i74_i_i_i_reg_161130_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i_i_i_i4647_i_i_reg_157990_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i25_i_i_i_i_reg_161140_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i_i1413_i1413_i_i_reg_159390_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i65_i65_i_i_i_reg_157760_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i_i2481_i2481_i_i_reg_158910_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i219_i219_i219_i219_i_i_reg_159990_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59798_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59150_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i311_i311_i311_i_i_i_reg_160160_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_155860_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i73_i_i74_i_i_reg_161020_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59848_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59054_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59378_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i345_i_i_i_i_reg_156550_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:40 ; elapsed = 00:02:43 . Memory (MB): peak = 5016.309 ; gain = 2551.973 ; free physical = 235614 ; free virtual = 361364
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:28 ; elapsed = 00:03:36 . Memory (MB): peak = 5016.309 ; gain = 2551.973 ; free physical = 243248 ; free virtual = 369112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4_U0/agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_158175_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4_U0/agg_tmp_i_i_i_i_i_i_i27_i_1_reg_160395_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4_U0/agg_tmp_i_i65_i_i_i_i1167_i_i3721_i_i_1_reg_158385_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4_U0/agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_159225_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4_U0/agg_tmp_i_i145_i145_i_i_i_i_i_1_reg_160475_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4_U0/agg_tmp3_i_i67_i67_i67_i_i_i_i4529_i_i_1_reg_158055_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4_U0/agg_tmp_i_i_i139_i139_i_i_i2047_i_i_i_1_reg_156915_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4_U0/agg_tmp3_i_i67_i_i221_i221_i221_i_i2775_i_i_1_reg_158805_reg[3] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:39 ; elapsed = 00:03:48 . Memory (MB): peak = 5024.312 ; gain = 2559.977 ; free physical = 242451 ; free virtual = 368328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:01 ; elapsed = 00:04:10 . Memory (MB): peak = 5024.312 ; gain = 2559.977 ; free physical = 242425 ; free virtual = 368361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:02 ; elapsed = 00:04:11 . Memory (MB): peak = 5024.312 ; gain = 2559.977 ; free physical = 242501 ; free virtual = 368437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:06 ; elapsed = 00:04:15 . Memory (MB): peak = 5024.312 ; gain = 2559.977 ; free physical = 237896 ; free virtual = 363832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:07 ; elapsed = 00:04:15 . Memory (MB): peak = 5024.312 ; gain = 2559.977 ; free physical = 237898 ; free virtual = 363834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:28 ; elapsed = 00:04:37 . Memory (MB): peak = 5024.312 ; gain = 2559.977 ; free physical = 242415 ; free virtual = 368352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:28 ; elapsed = 00:04:37 . Memory (MB): peak = 5024.312 ; gain = 2559.977 ; free physical = 242409 ; free virtual = 368346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    17|
|3     |LUT2  |  5541|
|4     |LUT3  |  4433|
|5     |LUT4  | 11769|
|6     |LUT5  | 11759|
|7     |LUT6  | 41288|
|8     |MUXF7 |   209|
|9     |FDRE  | 33786|
|10    |FDSE  |    55|
|11    |IBUF  | 24004|
|12    |OBUF  |   138|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|      |Instance                                                            |Module                                                                   |Cells  |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|1     |top                                                                 |                                                                         | 133000|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |    105|
|3     |  sparse_arr_feat_reduce_out_10_U                                   |hls_dummy_fifo_w8_d2_S                                                   |     30|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_27                                       |     21|
|5     |  sparse_arr_feat_reduce_out_11_U                                   |hls_dummy_fifo_w8_d2_S_0                                                 |     31|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_26                                       |     21|
|7     |  sparse_arr_feat_reduce_out_12_U                                   |hls_dummy_fifo_w8_d2_S_1                                                 |     30|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_25                                       |     21|
|9     |  sparse_arr_feat_reduce_out_13_U                                   |hls_dummy_fifo_w8_d2_S_2                                                 |     31|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_24                                       |     21|
|11    |  sparse_arr_feat_reduce_out_14_U                                   |hls_dummy_fifo_w8_d2_S_3                                                 |     31|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_23                                       |     21|
|13    |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w8_d2_S_4                                                 |     30|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_22                                       |     21|
|15    |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w8_d2_S_5                                                 |     32|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_21                                       |     21|
|17    |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w8_d2_S_6                                                 |     34|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_20                                       |     21|
|19    |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w8_d2_S_7                                                 |     33|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_19                                       |     21|
|21    |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w8_d2_S_8                                                 |     32|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_18                                       |     21|
|23    |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w8_d2_S_9                                                 |     31|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_17                                       |     21|
|25    |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w8_d2_S_10                                                |     31|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_16                                       |     21|
|27    |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w8_d2_S_11                                                |     36|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_15                                       |     21|
|29    |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w8_d2_S_12                                                |     30|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_14                                       |     21|
|31    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w8_d2_S_13                                                |     32|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg                                          |     21|
|33    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4 | 108263|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:28 ; elapsed = 00:04:37 . Memory (MB): peak = 5024.312 ; gain = 2559.977 ; free physical = 242409 ; free virtual = 368346
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:31 ; elapsed = 00:04:39 . Memory (MB): peak = 5024.312 ; gain = 2559.977 ; free physical = 250976 ; free virtual = 376912
Synthesis Optimization Complete : Time (s): cpu = 00:04:31 ; elapsed = 00:04:39 . Memory (MB): peak = 5024.312 ; gain = 2559.977 ; free physical = 250960 ; free virtual = 376877
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5024.312 ; gain = 0.000 ; free physical = 257029 ; free virtual = 382986
INFO: [Netlist 29-17] Analyzing 24214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_15_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5068.414 ; gain = 0.000 ; free physical = 256905 ; free virtual = 382986
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 24004 instances

Synth Design complete | Checksum: 42793ba9
INFO: [Common 17-83] Releasing license: Synthesis
197 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:03 ; elapsed = 00:05:13 . Memory (MB): peak = 5068.414 ; gain = 2627.984 ; free physical = 256900 ; free virtual = 382981
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18933.989; main = 4341.029; forked = 14826.074
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23988.273; main = 5068.418; forked = 18967.879
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5132.445 ; gain = 64.031 ; free physical = 252840 ; free virtual = 379045

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dd30d35b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 5172.023 ; gain = 39.578 ; free physical = 255830 ; free virtual = 382591

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 174 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 154f648a8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 5172.023 ; gain = 0.000 ; free physical = 250782 ; free virtual = 377550
INFO: [Opt 31-389] Phase Retarget created 17 cells and removed 19 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 111db21bb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5172.023 ; gain = 0.000 ; free physical = 256300 ; free virtual = 383069
INFO: [Opt 31-389] Phase Constant propagation created 34 cells and removed 72 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 136cdd2cc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 5172.023 ; gain = 0.000 ; free physical = 256176 ; free virtual = 382945
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 980b3554

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5172.023 ; gain = 0.000 ; free physical = 256262 ; free virtual = 383031
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 12831f9f6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 5172.023 ; gain = 0.000 ; free physical = 256245 ; free virtual = 383014
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              17  |              19  |                                              0  |
|  Constant propagation         |              34  |              72  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 993147e1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 5172.023 ; gain = 0.000 ; free physical = 256254 ; free virtual = 383023

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 993147e1

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 5172.023 ; gain = 0.000 ; free physical = 256185 ; free virtual = 382958

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 993147e1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5172.023 ; gain = 0.000 ; free physical = 256177 ; free virtual = 382950

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5172.023 ; gain = 0.000 ; free physical = 256109 ; free virtual = 382881
Ending Netlist Obfuscation Task | Checksum: 993147e1

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5172.023 ; gain = 0.000 ; free physical = 256188 ; free virtual = 382961
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 5172.023 ; gain = 103.609 ; free physical = 256188 ; free virtual = 382961
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 20:27:21 2025...
