INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/Third_Experiment/Third_Experiment.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODE/computer_organization/Third_Experiment/Third_Experiment.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
