============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Mar 03 2023  09:50:33 am
  Module:                 bound_flash
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Late External Delay Assertion at pin out[8]
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     699                  
             Slack:=       1                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_10_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[3]/Q  -       CK->Q F     DFFHQX8        9 39.3   101   305     305    (-,-) 
  g3100__8428/Y   -       B->Y  R     NOR2X6         2 11.0    87    75     380    (-,-) 
  g3075__6161/Y   -       B->Y  F     NAND2X6        1 10.0    90    78     458    (-,-) 
  g3071__5526/Y   -       B->Y  R     NOR2X8         6 25.0   124    91     549    (-,-) 
  g3049__7410/Y   -       B->Y  F     NOR2X4         4 13.0    80    83     632    (-,-) 
  g3030__8428/Y   -       B0->Y R     OAI21X1        1  3.9   158    67     699    (-,-) 
  out[8]          -       -     R     (port)         -    -     -     0     699    (-,-) 
#----------------------------------------------------------------------------------------



Path 2: MET (1 ps) Late External Delay Assertion at pin out[10]
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     699                  
             Slack:=       1                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_8_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[3]/Q  -       CK->Q F     DFFHQX8        9 39.3   101   305     305    (-,-) 
  g3100__8428/Y   -       B->Y  R     NOR2X6         2 11.0    87    75     380    (-,-) 
  g3075__6161/Y   -       B->Y  F     NAND2X6        1 10.0    90    78     458    (-,-) 
  g3071__5526/Y   -       B->Y  R     NOR2X8         6 25.0   124    91     549    (-,-) 
  g3049__7410/Y   -       B->Y  F     NOR2X4         4 13.0    80    83     632    (-,-) 
  g3033__5477/Y   -       B0->Y R     OAI21X1        1  3.9   158    67     699    (-,-) 
  out[10]         -       -     R     (port)         -    -     -     0     699    (-,-) 
#----------------------------------------------------------------------------------------



Path 3: MET (1 ps) Late External Delay Assertion at pin out[9]
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     699                  
             Slack:=       1                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_9_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[3]/Q  -       CK->Q F     DFFHQX8        9 39.3   101   305     305    (-,-) 
  g3100__8428/Y   -       B->Y  R     NOR2X6         2 11.0    87    75     380    (-,-) 
  g3075__6161/Y   -       B->Y  F     NAND2X6        1 10.0    90    78     458    (-,-) 
  g3071__5526/Y   -       B->Y  R     NOR2X8         6 25.0   124    91     549    (-,-) 
  g3049__7410/Y   -       B->Y  F     NOR2X4         4 13.0    80    83     632    (-,-) 
  g3023__2802/Y   -       B->Y  R     NAND2X1        1  3.9    78    67     699    (-,-) 
  out[9]          -       -     R     (port)         -    -     -     0     699    (-,-) 
#----------------------------------------------------------------------------------------



Path 4: MET (1 ps) Late External Delay Assertion at pin out[4]
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     699                  
             Slack:=       1                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_14_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[3]/Q  -       CK->Q F     DFFHQX8        9 39.3   101   305     305    (-,-) 
  g3100__8428/Y   -       B->Y  R     NOR2X6         2 11.0    87    75     380    (-,-) 
  g3075__6161/Y   -       B->Y  F     NAND2X6        1 10.0    90    78     458    (-,-) 
  g3071__5526/Y   -       B->Y  R     NOR2X8         6 25.0   124    91     549    (-,-) 
  g3048__1666/Y   -       B->Y  F     NOR2X4         4 13.0    79    83     632    (-,-) 
  g3029__3680/Y   -       B0->Y R     OAI21X1        1  3.9   158    67     699    (-,-) 
  out[4]          -       -     R     (port)         -    -     -     0     699    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (1 ps) Late External Delay Assertion at pin out[6]
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     699                  
             Slack:=       1                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_12_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[3]/Q  -       CK->Q F     DFFHQX8        9 39.3   101   305     305    (-,-) 
  g3100__8428/Y   -       B->Y  R     NOR2X6         2 11.0    87    75     380    (-,-) 
  g3075__6161/Y   -       B->Y  F     NAND2X6        1 10.0    90    78     458    (-,-) 
  g3071__5526/Y   -       B->Y  R     NOR2X8         6 25.0   124    91     549    (-,-) 
  g3048__1666/Y   -       B->Y  F     NOR2X4         4 13.0    79    83     632    (-,-) 
  g3025__5526/Y   -       B0->Y R     OAI21X1        1  3.9   158    67     699    (-,-) 
  out[6]          -       -     R     (port)         -    -     -     0     699    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (1 ps) Late External Delay Assertion at pin out[5]
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     699                  
             Slack:=       1                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_13_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[3]/Q  -       CK->Q F     DFFHQX8        9 39.3   101   305     305    (-,-) 
  g3100__8428/Y   -       B->Y  R     NOR2X6         2 11.0    87    75     380    (-,-) 
  g3075__6161/Y   -       B->Y  F     NAND2X6        1 10.0    90    78     458    (-,-) 
  g3071__5526/Y   -       B->Y  R     NOR2X8         6 25.0   124    91     549    (-,-) 
  g3048__1666/Y   -       B->Y  F     NOR2X4         4 13.0    79    83     632    (-,-) 
  g3028__6783/Y   -       B->Y  R     NAND2X1        1  3.9    76    66     699    (-,-) 
  out[5]          -       -     R     (port)         -    -     -     0     699    (-,-) 
#----------------------------------------------------------------------------------------



Path 7: MET (1 ps) Late External Delay Assertion at pin out[13]
          Group: clk
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) out[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     699                  
             Slack:=       1                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_5_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[4]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[4]/Q  -       CK->Q F     DFFHQX8       11 43.4   109   310     310    (-,-) 
  g3124/Y         -       A->Y  R     CLKINVX8       4 20.3    62    62     372    (-,-) 
  g3104__4319/Y   -       B->Y  F     NAND2X8        5 19.3   112    82     454    (-,-) 
  g3159/Y         -       A->Y  R     INVX3          2 13.3    85    80     533    (-,-) 
  g3140__2802/Y   -       B->Y  F     NAND2X6        3 10.9    94    79     612    (-,-) 
  g3054__8246/Y   -       A1->Y R     OAI21X2        1  3.9   100    86     698    (-,-) 
  out[13]         -       -     R     (port)         -    -     -     0     699    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: MET (2 ps) Setup Check with Pin count_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     107                  
     Required Time:=    1293                  
      Launch Clock:-       0                  
         Data Path:-    1291                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q R     DFFRX4        11 34.9   161   352     352    (-,-) 
  g3117__5477/Y   -       A->Y  R     OR2X4          5 15.3    77   156     507    (-,-) 
  g3091__7482/Y   -       A->Y  R     CLKAND2X2      2  9.5    88   132     640    (-,-) 
  g3070__6161/Y   -       B0->Y F     OAI21X4        3 11.5   136   107     746    (-,-) 
  g3045__5107/Y   -       B0->Y R     AOI2BB1X2      2  7.3   139   123     869    (-,-) 
  g3037/Y         -       A->Y  F     INVX1          1  5.5   108   105     974    (-,-) 
  g3015__3680/Y   -       A1->Y R     AOI31X2        1  4.7   110   111    1085    (-,-) 
  g3003__2398/Y   -       C0->Y F     OAI211X1       1  4.6   302   206    1291    (-,-) 
  count_reg[1]/D  -       -     F     DFFHQX8        1    -     -     0    1291    (-,-) 
#----------------------------------------------------------------------------------------



Path 9: MET (2 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     133                  
     Required Time:=    1267                  
      Launch Clock:-       0                  
         Data Path:-    1264                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[0]/Q  -       CK->Q R     DFFHQX8        7 30.3    75   264     264    (-,-) 
  g3127/Y         -       A->Y  F     INVX2          3 10.7   100    79     343    (-,-) 
  g3085__1666/Y   -       A->Y  F     OR3X1          1  4.8   117   237     580    (-,-) 
  g3067__6260/Y   -       B->Y  R     NOR3BX1        1  4.8   268   186     766    (-,-) 
  g3018__9945/Y   -       C0->Y F     AOI221X1       1  4.8   244   154     920    (-,-) 
  g3014__7098/Y   -       B->Y  R     NAND2BX1       1  4.8   113   134    1054    (-,-) 
  g3006__6783/Y   -       B0->Y F     AOI21X1        1  4.8   204    92    1146    (-,-) 
  g3002__5107/Y   -       B->Y  R     NAND2X1        1  4.6   101   118    1264    (-,-) 
  state_reg[0]/D  -       -     R     DFFRHQX4       1    -     -     0    1264    (-,-) 
#----------------------------------------------------------------------------------------



Path 10: MET (4 ps) Late External Delay Assertion at pin out[11]
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     696                  
             Slack:=       4                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_7_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[3]/Q  -       CK->Q F     DFFHQX8        9 39.3   101   305     305    (-,-) 
  g3100__8428/Y   -       B->Y  R     NOR2X6         2 11.0    87    75     380    (-,-) 
  g3075__6161/Y   -       B->Y  F     NAND2X6        1 10.0    90    78     458    (-,-) 
  g3071__5526/Y   -       B->Y  R     NOR2X8         6 25.0   124    91     549    (-,-) 
  g3049__7410/Y   -       B->Y  F     NOR2X4         4 13.0    80    83     632    (-,-) 
  g3040/Y         -       A->Y  R     INVX1          1  3.9    69    64     696    (-,-) 
  out[11]         -       -     R     (port)         -    -     -     0     696    (-,-) 
#----------------------------------------------------------------------------------------



Path 11: MET (4 ps) Late External Delay Assertion at pin out[7]
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     696                  
             Slack:=       4                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_11_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[3]/Q  -       CK->Q F     DFFHQX8        9 39.3   101   305     305    (-,-) 
  g3100__8428/Y   -       B->Y  R     NOR2X6         2 11.0    87    75     380    (-,-) 
  g3075__6161/Y   -       B->Y  F     NAND2X6        1 10.0    90    78     458    (-,-) 
  g3071__5526/Y   -       B->Y  R     NOR2X8         6 25.0   124    91     549    (-,-) 
  g3048__1666/Y   -       B->Y  F     NOR2X4         4 13.0    79    83     632    (-,-) 
  g3039/Y         -       A->Y  R     INVX1          1  3.9    68    64     696    (-,-) 
  out[7]          -       -     R     (port)         -    -     -     0     696    (-,-) 
#----------------------------------------------------------------------------------------



Path 12: MET (6 ps) Setup Check with Pin count_reg[3]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) count_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     121                  
     Required Time:=    1279                  
      Launch Clock:-       0                  
       Input Delay:-     700                  
         Data Path:-     573                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             700             bound_flasher_gate.s_line_8 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  reset          -       -     F     (arrival)      3 14.6     0     0     700    (-,-) 
  g3093__4733/Y  -       B->Y  R     NOR2X6         2  8.6    75    37     737    (-,-) 
  g3083/Y        -       A->Y  F     INVX3          7 20.8   128    93     830    (-,-) 
  g3056__1881/Y  -       C->Y  R     NOR3BX1        1  5.4   294   188    1018    (-,-) 
  g3021__2802/Y  -       B0->Y F     AOI31X2        1  4.8   196   137    1155    (-,-) 
  g3013__5526/Y  -       B0->Y R     OAI2BB1X1      1  4.6   103   117    1272    (-,-) 
  count_reg[3]/D -       -     R     DFFHQX8        1    -     -     0    1273    (-,-) 
#---------------------------------------------------------------------------------------



Path 13: MET (7 ps) Late External Delay Assertion at pin out[1]
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     693                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_17_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[3]/Q  -       CK->Q F     DFFHQX8        9 39.3   101   305     305    (-,-) 
  g3100__8428/Y   -       B->Y  R     NOR2X6         2 11.0    87    75     380    (-,-) 
  g3075__6161/Y   -       B->Y  F     NAND2X6        1 10.0    90    78     458    (-,-) 
  g3071__5526/Y   -       B->Y  R     NOR2X8         6 25.0   124    91     549    (-,-) 
  g3047__2346/Y   -       B->Y  F     NOR2X4         3 10.2    73    77     626    (-,-) 
  g3022__4319/Y   -       B0->Y R     OAI2BB1X1      1  3.9    85    66     693    (-,-) 
  out[1]          -       -     R     (port)         -    -     -     0     693    (-,-) 
#----------------------------------------------------------------------------------------



Path 14: MET (8 ps) Late External Delay Assertion at pin out[0]
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     692                  
             Slack:=       8                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_18_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[3]/Q  -       CK->Q F     DFFHQX8        9 39.3   101   305     305    (-,-) 
  g3100__8428/Y   -       B->Y  R     NOR2X6         2 11.0    87    75     380    (-,-) 
  g3075__6161/Y   -       B->Y  F     NAND2X6        1 10.0    90    78     458    (-,-) 
  g3071__5526/Y   -       B->Y  R     NOR2X8         6 25.0   124    91     549    (-,-) 
  g3065/Y         -       A->Y  F     INVX3          3 12.1    88    88     637    (-,-) 
  g3052__6131/Y   -       B0->Y R     OAI21X2        1  3.9   105    55     692    (-,-) 
  out[0]          -       -     R     (port)         -    -     -     0     692    (-,-) 
#----------------------------------------------------------------------------------------



Path 15: MET (8 ps) Late External Delay Assertion at pin out[12]
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     692                  
             Slack:=       8                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_6_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[3]/Q  -       CK->Q F     DFFHQX8        9 39.3   101   305     305    (-,-) 
  g3100__8428/Y   -       B->Y  R     NOR2X6         2 11.0    87    75     380    (-,-) 
  g3075__6161/Y   -       B->Y  F     NAND2X6        1 10.0    90    78     458    (-,-) 
  g3071__5526/Y   -       B->Y  R     NOR2X8         6 25.0   124    91     549    (-,-) 
  g3065/Y         -       A->Y  F     INVX3          3 12.1    88    88     637    (-,-) 
  g3044__7098/Y   -       B0->Y R     OAI21X2        1  3.9    99    55     692    (-,-) 
  out[12]         -       -     R     (port)         -    -     -     0     692    (-,-) 
#----------------------------------------------------------------------------------------



Path 16: MET (8 ps) Late External Delay Assertion at pin out[14]
          Group: clk
     Startpoint: (R) count_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) out[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     692                  
             Slack:=       8                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_4_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[1]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[1]/Q  -       CK->Q R     DFFHQX8       10 39.8    91   273     273    (-,-) 
  g3105__3680/Y   -       B->Y  R     CLKAND2X3      2 11.7    76   118     391    (-,-) 
  g3081__9945/Y   -       B->Y  F     NAND2X6        4 13.1   105    83     474    (-,-) 
  g3064__8428/Y   -       B->Y  F     OR2X4          2  7.2    65   156     630    (-,-) 
  g3043__2883/Y   -       B->Y  R     NAND2BX1       1  3.9    78    61     692    (-,-) 
  out[14]         -       -     R     (port)         -    -     -     0     692    (-,-) 
#----------------------------------------------------------------------------------------



Path 17: MET (9 ps) Late External Delay Assertion at pin out[2]
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     691                  
             Slack:=       9                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_16_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[3]/Q  -       CK->Q F     DFFHQX8        9 39.3   101   305     305    (-,-) 
  g3100__8428/Y   -       B->Y  R     NOR2X6         2 11.0    87    75     380    (-,-) 
  g3075__6161/Y   -       B->Y  F     NAND2X6        1 10.0    90    78     458    (-,-) 
  g3071__5526/Y   -       B->Y  R     NOR2X8         6 25.0   124    91     549    (-,-) 
  g3047__2346/Y   -       B->Y  F     NOR2X4         3 10.2    73    77     626    (-,-) 
  g3026__1617/Y   -       B0->Y R     OAI21X1        1  3.9   159    64     691    (-,-) 
  out[2]          -       -     R     (port)         -    -     -     0     691    (-,-) 
#----------------------------------------------------------------------------------------



Path 18: MET (12 ps) Late External Delay Assertion at pin out[3]
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     688                  
             Slack:=      12                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10_15_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[3]/Q  -       CK->Q F     DFFHQX8        9 39.3   101   305     305    (-,-) 
  g3100__8428/Y   -       B->Y  R     NOR2X6         2 11.0    87    75     380    (-,-) 
  g3075__6161/Y   -       B->Y  F     NAND2X6        1 10.0    90    78     458    (-,-) 
  g3071__5526/Y   -       B->Y  R     NOR2X8         6 25.0   124    91     549    (-,-) 
  g3047__2346/Y   -       B->Y  F     NOR2X4         3 10.2    73    77     626    (-,-) 
  g3038/Y         -       A->Y  R     INVX1          1  3.9    68    61     688    (-,-) 
  out[3]          -       -     R     (port)         -    -     -     0     688    (-,-) 
#----------------------------------------------------------------------------------------



Path 19: MET (20 ps) Setup Check with Pin count_reg[2]/CK->D
          Group: clk
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) count_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     151                  
     Required Time:=    1249                  
      Launch Clock:-       0                  
         Data Path:-    1229                  
             Slack:=      20                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q R     DFFRX4        11 34.9   161   352     352    (-,-) 
  g3102__3157/Y   -       A->Y  F     NAND2X2        3 12.3   228   181     533    (-,-) 
  g3091__7482/Y   -       B->Y  F     CLKAND2X2      2  9.5    97   185     718    (-,-) 
  g3070__6161/Y   -       B0->Y R     OAI21X4        3 11.5   137    65     783    (-,-) 
  g3031__2883/Y   -       A1->Y R     OA21X1         1  4.7    93   190     973    (-,-) 
  g3017__5122/Y   -       A->Y  F     NAND2X1        1  4.8   193   137    1110    (-,-) 
  g3007__6260/Y   -       B0->Y R     OAI211X1       1  4.6   194   119    1229    (-,-) 
  count_reg[2]/D  -       -     R     DFFHQX8        1    -     -     0    1229    (-,-) 
#----------------------------------------------------------------------------------------



Path 20: MET (22 ps) Setup Check with Pin count_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) count_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     121                  
     Required Time:=    1279                  
      Launch Clock:-       0                  
         Data Path:-    1257                  
             Slack:=      22                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q R     DFFRX4        11 34.9   161   352     352    (-,-) 
  g3102__3157/Y   -       A->Y  F     NAND2X2        3 12.3   228   181     533    (-,-) 
  g3091__7482/Y   -       B->Y  F     CLKAND2X2      2  9.5    97   185     718    (-,-) 
  g3070__6161/Y   -       B0->Y R     OAI21X4        3 11.5   137    65     783    (-,-) 
  g3045__5107/Y   -       B0->Y F     AOI2BB1X2      2  7.3    96    95     878    (-,-) 
  g3019__8246/Y   -       A1->Y R     OAI22X1        1  4.5   205   136    1014    (-,-) 
  g3008__4319/Y   -       A1->Y R     AO22X1         1  4.6   102   244    1257    (-,-) 
  count_reg[0]/D  -       -     R     DFFHQX8        1    -     -     0    1257    (-,-) 
#----------------------------------------------------------------------------------------



Path 21: MET (34 ps) Setup Check with Pin state_reg[2]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) state_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     144                  
     Required Time:=    1256                  
      Launch Clock:-       0                  
       Input Delay:-     700                  
         Data Path:-     522                  
             Slack:=      34                  

Exceptions/Constraints:
  input_delay             700             bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      4 15.8     0     0     700    (-,-) 
  g3079__7098/Y  -       B->Y  R     NOR2X2         2  7.2   145    69     769    (-,-) 
  g3057__6260/Y  -       B->Y  R     AND2X1         2  7.5   131   197     966    (-,-) 
  g3024__7482/Y  -       B->Y  F     NAND2BX1       1  4.8   185   143    1109    (-,-) 
  g3020__1617/Y  -       B0->Y R     OAI2BB1X1      1  4.6   101   113    1222    (-,-) 
  state_reg[2]/D -       -     R     DFFRX4         1    -     -     0    1222    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (39 ps) Setup Check with Pin count_reg[4]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (F) count_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     113                  
     Required Time:=    1287                  
      Launch Clock:-       0                  
       Input Delay:-     700                  
         Data Path:-     548                  
             Slack:=      39                  

Exceptions/Constraints:
  input_delay             700             bound_flasher_gate.s_line_8 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  reset          -       -     F     (arrival)      3 14.6     0     0     700    (-,-) 
  g3093__4733/Y  -       B->Y  R     NOR2X6         2  8.6    75    37     737    (-,-) 
  g3058__2398/Y  -       B->Y  R     CLKAND2X2      2  7.2    72   118     855    (-,-) 
  g3035__6161/Y  -       B->Y  R     AND2X1         1  4.8    93   152    1006    (-,-) 
  g3012__8428/Y  -       A1->Y F     OAI221X1       1  4.6   329   242    1248    (-,-) 
  count_reg[4]/D -       -     F     DFFHQX8        1    -     -     0    1248    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (44 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
             Setup:-     216                  
     Required Time:=    1184                  
      Launch Clock:-       0                  
         Data Path:-    1140                  
             Slack:=      44                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFRHQX4      10 31.2   142   318     318    (-,-) 
  g3130/Y         -       A->Y  F     INVX3          5 16.7   115   107     425    (-,-) 
  g3113__7410/Y   -       B->Y  R     NOR2X1         2  7.4   244   163     588    (-,-) 
  g3109/Y         -       A->Y  F     INVX1          2  7.1   148   158     746    (-,-) 
  g3077__2802/Y   -       B->Y  F     OR2X1          2  7.4   142   190     936    (-,-) 
  g3016__6131/Y   -       A2->Y R     OAI32X1        1  4.5   316   204    1140    (-,-) 
  state_reg[1]/D  -       -     R     DFFRX2         1    -     -     0    1140    (-,-) 
#----------------------------------------------------------------------------------------



Path 24: MET (151 ps) Late External Delay Assertion at pin out[15]
          Group: clk
     Startpoint: (R) count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) out[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     549                  
             Slack:=     151                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_10 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[3]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  count_reg[3]/Q  -       CK->Q F     DFFHQX8        9 39.3   101   305     305    (-,-) 
  g3100__8428/Y   -       B->Y  R     NOR2X6         2 11.0    87    75     380    (-,-) 
  g3075__6161/Y   -       B->Y  F     NAND2X6        1 10.0    90    78     458    (-,-) 
  g3071__5526/Y   -       B->Y  R     NOR2X8         6 25.0   124    91     549    (-,-) 
  out[15]         -       -     R     (port)         -    -     -     0     549    (-,-) 
#----------------------------------------------------------------------------------------



Path 25: MET (348 ps) Late External Delay Assertion at pin state[2]
          Group: clk
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) state[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=     348                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_9_1_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q R     DFFRX4        11 34.9   161   352     352    (-,-) 
  state[2]        -       -     R     (port)         -    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------



Path 26: MET (370 ps) Late External Delay Assertion at pin state[1]
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) state[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     330                  
             Slack:=     370                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_9_2_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFRX2         4 12.8   131   330     330    (-,-) 
  state[1]        -       -     R     (port)         -    -     -     0     330    (-,-) 
#----------------------------------------------------------------------------------------



Path 27: MET (382 ps) Late External Delay Assertion at pin state[0]
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) state[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1400            0     
                                              
      Output Delay:-     700                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=     382                  

Exceptions/Constraints:
  output_delay             700             bound_flasher_gate.s_line_9_3_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)      8    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFRHQX4      10 31.2   142   318     318    (-,-) 
  state[0]        -       -     R     (port)         -    -     -     0     318    (-,-) 
#----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

