Args: /home/dsand/Install/llvm/llvm-3.5.0.install/bin/opt -load=/home/dsand/Github/binary-decompilation/source/Release+Asserts/lib/LLVMmax_stack_height.so -ssh -debug test_23.ll -o /dev/null 

Features:+64bit,+sse2
CPU:generic

Subtarget features: SSELevel 3, 3DNowLevel 0, 64bit 1
==========================================
Function : sub_c0
==========================================
----------------------------------
sub_c0::entry
----------------------------------
  %77 = load i64* %RBP_val, !mcsema_real_eip !2 :::  [I] = 0 : Inst :: 0:0:0:0
  %78 = load i64* %RSP_val, !mcsema_real_eip !2 :::  [I] = 0 : Inst :: 0:0:0:0
  %79 = add i64 %78, -8 :::  [I] = -8 : Inst :: 0:-8:0:0
  store i64 %79, i64* %RBP_val, !mcsema_real_eip !3 :::  [I] = NULL : Inst :: 0:-8:-8:0
  %81 = add i64 %78, -136 :::  [I] = -136 : Inst :: 0:-136:-8:0
  store i64 %81, i64* %RSP_val, !mcsema_real_eip !4 :::  [I] = NULL : Inst :: -136:-136:-8:0
  %94 = load i64* %RBP_val, !mcsema_real_eip !7 :::  [I] = -8 : Inst :: -136:-136:-8:0
  %95 = add i64 %94, -64, !mcsema_real_eip !7 :::  [I] = -72 : Inst :: -136:-136:-8:-72
  %98 = add i64 %94, -4, !mcsema_real_eip !9 :::  [I] = -12 : Inst :: -136:-136:-8:-72
  %101 = load i64* %RBP_val, !mcsema_real_eip !10 :::  [I] = -8 : Inst :: -136:-136:-8:-72
  %102 = add i64 %101, -8, !mcsema_real_eip !10 :::  [I] = -16 : Inst :: -136:-136:-8:-72
  %107 = load i64* %RBP_val, !mcsema_real_eip !11 :::  [I] = -8 : Inst :: -136:-136:-8:-72
  %108 = add i64 %107, -16, !mcsema_real_eip !11 :::  [I] = -24 : Inst :: -136:-136:-8:-72
  %111 = load i64* %RBP_val, !mcsema_real_eip !12 :::  [I] = -8 : Inst :: -136:-136:-8:-72
  %112 = add i64 %111, -36, !mcsema_real_eip !12 :::  [I] = -44 : Inst :: -136:-136:-8:-72
  %115 = load i64* %RBP_val, !mcsema_real_eip !13 :::  [I] = -8 : Inst :: -136:-136:-8:-72
  %116 = add i64 %115, -20, !mcsema_real_eip !13 :::  [I] = -28 : Inst :: -136:-136:-8:-72
  %119 = load i64* %RBP_val, !mcsema_real_eip !14 :::  [I] = -8 : Inst :: -136:-136:-8:-72
  %120 = add i64 %119, -24, !mcsema_real_eip !14 :::  [I] = -32 : Inst :: -136:-136:-8:-72
  %123 = load i64* %RBP_val, !mcsema_real_eip !15 :::  [I] = -8 : Inst :: -136:-136:-8:-72
  %124 = add i64 %123, -20, !mcsema_real_eip !15 :::  [I] = -28 : Inst :: -136:-136:-8:-72
  %129 = load i64* %RBP_val, !mcsema_real_eip !16 :::  [I] = -8 : Inst :: -136:-136:-8:-72
  %130 = add i64 %129, -24, !mcsema_real_eip !16 :::  [I] = -32 : Inst :: -136:-136:-8:-72
  %162 = load i64* %RBP_val, !mcsema_real_eip !23 :::  [I] = -8 : Inst :: -136:-136:-8:-72
  %163 = add i64 %162, -72, !mcsema_real_eip !23 :::  [I] = -80 : Inst :: -136:-136:-8:-80
  %165 = load i64* %RBP_val, !mcsema_real_eip !24 :::  [I] = -8 : Inst :: -136:-136:-8:-80
  %166 = add i64 %165, -36, !mcsema_real_eip !24 :::  [I] = -44 : Inst :: -136:-136:-8:-80
Gen :: -136:-136:-8:-80
----------------------------------
sub_c0::block_0x13d.preheader
----------------------------------
Gen :: 0:0:0:0
----------------------------------
sub_c0::block_0x390.loopexit
----------------------------------
Gen :: 0:0:0:0
----------------------------------
sub_c0::block_0x390
----------------------------------
  %185 = load i64* %RBP_val, !mcsema_real_eip !28 :::  [I] = 0 : Inst :: 0:0:0:0
  %186 = add i64 %185, -4, !mcsema_real_eip !28 :::  [I] = -4 : Inst :: 0:0:0:-4
  %191 = load i64* %RBP_val, !mcsema_real_eip !29 :::  [I] = 0 : Inst :: 0:0:0:-4
  %192 = add i64 %191, -124, !mcsema_real_eip !29 :::  [I] = -124 : Inst :: 0:0:0:-124
  %199 = load i64* %RSP_val, !mcsema_real_eip !31 :::  [I] = 0 : Inst :: 0:0:0:-124
  %uadd365 = tail call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %199, i64 128) :::  [I] = 128 : Inst :: 0:0:0:-124
  %200 = extractvalue { i64, i1 } %uadd365, 0 :::  [I] = 128 : Inst :: 0:0:0:-124
  %213 = extractvalue { i64, i1 } %uadd365, 1 :::  [I] = 128 : Inst :: 0:0:0:-124
  store i64 %200, i64* %RSP_val, !mcsema_real_eip !31 :::  [I] = NULL : Inst :: 128:0:0:-124
  %216 = add i64 %200, 16, !mcsema_real_eip !33 :::  [I] = 144 : Inst :: 128:0:0:-124
  store i64 %216, i64* %RSP_val, !mcsema_real_eip !33 :::  [I] = NULL : Inst :: 144:0:0:-124
  %223 = load i64* %RSP_val, !mcsema_real_eip !33 :::  [I] = 144 : Inst :: 144:0:0:-124
  %224 = load i64* %RBP_val, !mcsema_real_eip !33 :::  [I] = 0 : Inst :: 144:0:0:-124
Gen :: 144:0:0:-124
----------------------------------
sub_c0::block_0x13d
----------------------------------
  %287 = load i64* %RBP_val, !mcsema_real_eip !34 :::  [I] = 0 : Inst :: 0:0:0:0
  %288 = add i64 %287, -20, !mcsema_real_eip !34 :::  [I] = -20 : Inst :: 0:0:0:-20
  %293 = load i64* %RBP_val, !mcsema_real_eip !35 :::  [I] = 0 : Inst :: 0:0:0:-20
  %294 = add i64 %293, -28, !mcsema_real_eip !35 :::  [I] = -28 : Inst :: 0:0:0:-28
  %297 = load i64* %RBP_val, !mcsema_real_eip !36 :::  [I] = 0 : Inst :: 0:0:0:-28
  %298 = add i64 %297, -24, !mcsema_real_eip !36 :::  [I] = -24 : Inst :: 0:0:0:-28
  %303 = load i64* %RBP_val, !mcsema_real_eip !37 :::  [I] = 0 : Inst :: 0:0:0:-28
  %304 = add i64 %303, -32, !mcsema_real_eip !37 :::  [I] = -32 : Inst :: 0:0:0:-32
  %307 = load i64* %RBP_val, !mcsema_real_eip !38 :::  [I] = 0 : Inst :: 0:0:0:-32
  %308 = add i64 %307, -36, !mcsema_real_eip !38 :::  [I] = -36 : Inst :: 0:0:0:-36
  %313 = load i64* %RBP_val, !mcsema_real_eip !39 :::  [I] = 0 : Inst :: 0:0:0:-36
  %314 = add i64 %313, -64, !mcsema_real_eip !39 :::  [I] = -64 : Inst :: 0:0:0:-64
max_dis_of_rsp/max_dis_of_rbp may not be accurate
  %335 = load i64* %RBP_val, !mcsema_real_eip !41 :::  [I] = 0 : Inst :: 0:0:0:-64
  %336 = add i64 %335, -76, !mcsema_real_eip !41 :::  [I] = -76 : Inst :: 0:0:0:-76
  %341 = load i64* %RBP_val, !mcsema_real_eip !42 :::  [I] = 0 : Inst :: 0:0:0:-76
  %342 = add i64 %341, -80, !mcsema_real_eip !42 :::  [I] = -80 : Inst :: 0:0:0:-80
  %350 = load i64* %RBP_val, !mcsema_real_eip !44 :::  [I] = 0 : Inst :: 0:0:0:-80
  %351 = add i64 %350, -76, !mcsema_real_eip !44 :::  [I] = -76 : Inst :: 0:0:0:-80
Gen :: 0:0:0:-80
----------------------------------
sub_c0::block_0x190
----------------------------------
  %370 = load i64* %RBP_val, !mcsema_real_eip !46 :::  [I] = 0 : Inst :: 0:0:0:0
  %371 = add i64 %370, -92, !mcsema_real_eip !46 :::  [I] = -92 : Inst :: 0:0:0:-92
  %375 = load i64* %RBP_val, !mcsema_real_eip !48 :::  [I] = 0 : Inst :: 0:0:0:-92
Gen :: 0:0:0:-92
----------------------------------
sub_c0::block_0x168
----------------------------------
  %390 = load i64* %RBP_val, !mcsema_real_eip !50 :::  [I] = 0 : Inst :: 0:0:0:0
  %391 = add i64 %390, -84, !mcsema_real_eip !50 :::  [I] = -84 : Inst :: 0:0:0:-84
  %395 = load i64* %RBP_val, !mcsema_real_eip !52 :::  [I] = 0 : Inst :: 0:0:0:-84
Gen :: 0:0:0:-84
----------------------------------
sub_c0::block_0x1c8
----------------------------------
  %415 = load i64* %RBP_val, !mcsema_real_eip !54 :::  [I] = 0 : Inst :: 0:0:0:0
  %416 = add i64 %415, -24, !mcsema_real_eip !54 :::  [I] = -24 : Inst :: 0:0:0:-24
Gen :: 0:0:0:-24
----------------------------------
sub_c0::block_0x1d8
----------------------------------
  %437 = load i64* %RBP_val, !mcsema_real_eip !57 :::  [I] = 0 : Inst :: 0:0:0:0
  %438 = add i64 %437, -20, !mcsema_real_eip !57 :::  [I] = -20 : Inst :: 0:0:0:-20
Gen :: 0:0:0:-20
----------------------------------
sub_c0::block_0x1a4
----------------------------------
  %459 = load i64* %RBP_val, !mcsema_real_eip !61 :::  [I] = 0 : Inst :: 0:0:0:0
  %460 = add i64 %459, -96, !mcsema_real_eip !61 :::  [I] = -96 : Inst :: 0:0:0:-96
Gen :: 0:0:0:-96
----------------------------------
sub_c0::block_0x22a
----------------------------------
  %464 = load i64* %RBP_val, !mcsema_real_eip !64 :::  [I] = 0 : Inst :: 0:0:0:0
  %465 = add i64 %464, -20, !mcsema_real_eip !64 :::  [I] = -20 : Inst :: 0:0:0:-20
  %470 = load i64* %RBP_val, !mcsema_real_eip !65 :::  [I] = 0 : Inst :: 0:0:0:-20
  %471 = add i64 %470, -24, !mcsema_real_eip !65 :::  [I] = -24 : Inst :: 0:0:0:-24
Gen :: 0:0:0:-24
----------------------------------
sub_c0::block_0x17c
----------------------------------
  %533 = load i64* %RBP_val, !mcsema_real_eip !73 :::  [I] = 0 : Inst :: 0:0:0:0
  %534 = add i64 %533, -88, !mcsema_real_eip !73 :::  [I] = -88 : Inst :: 0:0:0:-88
Gen :: 0:0:0:-88
----------------------------------
sub_c0::block_0x1f8
----------------------------------
  %540 = load i64* %RBP_val, !mcsema_real_eip !77 :::  [I] = 0 : Inst :: 0:0:0:0
  %541 = add i64 %540, -100, !mcsema_real_eip !77 :::  [I] = -100 : Inst :: 0:0:0:-100
  %548 = load i64* %RBP_val, !mcsema_real_eip !80 :::  [I] = 0 : Inst :: 0:0:0:-100
  %549 = add i64 %548, -104, !mcsema_real_eip !80 :::  [I] = -104 : Inst :: 0:0:0:-104
  %555 = load i64* %RBP_val, !mcsema_real_eip !64 :::  [I] = 0 : Inst :: 0:0:0:-104
  %556 = add i64 %555, -20, !mcsema_real_eip !64 :::  [I] = -20 : Inst :: 0:0:0:-104
  %561 = load i64* %RBP_val, !mcsema_real_eip !65 :::  [I] = 0 : Inst :: 0:0:0:-104
  %562 = add i64 %561, -24, !mcsema_real_eip !65 :::  [I] = -24 : Inst :: 0:0:0:-104
Gen :: 0:0:0:-104
----------------------------------
sub_c0::block_0x28c
----------------------------------
  %606 = load i64* %RBP_val, !mcsema_real_eip !83 :::  [I] = 0 : Inst :: 0:0:0:0
  %607 = add i64 %606, -20, !mcsema_real_eip !83 :::  [I] = -20 : Inst :: 0:0:0:-20
  %612 = load i64* %RBP_val, !mcsema_real_eip !84 :::  [I] = 0 : Inst :: 0:0:0:-20
  %613 = add i64 %612, -24, !mcsema_real_eip !84 :::  [I] = -24 : Inst :: 0:0:0:-24
Gen :: 0:0:0:-24
----------------------------------
sub_c0::block_0x256
----------------------------------
  %659 = load i64* %RBP_val, !mcsema_real_eip !92 :::  [I] = 0 : Inst :: 0:0:0:0
  %660 = add i64 %659, -64, !mcsema_real_eip !92 :::  [I] = -64 : Inst :: 0:0:0:-64
  %663 = add i64 %659, -108, !mcsema_real_eip !93 :::  [I] = -108 : Inst :: 0:0:0:-108
  %671 = load i64* %RBP_val, !mcsema_real_eip !96 :::  [I] = 0 : Inst :: 0:0:0:-108
  %672 = add i64 %671, -112, !mcsema_real_eip !96 :::  [I] = -112 : Inst :: 0:0:0:-112
  %678 = load i64* %RBP_val, !mcsema_real_eip !83 :::  [I] = 0 : Inst :: 0:0:0:-112
  %679 = add i64 %678, -20, !mcsema_real_eip !83 :::  [I] = -20 : Inst :: 0:0:0:-112
  %684 = load i64* %RBP_val, !mcsema_real_eip !84 :::  [I] = 0 : Inst :: 0:0:0:-112
  %685 = add i64 %684, -24, !mcsema_real_eip !84 :::  [I] = -24 : Inst :: 0:0:0:-112
Gen :: 0:0:0:-112
----------------------------------
sub_c0::block_0x1e8
----------------------------------
  %729 = load i64* %RBP_val, !mcsema_real_eip !98 :::  [I] = 0 : Inst :: 0:0:0:0
  %730 = add i64 %729, -20, !mcsema_real_eip !98 :::  [I] = -20 : Inst :: 0:0:0:-20
  %749 = load i64* %RBP_val, !mcsema_real_eip !100 :::  [I] = 0 : Inst :: 0:0:0:-20
  %750 = add i64 %749, -20, !mcsema_real_eip !100 :::  [I] = -20 : Inst :: 0:0:0:-20
Gen :: 0:0:0:-20
----------------------------------
sub_c0::block_0x1b8
----------------------------------
  %753 = load i64* %RBP_val, !mcsema_real_eip !102 :::  [I] = 0 : Inst :: 0:0:0:0
  %754 = add i64 %753, -24, !mcsema_real_eip !102 :::  [I] = -24 : Inst :: 0:0:0:-24
  %772 = load i64* %RBP_val, !mcsema_real_eip !104 :::  [I] = 0 : Inst :: 0:0:0:-24
  %773 = add i64 %772, -24, !mcsema_real_eip !104 :::  [I] = -24 : Inst :: 0:0:0:-24
Gen :: 0:0:0:-24
----------------------------------
sub_c0::block_0x317
----------------------------------
  %776 = load i64* %RBP_val, !mcsema_real_eip !106 :::  [I] = 0 : Inst :: 0:0:0:0
  %777 = add i64 %776, -28, !mcsema_real_eip !106 :::  [I] = -28 : Inst :: 0:0:0:-28
  %782 = load i64* %RBP_val, !mcsema_real_eip !107 :::  [I] = 0 : Inst :: 0:0:0:-28
  %783 = add i64 %782, -20, !mcsema_real_eip !107 :::  [I] = -20 : Inst :: 0:0:0:-28
Gen :: 0:0:0:-28
----------------------------------
sub_c0::block_0x2b8
----------------------------------
  %803 = load i64* %RBP_val, !mcsema_real_eip !109 :::  [I] = 0 : Inst :: 0:0:0:0
  %804 = add i64 %803, -24, !mcsema_real_eip !109 :::  [I] = -24 : Inst :: 0:0:0:-24
Gen :: 0:0:0:-24
----------------------------------
sub_c0::block_0x30b
----------------------------------
  %822 = load i64* %RBP_val, !mcsema_real_eip !111 :::  [I] = 0 : Inst :: 0:0:0:0
  %823 = add i64 %822, -28, !mcsema_real_eip !111 :::  [I] = -28 : Inst :: 0:0:0:-28
  %828 = load i64* %RBP_val, !mcsema_real_eip !112 :::  [I] = 0 : Inst :: 0:0:0:-28
  %829 = add i64 %828, -20, !mcsema_real_eip !112 :::  [I] = -20 : Inst :: 0:0:0:-28
  %832 = load i64* %RBP_val, !mcsema_real_eip !113 :::  [I] = 0 : Inst :: 0:0:0:-28
  %833 = add i64 %832, -32, !mcsema_real_eip !113 :::  [I] = -32 : Inst :: 0:0:0:-32
  %838 = load i64* %RBP_val, !mcsema_real_eip !114 :::  [I] = 0 : Inst :: 0:0:0:-32
  %839 = add i64 %838, -24, !mcsema_real_eip !114 :::  [I] = -24 : Inst :: 0:0:0:-32
  %842 = load i64* %RBP_val, !mcsema_real_eip !106 :::  [I] = 0 : Inst :: 0:0:0:-32
  %843 = add i64 %842, -28, !mcsema_real_eip !106 :::  [I] = -28 : Inst :: 0:0:0:-32
  %848 = load i64* %RBP_val, !mcsema_real_eip !107 :::  [I] = 0 : Inst :: 0:0:0:-32
  %849 = add i64 %848, -20, !mcsema_real_eip !107 :::  [I] = -20 : Inst :: 0:0:0:-32
Gen :: 0:0:0:-32
----------------------------------
sub_c0::block_0x2c5
----------------------------------
  %869 = load i64* %RBP_val, !mcsema_real_eip !116 :::  [I] = 0 : Inst :: 0:0:0:0
  %870 = add i64 %869, -20, !mcsema_real_eip !116 :::  [I] = -20 : Inst :: 0:0:0:-20
  %875 = load i64* %RBP_val, !mcsema_real_eip !117 :::  [I] = 0 : Inst :: 0:0:0:-20
  %876 = add i64 %875, -24, !mcsema_real_eip !117 :::  [I] = -24 : Inst :: 0:0:0:-24
Gen :: 0:0:0:-24
----------------------------------
sub_c0::block_0x34d
----------------------------------
  %920 = load i64* %RBP_val, !mcsema_real_eip !124 :::  [I] = 0 : Inst :: 0:0:0:0
  %921 = add i64 %920, -20, !mcsema_real_eip !124 :::  [I] = -20 : Inst :: 0:0:0:-20
  %926 = load i64* %RBP_val, !mcsema_real_eip !125 :::  [I] = 0 : Inst :: 0:0:0:-20
  %927 = add i64 %926, -24, !mcsema_real_eip !125 :::  [I] = -24 : Inst :: 0:0:0:-24
  %954 = load i64* %RSP_val, !mcsema_real_eip !129 :::  [I] = 0 : Inst :: 0:0:0:-24
  %955 = add i64 %954, -8 :::  [I] = -8 : Inst :: 0:-8:0:-24
  store i64 %955, i64* %RSP_val, !mcsema_real_eip !129 :::  [I] = NULL : Inst :: -8:-8:0:-24
  %963 = load i64* %RSP_val, !mcsema_real_eip !129 :::  [I] = -8 : Inst :: -8:-8:0:-24
  %964 = load i64* %RBP_val, !mcsema_real_eip !129 :::  [I] = 0 : Inst :: -8:-8:0:-24
  tail call x86_64_sysvcc void @sub_0(%struct.regs* %0), !mcsema_real_eip !129 :::  [I] = NULL : Inst :: 0:-8:0:-24
  %1097 = load i64* %RBP_val, !mcsema_real_eip !131 :::  [I] = 0 : Inst :: 0:-8:0:-24
  %1098 = add i64 %1097, -36, !mcsema_real_eip !131 :::  [I] = -36 : Inst :: 0:-8:0:-36
  %1117 = load i64* %RBP_val, !mcsema_real_eip !133 :::  [I] = 0 : Inst :: 0:-8:0:-36
  %1118 = add i64 %1117, -36, !mcsema_real_eip !133 :::  [I] = -36 : Inst :: 0:-8:0:-36
  %1123 = load i64* %RBP_val, !mcsema_real_eip !135 :::  [I] = 0 : Inst :: 0:-8:0:-36
  %1124 = add i64 %1123, -120, !mcsema_real_eip !135 :::  [I] = -120 : Inst :: 0:-8:0:-120
Gen :: 0:-8:0:-120
----------------------------------
sub_c0::block_0x323
----------------------------------
  %1128 = load i64* %RBP_val, !mcsema_real_eip !137 :::  [I] = 0 : Inst :: 0:0:0:0
  %1129 = add i64 %1128, -32, !mcsema_real_eip !137 :::  [I] = -32 : Inst :: 0:0:0:-32
  %1134 = load i64* %RBP_val, !mcsema_real_eip !138 :::  [I] = 0 : Inst :: 0:0:0:-32
  %1135 = add i64 %1134, -24, !mcsema_real_eip !138 :::  [I] = -24 : Inst :: 0:0:0:-32
Gen :: 0:0:0:-32
----------------------------------
sub_c0::block_0x2f1
----------------------------------
  %1155 = load i64* %RBP_val, !mcsema_real_eip !140 :::  [I] = 0 : Inst :: 0:0:0:0
  %1156 = add i64 %1155, -20, !mcsema_real_eip !140 :::  [I] = -20 : Inst :: 0:0:0:-20
Gen :: 0:0:0:-20
----------------------------------
sub_c0::block_0x32f
----------------------------------
  %1169 = load i64* %RBP_val, !mcsema_real_eip !144 :::  [I] = 0 : Inst :: 0:0:0:0
  %1170 = add i64 %1169, -116, !mcsema_real_eip !144 :::  [I] = -116 : Inst :: 0:0:0:-116
  %1176 = load i64* %RBP_val, !mcsema_real_eip !124 :::  [I] = 0 : Inst :: 0:0:0:-116
  %1177 = add i64 %1176, -20, !mcsema_real_eip !124 :::  [I] = -20 : Inst :: 0:0:0:-116
  %1182 = load i64* %RBP_val, !mcsema_real_eip !125 :::  [I] = 0 : Inst :: 0:0:0:-116
  %1183 = add i64 %1182, -24, !mcsema_real_eip !125 :::  [I] = -24 : Inst :: 0:0:0:-116
  %1210 = load i64* %RSP_val, !mcsema_real_eip !129 :::  [I] = 0 : Inst :: 0:0:0:-116
  %1211 = add i64 %1210, -8 :::  [I] = -8 : Inst :: 0:-8:0:-116
  store i64 %1211, i64* %RSP_val, !mcsema_real_eip !129 :::  [I] = NULL : Inst :: -8:-8:0:-116
  %1219 = load i64* %RSP_val, !mcsema_real_eip !129 :::  [I] = -8 : Inst :: -8:-8:0:-116
  %1220 = load i64* %RBP_val, !mcsema_real_eip !129 :::  [I] = 0 : Inst :: -8:-8:0:-116
  tail call x86_64_sysvcc void @sub_0(%struct.regs* %0), !mcsema_real_eip !129 :::  [I] = NULL : Inst :: 0:-8:0:-116
  %1353 = load i64* %RBP_val, !mcsema_real_eip !131 :::  [I] = 0 : Inst :: 0:-8:0:-116
  %1354 = add i64 %1353, -36, !mcsema_real_eip !131 :::  [I] = -36 : Inst :: 0:-8:0:-116
  %1373 = load i64* %RBP_val, !mcsema_real_eip !133 :::  [I] = 0 : Inst :: 0:-8:0:-116
  %1374 = add i64 %1373, -36, !mcsema_real_eip !133 :::  [I] = -36 : Inst :: 0:-8:0:-116
  %1379 = load i64* %RBP_val, !mcsema_real_eip !135 :::  [I] = 0 : Inst :: 0:-8:0:-116
  %1380 = add i64 %1379, -120, !mcsema_real_eip !135 :::  [I] = -120 : Inst :: 0:-8:0:-120
Gen :: 0:-8:0:-120
----------------------------------
sub_c0::block_0x130
----------------------------------
  %1384 = load i64* %RBP_val, !mcsema_real_eip !24 :::  [I] = 0 : Inst :: 0:0:0:0
  %1385 = add i64 %1384, -36, !mcsema_real_eip !24 :::  [I] = -36 : Inst :: 0:0:0:-36
Gen :: 0:0:0:-36
----------------------------------
sub_c0::block_0x2fe
----------------------------------
  %1402 = load i64* %RBP_val, !mcsema_real_eip !146 :::  [I] = 0 : Inst :: 0:0:0:0
  %1403 = add i64 %1402, -20, !mcsema_real_eip !146 :::  [I] = -20 : Inst :: 0:0:0:-20
Gen :: 0:0:0:-20


DFA Analysis: 
sub_c0::entry
	Gen :: -136:-136:-8:-80
	Out :: -136:-136:-8:-80
sub_c0::block_0x13d.preheader
	Pred :: entry: -136:-136:-8:-80
	Gen :: 0:0:0:0
	Out :: -136:-136:-8:-80
sub_c0::block_0x13d
	Pred :: block_0x130: -3:-3:-3:-3
	Pred :: block_0x13d.preheader: -136:-136:-8:-80
	Gen :: 0:0:0:-80
	Out :: -136:-136:-8:-88
sub_c0::block_0x190
	Pred :: block_0x13d: -136:-136:-8:-88
	Gen :: 0:0:0:-92
	Out :: -136:-136:-8:-100
sub_c0::block_0x1a4
	Pred :: block_0x190: -136:-136:-8:-100
	Gen :: 0:0:0:-96
	Out :: -136:-136:-8:-104
sub_c0::block_0x1b8
	Pred :: block_0x1a4: -136:-136:-8:-104
	Gen :: 0:0:0:-24
	Out :: -136:-136:-8:-104
sub_c0::block_0x1c8
	Pred :: block_0x190: -136:-136:-8:-100
	Gen :: 0:0:0:-24
	Out :: -136:-136:-8:-100
sub_c0::block_0x168
	Pred :: block_0x13d: -136:-136:-8:-88
	Gen :: 0:0:0:-84
	Out :: -136:-136:-8:-92
sub_c0::block_0x17c
	Pred :: block_0x168: -136:-136:-8:-92
	Gen :: 0:0:0:-88
	Out :: -136:-136:-8:-96
sub_c0::block_0x1f8
	Pred :: block_0x17c: -136:-136:-8:-96
	Pred :: block_0x1a4: -136:-136:-8:-104
	Gen :: 0:0:0:-104
	Out :: -136:-136:-8:-112
sub_c0::block_0x1e8
	Pred :: block_0x17c: -136:-136:-8:-96
	Gen :: 0:0:0:-20
	Out :: -136:-136:-8:-96
sub_c0::block_0x1d8
	Pred :: block_0x168: -136:-136:-8:-92
	Gen :: 0:0:0:-20
	Out :: -136:-136:-8:-92
sub_c0::block_0x22a
	Pred :: block_0x1b8: -136:-136:-8:-104
	Pred :: block_0x1e8: -136:-136:-8:-96
	Pred :: block_0x1d8: -136:-136:-8:-92
	Pred :: block_0x1c8: -136:-136:-8:-100
	Gen :: 0:0:0:-24
	Out :: -136:-136:-8:-104
sub_c0::block_0x28c
	Pred :: block_0x1f8: -136:-136:-8:-112
	Pred :: block_0x22a: -136:-136:-8:-104
	Gen :: 0:0:0:-24
	Out :: -136:-136:-8:-112
sub_c0::block_0x256
	Pred :: block_0x1f8: -136:-136:-8:-112
	Pred :: block_0x22a: -136:-136:-8:-104
	Gen :: 0:0:0:-112
	Out :: -136:-136:-8:-120
sub_c0::block_0x2b8
	Pred :: block_0x256: -136:-136:-8:-120
	Pred :: block_0x28c: -136:-136:-8:-112
	Gen :: 0:0:0:-24
	Out :: -136:-136:-8:-120
sub_c0::block_0x2c5
	Pred :: block_0x2b8: -136:-136:-8:-120
	Gen :: 0:0:0:-24
	Out :: -136:-136:-8:-120
sub_c0::block_0x2f1
	Pred :: block_0x2c5: -136:-136:-8:-120
	Gen :: 0:0:0:-20
	Out :: -136:-136:-8:-120
sub_c0::block_0x2fe
	Pred :: block_0x2f1: -136:-136:-8:-120
	Gen :: 0:0:0:-20
	Out :: -136:-136:-8:-120
sub_c0::block_0x30b
	Pred :: block_0x2fe: -136:-136:-8:-120
	Pred :: block_0x2f1: -136:-136:-8:-120
	Pred :: block_0x2c5: -136:-136:-8:-120
	Pred :: block_0x2b8: -136:-136:-8:-120
	Gen :: 0:0:0:-32
	Out :: -136:-136:-8:-120
sub_c0::block_0x317
	Pred :: block_0x2fe: -136:-136:-8:-120
	Pred :: block_0x256: -136:-136:-8:-120
	Pred :: block_0x28c: -136:-136:-8:-112
	Gen :: 0:0:0:-28
	Out :: -136:-136:-8:-120
sub_c0::block_0x323
	Pred :: block_0x30b: -136:-136:-8:-120
	Pred :: block_0x317: -136:-136:-8:-120
	Gen :: 0:0:0:-32
	Out :: -136:-136:-8:-120
sub_c0::block_0x34d
	Pred :: block_0x323: -136:-136:-8:-120
	Pred :: block_0x30b: -136:-136:-8:-120
	Pred :: block_0x317: -136:-136:-8:-120
	Gen :: 0:-8:0:-120
	Out :: -136:-144:-8:-128
sub_c0::block_0x32f
	Pred :: block_0x323: -136:-136:-8:-120
	Gen :: 0:-8:0:-120
	Out :: -136:-144:-8:-128
sub_c0::block_0x130
	Pred :: block_0x32f: -136:-144:-8:-128
	Pred :: block_0x34d: -136:-144:-8:-128
	Gen :: 0:0:0:-36
	Out :: -136:-144:-8:-128
sub_c0::block_0x390.loopexit
	Pred :: block_0x130: -136:-144:-8:-128
	Gen :: 0:0:0:0
	Out :: -136:-144:-8:-128
sub_c0::block_0x390
	Pred :: block_0x390.loopexit: -136:-144:-8:-128
	Pred :: entry: -136:-136:-8:-80
	Gen :: 144:0:0:-124
	Out :: 8:-144:-8:-132
sub_c0::entry
	Gen :: -136:-136:-8:-80
	Out :: -136:-136:-8:-80
sub_c0::block_0x13d.preheader
	Pred :: entry: -136:-136:-8:-80
	Gen :: 0:0:0:0
	Out :: -136:-136:-8:-80
sub_c0::block_0x13d
	Pred :: block_0x130: -136:-144:-8:-128
	Pred :: block_0x13d.preheader: -136:-136:-8:-80
	Gen :: 0:0:0:-80
	Out :: -136:-144:-8:-128
sub_c0::block_0x190
	Pred :: block_0x13d: -136:-144:-8:-128
	Gen :: 0:0:0:-92
	Out :: -136:-144:-8:-128
sub_c0::block_0x1a4
	Pred :: block_0x190: -136:-144:-8:-128
	Gen :: 0:0:0:-96
	Out :: -136:-144:-8:-128
sub_c0::block_0x1b8
	Pred :: block_0x1a4: -136:-144:-8:-128
	Gen :: 0:0:0:-24
	Out :: -136:-144:-8:-128
sub_c0::block_0x1c8
	Pred :: block_0x190: -136:-144:-8:-128
	Gen :: 0:0:0:-24
	Out :: -136:-144:-8:-128
sub_c0::block_0x168
	Pred :: block_0x13d: -136:-144:-8:-128
	Gen :: 0:0:0:-84
	Out :: -136:-144:-8:-128
sub_c0::block_0x17c
	Pred :: block_0x168: -136:-144:-8:-128
	Gen :: 0:0:0:-88
	Out :: -136:-144:-8:-128
sub_c0::block_0x1f8
	Pred :: block_0x17c: -136:-144:-8:-128
	Pred :: block_0x1a4: -136:-144:-8:-128
	Gen :: 0:0:0:-104
	Out :: -136:-144:-8:-128
sub_c0::block_0x1e8
	Pred :: block_0x17c: -136:-144:-8:-128
	Gen :: 0:0:0:-20
	Out :: -136:-144:-8:-128
sub_c0::block_0x1d8
	Pred :: block_0x168: -136:-144:-8:-128
	Gen :: 0:0:0:-20
	Out :: -136:-144:-8:-128
sub_c0::block_0x22a
	Pred :: block_0x1b8: -136:-144:-8:-128
	Pred :: block_0x1e8: -136:-144:-8:-128
	Pred :: block_0x1d8: -136:-144:-8:-128
	Pred :: block_0x1c8: -136:-144:-8:-128
	Gen :: 0:0:0:-24
	Out :: -136:-144:-8:-128
sub_c0::block_0x28c
	Pred :: block_0x1f8: -136:-144:-8:-128
	Pred :: block_0x22a: -136:-144:-8:-128
	Gen :: 0:0:0:-24
	Out :: -136:-144:-8:-128
sub_c0::block_0x256
	Pred :: block_0x1f8: -136:-144:-8:-128
	Pred :: block_0x22a: -136:-144:-8:-128
	Gen :: 0:0:0:-112
	Out :: -136:-144:-8:-128
sub_c0::block_0x2b8
	Pred :: block_0x256: -136:-144:-8:-128
	Pred :: block_0x28c: -136:-144:-8:-128
	Gen :: 0:0:0:-24
	Out :: -136:-144:-8:-128
sub_c0::block_0x2c5
	Pred :: block_0x2b8: -136:-144:-8:-128
	Gen :: 0:0:0:-24
	Out :: -136:-144:-8:-128
sub_c0::block_0x2f1
	Pred :: block_0x2c5: -136:-144:-8:-128
	Gen :: 0:0:0:-20
	Out :: -136:-144:-8:-128
sub_c0::block_0x2fe
	Pred :: block_0x2f1: -136:-144:-8:-128
	Gen :: 0:0:0:-20
	Out :: -136:-144:-8:-128
sub_c0::block_0x30b
	Pred :: block_0x2fe: -136:-144:-8:-128
	Pred :: block_0x2f1: -136:-144:-8:-128
	Pred :: block_0x2c5: -136:-144:-8:-128
	Pred :: block_0x2b8: -136:-144:-8:-128
	Gen :: 0:0:0:-32
	Out :: -136:-144:-8:-128
sub_c0::block_0x317
	Pred :: block_0x2fe: -136:-144:-8:-128
	Pred :: block_0x256: -136:-144:-8:-128
	Pred :: block_0x28c: -136:-144:-8:-128
	Gen :: 0:0:0:-28
	Out :: -136:-144:-8:-128
sub_c0::block_0x323
	Pred :: block_0x30b: -136:-144:-8:-128
	Pred :: block_0x317: -136:-144:-8:-128
	Gen :: 0:0:0:-32
	Out :: -136:-144:-8:-128
sub_c0::block_0x34d
	Pred :: block_0x323: -136:-144:-8:-128
	Pred :: block_0x30b: -136:-144:-8:-128
	Pred :: block_0x317: -136:-144:-8:-128
	Gen :: 0:-8:0:-120
	Out :: -136:-144:-8:-128
sub_c0::block_0x32f
	Pred :: block_0x323: -136:-144:-8:-128
	Gen :: 0:-8:0:-120
	Out :: -136:-144:-8:-128
sub_c0::block_0x130
	Pred :: block_0x32f: -136:-144:-8:-128
	Pred :: block_0x34d: -136:-144:-8:-128
	Gen :: 0:0:0:-36
	Out :: -136:-144:-8:-128
sub_c0::block_0x390.loopexit
	Pred :: block_0x130: -136:-144:-8:-128
	Gen :: 0:0:0:0
	Out :: -136:-144:-8:-128
sub_c0::block_0x390
	Pred :: block_0x390.loopexit: -136:-144:-8:-128
	Pred :: entry: -136:-136:-8:-80
	Gen :: 144:0:0:-124
	Out :: 8:-144:-8:-132
sub_c0::entry
	Gen :: -136:-136:-8:-80
	Out :: -136:-136:-8:-80
sub_c0::block_0x13d.preheader
	Pred :: entry: -136:-136:-8:-80
	Gen :: 0:0:0:0
	Out :: -136:-136:-8:-80
sub_c0::block_0x13d
	Pred :: block_0x130: -136:-144:-8:-128
	Pred :: block_0x13d.preheader: -136:-136:-8:-80
	Gen :: 0:0:0:-80
	Out :: -136:-144:-8:-128
sub_c0::block_0x190
	Pred :: block_0x13d: -136:-144:-8:-128
	Gen :: 0:0:0:-92
	Out :: -136:-144:-8:-128
sub_c0::block_0x1a4
	Pred :: block_0x190: -136:-144:-8:-128
	Gen :: 0:0:0:-96
	Out :: -136:-144:-8:-128
sub_c0::block_0x1b8
	Pred :: block_0x1a4: -136:-144:-8:-128
	Gen :: 0:0:0:-24
	Out :: -136:-144:-8:-128
sub_c0::block_0x1c8
	Pred :: block_0x190: -136:-144:-8:-128
	Gen :: 0:0:0:-24
	Out :: -136:-144:-8:-128
sub_c0::block_0x168
	Pred :: block_0x13d: -136:-144:-8:-128
	Gen :: 0:0:0:-84
	Out :: -136:-144:-8:-128
sub_c0::block_0x17c
	Pred :: block_0x168: -136:-144:-8:-128
	Gen :: 0:0:0:-88
	Out :: -136:-144:-8:-128
sub_c0::block_0x1f8
	Pred :: block_0x17c: -136:-144:-8:-128
	Pred :: block_0x1a4: -136:-144:-8:-128
	Gen :: 0:0:0:-104
	Out :: -136:-144:-8:-128
sub_c0::block_0x1e8
	Pred :: block_0x17c: -136:-144:-8:-128
	Gen :: 0:0:0:-20
	Out :: -136:-144:-8:-128
sub_c0::block_0x1d8
	Pred :: block_0x168: -136:-144:-8:-128
	Gen :: 0:0:0:-20
	Out :: -136:-144:-8:-128
sub_c0::block_0x22a
	Pred :: block_0x1b8: -136:-144:-8:-128
	Pred :: block_0x1e8: -136:-144:-8:-128
	Pred :: block_0x1d8: -136:-144:-8:-128
	Pred :: block_0x1c8: -136:-144:-8:-128
	Gen :: 0:0:0:-24
	Out :: -136:-144:-8:-128
sub_c0::block_0x28c
	Pred :: block_0x1f8: -136:-144:-8:-128
	Pred :: block_0x22a: -136:-144:-8:-128
	Gen :: 0:0:0:-24
	Out :: -136:-144:-8:-128
sub_c0::block_0x256
	Pred :: block_0x1f8: -136:-144:-8:-128
	Pred :: block_0x22a: -136:-144:-8:-128
	Gen :: 0:0:0:-112
	Out :: -136:-144:-8:-128
sub_c0::block_0x2b8
	Pred :: block_0x256: -136:-144:-8:-128
	Pred :: block_0x28c: -136:-144:-8:-128
	Gen :: 0:0:0:-24
	Out :: -136:-144:-8:-128
sub_c0::block_0x2c5
	Pred :: block_0x2b8: -136:-144:-8:-128
	Gen :: 0:0:0:-24
	Out :: -136:-144:-8:-128
sub_c0::block_0x2f1
	Pred :: block_0x2c5: -136:-144:-8:-128
	Gen :: 0:0:0:-20
	Out :: -136:-144:-8:-128
sub_c0::block_0x2fe
	Pred :: block_0x2f1: -136:-144:-8:-128
	Gen :: 0:0:0:-20
	Out :: -136:-144:-8:-128
sub_c0::block_0x30b
	Pred :: block_0x2fe: -136:-144:-8:-128
	Pred :: block_0x2f1: -136:-144:-8:-128
	Pred :: block_0x2c5: -136:-144:-8:-128
	Pred :: block_0x2b8: -136:-144:-8:-128
	Gen :: 0:0:0:-32
	Out :: -136:-144:-8:-128
sub_c0::block_0x317
	Pred :: block_0x2fe: -136:-144:-8:-128
	Pred :: block_0x256: -136:-144:-8:-128
	Pred :: block_0x28c: -136:-144:-8:-128
	Gen :: 0:0:0:-28
	Out :: -136:-144:-8:-128
sub_c0::block_0x323
	Pred :: block_0x30b: -136:-144:-8:-128
	Pred :: block_0x317: -136:-144:-8:-128
	Gen :: 0:0:0:-32
	Out :: -136:-144:-8:-128
sub_c0::block_0x34d
	Pred :: block_0x323: -136:-144:-8:-128
	Pred :: block_0x30b: -136:-144:-8:-128
	Pred :: block_0x317: -136:-144:-8:-128
	Gen :: 0:-8:0:-120
	Out :: -136:-144:-8:-128
sub_c0::block_0x32f
	Pred :: block_0x323: -136:-144:-8:-128
	Gen :: 0:-8:0:-120
	Out :: -136:-144:-8:-128
sub_c0::block_0x130
	Pred :: block_0x32f: -136:-144:-8:-128
	Pred :: block_0x34d: -136:-144:-8:-128
	Gen :: 0:0:0:-36
	Out :: -136:-144:-8:-128
sub_c0::block_0x390.loopexit
	Pred :: block_0x130: -136:-144:-8:-128
	Gen :: 0:0:0:0
	Out :: -136:-144:-8:-128
sub_c0::block_0x390
	Pred :: block_0x390.loopexit: -136:-144:-8:-128
	Pred :: entry: -136:-136:-8:-80
	Gen :: 144:0:0:-124
	Out :: 8:-144:-8:-132
Height[ sub_c0 ] : -144
==========================================
Function : sub_0
==========================================
----------------------------------
sub_0::entry
----------------------------------
  %77 = load i64* %RBP_val, !mcsema_real_eip !2 :::  [I] = 0 : Inst :: 0:0:0:0
  %78 = load i64* %RSP_val, !mcsema_real_eip !2 :::  [I] = 0 : Inst :: 0:0:0:0
  %79 = add i64 %78, -8 :::  [I] = -8 : Inst :: 0:-8:0:0
  store i64 %79, i64* %RBP_val, !mcsema_real_eip !3 :::  [I] = NULL : Inst :: 0:-8:-8:0
  %81 = add i64 %78, -40 :::  [I] = -40 : Inst :: 0:-40:-8:0
  store i64 %81, i64* %RSP_val, !mcsema_real_eip !4 :::  [I] = NULL : Inst :: -40:-40:-8:0
  %94 = load i64* %RBP_val, !mcsema_real_eip !5 :::  [I] = -8 : Inst :: -40:-40:-8:0
  %95 = add i64 %94, -4, !mcsema_real_eip !5 :::  [I] = -12 : Inst :: -40:-40:-8:-12
  %98 = load i64* %RBP_val, !mcsema_real_eip !6 :::  [I] = -8 : Inst :: -40:-40:-8:-12
  %99 = add i64 %98, -4, !mcsema_real_eip !6 :::  [I] = -12 : Inst :: -40:-40:-8:-12
Gen :: -40:-40:-8:-12
----------------------------------
sub_0::block_0x1c.preheader
----------------------------------
Gen :: 0:0:0:0
----------------------------------
sub_0::block_0x98.loopexit
----------------------------------
Gen :: 0:0:0:0
----------------------------------
sub_0::block_0x98
----------------------------------
  %118 = load i64* %RBP_val, !mcsema_real_eip !10 :::  [I] = 0 : Inst :: 0:0:0:0
  %119 = add i64 %118, -20, !mcsema_real_eip !10 :::  [I] = -20 : Inst :: 0:0:0:-20
  %123 = load i64* %RSP_val, !mcsema_real_eip !11 :::  [I] = 0 : Inst :: 0:0:0:-20
  %uadd75 = tail call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %123, i64 32) :::  [I] = 32 : Inst :: 0:0:0:-20
  %124 = extractvalue { i64, i1 } %uadd75, 0 :::  [I] = 32 : Inst :: 0:0:0:-20
  %137 = extractvalue { i64, i1 } %uadd75, 1 :::  [I] = 32 : Inst :: 0:0:0:-20
  store i64 %124, i64* %RSP_val, !mcsema_real_eip !11 :::  [I] = NULL : Inst :: 32:0:0:-20
  %140 = add i64 %124, 16, !mcsema_real_eip !13 :::  [I] = 48 : Inst :: 32:0:0:-20
  store i64 %140, i64* %RSP_val, !mcsema_real_eip !13 :::  [I] = NULL : Inst :: 48:0:0:-20
  %147 = load i64* %RSP_val, !mcsema_real_eip !13 :::  [I] = 48 : Inst :: 48:0:0:-20
  %148 = load i64* %RBP_val, !mcsema_real_eip !13 :::  [I] = 0 : Inst :: 48:0:0:-20
Gen :: 48:0:0:-20
----------------------------------
sub_0::block_0x1c
----------------------------------
  %211 = load i64* %RBP_val, !mcsema_real_eip !14 :::  [I] = 0 : Inst :: 0:0:0:0
  %212 = add i64 %211, -8, !mcsema_real_eip !14 :::  [I] = -8 : Inst :: 0:0:0:-8
  %215 = load i64* %RBP_val, !mcsema_real_eip !15 :::  [I] = 0 : Inst :: 0:0:0:-8
  %216 = add i64 %215, -8, !mcsema_real_eip !15 :::  [I] = -8 : Inst :: 0:0:0:-8
Gen :: 0:0:0:-8
----------------------------------
sub_0::block_0x30.preheader
----------------------------------
Gen :: 0:0:0:0
----------------------------------
sub_0::block_0x74.loopexit
----------------------------------
Gen :: 0:0:0:0
----------------------------------
sub_0::block_0x74
----------------------------------
  %235 = load i64* %RBP_val, !mcsema_real_eip !19 :::  [I] = 0 : Inst :: 0:0:0:0
  %236 = add i64 %235, -16, !mcsema_real_eip !19 :::  [I] = -16 : Inst :: 0:0:0:-16
  %240 = load i64* %RBP_val, !mcsema_real_eip !20 :::  [I] = 0 : Inst :: 0:0:0:-16
  %241 = add i64 %240, -4, !mcsema_real_eip !20 :::  [I] = -4 : Inst :: 0:0:0:-16
  %260 = load i64* %RBP_val, !mcsema_real_eip !22 :::  [I] = 0 : Inst :: 0:0:0:-16
  %261 = add i64 %260, -4, !mcsema_real_eip !22 :::  [I] = -4 : Inst :: 0:0:0:-16
  %264 = load i64* %RBP_val, !mcsema_real_eip !6 :::  [I] = 0 : Inst :: 0:0:0:-16
  %265 = add i64 %264, -4, !mcsema_real_eip !6 :::  [I] = -4 : Inst :: 0:0:0:-16
Gen :: 0:0:0:-16
----------------------------------
sub_0::block_0x30
----------------------------------
  %282 = load i64* %RBP_val, !mcsema_real_eip !25 :::  [I] = 0 : Inst :: 0:0:0:0
  %283 = add i64 %282, -8, !mcsema_real_eip !25 :::  [I] = -8 : Inst :: 0:0:0:-8
  %288 = load i64* %RBP_val, !mcsema_real_eip !26 :::  [I] = 0 : Inst :: 0:0:0:-8
  %289 = add i64 %288, -4, !mcsema_real_eip !26 :::  [I] = -4 : Inst :: 0:0:0:-8
  %321 = load i64* %RBP_val, !mcsema_real_eip !31 :::  [I] = 0 : Inst :: 0:0:0:-8
  %322 = add i64 %321, -12, !mcsema_real_eip !31 :::  [I] = -12 : Inst :: 0:0:0:-12
  %326 = load i64* %RBP_val, !mcsema_real_eip !32 :::  [I] = 0 : Inst :: 0:0:0:-12
  %327 = add i64 %326, -8, !mcsema_real_eip !32 :::  [I] = -8 : Inst :: 0:0:0:-12
  %346 = load i64* %RBP_val, !mcsema_real_eip !34 :::  [I] = 0 : Inst :: 0:0:0:-12
  %347 = add i64 %346, -8, !mcsema_real_eip !34 :::  [I] = -8 : Inst :: 0:0:0:-12
  %350 = load i64* %RBP_val, !mcsema_real_eip !15 :::  [I] = 0 : Inst :: 0:0:0:-12
  %351 = add i64 %350, -8, !mcsema_real_eip !15 :::  [I] = -8 : Inst :: 0:0:0:-12
Gen :: 0:0:0:-12


DFA Analysis: 
sub_0::entry
	Gen :: -40:-40:-8:-12
	Out :: -40:-40:-8:-12
sub_0::block_0x1c.preheader
	Pred :: entry: -40:-40:-8:-12
	Gen :: 0:0:0:0
	Out :: -40:-40:-8:-12
sub_0::block_0x1c
	Pred :: block_0x74: -3:-3:-3:-3
	Pred :: block_0x1c.preheader: -40:-40:-8:-12
	Gen :: 0:0:0:-8
	Out :: -40:-40:-8:-16
sub_0::block_0x30.preheader
	Pred :: block_0x1c: -40:-40:-8:-16
	Gen :: 0:0:0:0
	Out :: -40:-40:-8:-16
sub_0::block_0x30
	Pred :: block_0x30: -3:-3:-3:-3
	Pred :: block_0x30.preheader: -40:-40:-8:-16
	Gen :: 0:0:0:-12
	Out :: -40:-40:-8:-20
sub_0::block_0x74.loopexit
	Pred :: block_0x30: -40:-40:-8:-20
	Gen :: 0:0:0:0
	Out :: -40:-40:-8:-20
sub_0::block_0x74
	Pred :: block_0x74.loopexit: -40:-40:-8:-20
	Pred :: block_0x1c: -40:-40:-8:-16
	Gen :: 0:0:0:-16
	Out :: -40:-40:-8:-24
sub_0::block_0x98.loopexit
	Pred :: block_0x74: -40:-40:-8:-24
	Gen :: 0:0:0:0
	Out :: -40:-40:-8:-24
sub_0::block_0x98
	Pred :: block_0x98.loopexit: -40:-40:-8:-24
	Pred :: entry: -40:-40:-8:-12
	Gen :: 48:0:0:-20
	Out :: 8:-40:-8:-28
sub_0::entry
	Gen :: -40:-40:-8:-12
	Out :: -40:-40:-8:-12
sub_0::block_0x1c.preheader
	Pred :: entry: -40:-40:-8:-12
	Gen :: 0:0:0:0
	Out :: -40:-40:-8:-12
sub_0::block_0x1c
	Pred :: block_0x74: -40:-40:-8:-24
	Pred :: block_0x1c.preheader: -40:-40:-8:-12
	Gen :: 0:0:0:-8
	Out :: -40:-40:-8:-24
sub_0::block_0x30.preheader
	Pred :: block_0x1c: -40:-40:-8:-24
	Gen :: 0:0:0:0
	Out :: -40:-40:-8:-24
sub_0::block_0x30
	Pred :: block_0x30: -40:-40:-8:-20
	Pred :: block_0x30.preheader: -40:-40:-8:-24
	Gen :: 0:0:0:-12
	Out :: -40:-40:-8:-24
sub_0::block_0x74.loopexit
	Pred :: block_0x30: -40:-40:-8:-24
	Gen :: 0:0:0:0
	Out :: -40:-40:-8:-24
sub_0::block_0x74
	Pred :: block_0x74.loopexit: -40:-40:-8:-24
	Pred :: block_0x1c: -40:-40:-8:-24
	Gen :: 0:0:0:-16
	Out :: -40:-40:-8:-24
sub_0::block_0x98.loopexit
	Pred :: block_0x74: -40:-40:-8:-24
	Gen :: 0:0:0:0
	Out :: -40:-40:-8:-24
sub_0::block_0x98
	Pred :: block_0x98.loopexit: -40:-40:-8:-24
	Pred :: entry: -40:-40:-8:-12
	Gen :: 48:0:0:-20
	Out :: 8:-40:-8:-28
sub_0::entry
	Gen :: -40:-40:-8:-12
	Out :: -40:-40:-8:-12
sub_0::block_0x1c.preheader
	Pred :: entry: -40:-40:-8:-12
	Gen :: 0:0:0:0
	Out :: -40:-40:-8:-12
sub_0::block_0x1c
	Pred :: block_0x74: -40:-40:-8:-24
	Pred :: block_0x1c.preheader: -40:-40:-8:-12
	Gen :: 0:0:0:-8
	Out :: -40:-40:-8:-24
sub_0::block_0x30.preheader
	Pred :: block_0x1c: -40:-40:-8:-24
	Gen :: 0:0:0:0
	Out :: -40:-40:-8:-24
sub_0::block_0x30
	Pred :: block_0x30: -40:-40:-8:-24
	Pred :: block_0x30.preheader: -40:-40:-8:-24
	Gen :: 0:0:0:-12
	Out :: -40:-40:-8:-24
sub_0::block_0x74.loopexit
	Pred :: block_0x30: -40:-40:-8:-24
	Gen :: 0:0:0:0
	Out :: -40:-40:-8:-24
sub_0::block_0x74
	Pred :: block_0x74.loopexit: -40:-40:-8:-24
	Pred :: block_0x1c: -40:-40:-8:-24
	Gen :: 0:0:0:-16
	Out :: -40:-40:-8:-24
sub_0::block_0x98.loopexit
	Pred :: block_0x74: -40:-40:-8:-24
	Gen :: 0:0:0:0
	Out :: -40:-40:-8:-24
sub_0::block_0x98
	Pred :: block_0x98.loopexit: -40:-40:-8:-24
	Pred :: entry: -40:-40:-8:-12
	Gen :: 48:0:0:-20
	Out :: 8:-40:-8:-28
Height[ sub_0 ] : -40
==========================================
Function : mcsema_main
==========================================
