Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto d998810a73f14b069a93b0cd792efb61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_5/lab5_code/Adder.v" Line 13. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_5/lab5_code/ALU.v" Line 13. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_5/lab5_code/ALU_Ctrl.v" Line 13. Module ALU_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_5/lab5_code/Adder.v" Line 13. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_5/lab5_code/Adder.v" Line 13. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_5/lab5_code/ALU.v" Line 13. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_5/lab5_code/ALU_Ctrl.v" Line 13. Module ALU_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_Lab_5/lab5_code/Adder.v" Line 13. Module Adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Pipe_Reg(size=64)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.MUX_2to1(size=10)
Compiling module xil_defaultlib.hazard_detect
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Pipe_Reg(size=153)
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.MUX_3to1(size=32)
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.Pipe_Reg(size=107)
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Pipe_Reg(size=71)
Compiling module xil_defaultlib.Pipe_CPU_1
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
