

================================================================
== Vivado HLS Report for 'fdot_3d'
================================================================
* Date:           Thu Jun 24 05:07:59 2021

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pynqrealreal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         9|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
3 --> 
	4  / (tmp_4)
	2  / (!tmp_4)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	3  / true

* FSM state operations: 

 <State 1> : 2.55ns
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%res_1 = alloca float"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([15680 x float]* %A, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%B_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %B_offset)"
ST_1 : Operation 17 [1/1] (2.55ns)   --->   "%x_kw = add nsw i32 %x_read, 3" [pynqebnnrealcodes/ebnn.h:408]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.55ns)   --->   "%y_kh = add nsw i32 %y_read, 3" [pynqebnnrealcodes/ebnn.h:409]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%B_offset_cast = zext i5 %B_offset_read to i6"
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "store float 0.000000e+00, float* %res_1"
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [pynqebnnrealcodes/ebnn.h:412]

 <State 2> : 2.55ns
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_assign = phi i32 [ %x_read, %0 ], [ %j_1, %2 ]" [pynqebnnrealcodes/ebnn.h:412]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%b_idx_1 = phi i32 [ 0, %0 ], [ %tmp_1, %2 ]" [pynqebnnrealcodes/ebnn.h:424]
ST_2 : Operation 24 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %i_assign, %x_kw" [pynqebnnrealcodes/ebnn.h:412]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %4, label %5" [pynqebnnrealcodes/ebnn.h:412]
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%tmp_1 = add i32 3, %b_idx_1" [pynqebnnrealcodes/ebnn.h:424]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_i1)   --->   "%tmp_2 = shl i32 %i_assign, 5" [pynqebnnrealcodes/ebnn.h:435->pynqebnnrealcodes/ebnn.h:419]
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_i1)   --->   "%tmp_5 = shl i32 %i_assign, 2" [pynqebnnrealcodes/ebnn.h:435->pynqebnnrealcodes/ebnn.h:419]
ST_2 : Operation 29 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_i1 = sub i32 %tmp_2, %tmp_5" [pynqebnnrealcodes/ebnn.h:435->pynqebnnrealcodes/ebnn.h:419]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %3" [pynqebnnrealcodes/ebnn.h:413]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%res_1_load = load float* %res_1" [pynqebnnrealcodes/ebnn.h:429]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret float %res_1_load" [pynqebnnrealcodes/ebnn.h:429]

 <State 3> : 6.20ns
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j_assign = phi i32 [ %y_read, %4 ], [ %k_1, %_ifconv ]" [pynqebnnrealcodes/ebnn.h:413]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%n_assign = phi i32 [ %b_idx_1, %4 ], [ %tmp_3, %_ifconv ]" [pynqebnnrealcodes/ebnn.h:424]
ST_3 : Operation 35 [1/1] (2.47ns)   --->   "%tmp_4 = icmp slt i32 %j_assign, %y_kh" [pynqebnnrealcodes/ebnn.h:413]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %_ifconv, label %2" [pynqebnnrealcodes/ebnn.h:413]
ST_3 : Operation 37 [1/1] (2.55ns)   --->   "%tmp_i2 = add nsw i32 %tmp_i1, %j_assign" [pynqebnnrealcodes/ebnn.h:435->pynqebnnrealcodes/ebnn.h:419]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = sext i32 %tmp_i2 to i64" [pynqebnnrealcodes/ebnn.h:419]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [15680 x float]* %A, i64 0, i64 %tmp_7" [pynqebnnrealcodes/ebnn.h:419]
ST_3 : Operation 40 [2/2] (2.56ns)   --->   "%A_load = load float* %A_addr, align 4" [pynqebnnrealcodes/ebnn.h:419]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 15680> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %n_assign, i32 31)" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_3 : Operation 42 [1/1] (2.55ns)   --->   "%p_neg_i = sub i32 0, %n_assign" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_lshr_i_cast = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %p_neg_i, i32 3, i32 8)" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_3 : Operation 44 [1/1] (1.82ns)   --->   "%p_neg_t_i = sub i6 0, %p_lshr_i_cast" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sum_i)   --->   "%p_lshr_f_i_cast = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %n_assign, i32 3, i32 8)" [pynqebnnrealcodes/ebnn.h:424]
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node sum_i)   --->   "%tmp_i = select i1 %tmp_10, i6 %p_neg_t_i, i6 %p_lshr_f_i_cast" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.82ns) (out node of the LUT)   --->   "%sum_i = add i6 %tmp_i, %B_offset_cast" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %n_assign to i3" [pynqebnnrealcodes/ebnn.h:424]
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %p_neg_i to i3" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_3 : Operation 50 [1/1] (2.55ns)   --->   "%tmp_3 = add nsw i32 1, %n_assign" [pynqebnnrealcodes/ebnn.h:424]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%j_1 = add nsw i32 %i_assign, 1" [pynqebnnrealcodes/ebnn.h:412]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [pynqebnnrealcodes/ebnn.h:412]

 <State 4> : 7.18ns
ST_4 : Operation 53 [1/2] (2.56ns)   --->   "%A_load = load float* %A_addr, align 4" [pynqebnnrealcodes/ebnn.h:419]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 15680> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node a1)   --->   "%tmp = or i32 %i_assign, %j_assign" [pynqebnnrealcodes/ebnn.h:412]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node a1)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp, i32 31)" [pynqebnnrealcodes/ebnn.h:412]
ST_4 : Operation 56 [1/1] (1.37ns) (out node of the LUT)   --->   "%a1 = select i1 %tmp_6, float 0.000000e+00, float %A_load" [pynqebnnrealcodes/ebnn.h:412]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sum_i_cast = sext i6 %sum_i to i64" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%l_conv_pool_bn_bst0_s = getelementptr [20 x i8]* @l_conv_pool_bn_bst0_6, i64 0, i64 %sum_i_cast" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_4 : Operation 59 [2/2] (3.25ns)   --->   "%l_conv_pool_bn_bst0_7 = load i8* %l_conv_pool_bn_bst0_s, align 1" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_and_f = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 0, i3 %tmp_11)" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_and_t = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 0, i3 %tmp_12)" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_4 : Operation 62 [1/1] (2.55ns)   --->   "%p_neg_t = sub i32 0, %p_and_t" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.37ns)   --->   "%tmp_3_i = select i1 %tmp_10, i32 %p_neg_t, i32 %p_and_f" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4_i = sext i32 %tmp_3_i to i64" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%bits_addr = getelementptr inbounds [8 x i8]* @bits, i64 0, i64 %tmp_4_i" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%bits_load = load i8* %bits_addr, align 1" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 67 [1/1] (2.55ns)   --->   "%k_1 = add nsw i32 1, %j_assign" [pynqebnnrealcodes/ebnn.h:413]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 6.17ns
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%l_conv_pool_bn_bst0_7 = load i8* %l_conv_pool_bn_bst0_s, align 1" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 69 [1/2] (3.25ns)   --->   "%bits_load = load i8* %bits_addr, align 1" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_i)   --->   "%tmp_5_i = and i8 %bits_load, %l_conv_pool_bn_bst0_7" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.55ns) (out node of the LUT)   --->   "%tmp_6_i = icmp eq i8 %tmp_5_i, 0" [pynqebnnrealcodes/ebnn.h:471->pynqebnnrealcodes/ebnn.h:422]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_37_to_int = bitcast float %a1 to i32" [pynqebnnrealcodes/ebnn.h:423]
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_37_neg = xor i32 %tmp_37_to_int, -2147483648" [pynqebnnrealcodes/ebnn.h:423]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_8 = bitcast i32 %tmp_37_neg to float" [pynqebnnrealcodes/ebnn.h:423]
ST_5 : Operation 75 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_9 = select i1 %tmp_6_i, float %tmp_8, float %a1" [pynqebnnrealcodes/ebnn.h:423]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 6> : 7.26ns
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%res_1_load_1 = load float* %res_1" [pynqebnnrealcodes/ebnn.h:423]
ST_6 : Operation 77 [5/5] (7.25ns)   --->   "%res_3 = fadd float %res_1_load_1, %tmp_9" [pynqebnnrealcodes/ebnn.h:423]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 7.26ns
ST_7 : Operation 78 [4/5] (7.25ns)   --->   "%res_3 = fadd float %res_1_load_1, %tmp_9" [pynqebnnrealcodes/ebnn.h:423]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 7.26ns
ST_8 : Operation 79 [3/5] (7.25ns)   --->   "%res_3 = fadd float %res_1_load_1, %tmp_9" [pynqebnnrealcodes/ebnn.h:423]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 7.26ns
ST_9 : Operation 80 [2/5] (7.25ns)   --->   "%res_3 = fadd float %res_1_load_1, %tmp_9" [pynqebnnrealcodes/ebnn.h:423]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 7.26ns
ST_10 : Operation 81 [1/5] (7.25ns)   --->   "%res_3 = fadd float %res_1_load_1, %tmp_9" [pynqebnnrealcodes/ebnn.h:423]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 1.77ns
ST_11 : Operation 82 [1/1] (1.76ns)   --->   "store float %res_3, float* %res_1" [pynqebnnrealcodes/ebnn.h:423]
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "br label %3" [pynqebnnrealcodes/ebnn.h:413]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ l_conv_pool_bn_bst0_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bits]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
res_1                 (alloca        ) [ 011111111111]
empty                 (specmemcore   ) [ 000000000000]
y_read                (read          ) [ 001111111111]
x_read                (read          ) [ 011111111111]
B_offset_read         (read          ) [ 000000000000]
x_kw                  (add           ) [ 001111111111]
y_kh                  (add           ) [ 001111111111]
B_offset_cast         (zext          ) [ 001111111111]
StgValue_20           (store         ) [ 000000000000]
StgValue_21           (br            ) [ 011111111111]
i_assign              (phi           ) [ 001111111111]
b_idx_1               (phi           ) [ 001111111111]
tmp_s                 (icmp          ) [ 001111111111]
StgValue_25           (br            ) [ 000000000000]
tmp_1                 (add           ) [ 011111111111]
tmp_2                 (shl           ) [ 000000000000]
tmp_5                 (shl           ) [ 000000000000]
tmp_i1                (sub           ) [ 000111111111]
StgValue_30           (br            ) [ 001111111111]
res_1_load            (load          ) [ 000000000000]
StgValue_32           (ret           ) [ 000000000000]
j_assign              (phi           ) [ 000110000000]
n_assign              (phi           ) [ 000100000000]
tmp_4                 (icmp          ) [ 001111111111]
StgValue_36           (br            ) [ 000000000000]
tmp_i2                (add           ) [ 000000000000]
tmp_7                 (sext          ) [ 000000000000]
A_addr                (getelementptr ) [ 000010000000]
tmp_10                (bitselect     ) [ 000010000000]
p_neg_i               (sub           ) [ 000000000000]
p_lshr_i_cast         (partselect    ) [ 000000000000]
p_neg_t_i             (sub           ) [ 000000000000]
p_lshr_f_i_cast       (partselect    ) [ 000000000000]
tmp_i                 (select        ) [ 000000000000]
sum_i                 (add           ) [ 000010000000]
tmp_11                (trunc         ) [ 000010000000]
tmp_12                (trunc         ) [ 000010000000]
tmp_3                 (add           ) [ 001111111111]
j_1                   (add           ) [ 011111111111]
StgValue_52           (br            ) [ 011111111111]
A_load                (load          ) [ 000000000000]
tmp                   (or            ) [ 000000000000]
tmp_6                 (bitselect     ) [ 000000000000]
a1                    (select        ) [ 000001000000]
sum_i_cast            (sext          ) [ 000000000000]
l_conv_pool_bn_bst0_s (getelementptr ) [ 000001000000]
p_and_f               (bitconcatenate) [ 000000000000]
p_and_t               (bitconcatenate) [ 000000000000]
p_neg_t               (sub           ) [ 000000000000]
tmp_3_i               (select        ) [ 000000000000]
tmp_4_i               (sext          ) [ 000000000000]
bits_addr             (getelementptr ) [ 000001000000]
k_1                   (add           ) [ 001101111111]
l_conv_pool_bn_bst0_7 (load          ) [ 000000000000]
bits_load             (load          ) [ 000000000000]
tmp_5_i               (and           ) [ 000000000000]
tmp_6_i               (icmp          ) [ 000000000000]
tmp_37_to_int         (bitcast       ) [ 000000000000]
tmp_37_neg            (xor           ) [ 000000000000]
tmp_8                 (bitcast       ) [ 000000000000]
tmp_9                 (select        ) [ 000000111110]
res_1_load_1          (load          ) [ 000000011110]
res_3                 (fadd          ) [ 000000000001]
StgValue_82           (store         ) [ 000000000000]
StgValue_83           (br            ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="l_conv_pool_bn_bst0_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_conv_pool_bn_bst0_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bits">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bits"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i29.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="res_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="y_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="x_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="B_offset_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_offset_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="A_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="14" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="l_conv_pool_bn_bst0_s_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="6" slack="0"/>
<pin id="94" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_conv_pool_bn_bst0_s/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="100" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_conv_pool_bn_bst0_7/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="bits_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bits_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="112" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bits_load/4 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i_assign_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_assign (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_assign_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="32" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="b_idx_1_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_idx_1 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="b_idx_1_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_idx_1/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="j_assign_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_assign (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_assign_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="32" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_assign/3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="n_assign_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="n_assign (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="n_assign_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_assign/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_3/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_1_load/2 res_1_load_1/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="x_kw_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_kw/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="y_kh_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_kh/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="B_offset_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="B_offset_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="StgValue_20_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_20/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_s_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_5_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_i1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_i2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i2/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_7_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_10_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_neg_i_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_lshr_i_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="0" index="3" bw="5" slack="0"/>
<pin id="248" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_i_cast/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_neg_t_i_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t_i/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_lshr_f_i_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="0" index="3" bw="5" slack="0"/>
<pin id="264" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_i_cast/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sum_i_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="2"/>
<pin id="280" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_11_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_12_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="j_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="2"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="a1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a1/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sum_i_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_i_cast/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_and_f_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="1"/>
<pin id="332" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_f/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_and_t_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="3" slack="1"/>
<pin id="339" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_t/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_neg_t_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_3_i_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="32" slack="0"/>
<pin id="352" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_i/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_4_i_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_i/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="k_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="1"/>
<pin id="363" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_5_i_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5_i/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_6_i_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_37_to_int_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_37_to_int/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_37_neg_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_37_neg/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_8_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_9_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="32" slack="1"/>
<pin id="395" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="StgValue_82_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="0" index="1" bw="32" slack="10"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/11 "/>
</bind>
</comp>

<comp id="402" class="1005" name="res_1_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="res_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="y_read_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="2"/>
<pin id="411" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="414" class="1005" name="x_read_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="x_kw_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_kw "/>
</bind>
</comp>

<comp id="424" class="1005" name="y_kh_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2"/>
<pin id="426" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="y_kh "/>
</bind>
</comp>

<comp id="429" class="1005" name="B_offset_cast_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="2"/>
<pin id="431" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="B_offset_cast "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_i1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="A_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="14" slack="1"/>
<pin id="452" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_10_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="460" class="1005" name="sum_i_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="1"/>
<pin id="462" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sum_i "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_11_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="1"/>
<pin id="467" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_12_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="1"/>
<pin id="472" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_3_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="480" class="1005" name="j_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="a1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a1 "/>
</bind>
</comp>

<comp id="491" class="1005" name="l_conv_pool_bn_bst0_s_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="1"/>
<pin id="493" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="l_conv_pool_bn_bst0_s "/>
</bind>
</comp>

<comp id="496" class="1005" name="bits_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="1"/>
<pin id="498" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bits_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="k_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_9_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="511" class="1005" name="res_1_load_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_1_load_1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="res_3_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="123"><net_src comp="117" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="145"><net_src comp="139" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="155"><net_src comp="124" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="66" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="60" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="72" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="117" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="128" pin="4"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="117" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="117" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="196" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="139" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="139" pin="4"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="219" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="149" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="149" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="237" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="243" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="149" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="274"><net_src comp="229" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="253" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="259" pin="4"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="149" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="237" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="12" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="149" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="114" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="114" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="136" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="85" pin="2"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="50" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="30" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="354"><net_src comp="328" pin="3"/><net_sink comp="348" pin=2"/></net>

<net id="358"><net_src comp="348" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="364"><net_src comp="12" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="136" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="109" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="97" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="52" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="385"><net_src comp="378" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="54" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="372" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="405"><net_src comp="56" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="412"><net_src comp="60" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="417"><net_src comp="66" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="422"><net_src comp="164" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="427"><net_src comp="170" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="432"><net_src comp="176" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="440"><net_src comp="190" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="445"><net_src comp="208" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="453"><net_src comp="78" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="458"><net_src comp="229" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="463"><net_src comp="277" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="468"><net_src comp="282" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="473"><net_src comp="286" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="478"><net_src comp="290" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="483"><net_src comp="296" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="488"><net_src comp="316" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="494"><net_src comp="90" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="499"><net_src comp="102" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="504"><net_src comp="360" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="509"><net_src comp="391" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="514"><net_src comp="160" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="519"><net_src comp="156" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="398" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fdot_3d : A | {3 4 }
	Port: fdot_3d : B_offset | {1 }
	Port: fdot_3d : x | {1 }
	Port: fdot_3d : y | {1 }
	Port: fdot_3d : l_conv_pool_bn_bst0_6 | {4 5 }
	Port: fdot_3d : bits | {4 5 }
  - Chain level:
	State 1
		StgValue_20 : 1
	State 2
		tmp_s : 1
		StgValue_25 : 2
		tmp_1 : 1
		tmp_2 : 1
		tmp_5 : 1
		tmp_i1 : 1
		StgValue_32 : 1
	State 3
		tmp_4 : 1
		StgValue_36 : 2
		tmp_i2 : 1
		tmp_7 : 2
		A_addr : 3
		A_load : 4
		tmp_10 : 1
		p_neg_i : 1
		p_lshr_i_cast : 2
		p_neg_t_i : 3
		p_lshr_f_i_cast : 1
		tmp_i : 4
		sum_i : 5
		tmp_11 : 1
		tmp_12 : 2
		tmp_3 : 1
	State 4
		a1 : 1
		l_conv_pool_bn_bst0_s : 1
		l_conv_pool_bn_bst0_7 : 2
		p_neg_t : 1
		tmp_3_i : 2
		tmp_4_i : 3
		bits_addr : 4
		bits_load : 5
	State 5
		tmp_5_i : 1
		tmp_6_i : 1
		tmp_37_neg : 1
		tmp_8 : 1
		tmp_9 : 2
	State 6
		res_3 : 1
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_156        |    2    |   205   |   390   |
|----------|--------------------------|---------|---------|---------|
|          |        x_kw_fu_164       |    0    |    0    |    39   |
|          |        y_kh_fu_170       |    0    |    0    |    39   |
|          |       tmp_1_fu_190       |    0    |    0    |    39   |
|    add   |       tmp_i2_fu_219      |    0    |    0    |    39   |
|          |       sum_i_fu_277       |    0    |    0    |    15   |
|          |       tmp_3_fu_290       |    0    |    0    |    39   |
|          |        j_1_fu_296        |    0    |    0    |    39   |
|          |        k_1_fu_360        |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_i1_fu_208      |    0    |    0    |    39   |
|    sub   |      p_neg_i_fu_237      |    0    |    0    |    39   |
|          |     p_neg_t_i_fu_253     |    0    |    0    |    15   |
|          |      p_neg_t_fu_342      |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_i_fu_269       |    0    |    0    |    6    |
|  select  |         a1_fu_316        |    0    |    0    |    32   |
|          |      tmp_3_i_fu_348      |    0    |    0    |    32   |
|          |       tmp_9_fu_391       |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_s_fu_185       |    0    |    0    |    18   |
|   icmp   |       tmp_4_fu_214       |    0    |    0    |    18   |
|          |      tmp_6_i_fu_372      |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|    or    |        tmp_fu_302        |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|    xor   |     tmp_37_neg_fu_381    |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|    and   |      tmp_5_i_fu_366      |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|          |     y_read_read_fu_60    |    0    |    0    |    0    |
|   read   |     x_read_read_fu_66    |    0    |    0    |    0    |
|          | B_offset_read_read_fu_72 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |   B_offset_cast_fu_176   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    shl   |       tmp_2_fu_196       |    0    |    0    |    0    |
|          |       tmp_5_fu_202       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_7_fu_224       |    0    |    0    |    0    |
|   sext   |     sum_i_cast_fu_324    |    0    |    0    |    0    |
|          |      tmp_4_i_fu_355      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|       tmp_10_fu_229      |    0    |    0    |    0    |
|          |       tmp_6_fu_308       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|   p_lshr_i_cast_fu_243   |    0    |    0    |    0    |
|          |  p_lshr_f_i_cast_fu_259  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |       tmp_11_fu_282      |    0    |    0    |    0    |
|          |       tmp_12_fu_286      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|      p_and_f_fu_328      |    0    |    0    |    0    |
|          |      p_and_t_fu_335      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    2    |   205   |   1052  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        A_addr_reg_450       |   14   |
|    B_offset_cast_reg_429    |    6   |
|          a1_reg_485         |   32   |
|       b_idx_1_reg_124       |   32   |
|      bits_addr_reg_496      |    3   |
|       i_assign_reg_114      |   32   |
|         j_1_reg_480         |   32   |
|       j_assign_reg_136      |   32   |
|         k_1_reg_501         |   32   |
|l_conv_pool_bn_bst0_s_reg_491|    5   |
|       n_assign_reg_146      |   32   |
|     res_1_load_1_reg_511    |   32   |
|        res_1_reg_402        |   32   |
|        res_3_reg_516        |   32   |
|        sum_i_reg_460        |    6   |
|        tmp_10_reg_455       |    1   |
|        tmp_11_reg_465       |    3   |
|        tmp_12_reg_470       |    3   |
|        tmp_1_reg_437        |   32   |
|        tmp_3_reg_475        |   32   |
|        tmp_9_reg_506        |   32   |
|        tmp_i1_reg_442       |   32   |
|         x_kw_reg_419        |   32   |
|        x_read_reg_414       |   32   |
|         y_kh_reg_424        |   32   |
|        y_read_reg_409       |   32   |
+-----------------------------+--------+
|            Total            |   617  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_85 |  p0  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_97 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_109 |  p0  |   2  |   3  |    6   ||    9    |
|  b_idx_1_reg_124  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_156    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   172  ||  8.845  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |  1052  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   617  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   822  |  1097  |
+-----------+--------+--------+--------+--------+
