SOURCE FILE:
	 /home/hammada/projects/verilog_repair/benchmarks/first_counter_overflow/first_counter_overflow_wadden_buggy1.v
TEST BENCH:
	 /home/hammada/projects/verilog_repair/benchmarks/first_counter/first_counter_tb_t3.v
PROJ_DIR:
	 /home/hammada/projects/verilog_repair/benchmarks/first_counter_overflow/
FITNESS_MODE:
	 outputwires
EVAL_SCRIPT:
	 /home/hammada/projects/verilog_repair/benchmarks/first_counter_overflow/run.sh
ORACLE:
	 oracle_firstcounteroverflow.txt
PARAMETERS:
	gens=5
	popsize=10000
	mutation_rate=0.700000
	crossover_rate=0.300000
	replacement_rate=0.400000
	insertion_rate=0.300000
	deletion_rate=0.300000
	restarts=1
	fault_loc=True
	control_flow=True
	limit_transitive_dependency_set=True
	dependency_set_max=4

	[] --template_seeding--> ['template(sens_to_level,38)']		0.14482758620689656
	[] --template_seeding--> ['template(negate_equality,61)']		0.20000000000000001
	[] --template_seeding--> []		0.20000000000000001
	[] --template_seeding--> ['template(decrement_by_one,67)']		0
	[] --template_seeding--> ['template(nonblocking_to_blocking,65)']		0.1310344827586207
	[] --template_seeding--> []		0.1310344827586207
	[] --template_seeding--> []		0.1310344827586207
	[] --template_seeding--> ['template(nonblocking_to_blocking,65)']		0.1310344827586207
	[] --template_seeding--> ['template(sens_to_posedge,38)']		1


######## REPAIR FOUND ########
		['template(sens_to_posedge,38)']
TOTAL TIME TAKEN TO FIND REPAIR = 4.386486
Minimized patch: ['template(sens_to_posedge,38)']
