
*** Running vivado
    with args -log top.rdi -applog -m32 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2013.4
  **** SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source top.tcl -notrace
Command: open_checkpoint C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/top.dcp
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-7892-/dcp/top_board.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-7892-/dcp/top_board.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-7892-/dcp/top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/ip/DMC/DMC.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/ip/DMC/DMC.xdc:56]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-7892-/dcp/top_early.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-7892-/dcp/top.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-7892-/dcp/top.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 708.059 ; gain = 0.000
Restoring placement.
Restored 26 out of 26 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 708.059 ; gain = 407.906
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 709.332 ; gain = 1.273

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dfcd2b95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 709.332 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1dfcd2b95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 709.332 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 20c47c524

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 709.332 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 20c47c524

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 709.332 ; gain = 0.000
Implement Debug Cores | Checksum: 2c8f329b4
Logic Optimization | Checksum: 2c8f329b4

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 20c47c524

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 709.332 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 709.871 ; gain = 0.027
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 712.230 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 712.230 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 15d39051b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 712.230 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 15d39051b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 712.230 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 15d39051b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 712.230 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 18e637b40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 712.230 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 18e637b40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 712.230 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 18e637b40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 712.230 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1065aa168

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 712.230 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 1faa888ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 713.488 ; gain = 1.258
Phase 1.1.8.1 Place Init Design | Checksum: 19a120871

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 713.488 ; gain = 1.258
Phase 1.1.8 Build Placer Netlist Model | Checksum: 19a120871

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 713.488 ; gain = 1.258

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 18b66678f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 713.488 ; gain = 1.258
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 18b66678f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 713.488 ; gain = 1.258
Phase 1.1 Placer Initialization Core | Checksum: 18b66678f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 713.488 ; gain = 1.258
Phase 1 Placer Initialization | Checksum: 18b66678f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 713.488 ; gain = 1.258

Phase 2 Global Placement

Phase 2.1 Run Budgeter
Phase 2.1 Run Budgeter | Checksum: 11120ddcc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 717.598 ; gain = 5.367
Phase 2 Global Placement | Checksum: 12f3bb96b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 717.598 ; gain = 5.367

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12f3bb96b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 717.598 ; gain = 5.367

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10a6c283b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 717.598 ; gain = 5.367

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18383f084

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 717.598 ; gain = 5.367

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 167fbd283

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 717.598 ; gain = 5.367

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 28fd7d6e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 718.242 ; gain = 6.012

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 28fd7d6e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 718.242 ; gain = 6.012
Phase 3 Detail Placement | Checksum: 28fd7d6e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 718.242 ; gain = 6.012

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 28054a0c6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 718.242 ; gain = 6.012

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1d563bfab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 721.742 ; gain = 9.512
Phase 4.2 Post Placement Optimization | Checksum: 1d563bfab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 721.742 ; gain = 9.512

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1d563bfab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 721.742 ; gain = 9.512

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 1d563bfab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 721.742 ; gain = 9.512

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 21c4538a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 721.742 ; gain = 9.512

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 21c4538a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 721.742 ; gain = 9.512

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 21c4538a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 721.742 ; gain = 9.512

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=7.928  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 21c4538a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 721.742 ; gain = 9.512
Phase 4.4 Placer Reporting | Checksum: 21c4538a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 721.742 ; gain = 9.512

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1f9076f14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 721.742 ; gain = 9.512
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f9076f14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 721.742 ; gain = 9.512
Ending Placer Task | Checksum: 176d7c71e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 721.742 ; gain = 9.512
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 721.742 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.297 . Memory (MB): peak = 721.742 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 185836800

Time (s): cpu = 00:01:37 ; elapsed = 00:00:42 . Memory (MB): peak = 921.426 ; gain = 188.797
Phase 1 Build RT Design | Checksum: 1151231a3

Time (s): cpu = 00:01:37 ; elapsed = 00:00:42 . Memory (MB): peak = 921.426 ; gain = 188.797

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1151231a3

Time (s): cpu = 00:01:37 ; elapsed = 00:00:42 . Memory (MB): peak = 921.426 ; gain = 188.797

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 1151231a3

Time (s): cpu = 00:01:38 ; elapsed = 00:00:42 . Memory (MB): peak = 926.188 ; gain = 193.559

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 9ed7a4f6

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 9ed7a4f6

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 9ed7a4f6

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 9ed7a4f6

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559
Phase 2.5 Update Timing | Checksum: 9ed7a4f6

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.85   | TNS=0      | WHS=-0.144 | THS=-0.555 |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 9ed7a4f6

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559
Phase 2 Router Initialization | Checksum: 9ed7a4f6

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12b3905ec

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 100155387

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 100155387

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.44   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 100155387

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559
Phase 4.1 Global Iteration 0 | Checksum: 100155387

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559
Phase 4 Rip-up And Reroute | Checksum: 100155387

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 100155387

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.54   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 100155387

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 100155387

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.54   | TNS=0      | WHS=0.128  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 100155387

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559
Phase 6 Post Hold Fix | Checksum: 100155387

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0145363 %
  Global Horizontal Routing Utilization  = 0.00831202 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 100155387

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 850d269a

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=7.542  | TNS=0.000  | WHS=0.129  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 850d269a

Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 850d269a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:43 . Memory (MB): peak = 926.188 ; gain = 193.559
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:40 ; elapsed = 00:00:45 . Memory (MB): peak = 926.188 ; gain = 204.445
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/top_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets xlnx_opt__1]'  to set the static_probabiblity to '1'  if desired.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 926.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 15:50:09 2014...

*** Running vivado
    with args -log top.rdi -applog -m32 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2013.4
  **** SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source top.tcl -notrace
Command: open_checkpoint top_routed.dcp
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-1872-/dcp/top_board.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-1872-/dcp/top_board.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-1872-/dcp/top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/ip/DMC/DMC.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/ip/DMC/DMC.xdc:56]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-1872-/dcp/top_early.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-1872-/dcp/top.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-1872-/dcp/top.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 709.004 ; gain = 0.000
Restoring placement.
Restored 36 out of 36 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 709.648 ; gain = 409.180
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 930.293 ; gain = 220.645
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 15:57:17 2014...

*** Running vivado
    with args -log top.rdi -applog -m32 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2013.4
  **** SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source top.tcl -notrace
Command: open_checkpoint top_routed.dcp
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-2388-/dcp/top_board.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-2388-/dcp/top_board.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-2388-/dcp/top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/ip/DMC/DMC.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/ip/DMC/DMC.xdc:56]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-2388-/dcp/top_early.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-2388-/dcp/top.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.runs/impl_1/.Xil/Vivado-2388-/dcp/top.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 709.145 ; gain = 0.293
Restoring placement.
Restored 36 out of 36 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 709.145 ; gain = 408.609
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 930.742 ; gain = 221.598
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 16:11:39 2014...
