<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Document Of Source Code: C:/Users/Md. Istiaq Mahbub/Desktop/IMU/MPU6050_MotionDriver/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Document Of Source Code
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d522931ffa1371640980b621734a4381.html">Users</a></li><li class="navelem"><a class="el" href="dir_6a616de09a4b51c41a67326e95cfd1e1.html">Md. Istiaq Mahbub</a></li><li class="navelem"><a class="el" href="dir_6eb9a959986c7ff584d5a0f65faace29.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_f8c1e54f909d7baca87c5fa4a81c2213.html">IMU</a></li><li class="navelem"><a class="el" href="dir_e6669bd28ac7237d58057fefd5a265ab.html">MPU6050_MotionDriver</a></li><li class="navelem"><a class="el" href="dir_2b5102f51a01b0ffeb641e40f24ccdd5.html">STM32F4xx_StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_14752f00c19aece4a4193381d9f10da2.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_rcc.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__rcc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">  ******************************************************************************</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">  * @file    stm32f4xx_rcc.c</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">  * @author  MCD Application Team</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">  * @version V1.0.0</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">  * @date    30-September-2011</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">  * @brief   This file provides firmware functions to manage the following </span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">  *          functionalities of the Reset and clock control (RCC) peripheral:</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">  *           - Internal/external clocks, PLL, CSS and MCO configuration</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">  *           - System, AHB and APB busses clocks configuration</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">  *           - Peripheral clocks configuration</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">  *           - Interrupts and flags management</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">  *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">  *  @verbatim</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">  *               </span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">  *          ===================================================================</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">  *                               RCC specific features</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">  *          ===================================================================</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">  *    </span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">  *          After reset the device is running from Internal High Speed oscillator </span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">  *          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache </span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">  *          and I-Cache are disabled, and all peripherals are off except internal</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  *          SRAM, Flash and JTAG.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  *           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  *             all peripherals mapped on these busses are running at HSI speed.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  *           - The clock for all peripherals is switched off, except the SRAM and FLASH.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  *           - All GPIOs are in input floating state, except the JTAG pins which</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">  *             are assigned to be used for debug purpose.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">  *        </span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">  *          Once the device started from reset, the user application has to:        </span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">  *           - Configure the clock source to be used to drive the System clock</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">  *             (if the application needs higher frequency/performance)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">  *           - Configure the System clock frequency and Flash settings  </span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">  *           - Configure the AHB and APB busses prescalers</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">  *           - Enable the clock for the peripheral(s) to be used</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">  *           - Configure the clock source(s) for peripherals which clocks are not</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">  *             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      </span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  *                        </span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">  *  @endverbatim</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">  *    </span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">  ******************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">  * @attention</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">  *</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">  * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">  * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">  * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">  *</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  * &lt;h2&gt;&lt;center&gt;&amp;copy; COPYRIGHT 2011 STMicroelectronics&lt;/center&gt;&lt;/h2&gt;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">  ******************************************************************************</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#</span><span class="preprocessor">include</span> <a class="code" href="stm32f4xx__rcc_8h.html" title="This file contains all the functions prototypes for the RCC firmware library. ">&quot;stm32f4xx_rcc.h&quot;</a></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/** @addtogroup STM32F4xx_StdPeriph_Driver</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/** @defgroup RCC </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  * @brief RCC driver modules</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* Private define ------------------------------------------------------------*/</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* ------------ RCC registers bit address in the alias region ----------- */</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">   70</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">RCC_OFFSET</span>                <span class="preprocessor">(</span><a class="code" href="group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> <span class="preprocessor">-</span> <a class="code" href="group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a><span class="preprocessor">)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* --- CR Register ---*/</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* Alias word address of HSION bit */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">   73</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CR_OFFSET</span>                 <span class="preprocessor">(</span><a class="code" href="group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> <span class="preprocessor">+</span> 0x00<span class="preprocessor">)</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__RCC.html#ga3d3085e491cbef815d223afbe5bf1930">   74</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">HSION_BitNumber</span>           0x00</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__RCC.html#gac3290a833c0e35ec17d32c2d494e6133">   75</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CR_HSION_BB</span>               <span class="preprocessor">(</span><a class="code" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__PWR.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> <span class="preprocessor">*</span> 32<span class="preprocessor">)</span> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__RCC.html#ga3d3085e491cbef815d223afbe5bf1930">HSION_BitNumber</a> <span class="preprocessor">*</span> 4<span class="preprocessor">)</span><span class="preprocessor">)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* Alias word address of CSSON bit */</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__RCC.html#ga253fa44d87aabc55f0cd6628e77a51fd">   77</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CSSON_BitNumber</span>           0x13</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__RCC.html#gaca914aed10477ae4090fea0a9639b1ea">   78</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CR_CSSON_BB</span>               <span class="preprocessor">(</span><a class="code" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__PWR.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> <span class="preprocessor">*</span> 32<span class="preprocessor">)</span> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__RCC.html#ga253fa44d87aabc55f0cd6628e77a51fd">CSSON_BitNumber</a> <span class="preprocessor">*</span> 4<span class="preprocessor">)</span><span class="preprocessor">)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Alias word address of PLLON bit */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__RCC.html#gab24d7f5f8e4b3b717fd91b54f393f6a3">   80</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">PLLON_BitNumber</span>           0x18</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__RCC.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">   81</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CR_PLLON_BB</span>               <span class="preprocessor">(</span><a class="code" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__PWR.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> <span class="preprocessor">*</span> 32<span class="preprocessor">)</span> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__RCC.html#gab24d7f5f8e4b3b717fd91b54f393f6a3">PLLON_BitNumber</a> <span class="preprocessor">*</span> 4<span class="preprocessor">)</span><span class="preprocessor">)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Alias word address of PLLI2SON bit */</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__RCC.html#gabae59c3e4200523e3aa5b6e10aee8c46">   83</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">PLLI2SON_BitNumber</span>        0x1A</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__RCC.html#ga0c0fb27aba4eb660f7590252596bdfc5">   84</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CR_PLLI2SON_BB</span>            <span class="preprocessor">(</span><a class="code" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__PWR.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> <span class="preprocessor">*</span> 32<span class="preprocessor">)</span> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__RCC.html#gabae59c3e4200523e3aa5b6e10aee8c46">PLLI2SON_BitNumber</a> <span class="preprocessor">*</span> 4<span class="preprocessor">)</span><span class="preprocessor">)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* --- CFGR Register ---*/</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* Alias word address of I2SSRC bit */</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__RCC.html#ga8682298330c3b9bae1992e4f1a0af985">   88</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CFGR_OFFSET</span>               <span class="preprocessor">(</span><a class="code" href="group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> <span class="preprocessor">+</span> 0x08<span class="preprocessor">)</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__RCC.html#ga9561d436b438d8f513b754f1934c3e30">   89</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">I2SSRC_BitNumber</span>          0x17</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__RCC.html#ga9076f5ddbb262fd45584702f5d280c9e">   90</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CFGR_I2SSRC_BB</span>            <span class="preprocessor">(</span><a class="code" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__RCC.html#ga8682298330c3b9bae1992e4f1a0af985">CFGR_OFFSET</a> <span class="preprocessor">*</span> 32<span class="preprocessor">)</span> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__RCC.html#ga9561d436b438d8f513b754f1934c3e30">I2SSRC_BitNumber</a> <span class="preprocessor">*</span> 4<span class="preprocessor">)</span><span class="preprocessor">)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* --- BDCR Register ---*/</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* Alias word address of RTCEN bit */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__RCC.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">   94</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">BDCR_OFFSET</span>               <span class="preprocessor">(</span><a class="code" href="group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> <span class="preprocessor">+</span> 0x70<span class="preprocessor">)</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__RCC.html#ga9302c551752124766afc4cee65436405">   95</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">RTCEN_BitNumber</span>           0x0F</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__RCC.html#gaf70aaf70b0752ccb3a60307b2fb46038">   96</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">BDCR_RTCEN_BB</span>             <span class="preprocessor">(</span><a class="code" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__RCC.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">BDCR_OFFSET</a> <span class="preprocessor">*</span> 32<span class="preprocessor">)</span> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__RCC.html#ga9302c551752124766afc4cee65436405">RTCEN_BitNumber</a> <span class="preprocessor">*</span> 4<span class="preprocessor">)</span><span class="preprocessor">)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* Alias word address of BDRST bit */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__RCC.html#gae6718158034388d8fde8caaa28ffe8b9">   98</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">BDRST_BitNumber</span>           0x10</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__RCC.html#ga892fdf297b85b85cbaf0723649b31818">   99</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">BDCR_BDRST_BB</span>             <span class="preprocessor">(</span><a class="code" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__RCC.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">BDCR_OFFSET</a> <span class="preprocessor">*</span> 32<span class="preprocessor">)</span> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__RCC.html#gae6718158034388d8fde8caaa28ffe8b9">BDRST_BitNumber</a> <span class="preprocessor">*</span> 4<span class="preprocessor">)</span><span class="preprocessor">)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* --- CSR Register ---*/</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* Alias word address of LSION bit */</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__RCC.html#ga984cbe73312b6d3d355c5053763d499a">  102</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CSR_OFFSET</span>                <span class="preprocessor">(</span><a class="code" href="group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> <span class="preprocessor">+</span> 0x74<span class="preprocessor">)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__RCC.html#ga3f9dbe50769ce2a63ae12520433b9b40">  103</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">LSION_BitNumber</span>           0x00</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__RCC.html#gaa253e36e7e5fb02998c0e4d0388abc52">  104</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CSR_LSION_BB</span>              <span class="preprocessor">(</span><a class="code" href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__PWR.html#ga984cbe73312b6d3d355c5053763d499a">CSR_OFFSET</a> <span class="preprocessor">*</span> 32<span class="preprocessor">)</span> <span class="preprocessor">+</span> <span class="preprocessor">(</span><a class="code" href="group__RCC.html#ga3f9dbe50769ce2a63ae12520433b9b40">LSION_BitNumber</a> <span class="preprocessor">*</span> 4<span class="preprocessor">)</span><span class="preprocessor">)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* ---------------------- RCC registers bit mask ------------------------ */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* CFGR register bit mask */</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__RCC.html#gabd7dd9cf31a9cc27fd9c0c1624f9a298">  107</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CFGR_MCO2_RESET_MASK</span>      <span class="preprocessor">(</span><span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x07FFFFFF<span class="preprocessor">)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__RCC.html#ga51f5130a66963090dc02b4ebd47e2f83">  108</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CFGR_MCO1_RESET_MASK</span>      <span class="preprocessor">(</span><span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0xF89FFFFF<span class="preprocessor">)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* RCC Flag Mask */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__RCC.html#ga890221cb651a3f30f6d1bca0d9b0e13d">  111</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">FLAG_MASK</span>                 <span class="preprocessor">(</span><span class="preprocessor">(</span><span class="preprocessor">uint8_t</span><span class="preprocessor">)</span>0x1F<span class="preprocessor">)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* CR register byte 3 (Bits[23:16]) base address */</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__RCC.html#ga9b2724575bb34217aeddcb69c41a1547">  114</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CR_BYTE3_ADDRESS</span>          <span class="preprocessor">(</span><span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x40023802<span class="preprocessor">)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* CIR register byte 2 (Bits[15:8]) base address */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__RCC.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">  117</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CIR_BYTE2_ADDRESS</span>         <span class="preprocessor">(</span><span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span><span class="preprocessor">(</span><a class="code" href="group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> <span class="preprocessor">+</span> 0x0C <span class="preprocessor">+</span> 0x01<span class="preprocessor">)</span><span class="preprocessor">)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* CIR register byte 3 (Bits[23:16]) base address */</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__RCC.html#ga43f47430582c9575970901533e525bb5">  120</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">CIR_BYTE3_ADDRESS</span>         <span class="preprocessor">(</span><span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span><span class="preprocessor">(</span><a class="code" href="group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> <span class="preprocessor">+</span> 0x0C <span class="preprocessor">+</span> 0x02<span class="preprocessor">)</span><span class="preprocessor">)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* BDCR register base address */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__RCC.html#ga40b5a415d697b6af7babd8a208c92435">  123</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">BDCR_ADDRESS</span>              <span class="preprocessor">(</span><a class="code" href="group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> <span class="preprocessor">+</span> <a class="code" href="group__RCC.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">BDCR_OFFSET</a><span class="preprocessor">)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* Private macro -------------------------------------------------------------*/</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__RCC.html#gab4232f78d57fe4cfed7055005999ee44">  127</a></span>&#160;<span class="keyword">static</span> __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* Private functions ---------------------------------------------------------*/</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/** @defgroup RCC_Private_Functions</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">@verbatim   </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> ===============================================================================</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">      Internal/external clocks, PLL, CSS and MCO configuration functions</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> ===============================================================================  </span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">  This section provide functions allowing to configure the internal/external clocks,</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  PLLs, CSS and MCO pins.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">     the PLL as System clock source.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">  2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">     clock source.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">  3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">     through the PLL as System clock source. Can be used also as RTC clock source.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">  4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  5. PLL (clocked by HSI or HSE), featuring two different output clocks:</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">      - The first output is used to generate the high speed system clock (up to 168 MHz)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">      - The second output is used to generate the clock for the USB OTG FS (48 MHz),</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">        the random analog generator (&lt;=48 MHz) and the SDIO (&lt;= 48 MHz).</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">  6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">     high-quality audio performance on the I2S interface.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">  7. CSS (Clock security system), once enable and if a HSE clock failure occurs </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">     (HSE used directly or through PLL as System clock source), the System clock</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">     is automatically switched to HSI and an interrupt is generated if enabled. </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">     The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">     exception vector.   </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">  8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">     clock (through a configurable prescaler) on PA8 pin.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">  9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">     clock (through a configurable prescaler) on PC9 pin.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">@endverbatim</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">  * @brief  Resets the RCC clock configuration to the default reset state.</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  * @note   The default reset state of the clock configuration is given below:</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  *            - HSI ON and used as system clock source</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  *            - HSE, PLL and PLLI2S OFF</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">  *            - AHB, APB1 and APB2 prescaler set to 1.</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">  *            - CSS, MCO1 and MCO2 OFF</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  *            - All interrupts disabled</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">  * @note   This function doesn&#39;t modify the configuration of the</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">  *            - Peripheral clocks</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">  *            - LSI, LSE and RTC clocks </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">  * @param  None</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__RCC__Group1.html#ga413f6422be11b1334abe60b3bff2e062">  196</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group1.html#ga413f6422be11b1334abe60b3bff2e062">RCC_DeInit</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;{</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="comment">/* Set HSION bit */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= (uint32_t)0x00000001;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">/* Reset CFGR register */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = 0x00000000;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="comment">/* Reset HSEON, CSSON and PLLON bits */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFEF6FFFF;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="comment">/* Reset PLLCFGR register */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = 0x24003010;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">/* Reset HSEBYP bit */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFFFBFFFF;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="comment">/* Disable all interrupts */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x00000000;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">  * @brief  Configures the External High Speed oscillator (HSE).</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">  *         software should wait on HSERDY flag to be set indicating that HSE clock</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">  *         is stable and can be used to clock the PLL and/or system clock.</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  * @note   HSE state can not be changed if it is used directly or through the</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  *         PLL as system clock. In this case, you have to select another source</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  *         of the system clock then change the HSE state (ex. disable it).</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">  * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">  * @note   This function reset the CSSON bit, so if the Clock security system(CSS)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">  *         was previously enabled you have to enable it again after calling this</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">  *         function.    </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  * @param  RCC_HSE: specifies the new state of the HSE.</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">  *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">  *                              6 HSE oscillator clock cycles.</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">  *            @arg RCC_HSE_ON: turn ON the HSE oscillator</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__RCC__Group1.html#ga523b06e73f6aa8a03e42299c855066a8">  237</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group1.html#ga523b06e73f6aa8a03e42299c855066a8">RCC_HSEConfig</a>(uint8_t RCC_HSE)</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;{</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_HSE(RCC_HSE));</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">/* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  *(__IO uint8_t *) <a class="code" href="group__RCC.html#ga9b2724575bb34217aeddcb69c41a1547">CR_BYTE3_ADDRESS</a> = <a class="code" href="group__RCC__HSE__configuration.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">/* Set the new HSE configuration -------------------------------------------*/</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  *(__IO uint8_t *) <a class="code" href="group__RCC.html#ga9b2724575bb34217aeddcb69c41a1547">CR_BYTE3_ADDRESS</a> = RCC_HSE;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;}</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">  * @brief  Waits for HSE start-up.</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">  * @note   This functions waits on HSERDY flag to be set and return SUCCESS if </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">  *         this flag is set, otherwise returns ERROR if the timeout is reached </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">  *         and this flag is not set. The timeout value is defined by the constant</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">  *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  *         on the HSE crystal used in your application. </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">  * @param  None</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">  * @retval An ErrorStatus enumeration value:</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">  *          - SUCCESS: HSE oscillator is stable and ready to use</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">  *          - ERROR: HSE oscillator not yet ready</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__RCC__Group1.html#gae0f15692614dd048ee4110a056f001dc">  261</a></span>&#160;ErrorStatus <a class="code" href="group__RCC__Group1.html#gae0f15692614dd048ee4110a056f001dc">RCC_WaitForHSEStartUp</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;{</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  __IO uint32_t startupcounter = 0;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  ErrorStatus status = <a class="code" href="group__Exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  FlagStatus hsestatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">do</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  {</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    hsestatus = RCC_GetFlagStatus(<a class="code" href="group__RCC__Flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    startupcounter++;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  } <span class="keywordflow">while</span>((startupcounter != <a class="code" href="group__Library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>) &amp;&amp; (hsestatus == RESET));</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group__RCC__Group4.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a><a class="code" href="group__RCC__Group4.html#ga2897bdc52f272031c44fb1f72205d295">(</a><a class="code" href="group__RCC__Flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a><a class="code" href="group__RCC__Group4.html#ga2897bdc52f272031c44fb1f72205d295">)</a> != <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    status = <a class="code" href="group__Exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    status = <a class="code" href="group__Exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keywordflow">return</span> (status);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;}</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">  * @note   The calibration is used to compensate for the variations in voltage</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">  *         and temperature that influence the frequency of the internal HSI RC.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">  * @param  HSICalibrationValue: specifies the calibration trimming value.</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">  *         This parameter must be a number between 0 and 0x1F.</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__RCC__Group1.html#gaa2d6a35f5c2e0f86317c3beb222677fc">  292</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group1.html#gaa2d6a35f5c2e0f86317c3beb222677fc">RCC_AdjustHSICalibrationValue</a>(uint8_t HSICalibrationValue)</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  tmpreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="comment">/* Clear HSITRIM[4:0] bits */</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  tmpreg &amp;= ~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="comment">/* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  tmpreg |= (uint32_t)HSICalibrationValue &lt;&lt; 3;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR = tmpreg;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;}</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">  * @brief  Enables or disables the Internal High Speed oscillator (HSI).</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">  * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">  *         It is used (enabled by hardware) as system clock source after startup</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">  *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">  *         of the HSE used directly or indirectly as system clock (if the Clock</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">  *         Security System CSS is enabled).             </span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">  * @note   HSI can not be stopped if it is used as system clock source. In this case,</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">  *         you have to select another source of the system clock then stop the HSI.  </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">  * @note   After enabling the HSI, the application software should wait on HSIRDY</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">  *         flag to be set indicating that HSI clock is stable and can be used as</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">  *         system clock source.  </span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">  * @param  NewState: new state of the HSI.</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">  *         clock cycles.  </span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__RCC__Group1.html#ga0c6772a1e43765909495f57815ef69e2">  328</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group1.html#ga0c6772a1e43765909495f57815ef69e2">RCC_HSICmd</a>(FunctionalState NewState)</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;{</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  *(__IO uint32_t *) <a class="code" href="group__RCC.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;}</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">  * @brief  Configures the External Low Speed oscillator (LSE).</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">  * @note   As the LSE is in the Backup domain and write access is denied to</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">  *         this domain after reset, you have to enable write access using </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">  *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">  *         (to be done once after reset).  </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">  * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">  *         software should wait on LSERDY flag to be set indicating that LSE clock</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">  *         is stable and can be used to clock the RTC.</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">  * @param  RCC_LSE: specifies the new state of the LSE.</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">  *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">  *                              6 LSE oscillator clock cycles.</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">  *            @arg RCC_LSE_ON: turn ON the LSE oscillator</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__RCC__Group1.html#ga65209ab5c3589b249c7d70f978735ca6">  353</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group1.html#ga65209ab5c3589b249c7d70f978735ca6">RCC_LSEConfig</a>(uint8_t RCC_LSE)</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;{</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_LSE(RCC_LSE));</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="comment">/* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="comment">/* Reset LSEON bit */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  *(__IO uint8_t *) <a class="code" href="group__RCC.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code" href="group__RCC__LSE__Configuration.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="comment">/* Reset LSEBYP bit */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  *(__IO uint8_t *) <a class="code" href="group__RCC.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code" href="group__RCC__LSE__Configuration.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="comment">/* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">switch</span> (RCC_LSE)</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group__RCC__LSE__Configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>:</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      <span class="comment">/* Set LSEON bit */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      *(__IO uint8_t *) <a class="code" href="group__RCC.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code" href="group__RCC__LSE__Configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group__RCC__LSE__Configuration.html#gac911af00bffa1bd1b1676f582a8a88e1">RCC_LSE_Bypass</a>:</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      <span class="comment">/* Set LSEBYP and LSEON bits */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      *(__IO uint8_t *) <a class="code" href="group__RCC.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code" href="group__RCC__LSE__Configuration.html#gac911af00bffa1bd1b1676f582a8a88e1">RCC_LSE_Bypass</a> | <a class="code" href="group__RCC__LSE__Configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  }</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">  * @brief  Enables or disables the Internal Low Speed oscillator (LSI).</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">  * @note   After enabling the LSI, the application software should wait on </span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">  *         LSIRDY flag to be set indicating that LSI clock is stable and can</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">  *         be used to clock the IWDG and/or the RTC.</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">  * @note   LSI can not be disabled if the IWDG is running.  </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">  * @param  NewState: new state of the LSI.</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">  *         clock cycles. </span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__RCC__Group1.html#ga81e3ca29fd154ac2019bba6936d6d5ed">  393</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group1.html#ga81e3ca29fd154ac2019bba6936d6d5ed">RCC_LSICmd</a>(FunctionalState NewState)</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;{</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  *(__IO uint32_t *) <a class="code" href="group__RCC.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;}</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">  * @brief  Configures the main PLL clock source, multiplication and division factors.</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">  * @note   This function must be used only when the main PLL is disabled.</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">  *  </span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">  * @param  RCC_PLLSource: specifies the PLL entry clock source.</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">  *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">  *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">  * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">  *  </span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">  * @param  PLLM: specifies the division factor for PLL VCO input clock</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">  *          This parameter must be a number between 0 and 63.</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">  * @note   You have to set the PLLM parameter correctly to ensure that the VCO input</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">  *         of 2 MHz to limit PLL jitter.</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">  *  </span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">  * @param  PLLN: specifies the multiplication factor for PLL VCO output clock</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">  *          This parameter must be a number between 192 and 432.</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">  * @note   You have to set the PLLN parameter correctly to ensure that the VCO</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">  *         output frequency is between 192 and 432 MHz.</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">  *   </span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">  * @param  PLLP: specifies the division factor for main system clock (SYSCLK)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">  *          This parameter must be a number in the range {2, 4, 6, or 8}.</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">  * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">  *         the System clock frequency.</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">  *  </span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">  * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">  *          This parameter must be a number between 4 and 15.</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">  * @note   If the USB OTG FS is used in your application, you have to set the</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">  *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">  *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">  *         correctly.</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">  *   </span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group__RCC__Group1.html#ga154b93e90bfdede2a874244a1ff1002e">  436</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group1.html#ga154b93e90bfdede2a874244a1ff1002e">RCC_PLLConfig</a>(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;{</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PLL_SOURCE(RCC_PLLSource));</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PLLM_VALUE(PLLM));</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PLLN_VALUE(PLLN));</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PLLP_VALUE(PLLP));</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PLLQ_VALUE(PLLQ));</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = PLLM | (PLLN &lt;&lt; 6) | (((PLLP &gt;&gt; 1) -1) &lt;&lt; 16) | (RCC_PLLSource) |</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                 (PLLQ &lt;&lt; 24);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;}</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">  * @brief  Enables or disables the main PLL.</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">  * @note   After enabling the main PLL, the application software should wait on </span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">  *         PLLRDY flag to be set indicating that PLL clock is stable and can</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">  *         be used as system clock source.</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">  * @note   The main PLL can not be disabled if it is used as system clock source</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__RCC__Group1.html#ga84dee53c75e58fdb53571716593c2272">  459</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group1.html#ga84dee53c75e58fdb53571716593c2272">RCC_PLLCmd</a>(FunctionalState NewState)</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;{</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  *(__IO uint32_t *) <a class="code" href="group__RCC.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;}</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">  * @brief  Configures the PLLI2S clock multiplication and division factors.</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">  *  </span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">  * @note   This function must be used only when the PLLI2S is disabled.</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">  * @note   PLLI2S clock source is common with the main PLL (configured in </span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">  *         RCC_PLLConfig function )  </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">  *             </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">  * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">  *          This parameter must be a number between 192 and 432.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">  * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO </span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">  *         output frequency is between 192 and 432 MHz.</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">  *    </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">  * @param  PLLI2SR: specifies the division factor for I2S clock</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">  *          This parameter must be a number between 2 and 7.</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">  * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">  *         on the I2S clock frequency.</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">  *   </span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__RCC__Group1.html#ga4c15157382939a693c15620a4867e6ad">  485</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group1.html#ga4c15157382939a693c15620a4867e6ad">RCC_PLLI2SConfig</a>(uint32_t PLLI2SN, uint32_t PLLI2SR)</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;{</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PLLI2SN_VALUE(PLLI2SN));</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PLLI2SR_VALUE(PLLI2SR));</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR = (PLLI2SN &lt;&lt; 6) | (PLLI2SR &lt;&lt; 28);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;}</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">  * @brief  Enables or disables the PLLI2S. </span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">  * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  </span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">  * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__RCC__Group1.html#ga2efe493a6337d5e0034bfcdfb0f541e4">  500</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group1.html#ga2efe493a6337d5e0034bfcdfb0f541e4">RCC_PLLI2SCmd</a>(FunctionalState NewState)</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;{</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  *(__IO uint32_t *) <a class="code" href="group__RCC.html#ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;}</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">  * @brief  Enables or disables the Clock Security System.</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">  * @note   If a failure is detected on the HSE oscillator clock, this oscillator</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">  *         is automatically disabled and an interrupt is generated to inform the</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">  *         software about the failure (Clock Security System Interrupt, CSSI),</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">  *         allowing the MCU to perform rescue operations. The CSSI is linked to </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  </span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">  * @param  NewState: new state of the Clock Security System.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">  *         This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__RCC__Group1.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">  518</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group1.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">RCC_ClockSecuritySystemCmd</a>(FunctionalState NewState)</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;{</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  *(__IO uint32_t *) <a class="code" href="group__RCC.html#gaca914aed10477ae4090fea0a9639b1ea">CR_CSSON_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;}</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">  * @brief  Selects the clock source to output on MCO1 pin(PA8).</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">  * @note   PA8 should be configured in alternate function mode.</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">  * @param  RCC_MCO1Source: specifies the clock source to output.</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">  *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">  *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">  *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">  *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">  * @param  RCC_MCO1Div: specifies the MCO1 prescaler.</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">  *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">  *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">  *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">  *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">  *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__RCC__Group1.html#ga15c9ecb6ef015ed008cb28e5b7a50531">  543</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group1.html#ga15c9ecb6ef015ed008cb28e5b7a50531">RCC_MCO1Config</a>(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;{</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_MCO1SOURCE(RCC_MCO1Source));</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_MCO1DIV(RCC_MCO1Div));</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  tmpreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="comment">/* Clear MCO1[1:0] and MCO1PRE[2:0] bits */</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  tmpreg &amp;= <a class="code" href="group__RCC.html#ga51f5130a66963090dc02b4ebd47e2f83">CFGR_MCO1_RESET_MASK</a>;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="comment">/* Select MCO1 clock source and prescaler */</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;}</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">  * @brief  Selects the clock source to output on MCO2 pin(PC9).</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">  * @note   PC9 should be configured in alternate function mode.</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">  * @param  RCC_MCO2Source: specifies the clock source to output.</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">  *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">  *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">  *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">  *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">  * @param  RCC_MCO2Div: specifies the MCO2 prescaler.</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">  *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">  *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">  *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">  *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">  *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__RCC__Group1.html#gaf50f10675b747de60c739e44e5c22aee">  581</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group1.html#gaf50f10675b747de60c739e44e5c22aee">RCC_MCO2Config</a>(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;{</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_MCO2SOURCE(RCC_MCO2Source));</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_MCO2DIV(RCC_MCO2Div));</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  tmpreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="comment">/* Clear MCO2 and MCO2PRE[2:0] bits */</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  tmpreg &amp;= <a class="code" href="group__RCC.html#gabd7dd9cf31a9cc27fd9c0c1624f9a298">CFGR_MCO2_RESET_MASK</a>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="comment">/* Select MCO2 clock source and prescaler */</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;}</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"> *  @brief   System, AHB and APB busses clocks configuration functions</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">@verbatim   </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> ===============================================================================</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">             System, AHB and APB busses clocks configuration functions</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"> ===============================================================================  </span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">  This section provide functions allowing to configure the System, AHB, APB1 and </span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">  APB2 busses clocks.</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">  1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">     HSE and PLL.</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">     The AHB clock (HCLK) is derived from System clock through configurable prescaler</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">     and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">     APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through </span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">     configurable prescalers and used to clock the peripherals mapped on these busses.</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">     You can use &quot;RCC_GetClocksFreq()&quot; function to retrieve the frequencies of these clocks.  </span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">@note All the peripheral clocks are derived from the System clock (SYSCLK) except:</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">       - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">          from an external clock mapped on the I2S_CKIN pin. </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">          You have to use RCC_I2SCLKConfig() function to configure this clock. </span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">       - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">          divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">          functions to configure this clock. </span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">       - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">          to work correctly, while the SDIO require a frequency equal or lower than</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">          to 48. This clock is derived of the main PLL through PLLQ divider.</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">       - IWDG clock which is always the LSI clock.</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">       </span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">  2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">     Depending on the device voltage range, the maximum frequency should be </span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">     adapted accordingly:</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"> +-------------------------------------------------------------------------------------+     </span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> | Latency       |                HCLK clock frequency (MHz)                           |</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> |               |---------------------------------------------------------------------|     </span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> |               | voltage range  | voltage range  | voltage range   | voltage range   |</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"> |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"> |---------------|----------------|----------------|-----------------|-----------------|              </span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"> |0WS(1CPU cycle)|0 &lt; HCLK &lt;= 30  |0 &lt; HCLK &lt;= 24  |0 &lt; HCLK &lt;= 18   |0 &lt; HCLK &lt;= 16   |</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"> |---------------|----------------|----------------|-----------------|-----------------|   </span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"> |1WS(2CPU cycle)|30 &lt; HCLK &lt;= 60 |24 &lt; HCLK &lt;= 48 |18 &lt; HCLK &lt;= 36  |16 &lt; HCLK &lt;= 32  | </span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"> |---------------|----------------|----------------|-----------------|-----------------|   </span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"> |2WS(3CPU cycle)|60 &lt; HCLK &lt;= 90 |48 &lt; HCLK &lt;= 72 |36 &lt; HCLK &lt;= 54  |32 &lt; HCLK &lt;= 48  |</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"> |---------------|----------------|----------------|-----------------|-----------------| </span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"> |3WS(4CPU cycle)|90 &lt; HCLK &lt;= 120|72 &lt; HCLK &lt;= 96 |54 &lt; HCLK &lt;= 72  |48 &lt; HCLK &lt;= 64  |</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"> |---------------|----------------|----------------|-----------------|-----------------| </span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment"> |4WS(5CPU cycle)|120&lt; HCLK &lt;= 150|96 &lt; HCLK &lt;= 120|72 &lt; HCLK &lt;= 90  |64 &lt; HCLK &lt;= 80  |</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment"> |---------------|----------------|----------------|-----------------|-----------------| </span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"> |5WS(6CPU cycle)|120&lt; HCLK &lt;= 168|120&lt; HCLK &lt;= 144|90 &lt; HCLK &lt;= 108 |80 &lt; HCLK &lt;= 96  | </span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"> |---------------|----------------|----------------|-----------------|-----------------| </span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"> |6WS(7CPU cycle)|      NA        |144&lt; HCLK &lt;= 168|108 &lt; HCLK &lt;= 120|96 &lt; HCLK &lt;= 112 | </span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> |---------------|----------------|----------------|-----------------|-----------------| </span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> |7WS(8CPU cycle)|      NA        |      NA        |120 &lt; HCLK &lt;= 138|112 &lt; HCLK &lt;= 120| </span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"> +-------------------------------------------------------------------------------------+    </span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">   @note When VOS bit (in PWR_CR register) is reset to &#39;0, the maximum value of HCLK is 144 MHz.</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">         You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">@endverbatim</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">  * @brief  Configures the system clock (SYSCLK).</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">  * @note   The HSI is used (enabled by hardware) as system clock source after</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">  *         startup from Reset, wake-up from STOP and STANDBY mode, or in case</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">  *         of failure of the HSE used directly or indirectly as system clock</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">  *         (if the Clock Security System CSS is enabled).</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">  * @note   A switch from one clock source to another occurs only if the target</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">  *         clock source is ready (clock stable after startup delay or PLL locked). </span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">  *         If a clock source which is not yet ready is selected, the switch will</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">  *         occur when the clock source will be ready. </span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">  *         You can use RCC_GetSYSCLKSource() function to know which clock is</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">  *         currently used as system clock source. </span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">  * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">  *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">  *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__RCC__Group2.html#ga3551a36a8f0a3dc96a74d6b939048337">  687</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group2.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a>(uint32_t RCC_SYSCLKSource)</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;{</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  tmpreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="comment">/* Clear SW[1:0] bits */</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  tmpreg &amp;= ~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="comment">/* Set SW[1:0] bits according to RCC_SYSCLKSource value */</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  tmpreg |= RCC_SYSCLKSource;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;}</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">  * @brief  Returns the clock source used as system clock.</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">  * @param  None</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">  * @retval The clock source used as system clock. The returned value can be one</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">  *         of the following:</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">  *              - 0x00: HSI used as system clock</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">  *              - 0x04: HSE used as system clock</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">  *              - 0x08: PLL used as system clock</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__RCC__Group2.html#gaaeb32311c208b2a980841c9c884a41ea">  715</a></span>&#160;uint8_t <a class="code" href="group__RCC__Group2.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;{</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordflow">return</span> ((uint8_t)(<a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>));</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;}</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">  * @brief  Configures the AHB clock (HCLK).</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">  * @note   Depending on the device voltage range, the software has to set correctly</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">  *         these bits to ensure that HCLK not exceed the maximum allowed frequency</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">  *         (for more details refer to section above</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">  *           &quot;CPU, AHB and APB busses clocks configuration functions&quot;)</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">  * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">  *         the system clock (SYSCLK).</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">  *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">  *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">  *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">  *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">  *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">  *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">  *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__RCC__Group2.html#ga9d0aec72e236c6cdf3a3a82dfb525491">  740</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group2.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a>(uint32_t RCC_SYSCLK)</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;{</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_HCLK(RCC_SYSCLK));</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  tmpreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="comment">/* Clear HPRE[3:0] bits */</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  tmpreg &amp;= ~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="comment">/* Set HPRE[3:0] bits according to RCC_SYSCLK value */</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  tmpreg |= RCC_SYSCLK;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;}</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">  * @brief  Configures the Low Speed APB clock (PCLK1).</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">  * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from </span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">  *         the AHB clock (HCLK).</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">  *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">  *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">  *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group__RCC__Group2.html#ga448137346d4292985d4e7a61dd1a824f">  772</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group2.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a>(uint32_t RCC_HCLK)</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;{</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PCLK(RCC_HCLK));</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  tmpreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="comment">/* Clear PPRE1[2:0] bits */</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  tmpreg &amp;= ~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">/* Set PPRE1[2:0] bits according to RCC_HCLK value */</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  tmpreg |= RCC_HCLK;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;}</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">  * @brief  Configures the High Speed APB clock (PCLK2).</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">  * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from </span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">  *         the AHB clock (HCLK).</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">  *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">  *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">  *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group__RCC__Group2.html#ga09f9c010a4adca9e036da42c2ca6126a">  803</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group2.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a>(uint32_t RCC_HCLK)</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;{</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PCLK(RCC_HCLK));</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  tmpreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="comment">/* Clear PPRE2[2:0] bits */</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  tmpreg &amp;= ~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="comment">/* Set PPRE2[2:0] bits according to RCC_HCLK value */</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  tmpreg |= RCC_HCLK &lt;&lt; 3;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;}</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">  * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, </span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">  *         PCLK1 and PCLK2.       </span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">  * </span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">  * @note   The system frequency computed by this function is not the real </span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">  *         frequency in the chip. It is calculated based on the predefined </span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">  *         constant and the selected clock source:</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">  * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">  * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">  * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) </span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">  *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         </span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">  * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">  *               16 MHz) but the real value may vary depending on the variations</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">  *               in voltage and temperature.</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">  * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">  *                25 MHz), user has to ensure that HSE_VALUE is same as the real</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">  *                frequency of the crystal used. Otherwise, this function may</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">  *                have wrong result.</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">  *                </span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">  * @note   The result of this function could be not correct when using fractional</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">  *         value for HSE crystal.</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">  *   </span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">  * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">  *          the clocks frequencies.</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">  *     </span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">  * @note   This function can be used by the user application to compute the </span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">  *         baudrate for the communication peripherals or configure other parameters.</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">  * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">  *         must be called to update the structure&#39;s field. Otherwise, any</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">  *         configuration based on this function will be incorrect.</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">  *    </span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group__RCC__Group2.html#ga3e9944fd1ed734275222bbb3e3f29993">  855</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group2.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a>(RCC_ClocksTypeDef* RCC_Clocks)</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;{</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  tmp = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordflow">switch</span> (tmp)</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  {</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <span class="keywordflow">case</span> 0x00:  <span class="comment">/* HSI used as system clock source */</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;      RCC_Clocks<a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">-&gt;</a><a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> = <a class="code" href="group__Library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSE used as system clock  source */</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;      RCC_Clocks<a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">-&gt;</a><a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> = <a class="code" href="group__Library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="keywordflow">case</span> 0x08:  <span class="comment">/* PLL used as system clock  source */</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;      <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">         SYSCLK = PLL_VCO / PLLP</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      pllsource = (<a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>) &gt;&gt; 22;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;      pllm = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <span class="keywordflow">if</span> (pllsource != 0)</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      {</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        <span class="comment">/* HSE used as PLL clock source */</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        pllvco = (<a class="code" href="group__Library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / pllm) * ((<a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      }</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      {</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        <span class="comment">/* HSI used as PLL clock source */</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;        pllvco = (<a class="code" href="group__Library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / pllm) * ((<a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;      }</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      pllp = (((<a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>) &gt;&gt;16) + 1 ) *2;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;      RCC_Clocks<a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">-&gt;</a><a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> = pllvco/pllp;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;      RCC_Clocks<a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">-&gt;</a><a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> = <a class="code" href="group__Library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  }</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="comment">/* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <span class="comment">/* Get HCLK prescaler */</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  tmp = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  tmp = tmp &gt;&gt; 4;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  presc = APBAHBPrescTable[tmp];</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <span class="comment">/* HCLK clock frequency */</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  RCC_Clocks<a class="code" href="structRCC__ClocksTypeDef.html#a5f9bf60f522a160aa7a878acf92ce129">-&gt;</a><a class="code" href="structRCC__ClocksTypeDef.html#a5f9bf60f522a160aa7a878acf92ce129">HCLK_Frequency</a> = RCC_Clocks<a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">-&gt;</a><a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> &gt;&gt; presc;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="comment">/* Get PCLK1 prescaler */</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  tmp = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  tmp = tmp &gt;&gt; 10;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  presc = APBAHBPrescTable[tmp];</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="comment">/* PCLK1 clock frequency */</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  RCC_Clocks<a class="code" href="structRCC__ClocksTypeDef.html#a9045b24904bde572d479e85c6d2801f6">-&gt;</a><a class="code" href="structRCC__ClocksTypeDef.html#a9045b24904bde572d479e85c6d2801f6">PCLK1_Frequency</a> = RCC_Clocks<a class="code" href="structRCC__ClocksTypeDef.html#a5f9bf60f522a160aa7a878acf92ce129">-&gt;</a><a class="code" href="structRCC__ClocksTypeDef.html#a5f9bf60f522a160aa7a878acf92ce129">HCLK_Frequency</a> &gt;&gt; presc;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="comment">/* Get PCLK2 prescaler */</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  tmp = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  tmp = tmp &gt;&gt; 13;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  presc = APBAHBPrescTable[tmp];</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="comment">/* PCLK2 clock frequency */</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  RCC_Clocks<a class="code" href="structRCC__ClocksTypeDef.html#a45ada83b2d388a60ed994451f260f389">-&gt;</a><a class="code" href="structRCC__ClocksTypeDef.html#a45ada83b2d388a60ed994451f260f389">PCLK2_Frequency</a> = RCC_Clocks<a class="code" href="structRCC__ClocksTypeDef.html#a5f9bf60f522a160aa7a878acf92ce129">-&gt;</a><a class="code" href="structRCC__ClocksTypeDef.html#a5f9bf60f522a160aa7a878acf92ce129">HCLK_Frequency</a> &gt;&gt; presc;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;}</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/** @defgroup RCC_Group3 Peripheral clocks configuration functions</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment"> *  @brief   Peripheral clocks configuration functions </span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">@verbatim   </span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment"> ===============================================================================</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">                   Peripheral clocks configuration functions</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment"> ===============================================================================  </span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">  This section provide functions allowing to configure the Peripheral clocks. </span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">  1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">     </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">  2. After restart from Reset or wakeup from STANDBY, all peripherals are off</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">     except internal SRAM, Flash and JTAG. Before to start using a peripheral you</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">     have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">     , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">  3. To reset the peripherals configuration (to the default state after device reset)</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">     you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and </span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">     RCC_APB1PeriphResetCmd() functions.</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">     </span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">  4. To further reduce power consumption in SLEEP mode the peripheral clocks can</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">     be disabled prior to executing the WFI or WFE instructions. You can do this</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">     using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">     RCC_APB1PeriphClockLPModeCmd() functions.  </span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">@endverbatim</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">  * @brief  Configures the RTC clock (RTCCLK).</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">  * @note   As the RTC clock configuration bits are in the Backup domain and write</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">  *         access is denied to this domain after reset, you have to enable write</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">  *         access using PWR_BackupAccessCmd(ENABLE) function before to configure</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">  *         the RTC clock source (to be done once after reset).    </span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">  * @note   Once the RTC clock is configured it can&#39;t be changed unless the  </span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">  *         Backup domain is reset using RCC_BackupResetCmd() function, or by</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">  *         a Power On Reset (POR).</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">  *    </span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">  * @param  RCC_RTCCLKSource: specifies the RTC clock source.</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">  *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">  *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">  *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">  *                                            as RTC clock, where x:[2,31]</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">  *  </span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">  * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">  *         work in STOP and STANDBY modes, and can be used as wakeup source.</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">  *         However, when the HSE clock is used as RTC clock source, the RTC</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">  *         cannot be used in STOP and STANDBY modes.    </span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">  * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">  *         RTC clock source).</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">  *  </span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#ga1473d8a5a020642966359611c44181b0">  980</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a>(uint32_t RCC_RTCCLKSource)</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;{</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="keywordflow">if</span> ((RCC_RTCCLKSource &amp; 0x00000300) == 0x00000300)</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  { <span class="comment">/* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    tmpreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="comment">/* Clear RTCPRE[4:0] bits */</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    tmpreg &amp;= ~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="comment">/* Configure HSE division factor for RTC clock */</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    tmpreg |= (RCC_RTCCLKSource &amp; 0xFFFFCFF);</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  }</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="comment">/* Select the RTC clock source */</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR |= (RCC_RTCCLKSource &amp; 0x00000FFF);</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;}</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">  * @brief  Enables or disables the RTC clock.</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">  * @note   This function must be used only after the RTC clock source was selected</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">  *         using the RCC_RTCCLKConfig function.</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#ga9802f84846df2cea8e369234ed13b159"> 1012</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a>(FunctionalState NewState)</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;{</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  *(__IO uint32_t *) <a class="code" href="group__RCC.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;}</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">  * @brief  Forces or releases the Backup domain reset.</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">  * @note   This function resets the RTC peripheral (including the backup registers)</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">  *         and the RTC clock source selection in RCC_CSR register.</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">  * @note   The BKPSRAM is not affected by this reset.    </span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">  * @param  NewState: new state of the Backup domain reset.</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#ga636c3b72f35391e67f12a551b15fa54a"> 1029</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a>(FunctionalState NewState)</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;{</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  *(__IO uint32_t *) <a class="code" href="group__RCC.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a> = (uint32_t)NewState;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;}</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">  * @brief  Configures the I2S clock source (I2SCLK).</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">  * @note   This function must be called before enabling the I2S APB clock.</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">  * @param  RCC_I2SCLKSource: specifies the I2S clock source.</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">  *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">  *                                        used as I2S clock source</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#ga6c56f8529988fcc8f4dbffbc1bab27d0"> 1046</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#ga6c56f8529988fcc8f4dbffbc1bab27d0">RCC_I2SCLKConfig</a>(uint32_t RCC_I2SCLKSource)</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;{</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  *(__IO uint32_t *) <a class="code" href="group__RCC.html#ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</a> = RCC_I2SCLKSource;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;}</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">  * @brief  Enables or disables the AHB1 peripheral clock.</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">  *         is disabled and the application software has to enable this clock before </span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">  *         using it.   </span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">  * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock </span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_CRC:         CRC clock</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral clock.</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#ga80c89116820d48bb38db2e7d5e5a49b9"> 1085</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#ga80c89116820d48bb38db2e7d5e5a49b9">RCC_AHB1PeriphClockCmd</a>(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;{</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  {</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= RCC_AHB1Periph;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  }</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  {</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~RCC_AHB1Periph;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  }</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;}</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">  * @brief  Enables or disables the AHB2 peripheral clock.</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">  *         is disabled and the application software has to enable this clock before </span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">  *         using it. </span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">  * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_DCMI:   DCMI clock</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_CRYP:   CRYP clock</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_HASH:   HASH clock</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_RNG:    RNG clock</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral clock.</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#gaadffedbd87e796f01d9776b8ee01ff5e"> 1117</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#gaadffedbd87e796f01d9776b8ee01ff5e">RCC_AHB2PeriphClockCmd</a>(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;{</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  {</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR |= RCC_AHB2Periph;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  }</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  {</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp;= ~RCC_AHB2Periph;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  }</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;}</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">  * @brief  Enables or disables the AHB3 peripheral clock.</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">  *         is disabled and the application software has to enable this clock before </span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">  *         using it. </span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">  * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">  *          This parameter must be: RCC_AHB3Periph_FSMC</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral clock.</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#ga4eb8c119f2e9bf2bd2e042d27f151338"> 1144</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#ga4eb8c119f2e9bf2bd2e042d27f151338">RCC_AHB3PeriphClockCmd</a>(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;{</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  {</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR |= RCC_AHB3Periph;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  }</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  {</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp;= ~RCC_AHB3Periph;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  }</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;}</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">  * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">  *         is disabled and the application software has to enable this clock before </span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">  *         using it. </span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">  * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM2:   TIM2 clock</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM3:   TIM3 clock</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM4:   TIM4 clock</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM5:   TIM5 clock</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM6:   TIM6 clock</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM7:   TIM7 clock</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM12:  TIM12 clock</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM13:  TIM13 clock</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM14:  TIM14 clock</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_WWDG:   WWDG clock</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_SPI2:   SPI2 clock</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_SPI3:   SPI3 clock</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_USART2: USART2 clock</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_USART3: USART3 clock</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_UART4:  UART4 clock</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_UART5:  UART5 clock</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_I2C1:   I2C1 clock</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_I2C2:   I2C2 clock</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_I2C3:   I2C3 clock</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_CAN1:   CAN1 clock</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_CAN2:   CAN2 clock</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_PWR:    PWR clock</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_DAC:    DAC clock</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral clock.</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#gaee7cc5d73af7fe1986fceff8afd3973e"> 1194</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a>(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;{</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_APB1_PERIPH(RCC_APB1Periph));</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  {</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= RCC_APB1Periph;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  }</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  {</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~RCC_APB1Periph;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  }</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;}</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">  * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">  *         is disabled and the application software has to enable this clock before </span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">  *         using it.</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">  * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM1:   TIM1 clock</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM8:   TIM8 clock</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_USART1: USART1 clock</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_USART6: USART6 clock</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_ADC1:   ADC1 clock</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_ADC2:   ADC2 clock</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_ADC3:   ADC3 clock</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_SDIO:   SDIO clock</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_SPI1:   SPI1 clock</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM9:   TIM9 clock</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM10:  TIM10 clock</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM11:  TIM11 clock</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral clock.</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#ga56ff55caf8d835351916b40dd030bc87"> 1234</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a>(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;{</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_APB2_PERIPH(RCC_APB2Periph));</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  {</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= RCC_APB2Periph;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  }</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  {</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~RCC_APB2Periph;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  }</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;}</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">  * @brief  Forces or releases AHB1 peripheral reset.</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">  * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock </span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_CRC:     CRC clock</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">  *                  </span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral reset.</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#gaa7c450567f4731d4f0615f63586cad86"> 1273</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#gaa7c450567f4731d4f0615f63586cad86">RCC_AHB1PeriphResetCmd</a>(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;{</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  {</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= RCC_AHB1Periph;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  }</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  {</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~RCC_AHB1Periph;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  }</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;}</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">  * @brief  Forces or releases AHB2 peripheral reset.</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">  * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_DCMI:   DCMI clock</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_CRYP:   CRYP clock</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_HASH:   HASH clock</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_RNG:    RNG clock</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral reset.</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#gafb119d6d1955d1b8c361e8140845ac5a"> 1302</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#gafb119d6d1955d1b8c361e8140845ac5a">RCC_AHB2PeriphResetCmd</a>(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;{</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  {</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR |= RCC_AHB2Periph;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  }</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  {</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR &amp;= ~RCC_AHB2Periph;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  }</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;}</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">  * @brief  Forces or releases AHB3 peripheral reset.</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">  * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">  *          This parameter must be: RCC_AHB3Periph_FSMC</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral reset.</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#gaee44f159a1ca9ebdd7117bff387cd592"> 1326</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#gaee44f159a1ca9ebdd7117bff387cd592">RCC_AHB3PeriphResetCmd</a>(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;{</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  {</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR |= RCC_AHB3Periph;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  }</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  {</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR &amp;= ~RCC_AHB3Periph;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  }</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;}</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">  * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">  * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM2:   TIM2 clock</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM3:   TIM3 clock</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM4:   TIM4 clock</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM5:   TIM5 clock</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM6:   TIM6 clock</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM7:   TIM7 clock</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM12:  TIM12 clock</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM13:  TIM13 clock</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM14:  TIM14 clock</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_WWDG:   WWDG clock</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_SPI2:   SPI2 clock</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_SPI3:   SPI3 clock</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_USART2: USART2 clock</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_USART3: USART3 clock</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_UART4:  UART4 clock</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_UART5:  UART5 clock</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_I2C1:   I2C1 clock</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_I2C2:   I2C2 clock</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_I2C3:   I2C3 clock</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_CAN1:   CAN1 clock</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_CAN2:   CAN2 clock</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_PWR:    PWR clock</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_DAC:    DAC clock</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral reset.</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#gab197ae4369c10b92640a733b40ed2801"> 1373</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;{</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_APB1_PERIPH(RCC_APB1Periph));</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  {</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= RCC_APB1Periph;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  }</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  {</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~RCC_APB1Periph;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  }</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;}</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">  * @brief  Forces or releases High Speed APB (APB2) peripheral reset.</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">  * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM1:   TIM1 clock</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM8:   TIM8 clock</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_USART1: USART1 clock</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_USART6: USART6 clock</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_ADC1:   ADC1 clock</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_ADC2:   ADC2 clock</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_ADC3:   ADC3 clock</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_SDIO:   SDIO clock</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_SPI1:   SPI1 clock</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM9:   TIM9 clock</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM10:  TIM10 clock</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM11:  TIM11 clock</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral reset.</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#gad94553850ac07106a27ee85fec37efdf"> 1409</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;{</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  {</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= RCC_APB2Periph;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  }</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  {</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~RCC_APB2Periph;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  }</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;}</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">  * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">  *         power consumption.</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment">  * @note   By default, all peripheral clocks are enabled during SLEEP mode.</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment">  * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock </span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_CRC:         CRC clock</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">  *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral clock.</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#ga5cd0d5adbc7496d7005b208bd19ce255"> 1455</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#ga5cd0d5adbc7496d7005b208bd19ce255">RCC_AHB1PeriphClockLPModeCmd</a>(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;{</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  {</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= RCC_AHB1Periph;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  }</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;  {</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~RCC_AHB1Periph;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  }</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;}</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">  * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">  *           power consumption.</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">  * @note   By default, all peripheral clocks are enabled during SLEEP mode.</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">  * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_DCMI:   DCMI clock</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_CRYP:   CRYP clock</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_HASH:   HASH clock</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_RNG:    RNG clock</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">  *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  </span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral clock.</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#ga1ac5bb9676ae9b48e50d6a95de922ce3"> 1487</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#ga1ac5bb9676ae9b48e50d6a95de922ce3">RCC_AHB2PeriphClockLPModeCmd</a>(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;{</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  {</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= RCC_AHB2Periph;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  }</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  {</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~RCC_AHB2Periph;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;  }</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;}</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment">  * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">  *         power consumption.</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">  * @note   By default, all peripheral clocks are enabled during SLEEP mode.</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">  * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">  *          This parameter must be: RCC_AHB3Periph_FSMC</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral clock.</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#ga4e1df07cdfd81c068902d9d35fcc3911"> 1514</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#ga4e1df07cdfd81c068902d9d35fcc3911">RCC_AHB3PeriphClockLPModeCmd</a>(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;{</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  {</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR |= RCC_AHB3Periph;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  }</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  {</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp;= ~RCC_AHB3Periph;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  }</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;}</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">  * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">  *         power consumption.</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment">  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment">  * @note   By default, all peripheral clocks are enabled during SLEEP mode.</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">  * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM2:   TIM2 clock</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM3:   TIM3 clock</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM4:   TIM4 clock</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM5:   TIM5 clock</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM6:   TIM6 clock</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM7:   TIM7 clock</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM12:  TIM12 clock</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM13:  TIM13 clock</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_TIM14:  TIM14 clock</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_WWDG:   WWDG clock</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_SPI2:   SPI2 clock</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_SPI3:   SPI3 clock</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_USART2: USART2 clock</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_USART3: USART3 clock</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_UART4:  UART4 clock</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_UART5:  UART5 clock</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_I2C1:   I2C1 clock</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_I2C2:   I2C2 clock</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_I2C3:   I2C3 clock</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_CAN1:   CAN1 clock</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_CAN2:   CAN2 clock</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_PWR:    PWR clock</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">  *            @arg RCC_APB1Periph_DAC:    DAC clock</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral clock.</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#ga84dd64badb84768cbcf19e241cadff50"> 1564</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#ga84dd64badb84768cbcf19e241cadff50">RCC_APB1PeriphClockLPModeCmd</a>(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;{</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_APB1_PERIPH(RCC_APB1Periph));</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  {</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= RCC_APB1Periph;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  }</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  {</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~RCC_APB1Periph;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  }</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;}</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">  * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">  *         power consumption.</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment">  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="comment">  * @note   By default, all peripheral clocks are enabled during SLEEP mode.</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment">  * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM1:   TIM1 clock</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM8:   TIM8 clock</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_USART1: USART1 clock</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_USART6: USART6 clock</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_ADC1:   ADC1 clock</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_ADC2:   ADC2 clock</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_ADC3:   ADC3 clock</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_SDIO:   SDIO clock</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_SPI1:   SPI1 clock</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM9:   TIM9 clock</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM10:  TIM10 clock</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">  *            @arg RCC_APB2Periph_TIM11:  TIM11 clock</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">  * @param  NewState: new state of the specified peripheral clock.</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group__RCC__Group3.html#ga30365b9e0b4c5d7e98c2675c862ddd7e"> 1604</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group3.html#ga30365b9e0b4c5d7e98c2675c862ddd7e">RCC_APB2PeriphClockLPModeCmd</a>(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;{</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_APB2_PERIPH(RCC_APB2Periph));</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  {</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= RCC_APB2Periph;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;  }</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  {</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~RCC_APB2Periph;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  }</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;}</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">/** @defgroup RCC_Group4 Interrupts and flags management functions</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment"> *  @brief   Interrupts and flags management functions </span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">@verbatim   </span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment"> ===============================================================================</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment">                   Interrupts and flags management functions</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment"> ===============================================================================  </span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">@endverbatim</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">  * @brief  Enables or disables the specified RCC interrupts.</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">  * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment">  *            @arg RCC_IT_LSIRDY: LSI ready interrupt</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment">  *            @arg RCC_IT_LSERDY: LSE ready interrupt</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">  *            @arg RCC_IT_HSIRDY: HSI ready interrupt</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment">  *            @arg RCC_IT_HSERDY: HSE ready interrupt</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment">  *            @arg RCC_IT_PLLRDY: main PLL ready interrupt</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  </span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">  * @param  NewState: new state of the specified RCC interrupts.</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group__RCC__Group4.html#gaa953aa226e9ce45300d535941e4dfe2f"> 1649</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group4.html#gaa953aa226e9ce45300d535941e4dfe2f">RCC_ITConfig</a>(uint8_t RCC_IT, FunctionalState NewState)</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;{</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_IT(RCC_IT));</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  {</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    <span class="comment">/* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    *(__IO uint8_t *) <a class="code" href="group__RCC.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a> |= RCC_IT;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  }</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  {</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    <span class="comment">/* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    *(__IO uint8_t *) <a class="code" href="group__RCC.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a> &amp;= (uint8_t)~RCC_IT;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  }</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;}</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">  * @brief  Checks whether the specified RCC flag is set or not.</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">  * @param  RCC_FLAG: specifies the flag to check.</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">  *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">  *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">  *            @arg RCC_FLAG_PLLRDY: main PLL clock ready</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">  *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">  *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">  *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">  *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">  *            @arg RCC_FLAG_PINRST: Pin reset</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">  *            @arg RCC_FLAG_PORRST: POR/PDR reset</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">  *            @arg RCC_FLAG_SFTRST: Software reset</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">  *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment">  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">  *            @arg RCC_FLAG_LPWRRST: Low Power reset</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">  * @retval The new state of RCC_FLAG (SET or RESET).</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group__RCC__Group4.html#ga2897bdc52f272031c44fb1f72205d295"> 1685</a></span>&#160;FlagStatus <a class="code" href="group__RCC__Group4.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a>(uint8_t RCC_FLAG)</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;{</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  uint32_t tmp = 0;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  uint32_t statusreg = 0;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  FlagStatus bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_FLAG(RCC_FLAG));</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <span class="comment">/* Get the RCC register index */</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  tmp = RCC_FLAG &gt;&gt; 5;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  <span class="keywordflow">if</span> (tmp == 1)               <span class="comment">/* The flag to check is in CR register */</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  {</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;    statusreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  }</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tmp == 2)          <span class="comment">/* The flag to check is in BDCR register */</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  {</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    statusreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  }</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <span class="keywordflow">else</span>                       <span class="comment">/* The flag to check is in CSR register */</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  {</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    statusreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  }</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <span class="comment">/* Get the flag position */</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  tmp = RCC_FLAG &amp; <a class="code" href="group__CRYP.html#ga890221cb651a3f30f6d1bca0d9b0e13d">FLAG_MASK</a>;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  <span class="keywordflow">if</span> ((statusreg &amp; ((uint32_t)1 &lt;&lt; tmp)) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  {</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  }</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  {</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  }</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="comment">/* Return the flag status */</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;}</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">  * @brief  Clears the RCC reset flags.</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="comment">  *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment">  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment">  * @param  None</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group__RCC__Group4.html#ga53f909dbb15a54124419084ebda97d72"> 1730</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group4.html#ga53f909dbb15a54124419084ebda97d72">RCC_ClearFlag</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;{</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  <span class="comment">/* Set RMVF bit to clear the reset flags */</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;}</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment">  * @brief  Checks whether the specified RCC interrupt has occurred or not.</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment">  * @param  RCC_IT: specifies the RCC interrupt source to check.</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment">  *            @arg RCC_IT_LSIRDY: LSI ready interrupt</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment">  *            @arg RCC_IT_LSERDY: LSE ready interrupt</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">  *            @arg RCC_IT_HSIRDY: HSI ready interrupt</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment">  *            @arg RCC_IT_HSERDY: HSE ready interrupt</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment">  *            @arg RCC_IT_PLLRDY: main PLL ready interrupt</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment">  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  </span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment">  *            @arg RCC_IT_CSS: Clock Security System interrupt</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">  * @retval The new state of RCC_IT (SET or RESET).</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group__RCC__Group4.html#ga6126c99f398ee4be410ad76ae3aee18f"> 1749</a></span>&#160;ITStatus <a class="code" href="group__RCC__Group4.html#ga6126c99f398ee4be410ad76ae3aee18f">RCC_GetITStatus</a>(uint8_t RCC_IT)</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;{</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  ITStatus bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_GET_IT(RCC_IT));</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  <span class="comment">/* Check the status of the specified RCC interrupt */</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR &amp; RCC_IT) != (uint32_t)RESET)</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  {</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;    bitstatus = SET;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  }</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  {</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    bitstatus = RESET;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;  }</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  <span class="comment">/* Return the RCC_IT status */</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  <span class="keywordflow">return</span>  bitstatus;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;}</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment">  * @brief  Clears the RCC&#39;s interrupt pending bits.</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment">  * @param  RCC_IT: specifies the interrupt pending bit to clear.</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment">  *            @arg RCC_IT_LSIRDY: LSI ready interrupt</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment">  *            @arg RCC_IT_LSERDY: LSE ready interrupt</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment">  *            @arg RCC_IT_HSIRDY: HSI ready interrupt</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment">  *            @arg RCC_IT_HSERDY: HSE ready interrupt</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">  *            @arg RCC_IT_PLLRDY: main PLL ready interrupt</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  </span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">  *            @arg RCC_IT_CSS: Clock Security System interrupt</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group__RCC__Group4.html#ga529842d165910f8f87e26115da36089b"> 1782</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RCC__Group4.html#ga529842d165910f8f87e26115da36089b">RCC_ClearITPendingBit</a>(uint8_t RCC_IT)</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;{</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_CLEAR_IT(RCC_IT));</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  <span class="comment">/* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">     pending bits */</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  *(__IO uint8_t *) <a class="code" href="group__RCC.html#ga43f47430582c9575970901533e525bb5">CIR_BYTE3_ADDRESS</a> = RCC_IT;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;}</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group__RCC__Group3_html_ga5cd0d5adbc7496d7005b208bd19ce255"><div class="ttname"><a href="group__RCC__Group3.html#ga5cd0d5adbc7496d7005b208bd19ce255">RCC_AHB1PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01455">stm32f4xx_rcc.c:1455</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga2561745be271ee828e26de601f72162d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04821">stm32f4xx.h:4821</a></div></div>
<div class="ttc" id="group__RCC__Group1_html_gaf50f10675b747de60c739e44e5c22aee"><div class="ttname"><a href="group__RCC__Group1.html#gaf50f10675b747de60c739e44e5c22aee">RCC_MCO2Config</a></div><div class="ttdeci">void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)</div><div class="ttdoc">Selects the clock source to output on MCO2 pin(PC9). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00581">stm32f4xx_rcc.c:581</a></div></div>
<div class="ttc" id="group__Peripheral__memory__map_html_ga0e681b03f364532055d88f63fec0d99d"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a></div><div class="ttdeci">#define RCC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01092">stm32f4xx.h:1092</a></div></div>
<div class="ttc" id="group__RCC_html_gab24d7f5f8e4b3b717fd91b54f393f6a3"><div class="ttname"><a href="group__RCC.html#gab24d7f5f8e4b3b717fd91b54f393f6a3">PLLON_BitNumber</a></div><div class="ttdeci">#define PLLON_BitNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00080">stm32f4xx_rcc.c:80</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_ga4e1df07cdfd81c068902d9d35fcc3911"><div class="ttname"><a href="group__RCC__Group3.html#ga4e1df07cdfd81c068902d9d35fcc3911">RCC_AHB3PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01514">stm32f4xx_rcc.c:1514</a></div></div>
<div class="ttc" id="group__RCC__Group1_html_ga4c15157382939a693c15620a4867e6ad"><div class="ttname"><a href="group__RCC__Group1.html#ga4c15157382939a693c15620a4867e6ad">RCC_PLLI2SConfig</a></div><div class="ttdeci">void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)</div><div class="ttdoc">Configures the PLLI2S clock multiplication and division factors. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00485">stm32f4xx_rcc.c:485</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_gaee7cc5d73af7fe1986fceff8afd3973e"><div class="ttname"><a href="group__RCC__Group3.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a></div><div class="ttdeci">void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Low Speed APB (APB1) peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01194">stm32f4xx_rcc.c:1194</a></div></div>
<div class="ttc" id="group__RCC__Group1_html_gae0f15692614dd048ee4110a056f001dc"><div class="ttname"><a href="group__RCC__Group1.html#gae0f15692614dd048ee4110a056f001dc">RCC_WaitForHSEStartUp</a></div><div class="ttdeci">ErrorStatus RCC_WaitForHSEStartUp(void)</div><div class="ttdoc">Waits for HSE start-up. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00261">stm32f4xx_rcc.c:261</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_ga1473d8a5a020642966359611c44181b0"><div class="ttname"><a href="group__RCC__Group3.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a></div><div class="ttdeci">void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)</div><div class="ttdoc">Configures the RTC clock (RTCCLK). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00980">stm32f4xx_rcc.c:980</a></div></div>
<div class="ttc" id="group__RCC__LSE__Configuration_html_gac911af00bffa1bd1b1676f582a8a88e1"><div class="ttname"><a href="group__RCC__LSE__Configuration.html#gac911af00bffa1bd1b1676f582a8a88e1">RCC_LSE_Bypass</a></div><div class="ttdeci">#define RCC_LSE_Bypass</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00160">stm32f4xx_rcc.h:160</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8"><div class="ttname"><a href="group__Exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00292">stm32f4xx.h:292</a></div></div>
<div class="ttc" id="structRCC__ClocksTypeDef_html_a5f9bf60f522a160aa7a878acf92ce129"><div class="ttname"><a href="structRCC__ClocksTypeDef.html#a5f9bf60f522a160aa7a878acf92ce129">RCC_ClocksTypeDef::HCLK_Frequency</a></div><div class="ttdeci">uint32_t HCLK_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00045">stm32f4xx_rcc.h:45</a></div></div>
<div class="ttc" id="group__RCC_html_ga43f47430582c9575970901533e525bb5"><div class="ttname"><a href="group__RCC.html#ga43f47430582c9575970901533e525bb5">CIR_BYTE3_ADDRESS</a></div><div class="ttdeci">#define CIR_BYTE3_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00120">stm32f4xx_rcc.c:120</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_ga4eb8c119f2e9bf2bd2e042d27f151338"><div class="ttname"><a href="group__RCC__Group3.html#ga4eb8c119f2e9bf2bd2e042d27f151338">RCC_AHB3PeriphClockCmd</a></div><div class="ttdeci">void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB3 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01144">stm32f4xx_rcc.c:1144</a></div></div>
<div class="ttc" id="group__RCC_html_gaa253e36e7e5fb02998c0e4d0388abc52"><div class="ttname"><a href="group__RCC.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a></div><div class="ttdeci">#define CSR_LSION_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00104">stm32f4xx_rcc.c:104</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__RCC__HSE__configuration_html_ga1616626d23fbce440398578855df6f97"><div class="ttname"><a href="group__RCC__HSE__configuration.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a></div><div class="ttdeci">#define RCC_HSE_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00059">stm32f4xx_rcc.h:59</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04884">stm32f4xx.h:4884</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04855">stm32f4xx.h:4855</a></div></div>
<div class="ttc" id="structRCC__ClocksTypeDef_html_a9045b24904bde572d479e85c6d2801f6"><div class="ttname"><a href="structRCC__ClocksTypeDef.html#a9045b24904bde572d479e85c6d2801f6">RCC_ClocksTypeDef::PCLK1_Frequency</a></div><div class="ttdeci">uint32_t PCLK1_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00046">stm32f4xx_rcc.h:46</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gafc26c5996b14005a70afbeaa29aae716"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a></div><div class="ttdeci">#define RCC_CSR_RMVF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l05173">stm32f4xx.h:5173</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_gaa7c450567f4731d4f0615f63586cad86"><div class="ttname"><a href="group__RCC__Group3.html#gaa7c450567f4731d4f0615f63586cad86">RCC_AHB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases AHB1 peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01273">stm32f4xx_rcc.c:1273</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_gaee44f159a1ca9ebdd7117bff387cd592"><div class="ttname"><a href="group__RCC__Group3.html#gaee44f159a1ca9ebdd7117bff387cd592">RCC_AHB3PeriphResetCmd</a></div><div class="ttdeci">void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases AHB3 peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01326">stm32f4xx_rcc.c:1326</a></div></div>
<div class="ttc" id="group__RCC__Group2_html_ga3551a36a8f0a3dc96a74d6b939048337"><div class="ttname"><a href="group__RCC__Group2.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a></div><div class="ttdeci">void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)</div><div class="ttdoc">Configures the system clock (SYSCLK). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00687">stm32f4xx_rcc.c:687</a></div></div>
<div class="ttc" id="group__RCC_html_gabae59c3e4200523e3aa5b6e10aee8c46"><div class="ttname"><a href="group__RCC.html#gabae59c3e4200523e3aa5b6e10aee8c46">PLLI2SON_BitNumber</a></div><div class="ttdeci">#define PLLI2SON_BitNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00083">stm32f4xx_rcc.c:83</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_ga80c89116820d48bb38db2e7d5e5a49b9"><div class="ttname"><a href="group__RCC__Group3.html#ga80c89116820d48bb38db2e7d5e5a49b9">RCC_AHB1PeriphClockCmd</a></div><div class="ttdeci">void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB1 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01085">stm32f4xx_rcc.c:1085</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_ga56ff55caf8d835351916b40dd030bc87"><div class="ttname"><a href="group__RCC__Group3.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a></div><div class="ttdeci">void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the High Speed APB (APB2) peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01234">stm32f4xx_rcc.c:1234</a></div></div>
<div class="ttc" id="group__RCC_html_ga9076f5ddbb262fd45584702f5d280c9e"><div class="ttname"><a href="group__RCC.html#ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</a></div><div class="ttdeci">#define CFGR_I2SSRC_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00090">stm32f4xx_rcc.c:90</a></div></div>
<div class="ttc" id="group__RCC__Flag_html_ga173edf47bec93cf269a0e8d0fec9997c"><div class="ttname"><a href="group__RCC__Flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a></div><div class="ttdeci">#define RCC_FLAG_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00406">stm32f4xx_rcc.h:406</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga9a42e8b9ee60126976d9be056e5e66b1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04802">stm32f4xx.h:4802</a></div></div>
<div class="ttc" id="group__RCC_html_ga3d3085e491cbef815d223afbe5bf1930"><div class="ttname"><a href="group__RCC.html#ga3d3085e491cbef815d223afbe5bf1930">HSION_BitNumber</a></div><div class="ttdeci">#define HSION_BitNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00074">stm32f4xx_rcc.c:74</a></div></div>
<div class="ttc" id="group__RCC_html_ga3f1fb2589cb8b5ac2f7121aba1135a5f"><div class="ttname"><a href="group__RCC.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a></div><div class="ttdeci">#define CR_PLLON_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00081">stm32f4xx_rcc.c:81</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_ga636c3b72f35391e67f12a551b15fa54a"><div class="ttname"><a href="group__RCC__Group3.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a></div><div class="ttdeci">void RCC_BackupResetCmd(FunctionalState NewState)</div><div class="ttdoc">Forces or releases the Backup domain reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01029">stm32f4xx_rcc.c:1029</a></div></div>
<div class="ttc" id="group__RCC_html_gabd7dd9cf31a9cc27fd9c0c1624f9a298"><div class="ttname"><a href="group__RCC.html#gabd7dd9cf31a9cc27fd9c0c1624f9a298">CFGR_MCO2_RESET_MASK</a></div><div class="ttdeci">#define CFGR_MCO2_RESET_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00107">stm32f4xx_rcc.c:107</a></div></div>
<div class="ttc" id="group__Peripheral__memory__map_html_gaed7efc100877000845c236ccdc9e144a"><div class="ttname"><a href="group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a></div><div class="ttdeci">#define PERIPH_BB_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01021">stm32f4xx.h:1021</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f"><div class="ttname"><a href="group__Library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></div><div class="ttdeci">#define HSE_STARTUP_TIMEOUT</div><div class="ttdoc">In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00102">stm32f4xx.h:102</a></div></div>
<div class="ttc" id="group__RCC__LSE__Configuration_html_ga6645c27708d0cad1a4ab61d2abb24c77"><div class="ttname"><a href="group__RCC__LSE__Configuration.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a></div><div class="ttdeci">#define RCC_LSE_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00158">stm32f4xx_rcc.h:158</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_ga84dd64badb84768cbcf19e241cadff50"><div class="ttname"><a href="group__RCC__Group3.html#ga84dd64badb84768cbcf19e241cadff50">RCC_APB1PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01564">stm32f4xx_rcc.c:1564</a></div></div>
<div class="ttc" id="group__RCC__Group1_html_ga84dee53c75e58fdb53571716593c2272"><div class="ttname"><a href="group__RCC__Group1.html#ga84dee53c75e58fdb53571716593c2272">RCC_PLLCmd</a></div><div class="ttdeci">void RCC_PLLCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the main PLL. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00459">stm32f4xx_rcc.c:459</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga92cb53ea81d2c47537eb217cc6659a2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04825">stm32f4xx.h:4825</a></div></div>
<div class="ttc" id="group__RCC__Group4_html_ga6126c99f398ee4be410ad76ae3aee18f"><div class="ttname"><a href="group__RCC__Group4.html#ga6126c99f398ee4be410ad76ae3aee18f">RCC_GetITStatus</a></div><div class="ttdeci">ITStatus RCC_GetITStatus(uint8_t RCC_IT)</div><div class="ttdoc">Checks whether the specified RCC interrupt has occurred or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01749">stm32f4xx_rcc.c:1749</a></div></div>
<div class="ttc" id="group__RCC_html_ga8682298330c3b9bae1992e4f1a0af985"><div class="ttname"><a href="group__RCC.html#ga8682298330c3b9bae1992e4f1a0af985">CFGR_OFFSET</a></div><div class="ttdeci">#define CFGR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00088">stm32f4xx_rcc.c:88</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group__Library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00106">stm32f4xx.h:106</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga4b571901d7cdc93ca1ecc1531f26ba6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04810">stm32f4xx.h:4810</a></div></div>
<div class="ttc" id="group__RCC_html_ga253fa44d87aabc55f0cd6628e77a51fd"><div class="ttname"><a href="group__RCC.html#ga253fa44d87aabc55f0cd6628e77a51fd">CSSON_BitNumber</a></div><div class="ttdeci">#define CSSON_BitNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00077">stm32f4xx_rcc.c:77</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_gab197ae4369c10b92640a733b40ed2801"><div class="ttname"><a href="group__RCC__Group3.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases Low Speed APB (APB1) peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01373">stm32f4xx_rcc.c:1373</a></div></div>
<div class="ttc" id="structRCC__ClocksTypeDef_html_a48b5f04759728e39921969e75c4899e8"><div class="ttname"><a href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">RCC_ClocksTypeDef::SYSCLK_Frequency</a></div><div class="ttdeci">uint32_t SYSCLK_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00044">stm32f4xx_rcc.h:44</a></div></div>
<div class="ttc" id="group__RCC__Group1_html_ga154b93e90bfdede2a874244a1ff1002e"><div class="ttname"><a href="group__RCC__Group1.html#ga154b93e90bfdede2a874244a1ff1002e">RCC_PLLConfig</a></div><div class="ttdeci">void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)</div><div class="ttdoc">Configures the main PLL clock source, multiplication and division factors. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00436">stm32f4xx_rcc.c:436</a></div></div>
<div class="ttc" id="group__RCC_html_ga539e07c3b3c55f1f1d47231341fb11e1"><div class="ttname"><a href="group__RCC.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a></div><div class="ttdeci">#define RCC_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00070">stm32f4xx_rcc.c:70</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_gaadffedbd87e796f01d9776b8ee01ff5e"><div class="ttname"><a href="group__RCC__Group3.html#gaadffedbd87e796f01d9776b8ee01ff5e">RCC_AHB2PeriphClockCmd</a></div><div class="ttdeci">void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB2 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01117">stm32f4xx_rcc.c:1117</a></div></div>
<div class="ttc" id="group__RCC__Group1_html_ga65209ab5c3589b249c7d70f978735ca6"><div class="ttname"><a href="group__RCC__Group1.html#ga65209ab5c3589b249c7d70f978735ca6">RCC_LSEConfig</a></div><div class="ttdeci">void RCC_LSEConfig(uint8_t RCC_LSE)</div><div class="ttdoc">Configures the External Low Speed oscillator (LSE). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00353">stm32f4xx_rcc.c:353</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_ga6c56f8529988fcc8f4dbffbc1bab27d0"><div class="ttname"><a href="group__RCC__Group3.html#ga6c56f8529988fcc8f4dbffbc1bab27d0">RCC_I2SCLKConfig</a></div><div class="ttdeci">void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)</div><div class="ttdoc">Configures the I2S clock source (I2SCLK). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01046">stm32f4xx_rcc.c:1046</a></div></div>
<div class="ttc" id="group__RCC_html_gaca914aed10477ae4090fea0a9639b1ea"><div class="ttname"><a href="group__RCC.html#gaca914aed10477ae4090fea0a9639b1ea">CR_CSSON_BB</a></div><div class="ttdeci">#define CR_CSSON_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00078">stm32f4xx_rcc.c:78</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_ga9802f84846df2cea8e369234ed13b159"><div class="ttname"><a href="group__RCC__Group3.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a></div><div class="ttdeci">void RCC_RTCCLKCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the RTC clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01012">stm32f4xx_rcc.c:1012</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group__Library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdoc">Comment the line below if you will not use the peripherals drivers. In this case, these drivers will ...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00094">stm32f4xx.h:94</a></div></div>
<div class="ttc" id="group__RCC__Group2_html_ga448137346d4292985d4e7a61dd1a824f"><div class="ttname"><a href="group__RCC__Group2.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a></div><div class="ttdeci">void RCC_PCLK1Config(uint32_t RCC_HCLK)</div><div class="ttdoc">Configures the Low Speed APB clock (PCLK1). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00772">stm32f4xx_rcc.c:772</a></div></div>
<div class="ttc" id="group__RCC_html_ga9561d436b438d8f513b754f1934c3e30"><div class="ttname"><a href="group__RCC.html#ga9561d436b438d8f513b754f1934c3e30">I2SSRC_BitNumber</a></div><div class="ttdeci">#define I2SSRC_BitNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00089">stm32f4xx_rcc.c:89</a></div></div>
<div class="ttc" id="group__RCC__Group1_html_ga81e3ca29fd154ac2019bba6936d6d5ed"><div class="ttname"><a href="group__RCC__Group1.html#ga81e3ca29fd154ac2019bba6936d6d5ed">RCC_LSICmd</a></div><div class="ttdeci">void RCC_LSICmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Internal Low Speed oscillator (LSI). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00393">stm32f4xx_rcc.c:393</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01193">stm32f4xx.h:1193</a></div></div>
<div class="ttc" id="group__RCC_html_ga892fdf297b85b85cbaf0723649b31818"><div class="ttname"><a href="group__RCC.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a></div><div class="ttdeci">#define BDCR_BDRST_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00099">stm32f4xx_rcc.c:99</a></div></div>
<div class="ttc" id="group__RCC_html_gac3290a833c0e35ec17d32c2d494e6133"><div class="ttname"><a href="group__RCC.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a></div><div class="ttdeci">#define CR_HSION_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00075">stm32f4xx_rcc.c:75</a></div></div>
<div class="ttc" id="group__RCC__Group1_html_ga413f6422be11b1334abe60b3bff2e062"><div class="ttname"><a href="group__RCC__Group1.html#ga413f6422be11b1334abe60b3bff2e062">RCC_DeInit</a></div><div class="ttdeci">void RCC_DeInit(void)</div><div class="ttdoc">Resets the RCC clock configuration to the default reset state. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00196">stm32f4xx_rcc.c:196</a></div></div>
<div class="ttc" id="group__RCC__Group1_html_ga0c6772a1e43765909495f57815ef69e2"><div class="ttname"><a href="group__RCC__Group1.html#ga0c6772a1e43765909495f57815ef69e2">RCC_HSICmd</a></div><div class="ttdeci">void RCC_HSICmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Internal High Speed oscillator (HSI). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00328">stm32f4xx_rcc.c:328</a></div></div>
<div class="ttc" id="group__RCC__Group2_html_ga09f9c010a4adca9e036da42c2ca6126a"><div class="ttname"><a href="group__RCC__Group2.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a></div><div class="ttdeci">void RCC_PCLK2Config(uint32_t RCC_HCLK)</div><div class="ttdoc">Configures the High Speed APB clock (PCLK2). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00803">stm32f4xx_rcc.c:803</a></div></div>
<div class="ttc" id="group__RCC_html_ga40b5a415d697b6af7babd8a208c92435"><div class="ttname"><a href="group__RCC.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a></div><div class="ttdeci">#define BDCR_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00123">stm32f4xx_rcc.c:123</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04846">stm32f4xx.h:4846</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_gad94553850ac07106a27ee85fec37efdf"><div class="ttname"><a href="group__RCC__Group3.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases High Speed APB (APB2) peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01409">stm32f4xx_rcc.c:1409</a></div></div>
<div class="ttc" id="group__RCC_html_ga3f9dbe50769ce2a63ae12520433b9b40"><div class="ttname"><a href="group__RCC.html#ga3f9dbe50769ce2a63ae12520433b9b40">LSION_BitNumber</a></div><div class="ttdeci">#define LSION_BitNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00103">stm32f4xx_rcc.c:103</a></div></div>
<div class="ttc" id="group__RCC_html_ga0c0fb27aba4eb660f7590252596bdfc5"><div class="ttname"><a href="group__RCC.html#ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</a></div><div class="ttdeci">#define CR_PLLI2SON_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00084">stm32f4xx_rcc.c:84</a></div></div>
<div class="ttc" id="group__RCC__Group4_html_ga53f909dbb15a54124419084ebda97d72"><div class="ttname"><a href="group__RCC__Group4.html#ga53f909dbb15a54124419084ebda97d72">RCC_ClearFlag</a></div><div class="ttdeci">void RCC_ClearFlag(void)</div><div class="ttdoc">Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01730">stm32f4xx_rcc.c:1730</a></div></div>
<div class="ttc" id="group__RCC__Group1_html_ga0ff1fd7b9a8a49cdda11b7d7261c3494"><div class="ttname"><a href="group__RCC__Group1.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">RCC_ClockSecuritySystemCmd</a></div><div class="ttdeci">void RCC_ClockSecuritySystemCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Clock Security System. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00518">stm32f4xx_rcc.c:518</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04872">stm32f4xx.h:4872</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04837">stm32f4xx.h:4837</a></div></div>
<div class="ttc" id="group__RCC__Group1_html_ga2efe493a6337d5e0034bfcdfb0f541e4"><div class="ttname"><a href="group__RCC__Group1.html#ga2efe493a6337d5e0034bfcdfb0f541e4">RCC_PLLI2SCmd</a></div><div class="ttdeci">void RCC_PLLI2SCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PLLI2S. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00500">stm32f4xx_rcc.c:500</a></div></div>
<div class="ttc" id="structRCC__ClocksTypeDef_html_a45ada83b2d388a60ed994451f260f389"><div class="ttname"><a href="structRCC__ClocksTypeDef.html#a45ada83b2d388a60ed994451f260f389">RCC_ClocksTypeDef::PCLK2_Frequency</a></div><div class="ttdeci">uint32_t PCLK2_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00047">stm32f4xx_rcc.h:47</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__RCC_html_gaab58c3f3f81bf1ab9a14cf3fececd8c4"><div class="ttname"><a href="group__RCC.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a></div><div class="ttdeci">#define CIR_BYTE2_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00117">stm32f4xx_rcc.c:117</a></div></div>
<div class="ttc" id="group__RCC__Group1_html_ga523b06e73f6aa8a03e42299c855066a8"><div class="ttname"><a href="group__RCC__Group1.html#ga523b06e73f6aa8a03e42299c855066a8">RCC_HSEConfig</a></div><div class="ttdeci">void RCC_HSEConfig(uint8_t RCC_HSE)</div><div class="ttdoc">Configures the External High Speed oscillator (HSE). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00237">stm32f4xx_rcc.c:237</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_ga1ac5bb9676ae9b48e50d6a95de922ce3"><div class="ttname"><a href="group__RCC__Group3.html#ga1ac5bb9676ae9b48e50d6a95de922ce3">RCC_AHB2PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01487">stm32f4xx_rcc.c:1487</a></div></div>
<div class="ttc" id="group__PWR_html_gafa1d3d0ea72132df651c76fc1bdffffc"><div class="ttname"><a href="group__PWR.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a></div><div class="ttdeci">#define CR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00052">stm32f4xx_pwr.c:52</a></div></div>
<div class="ttc" id="group__Peripheral__memory__map_html_ga9171f49478fa86d932f89e78e73b88b0"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></div><div class="ttdeci">#define PERIPH_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01014">stm32f4xx.h:1014</a></div></div>
<div class="ttc" id="group__RCC__Group4_html_ga529842d165910f8f87e26115da36089b"><div class="ttname"><a href="group__RCC__Group4.html#ga529842d165910f8f87e26115da36089b">RCC_ClearITPendingBit</a></div><div class="ttdeci">void RCC_ClearITPendingBit(uint8_t RCC_IT)</div><div class="ttdoc">Clears the RCC&amp;#39;s interrupt pending bits. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01782">stm32f4xx_rcc.c:1782</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90"><div class="ttname"><a href="group__Exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00292">stm32f4xx.h:292</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga5cb4397b2095c31660a01b748386aa70"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a></div><div class="ttdeci">#define RCC_CR_HSITRIM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04775">stm32f4xx.h:4775</a></div></div>
<div class="ttc" id="group__RCC__Group4_html_ga2897bdc52f272031c44fb1f72205d295"><div class="ttname"><a href="group__RCC__Group4.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a></div><div class="ttdeci">FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)</div><div class="ttdoc">Checks whether the specified RCC flag is set or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01685">stm32f4xx_rcc.c:1685</a></div></div>
<div class="ttc" id="group__RCC__Group4_html_gaa953aa226e9ce45300d535941e4dfe2f"><div class="ttname"><a href="group__RCC__Group4.html#gaa953aa226e9ce45300d535941e4dfe2f">RCC_ITConfig</a></div><div class="ttdeci">void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified RCC interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01649">stm32f4xx_rcc.c:1649</a></div></div>
<div class="ttc" id="group__RCC__LSE__Configuration_html_gac981ea636c2f215e4473901e0912f55a"><div class="ttname"><a href="group__RCC__LSE__Configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a></div><div class="ttdeci">#define RCC_LSE_ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00159">stm32f4xx_rcc.h:159</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_ga30365b9e0b4c5d7e98c2675c862ddd7e"><div class="ttname"><a href="group__RCC__Group3.html#ga30365b9e0b4c5d7e98c2675c862ddd7e">RCC_APB2PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01604">stm32f4xx_rcc.c:1604</a></div></div>
<div class="ttc" id="group__RCC_html_gaf70aaf70b0752ccb3a60307b2fb46038"><div class="ttname"><a href="group__RCC.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a></div><div class="ttdeci">#define BDCR_RTCEN_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00096">stm32f4xx_rcc.c:96</a></div></div>
<div class="ttc" id="group__RCC__Group1_html_ga15c9ecb6ef015ed008cb28e5b7a50531"><div class="ttname"><a href="group__RCC__Group1.html#ga15c9ecb6ef015ed008cb28e5b7a50531">RCC_MCO1Config</a></div><div class="ttdeci">void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)</div><div class="ttdoc">Selects the clock source to output on MCO1 pin(PA8). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00543">stm32f4xx_rcc.c:543</a></div></div>
<div class="ttc" id="group__RCC__Group2_html_ga3e9944fd1ed734275222bbb3e3f29993"><div class="ttname"><a href="group__RCC__Group2.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a></div><div class="ttdeci">void RCC_GetClocksFreq(RCC_ClocksTypeDef *RCC_Clocks)</div><div class="ttdoc">Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00855">stm32f4xx_rcc.c:855</a></div></div>
<div class="ttc" id="group__RCC__Group2_html_gaaeb32311c208b2a980841c9c884a41ea"><div class="ttname"><a href="group__RCC__Group2.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a></div><div class="ttdeci">uint8_t RCC_GetSYSCLKSource(void)</div><div class="ttdoc">Returns the clock source used as system clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00715">stm32f4xx_rcc.c:715</a></div></div>
<div class="ttc" id="group__RCC_html_ga9b2724575bb34217aeddcb69c41a1547"><div class="ttname"><a href="group__RCC.html#ga9b2724575bb34217aeddcb69c41a1547">CR_BYTE3_ADDRESS</a></div><div class="ttdeci">#define CR_BYTE3_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00114">stm32f4xx_rcc.c:114</a></div></div>
<div class="ttc" id="group__RCC_html_gae6718158034388d8fde8caaa28ffe8b9"><div class="ttname"><a href="group__RCC.html#gae6718158034388d8fde8caaa28ffe8b9">BDRST_BitNumber</a></div><div class="ttdeci">#define BDRST_BitNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00098">stm32f4xx_rcc.c:98</a></div></div>
<div class="ttc" id="group__RCC__Group3_html_gafb119d6d1955d1b8c361e8140845ac5a"><div class="ttname"><a href="group__RCC__Group3.html#gafb119d6d1955d1b8c361e8140845ac5a">RCC_AHB2PeriphResetCmd</a></div><div class="ttdeci">void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases AHB2 peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01302">stm32f4xx_rcc.c:1302</a></div></div>
<div class="ttc" id="group__RCC_html_ga9302c551752124766afc4cee65436405"><div class="ttname"><a href="group__RCC.html#ga9302c551752124766afc4cee65436405">RTCEN_BitNumber</a></div><div class="ttdeci">#define RTCEN_BitNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00095">stm32f4xx_rcc.c:95</a></div></div>
<div class="ttc" id="group__CRYP_html_ga890221cb651a3f30f6d1bca0d9b0e13d"><div class="ttname"><a href="group__CRYP.html#ga890221cb651a3f30f6d1bca0d9b0e13d">FLAG_MASK</a></div><div class="ttdeci">#define FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__cryp_8c_source.html#l00173">stm32f4xx_cryp.c:173</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gad7c067c52ecd135252c691aad32c0b83"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a></div><div class="ttdeci">#define RCC_CFGR_RTCPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04896">stm32f4xx.h:4896</a></div></div>
<div class="ttc" id="group__RCC__Group2_html_ga9d0aec72e236c6cdf3a3a82dfb525491"><div class="ttname"><a href="group__RCC__Group2.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a></div><div class="ttdeci">void RCC_HCLKConfig(uint32_t RCC_SYSCLK)</div><div class="ttdoc">Configures the AHB clock (HCLK). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00740">stm32f4xx_rcc.c:740</a></div></div>
<div class="ttc" id="group__PWR_html_ga984cbe73312b6d3d355c5053763d499a"><div class="ttname"><a href="group__PWR.html#ga984cbe73312b6d3d355c5053763d499a">CSR_OFFSET</a></div><div class="ttdeci">#define CSR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00072">stm32f4xx_pwr.c:72</a></div></div>
<div class="ttc" id="group__RCC_html_ga51f5130a66963090dc02b4ebd47e2f83"><div class="ttname"><a href="group__RCC.html#ga51f5130a66963090dc02b4ebd47e2f83">CFGR_MCO1_RESET_MASK</a></div><div class="ttdeci">#define CFGR_MCO1_RESET_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00108">stm32f4xx_rcc.c:108</a></div></div>
<div class="ttc" id="group__RCC_html_ga5f8a0c3cb5f5c835bf7eef09515138ad"><div class="ttname"><a href="group__RCC.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">BDCR_OFFSET</a></div><div class="ttdeci">#define BDCR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00094">stm32f4xx_rcc.c:94</a></div></div>
<div class="ttc" id="group__RCC__Group1_html_gaa2d6a35f5c2e0f86317c3beb222677fc"><div class="ttname"><a href="group__RCC__Group1.html#gaa2d6a35f5c2e0f86317c3beb222677fc">RCC_AdjustHSICalibrationValue</a></div><div class="ttdeci">void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)</div><div class="ttdoc">Adjusts the Internal High Speed oscillator (HSI) calibration value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00292">stm32f4xx_rcc.c:292</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
