
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003038                       # Number of seconds simulated
sim_ticks                                  3038138041                       # Number of ticks simulated
final_tick                               5195037301041                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92424                       # Simulator instruction rate (inst/s)
host_op_rate                                   130069                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               70226758                       # Simulator tick rate (ticks/s)
host_mem_usage                                5344508                       # Number of bytes of host memory used
host_seconds                                    43.26                       # Real time elapsed on the host
sim_insts                                     3998406                       # Number of instructions simulated
sim_ops                                       5627011                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst        12352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       220160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        12352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       219968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        12352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       219584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        12352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       220160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             930304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        12352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        12352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        12352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        12352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         4544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         3431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         3440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            71                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 71                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst             21066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data             63197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             21066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             63197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             21066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data             63197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst             21066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data             63197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      4065648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     72465437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      4065648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     72402240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      4065648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     72275847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      4065648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     72465437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             306208601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst        21066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        21066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        21066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst        21066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4065648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      4065648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      4065648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      4065648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16346854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1495653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1495653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1495653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst            21066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data            63197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            21066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            63197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            21066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data            63197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst            21066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data            63197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4065648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     72465437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      4065648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     72402240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      4065648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     72275847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      4065648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     72465437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            307704254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       14520                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         71                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       71                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 929280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    3328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  929280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4544                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               17                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3037856038                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14520                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   71                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     69.454112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.991711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    54.204416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13067     97.34%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          277      2.06%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           18      0.13%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      0.07%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      0.07%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.06%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.03%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           29      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13424                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4797.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1256.180152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7646.507068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             2     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.306995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.154701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     66.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    459426662                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               731676662                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   72600000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31640.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50390.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       305.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    305.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.66                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1101                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      43                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  7.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.56                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     208200.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                     7.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 47809440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 25399935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                52243380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 140940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         239709600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            181126620                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5179680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1124054820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        62361120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1738025535                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            572.071296                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2627164218                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2280083                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     101400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    162489323                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     307136070                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2464822565                       # Time in different power states
system.mem_ctrls_1.actEnergy                 48066480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 25544145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                51429420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 130500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         239709600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            179579070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5107680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1109375610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        76097760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1735040265                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            571.088694                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2629847466                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2277000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     101400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    198256392                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     303440034                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2432754615                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     3038138041                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                              11                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          4                       # Number of instructions committed
system.cpu0.committedOps                            7                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    6                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     3                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           6                       # number of integer instructions
system.cpu0.num_fp_insts                            3                       # number of float instructions
system.cpu0.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   3                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        11                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        2     28.57%     28.57% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      1     14.29%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::MemRead                       1     14.29%     57.14% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1     14.29%     71.43% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2     28.57%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         7                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            25209                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          127.359305                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             236035                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            25209                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.363124                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     5192072267529                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     2.999996                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   124.359309                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.023437                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.971557                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994995                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4318081                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4318081                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       403628                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         403628                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            1                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       107474                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        107475                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       511102                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          511103                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       511102                       # number of overall hits
system.cpu0.dcache.overall_hits::total         511103                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        23486                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        23489                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2001                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2001                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        25487                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25490                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        25487                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25490                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    818552448                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    818552448                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     95984924                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     95984924                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    914537372                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    914537372                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    914537372                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    914537372                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       427114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       427117                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       109475                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       109476                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus0.data       536589                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       536593                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       536589                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       536593                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.054988                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.054994                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.018278                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.018278                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.750000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.047498                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.047503                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.750000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.047498                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.047503                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34852.782424                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34848.331049                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 47968.477761                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47968.477761                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35882.503708                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35878.280581                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35882.503708                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35878.280581                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         2890                       # number of writebacks
system.cpu0.dcache.writebacks::total             2890                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data           54                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           99                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           99                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          153                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          153                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        23432                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        23432                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         1902                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1902                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        25334                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        25334                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        25334                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        25334                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    778039493                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    778039493                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     91310961                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     91310961                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    869350454                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    869350454                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    869350454                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    869350454                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.054861                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.054861                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.017374                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017374                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.047213                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.047213                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.047213                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.047213                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 33204.143607                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33204.143607                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 48007.865931                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48007.865931                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34315.562248                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34315.562248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34315.562248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34315.562248                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           102259                       # number of replacements
system.cpu0.icache.tags.tagsinuse          127.617629                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  8                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           102259                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             0.000078                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     5192016504843                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.005739                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   127.611890                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000045                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.996968                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.997013                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           921547                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          921547                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst            7                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total              8                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst            7                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total               8                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst            7                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.cpu0.icache.overall_hits::total              8                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       102386                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       102387                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       102386                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        102387                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       102386                       # number of overall misses
system.cpu0.icache.overall_misses::total       102387                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   2381594481                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2381594481                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   2381594481                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2381594481                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   2381594481                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2381594481                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       102387                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       102395                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst            8                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus0.inst       102387                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       102395                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst            8                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       102387                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       102395                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.999990                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.999922                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.125000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.999990                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.999922                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.125000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.999990                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.999922                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 23260.938810                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23260.711624                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 23260.938810                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23260.711624                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 23260.938810                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23260.711624                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       102259                       # number of writebacks
system.cpu0.icache.writebacks::total           102259                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       102386                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       102386                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       102386                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       102386                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       102386                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       102386                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   2211019405                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2211019405                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   2211019405                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2211019405                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   2211019405                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2211019405                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.999990                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.999912                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.999990                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.999912                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.999990                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.999912                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 21594.938810                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21594.938810                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 21594.938810                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21594.938810                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 21594.938810                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21594.938810                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     3038138041                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                              11                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          4                       # Number of instructions committed
system.cpu1.committedOps                            7                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    6                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     3                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           6                       # number of integer instructions
system.cpu1.num_fp_insts                            3                       # number of float instructions
system.cpu1.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   3                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                        11                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        2     28.57%     28.57% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      1     14.29%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::MemRead                       1     14.29%     57.14% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     14.29%     71.43% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2     28.57%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         7                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            25193                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          127.360166                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             228375                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            25193                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.065018                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     5192072445791                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     2.999996                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   124.360170                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.023437                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.971564                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995001                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4314721                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4314721                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       403314                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         403314                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       107385                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        107386                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       510699                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          510700                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       510699                       # number of overall hits
system.cpu1.dcache.overall_hits::total         510700                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        23473                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        23476                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         1999                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1999                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        25472                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         25475                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        25472                       # number of overall misses
system.cpu1.dcache.overall_misses::total        25475                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    822395910                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    822395910                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     97156955                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     97156955                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    919552865                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    919552865                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    919552865                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    919552865                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       426787                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       426790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       109384                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       109385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::switch_cpus1.data       536171                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       536175                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       536171                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       536175                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.054999                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.055006                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.018275                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.018275                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.750000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.047507                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.047512                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.750000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.047507                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.047512                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35035.824564                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35031.347333                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 48602.778889                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48602.778889                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36100.536471                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36096.285182                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36100.536471                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36096.285182                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         2887                       # number of writebacks
system.cpu1.dcache.writebacks::total             2887                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data           54                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           99                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           99                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          153                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          153                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        23419                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        23419                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         1900                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1900                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        25319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        25319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        25319                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        25319                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    781888786                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    781888786                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     92482159                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     92482159                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    874370945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    874370945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    874370945                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    874370945                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.054873                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.054872                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.017370                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.017370                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.047222                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047222                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.047222                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047222                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 33386.941629                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33386.941629                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 48674.820526                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48674.820526                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34534.181642                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34534.181642                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 34534.181642                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34534.181642                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           102164                       # number of replacements
system.cpu1.icache.tags.tagsinuse          127.619592                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  8                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           102164                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             0.000078                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     5192016414046                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.005709                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   127.613883                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000045                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.996983                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997028                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           920700                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          920700                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst            7                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total              8                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst            7                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total               8                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst            7                       # number of overall hits
system.cpu1.icache.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.cpu1.icache.overall_hits::total              8                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       102292                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       102293                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       102292                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        102293                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       102292                       # number of overall misses
system.cpu1.icache.overall_misses::total       102293                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   2377325356                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2377325356                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   2377325356                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2377325356                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   2377325356                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2377325356                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       102293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       102301                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst            8                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::switch_cpus1.inst       102293                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       102301                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst            8                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       102293                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       102301                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.999990                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.999922                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.125000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.999990                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.999922                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.125000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.999990                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.999922                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23240.579478                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23240.352282                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23240.579478                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23240.352282                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23240.579478                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23240.352282                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       102164                       # number of writebacks
system.cpu1.icache.writebacks::total           102164                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       102292                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       102292                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       102292                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       102292                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       102292                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       102292                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   2206908550                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2206908550                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   2206908550                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2206908550                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   2206908550                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2206908550                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.999990                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.999912                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.999990                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.999912                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.999990                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.999912                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 21574.595765                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21574.595765                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 21574.595765                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21574.595765                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 21574.595765                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21574.595765                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     3038138041                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                              11                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          4                       # Number of instructions committed
system.cpu2.committedOps                            7                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    6                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     3                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           6                       # number of integer instructions
system.cpu2.num_fp_insts                            3                       # number of float instructions
system.cpu2.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   3                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        11                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        2     28.57%     28.57% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      1     14.29%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::MemRead                       1     14.29%     57.14% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1     14.29%     71.43% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2     28.57%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         7                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            25173                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          127.357288                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             235974                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            25173                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.374091                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     5192072369988                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     2.999996                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   124.357292                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.023437                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.971541                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.994979                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4310013                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4310013                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       402853                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         402853                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data            1                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       107281                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        107282                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       510134                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          510135                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       510134                       # number of overall hits
system.cpu2.dcache.overall_hits::total         510135                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        23457                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        23460                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         1994                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1994                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        25451                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         25454                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        25451                       # number of overall misses
system.cpu2.dcache.overall_misses::total        25454                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    822639146                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    822639146                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     95916618                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     95916618                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    918555764                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    918555764                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    918555764                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    918555764                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       426310                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       426313                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       109275                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       109276                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::switch_cpus2.data       535585                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       535589                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       535585                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       535589                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.055023                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.055030                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.018248                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.018247                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.750000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.047520                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.047525                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.750000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.047520                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.047525                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35070.091913                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35065.607246                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 48102.616851                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 48102.616851                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 36091.146281                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 36086.892591                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 36091.146281                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 36086.892591                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         2887                       # number of writebacks
system.cpu2.dcache.writebacks::total             2887                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           54                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           99                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           99                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          153                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          153                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        23403                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        23403                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         1895                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1895                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        25298                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        25298                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        25298                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        25298                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    782196163                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    782196163                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     91267645                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     91267645                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    873463808                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    873463808                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    873463808                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    873463808                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.054897                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054896                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.017342                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.017341                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.047234                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047234                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.047234                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047234                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 33422.901466                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 33422.901466                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 48162.345646                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 48162.345646                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 34526.990592                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 34526.990592                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 34526.990592                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 34526.990592                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements           102046                       # number of replacements
system.cpu2.icache.tags.tagsinuse          127.616265                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  8                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           102046                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             0.000078                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     5192016583978                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.005765                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   127.610500                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000045                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.996957                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.997002                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           919638                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          919638                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst            7                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total              8                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst            7                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total               8                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst            7                       # number of overall hits
system.cpu2.icache.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.cpu2.icache.overall_hits::total              8                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       102174                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       102175                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       102174                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        102175                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       102174                       # number of overall misses
system.cpu2.icache.overall_misses::total       102175                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   2378294135                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2378294135                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   2378294135                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2378294135                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   2378294135                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2378294135                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       102175                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       102183                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst            8                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::switch_cpus2.inst       102175                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       102183                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst            8                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       102175                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       102183                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.999990                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.999922                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.125000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.999990                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.999922                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.125000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.999990                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.999922                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 23276.901511                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 23276.673697                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 23276.901511                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 23276.673697                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 23276.901511                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 23276.673697                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks       102046                       # number of writebacks
system.cpu2.icache.writebacks::total           102046                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       102174                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       102174                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       102174                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       102174                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       102174                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       102174                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   2208073917                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2208073917                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   2208073917                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2208073917                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   2208073917                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2208073917                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.999990                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.999912                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.999990                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.999912                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.999990                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.999912                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 21610.917817                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21610.917817                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 21610.917817                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 21610.917817                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 21610.917817                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21610.917817                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     3038138041                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                              11                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          4                       # Number of instructions committed
system.cpu3.committedOps                            7                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    6                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     3                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           6                       # number of integer instructions
system.cpu3.num_fp_insts                            3                       # number of float instructions
system.cpu3.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   3                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_load_insts                          3                       # Number of load instructions
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                        11                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        2     28.57%     28.57% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      1     14.29%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::MemRead                       1     14.29%     57.14% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1     14.29%     71.43% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  2     28.57%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                         7                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            25237                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          127.358650                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             236051                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            25237                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.353370                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     5192072295851                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     2.999996                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   124.358654                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.023437                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.971552                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.994989                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4322341                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4322341                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       404024                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         404024                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data            1                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       107579                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        107580                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       511603                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          511604                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       511603                       # number of overall hits
system.cpu3.dcache.overall_hits::total         511604                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        23513                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        23516                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2002                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2002                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        25515                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         25518                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        25515                       # number of overall misses
system.cpu3.dcache.overall_misses::total        25518                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    814356627                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    814356627                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     97190275                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     97190275                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    911546902                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    911546902                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    911546902                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    911546902                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       427537                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       427540                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       109581                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       109582                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::switch_cpus3.data       537118                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       537122                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       537118                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       537122                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.054996                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.055003                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.018270                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.018269                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.750000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.047504                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.047509                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.750000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.047504                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.047509                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34634.314082                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34629.895688                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 48546.590909                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48546.590909                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35725.922085                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35721.722000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35725.922085                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35721.722000                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         2892                       # number of writebacks
system.cpu3.dcache.writebacks::total             2892                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data           54                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           99                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           99                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          153                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          153                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        23459                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        23459                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         1903                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1903                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        25362                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        25362                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        25362                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        25362                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    773839507                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    773839507                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     92507149                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     92507149                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    866346656                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    866346656                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    866346656                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    866346656                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054870                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054870                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.017366                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.017366                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.047219                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047218                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.047219                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047218                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32986.892323                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32986.892323                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 48611.218602                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 48611.218602                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 34159.240438                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34159.240438                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 34159.240438                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34159.240438                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements           102367                       # number of replacements
system.cpu3.icache.tags.tagsinuse          127.617572                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  8                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           102367                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             0.000078                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     5192016419044                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.005711                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   127.611861                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000045                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.996968                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.997012                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           922527                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          922527                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst            7                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total              8                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst            7                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total               8                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst            7                       # number of overall hits
system.cpu3.icache.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.cpu3.icache.overall_hits::total              8                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       102495                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       102496                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       102495                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        102496                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       102495                       # number of overall misses
system.cpu3.icache.overall_misses::total       102496                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   2385015612                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2385015612                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   2385015612                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2385015612                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   2385015612                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2385015612                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       102496                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       102504                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst            8                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::switch_cpus3.inst       102496                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       102504                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst            8                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       102496                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       102504                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.999990                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.999922                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.125000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.999990                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.999922                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.125000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.999990                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.999922                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 23269.580097                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23269.353067                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 23269.580097                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23269.353067                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 23269.580097                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23269.353067                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks       102367                       # number of writebacks
system.cpu3.icache.writebacks::total           102367                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       102495                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       102495                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       102495                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       102495                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       102495                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       102495                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   2214260608                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2214260608                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   2214260608                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2214260608                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   2214260608                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2214260608                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.999990                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.999912                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.999990                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.999912                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.999990                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.999912                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 21603.596351                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21603.596351                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 21603.596351                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21603.596351                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 21603.596351                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21603.596351                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      1011                       # number of replacements
system.l2.tags.tagsinuse                  7845.970443                       # Cycle average of tags in use
system.l2.tags.total_refs                       14391                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1011                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.234421                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu0.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         2.999996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         2.995337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         2.999996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         2.430207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   190.417245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1746.596253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   190.402468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1759.996812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   190.396706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1765.361743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   190.417849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1796.955832                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu0.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.011622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.106604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.011621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.107422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.011621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.107749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.011622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.109677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.478880                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         13525                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3853                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9225                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.825500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8177120                       # Number of tag accesses
system.l2.tags.data_accesses                  8177120                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        11556                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11556                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       408835                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           408835                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus0.data         1400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1399                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1401                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5598                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       102193                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       102099                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       101981                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst       102302                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             408575                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        20494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data        20484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        20468                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        20521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             81967                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       102193                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        21894                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       102099                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        21882                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       101981                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        21867                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       102302                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        21922                       # number of demand (read+write) hits
system.l2.demand_hits::total                   496140                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       102193                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        21894                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       102099                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        21882                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       101981                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        21867                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       102302                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        21922                       # number of overall hits
system.l2.overall_hits::total                  496140                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data          502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2002                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          193                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          193                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          193                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          193                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              776                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         2938                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         2935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         2935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         2938                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11758                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst          193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3440                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3437                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3431                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3440                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14536                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::cpu1.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu1.data                 3                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu2.data                 3                       # number of overall misses
system.l2.overall_misses::cpu3.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu3.data                 3                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst          193                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3440                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          193                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3437                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          193                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3431                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          193                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3440                       # number of overall misses
system.l2.overall_misses::total                 14536                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data     59791074                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     61106381                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data     59695279                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     60998091                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     241590825                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst     19191487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst     19313105                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst     19591327                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst     19372248                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     77468167                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data    340677008                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data    343915712                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data    345479253                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data    336155484                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1366227457                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     19191487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    400468082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     19313105                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    405022093                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     19591327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    405174532                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     19372248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    397153575                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1685286449                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     19191487                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    400468082                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     19313105                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    405022093                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     19591327                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    405174532                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     19372248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    397153575                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1685286449                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       408835                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       408835                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         1895                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         1903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       102386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       102292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       102174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       102495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         409351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        23432                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data        23419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        23403                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data        23459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         93725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       102386                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        25334                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       102292                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        25319                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       102174                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        25298                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       102495                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        25362                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               510676                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       102386                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        25334                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       102292                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        25319                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       102174                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        25298                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       102495                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        25362                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              510676                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.263933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.264211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.261741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.263794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.263421                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.001885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.001887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.001889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.001883                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001896                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.125384                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.125326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.125411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.125240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.125452                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.001885                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.135786                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.001887                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.135748                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.001889                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.135623                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.001883                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.135636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.028464                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.001885                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.135786                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.001887                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.135748                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.001889                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.135623                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.001883                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.135636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.028464                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 119105.725100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 121725.858566                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 120353.385081                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 121510.141434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120674.737762                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 99437.756477                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 100067.901554                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 101509.466321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 100374.341969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99830.112113                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 115955.414568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 117177.414651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 117710.137308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 114416.434309                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116195.565317                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 99437.756477                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 116415.140116                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 100067.901554                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 117841.749491                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 101509.466321                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 118092.256485                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 100374.341969                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 115451.620640                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115938.803591                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 99437.756477                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 116415.140116                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 100067.901554                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 117841.749491                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 101509.466321                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 118092.256485                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 100374.341969                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 115451.620640                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115938.803591                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                   71                       # number of writebacks
system.l2.writebacks::total                        71                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          502                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          502                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data          496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          502                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2002                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst          193                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst          193                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst          193                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst          193                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          772                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data         2938                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data         2935                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data         2935                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data         2938                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11746                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst          193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14520                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst          193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14520                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     51226455                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     52546711                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data     51240478                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     52443248                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    207456892                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst     15893078                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst     16013994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst     16296387                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst     16071439                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64274898                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data    290591219                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data    293881075                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data    295408437                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data    286079987                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1165960718                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     15893078                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    341817674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     16013994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    346427786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst     16296387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    346648915                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     16071439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    338523235                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1437692508                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     15893078                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    341817674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     16013994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    346427786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst     16296387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    346648915                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     16071439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    338523235                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1437692508                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.263933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.264211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.261741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.263794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.263421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.001885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.001887                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.001889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.001883                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.125384                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.125326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.125411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.125240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.125324                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.001885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.135786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.001887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.135748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.001889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.135623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.001883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.135636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.028433                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.001885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.135786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.001887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.135748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.001889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.135623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.001883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.135636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.028433                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 102044.731076                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 104674.723108                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 103307.415323                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 104468.621514                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103624.821179                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 82347.554404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 82974.062176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 84437.238342                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 83271.704663                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83257.639896                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 98907.834922                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 100129.838160                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 100650.234072                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 97372.357726                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99264.491572                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 82347.554404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 99365.602907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 82974.062176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 100793.653186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 84437.238342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 101034.367531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 83271.704663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 98407.917151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99014.635537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 82347.554404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 99365.602907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 82974.062176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 100793.653186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 84437.238342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 101034.367531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 83271.704663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 98407.917151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99014.635537                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         15533                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          997                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12534                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           71                       # Transaction distribution
system.membus.trans_dist::CleanEvict              926                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2002                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2002                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12534                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        30069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        30069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       934848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       934848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  934848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14536                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14536    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14536                       # Request fanout histogram
system.membus.reqLayer8.occupancy            23494271                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           81403320                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON   3038138041                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                 3647214                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts            1000001                       # Number of instructions committed
system.switch_cpus0.committedOps              1407305                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps                 2508                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                      3.647210                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.274182                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu         348171     24.74%     24.74% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult             0      0.00%     24.74% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv              0      0.00%     24.74% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd       523790     37.22%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead         49607      3.52%     65.48% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite        11612      0.83%     66.31% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead       376262     26.74%     93.05% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite        97863      6.95%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total         1407305                       # Class of committed instruction
system.switch_cpus0.tickCycles                2687381                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles                 959833                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON   3038138041                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                 3647210                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts             999204                       # Number of instructions committed
system.switch_cpus1.committedOps              1406202                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps                 2508                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                      3.650115                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.273964                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu         347905     24.74%     24.74% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult             0      0.00%     24.74% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv              0      0.00%     24.74% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd       523373     37.22%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead         49589      3.53%     65.49% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite        11611      0.83%     66.31% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead       375951     26.74%     93.05% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite        97773      6.95%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total         1406202                       # Class of committed instruction
system.switch_cpus1.tickCycles                2683863                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles                 963347                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON   3038138041                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                 3647214                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts             998182                       # Number of instructions committed
system.switch_cpus2.committedOps              1404745                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps                 2504                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                      3.653857                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.273683                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu         347581     24.74%     24.74% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult             0      0.00%     24.74% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv              0      0.00%     24.74% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd       522821     37.22%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead         49529      3.53%     65.49% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite        11595      0.83%     66.31% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead       375538     26.73%     93.05% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite        97681      6.95%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total         1404745                       # Class of committed instruction
system.switch_cpus2.tickCycles                2683064                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles                 964150                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON   3038138041                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                 3647214                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts            1001003                       # Number of instructions committed
system.switch_cpus3.committedOps              1408731                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps                 2512                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                      3.643560                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.274457                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu         348545     24.74%     24.74% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult             0      0.00%     24.74% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv              0      0.00%     24.74% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd       524316     37.22%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     61.96% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead         49678      3.53%     65.49% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite        11629      0.83%     66.31% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead       376611     26.73%     93.05% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite        97952      6.95%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total         1408731                       # Class of committed instruction
system.switch_cpus3.tickCycles                2692008                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles                 955206                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests      1020323                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       509647                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             14                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           14                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5195037301041                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            503072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11627                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       408835                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           90196                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7600                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        409351                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        93725                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       307032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        75883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       306749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        75836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       306395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        75775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       307358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        75967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1530995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13097280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1806528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     13085184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1805312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     13070080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1804032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     13111168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1808448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               59588032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1011                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           511687                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000027                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005231                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 511673    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             511687                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1550287137                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             51.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         255867606                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          63575074                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         255636025                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             8.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          63577521                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         255337815                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             8.4                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          63520053                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        256138330                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            8.4                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         63670006                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.316640                       # Number of seconds simulated
sim_ticks                                316639635130                       # Number of ticks simulated
final_tick                               5511676936171                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84938                       # Simulator instruction rate (inst/s)
host_op_rate                                   119616                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               66624612                       # Simulator tick rate (ticks/s)
host_mem_usage                                5412900                       # Number of bytes of host memory used
host_seconds                                  4752.59                       # Real time elapsed on the host
sim_insts                                   403674568                       # Number of instructions simulated
sim_ops                                     568486188                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst       432320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     35003776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       451008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     35016256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       446656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     35114368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       462720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     35093696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          142020800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       432320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       451008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       446656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       462720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1792704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     42649792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42649792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         6755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       546934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         7047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       547129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         6979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       548662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         7230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       548339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2219075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        666403                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             666403                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1365338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    110547677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1424357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    110587091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1410613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    110896944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1461346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    110831659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             448525024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1365338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1424357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1410613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1461346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5661654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       134695052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134695052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       134695052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1365338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    110547677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1424357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    110587091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1410613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    110896944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1461346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    110831659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            583220076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2219075                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     666403                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2219075                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   666403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              142012992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42649984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               142020800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42649792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    122                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            126818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            143248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            159119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            138023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            137643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            140730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            134458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            140191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            140977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           140895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           138553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           138646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           132514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           134842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             50131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             44339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            39013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            39200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            39595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40572                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  316639787569                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2219075                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               666403                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1244536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  467719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  268087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  149712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   64206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   20098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  37414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  40165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  41037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2614114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     70.640751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.821542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    33.110592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2439357     93.31%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       156337      5.98%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12676      0.48%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3288      0.13%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1201      0.05%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          529      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          307      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          160      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          259      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2614114                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.129584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.955941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.316656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            128      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          6632     16.48%     16.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         15537     38.60%     55.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          5915     14.69%     70.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          4177     10.38%     80.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          3295      8.19%     88.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         2451      6.09%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         1292      3.21%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          516      1.28%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          121      0.30%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           61      0.15%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           36      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           29      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           17      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           12      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           10      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            7      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.555848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.530294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.940656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29433     73.12%     73.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              394      0.98%     74.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9412     23.38%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              924      2.30%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               69      0.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40252                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  84476773228                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            126082141978                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                11094765000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     38070.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56820.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       448.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       134.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    448.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    42585                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  228660                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  1.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     109735.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                     9.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               9505139280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               5052093750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              8050685580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1801589040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         25200854640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          30434931690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            543948000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    107997330570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      5383967040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        176337780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           194146877370                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            607.320279                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         248888055089                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    223753332                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   10559082000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    661108845                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  13861721441                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   56968743478                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 234365226034                       # Time in different power states
system.mem_ctrls_1.actEnergy               9255510600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4919412960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              7896311640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1677321720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         25209459600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          30348306510                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            543252960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    106315356900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      6934325280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        135018000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           193234276650                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            604.463606                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         249082327034                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    221489842                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   10562668000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    505050000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  17859479895                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   56772983836                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 230717963557                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                  10                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   316639635130                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          2536282                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           52581169                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2536410                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.730548                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.032048                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   127.967952                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000250                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999750                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        441527698                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       441527698                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     41097481                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       41097481                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     11208620                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      11208620                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     52306101                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        52306101                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     52306101                       # number of overall hits
system.cpu0.dcache.overall_hits::total       52306101                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      2263698                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2263698                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       304128                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       304128                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2567826                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2567826                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2567826                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2567826                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  90716133193                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  90716133193                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  24343253802                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  24343253802                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 115059386995                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 115059386995                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 115059386995                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 115059386995                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     43361179                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43361179                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     11512748                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     11512748                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     54873927                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     54873927                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     54873927                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     54873927                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.052206                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.052206                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.026417                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026417                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.046795                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.046795                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.046795                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.046795                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 40074.309026                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40074.309026                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 80042.790542                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80042.790542                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44808.093303                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44808.093303                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44808.093303                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44808.093303                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       427005                       # number of writebacks
system.cpu0.dcache.writebacks::total           427005                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5603                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5603                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        25941                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        25941                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        31544                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        31544                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        31544                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        31544                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      2258095                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2258095                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       278187                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       278187                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      2536282                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2536282                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      2536282                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2536282                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  86822334669                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  86822334669                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  23198417753                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  23198417753                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 110020752422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 110020752422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 110020752422                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 110020752422                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.052076                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.052076                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.024163                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.024163                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.046220                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.046220                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.046220                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.046220                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38449.372001                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38449.372001                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 83391.451624                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83391.451624                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 43378.753791                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43378.753791                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 43378.753791                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43378.753791                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          9791422                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             861473                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          9791550                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             0.087981                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         95014590                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        95014590                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       861473                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         861473                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       861473                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          861473                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       861473                       # number of overall hits
system.cpu0.icache.overall_hits::total         861473                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      9791423                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      9791423                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      9791423                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       9791423                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      9791423                       # number of overall misses
system.cpu0.icache.overall_misses::total      9791423                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst 227176992840                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 227176992840                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst 227176992840                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 227176992840                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst 227176992840                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 227176992840                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10652896                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10652896                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10652896                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10652896                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10652896                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10652896                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.919133                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.919133                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.919133                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.919133                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.919133                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.919133                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 23201.631963                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23201.631963                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 23201.631963                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23201.631963                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 23201.631963                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23201.631963                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      9791422                       # number of writebacks
system.cpu0.icache.writebacks::total          9791422                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      9791423                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      9791423                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      9791423                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      9791423                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      9791423                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      9791423                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst 210864483788                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 210864483788                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst 210864483788                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 210864483788                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst 210864483788                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 210864483788                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.919133                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.919133                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.919133                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.919133                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.919133                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.919133                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 21535.632133                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21535.632133                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 21535.632133                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21535.632133                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 21535.632133                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21535.632133                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                  10                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON   316639635130                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements          2534024                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           52536388                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2534152                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            20.731348                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.032097                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   127.967903                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000251                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.999749                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        441091872                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       441091872                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     41056385                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       41056385                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     11197678                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      11197678                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     52254063                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        52254063                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     52254063                       # number of overall hits
system.cpu1.dcache.overall_hits::total       52254063                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      2261594                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2261594                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       304074                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       304074                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      2565668                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2565668                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      2565668                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2565668                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  90684526674                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  90684526674                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  24756801650                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24756801650                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 115441328324                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 115441328324                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 115441328324                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 115441328324                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     43317979                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43317979                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     11501752                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     11501752                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     54819731                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     54819731                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     54819731                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     54819731                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.052209                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.052209                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.026437                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026437                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.046802                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.046802                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.046802                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.046802                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40097.615520                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40097.615520                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81417.028914                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81417.028914                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44994.647914                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44994.647914                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44994.647914                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44994.647914                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       437789                       # number of writebacks
system.cpu1.dcache.writebacks::total           437789                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5594                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5594                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        26051                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        26051                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        31645                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        31645                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        31645                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        31645                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      2256000                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2256000                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       278023                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       278023                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      2534023                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2534023                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      2534023                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2534023                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  86794449994                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  86794449994                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  23606129603                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  23606129603                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 110400579597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 110400579597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 110400579597                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 110400579597                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.052080                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.052080                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.024172                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.024172                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.046225                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046225                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.046225                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046225                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38472.717196                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38472.717196                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 84907.110574                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84907.110574                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 43567.315528                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43567.315528                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 43567.315528                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43567.315528                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          9780820                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             861482                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          9780948                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             0.088078                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         94919236                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        94919236                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       861482                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         861482                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       861482                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          861482                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       861482                       # number of overall hits
system.cpu1.icache.overall_hits::total         861482                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      9780820                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      9780820                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      9780820                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       9780820                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      9780820                       # number of overall misses
system.cpu1.icache.overall_misses::total      9780820                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst 227045093121                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 227045093121                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst 227045093121                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 227045093121                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst 227045093121                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 227045093121                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10642302                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10642302                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10642302                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10642302                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10642302                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10642302                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.919051                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.919051                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.919051                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.919051                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.919051                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.919051                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23213.298386                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23213.298386                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23213.298386                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23213.298386                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23213.298386                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23213.298386                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      9780820                       # number of writebacks
system.cpu1.icache.writebacks::total          9780820                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      9780820                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      9780820                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      9780820                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      9780820                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      9780820                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      9780820                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst 210750247001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 210750247001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst 210750247001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 210750247001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst 210750247001                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 210750247001                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.919051                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.919051                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.919051                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.919051                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.919051                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.919051                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 21547.298386                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21547.298386                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 21547.298386                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21547.298386                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 21547.298386                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21547.298386                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                  10                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON   316639635130                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          2533727                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           52521830                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2533855                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.728033                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.032066                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   127.967934                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000251                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999749                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        441039599                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       441039599                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     41051431                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       41051431                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     11196238                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      11196238                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     52247669                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        52247669                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     52247669                       # number of overall hits
system.cpu2.dcache.overall_hits::total       52247669                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      2261314                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2261314                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       304251                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       304251                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2565565                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2565565                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2565565                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2565565                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  90728632358                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  90728632358                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  24774761963                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  24774761963                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 115503394321                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 115503394321                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 115503394321                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 115503394321                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     43312745                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     43312745                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     11500489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     11500489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     54813234                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     54813234                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     54813234                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     54813234                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.052209                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.052209                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.026455                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026455                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.046806                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.046806                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.046806                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.046806                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40122.084928                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40122.084928                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81428.695265                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81428.695265                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 45020.646260                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45020.646260                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 45020.646260                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45020.646260                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks       423864                       # number of writebacks
system.cpu2.dcache.writebacks::total           423864                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5593                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5593                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        26245                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        26245                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        31838                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        31838                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        31838                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        31838                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      2255721                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2255721                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       278006                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       278006                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      2533727                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2533727                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      2533727                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2533727                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  86838281621                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  86838281621                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  23573592623                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  23573592623                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 110411874244                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 110411874244                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 110411874244                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 110411874244                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.052080                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.052080                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.024173                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.024173                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.046225                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046225                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.046225                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.046225                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38496.907029                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 38496.907029                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 84795.265653                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 84795.265653                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 43576.862955                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 43576.862955                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 43576.862955                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43576.862955                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          9779927                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             861484                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          9780055                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             0.088086                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         94911215                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        94911215                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       861484                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         861484                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       861484                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          861484                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       861484                       # number of overall hits
system.cpu2.icache.overall_hits::total         861484                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      9779927                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      9779927                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      9779927                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       9779927                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      9779927                       # number of overall misses
system.cpu2.icache.overall_misses::total      9779927                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst 226968422135                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 226968422135                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst 226968422135                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 226968422135                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst 226968422135                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 226968422135                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10641411                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10641411                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10641411                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10641411                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10641411                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10641411                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.919044                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.919044                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.919044                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.919044                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.919044                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.919044                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 23207.578353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 23207.578353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 23207.578353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 23207.578353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 23207.578353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 23207.578353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      9779927                       # number of writebacks
system.cpu2.icache.writebacks::total          9779927                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      9779927                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      9779927                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      9779927                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      9779927                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      9779927                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      9779927                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst 210675063753                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 210675063753                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst 210675063753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 210675063753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst 210675063753                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 210675063753                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.919044                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.919044                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.919044                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.919044                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.919044                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.919044                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 21541.578353                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21541.578353                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 21541.578353                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 21541.578353                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 21541.578353                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21541.578353                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                  10                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON   316639635130                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          2533774                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           52525492                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2533902                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            20.729094                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.031960                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   127.968040                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000250                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.999750                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        441051846                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       441051846                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     41052826                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       41052826                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     11197113                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      11197113                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     52249939                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        52249939                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     52249939                       # number of overall hits
system.cpu3.dcache.overall_hits::total       52249939                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      2261363                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2261363                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       303457                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       303457                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      2564820                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2564820                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      2564820                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2564820                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  90717786698                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  90717786698                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  24594818969                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  24594818969                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 115312605667                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 115312605667                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 115312605667                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 115312605667                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     43314189                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     43314189                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     11500570                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     11500570                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     54814759                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     54814759                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     54814759                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     54814759                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.052208                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.052208                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.026386                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026386                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.046791                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.046791                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.046791                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.046791                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 40116.419477                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40116.419477                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81048.777814                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81048.777814                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 44959.336588                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44959.336588                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 44959.336588                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44959.336588                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       419250                       # number of writebacks
system.cpu3.dcache.writebacks::total           419250                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5594                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5594                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        25451                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        25451                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        31045                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        31045                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        31045                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        31045                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      2255769                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2255769                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       278006                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       278006                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      2533775                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2533775                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      2533775                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2533775                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  86827819974                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  86827819974                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  23428676446                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  23428676446                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 110256496420                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 110256496420                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 110256496420                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 110256496420                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.052079                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.052079                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.024173                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.024173                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.046224                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.046224                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.046224                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.046224                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38491.450133                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 38491.450133                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 84273.995691                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 84273.995691                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 43514.714771                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 43514.714771                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 43514.714771                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 43514.714771                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          9779786                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             861482                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          9779914                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             0.088087                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         94909922                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        94909922                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       861482                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         861482                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       861482                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          861482                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       861482                       # number of overall hits
system.cpu3.icache.overall_hits::total         861482                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      9779785                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      9779785                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      9779785                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       9779785                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      9779785                       # number of overall misses
system.cpu3.icache.overall_misses::total      9779785                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 227044485864                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 227044485864                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 227044485864                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 227044485864                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 227044485864                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 227044485864                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     10641267                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10641267                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     10641267                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10641267                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     10641267                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10641267                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.919043                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.919043                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.919043                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.919043                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.919043                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.919043                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 23215.692969                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23215.692969                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 23215.692969                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23215.692969                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 23215.692969                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23215.692969                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      9779786                       # number of writebacks
system.cpu3.icache.writebacks::total          9779786                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      9779785                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      9779785                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      9779785                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      9779785                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      9779785                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      9779785                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 210751362388                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 210751362388                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 210751362388                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 210751362388                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 210751362388                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 210751362388                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.919043                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.919043                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.919043                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.919043                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.919043                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.919043                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 21549.692799                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21549.692799                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 21549.692799                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21549.692799                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 21549.692799                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21549.692799                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   2235093                       # number of replacements
system.l2.tags.tagsinuse                 16378.923716                       # Cycle average of tags in use
system.l2.tags.total_refs                    97292778                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2251477                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     43.212868                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5196187997000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      430.375397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.004258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.001376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.004199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.001771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.003281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.021346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.004337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   116.179381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  3646.640991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   119.672388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  3882.389804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   115.326167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3969.904802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   111.675950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  3986.718267                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.026268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.007091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.222573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.007304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.236962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.007039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.242304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.006816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.243330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999690                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          490                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        14325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 790553784                       # Number of tag accesses
system.l2.tags.data_accesses                790553784                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1707908                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1707908                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     39131932                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39131932                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus0.data       115625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       113235                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       113391                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       114493                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                456744                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      9784668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      9773773                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      9772948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      9772555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           39103944                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1873723                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1873659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1871674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      1870943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7489999                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst      9784668                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1989348                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      9773773                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1986894                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      9772948                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1985065                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      9772555                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1985436                       # number of demand (read+write) hits
system.l2.demand_hits::total                 47050687                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst      9784668                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1989348                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      9773773                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1986894                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      9772948                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1985065                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      9772555                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1985436                       # number of overall hits
system.l2.overall_hits::total                47050687                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data       162562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       164788                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       164615                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       163513                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              655478                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         6755                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         7047                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         6979                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         7230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            28011                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       384372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       382341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       384047                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       384826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1535586                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         6755                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       546934                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         7047                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       547129                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         6979                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       548662                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         7230                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       548339                       # number of demand (read+write) misses
system.l2.demand_misses::total                2219075                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         6755                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       546934                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         7047                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       547129                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         6979                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       548662                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         7230                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       548339                       # number of overall misses
system.l2.overall_misses::total               2219075                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data  20320343610                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data  20776608531                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  20740925310                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  20576923437                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   82414800888                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst    798838670                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst    809356961                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst    800536324                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst    855924993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3264656948                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data  46537759947                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data  46512056899                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  46584873594                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data  46592143185                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 186226833625                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    798838670                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  66858103557                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    809356961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  67288665430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    800536324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  67325798904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    855924993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  67169066622                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     271906291461                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    798838670                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  66858103557                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    809356961                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  67288665430                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    800536324                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  67325798904                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    855924993                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  67169066622                       # number of overall miss cycles
system.l2.overall_miss_latency::total    271906291461                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1707908                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1707908                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     39131932                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39131932                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       278187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       278023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       278006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       278006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1112222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      9791423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      9780820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      9779927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      9779785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       39131955                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      2258095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      2256000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      2255721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      2255769                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9025585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      9791423                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2536282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      9780820                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2534023                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      9779927                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2533727                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      9779785                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      2533775                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             49269762                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      9791423                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2536282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      9780820                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2534023                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      9779927                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2533727                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      9779785                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      2533775                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            49269762                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.584362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.592714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.592128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.588164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.589341                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.000690                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.000720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.000714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.000739                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000716                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.170220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.169477                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.170255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.170596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.170137                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.000690                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.215644                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.000720                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.215913                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.000714                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.216543                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.000739                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.216412                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.045039                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.000690                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.215644                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.000720                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.215913                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.000714                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.216543                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.000739                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.216412                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.045039                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 125000.575842                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 126080.834351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 125996.569632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 125842.736889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125732.367658                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 118258.870466                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 114851.278700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 114706.451354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 118385.199585                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116549.103852                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 121074.791991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 121650.717289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 121299.928379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 121073.272557                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121274.115305                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 118258.870466                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 122241.629807                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 114851.278700                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 122985.009806                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 114706.451354                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 122709.061141                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 118385.199585                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 122495.512123                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122531.366205                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 118258.870466                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 122241.629807                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 114851.278700                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 122985.009806                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 114706.451354                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 122709.061141                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 118385.199585                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 122495.512123                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122531.366205                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               666403                       # number of writebacks
system.l2.writebacks::total                    666403                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          144                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           144                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       162562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data       164788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       164615                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       163513                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         655478                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst         6755                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst         7047                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst         6979                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst         7230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        28011                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data       384372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data       382341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       384047                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data       384826                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1535586                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         6755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       546934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         7047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       547129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         6979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       548662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         7230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       548339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2219075                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         6755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       546934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         7047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       547129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         6979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       548662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         7230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       548339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2219075                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  17547551116                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data  17965638684                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  17932983265                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data  17787791440                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  71233964505                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst    683467978                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst    689025116                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst    681366768                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst    732472058                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2786331920                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data  39983186512                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data  39991451031                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  40035434496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data  40029563796                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 160039635835                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    683467978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  57530737628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    689025116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  57957089715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    681366768                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  57968417761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    732472058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  57817355236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 234059932260                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    683467978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  57530737628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    689025116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  57957089715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    681366768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  57968417761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    732472058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  57817355236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 234059932260                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.584362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.592714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.592128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.588164                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.589341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.000690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.000720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.000714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.000739                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000716                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.170220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.169477                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.170255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.170596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.170137                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.000690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.215644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.000720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.215913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.000714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.216543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.000739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.216412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.045039                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.000690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.215644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.000720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.215913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.000714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.216543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.000739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.216412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.045039                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 107943.745254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 109022.736389                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 108938.937916                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 108785.181851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108674.836539                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 101179.567432                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 97775.665673                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 97631.002722                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 101310.104841                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99472.775695                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 104022.110122                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 104596.292396                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 104246.184701                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 104019.904570                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104220.561945                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 101179.567432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105187.714839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97775.665673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105929.478633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 97631.002722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105654.150936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 101310.104841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 105440.895570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105476.350398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 101179.567432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105187.714839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97775.665673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105929.478633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 97631.002722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105654.150936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 101310.104841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 105440.895570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105476.350398                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       4435293                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2216218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1563596                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       666403                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1549815                       # Transaction distribution
system.membus.trans_dist::ReadExReq            655478                       # Transaction distribution
system.membus.trans_dist::ReadExResp           655478                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1563597                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6654367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6654367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6654367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    184670528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    184670528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               184670528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2219075                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2219075    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2219075                       # Request fanout histogram
system.membus.reqLayer8.occupancy          9186469480                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12432041962                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups             10                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted           10                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect           10                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 316639635130                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               380119610                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts           99999999                       # Number of instructions committed
system.switch_cpus0.committedOps            140828729                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps               812948                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                      3.801196                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.263075                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass         7672      0.01%      0.01% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu       35039482     24.88%     24.89% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult           312      0.00%     24.89% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv            336      0.00%     24.89% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd     51160157     36.33%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead       6068100      4.31%     65.52% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite      1210708      0.86%     66.38% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead     37039922     26.30%     92.68% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite     10302040      7.32%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total       140828729                       # Class of committed instruction
system.switch_cpus0.tickCycles              269350305                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles              110769305                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups             10                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted           10                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect           10                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 316639635130                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               380119614                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts           99899259                       # Number of instructions committed
system.switch_cpus1.committedOps            140686912                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps               812690                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                      3.805029                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.262810                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass         7672      0.01%      0.01% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu       35004374     24.88%     24.89% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult           312      0.00%     24.89% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv            336      0.00%     24.89% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd     51107318     36.33%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead       6063144      4.31%     65.52% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite      1209573      0.86%     66.38% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead     37002004     26.30%     92.68% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite     10292179      7.32%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total       140686912                       # Class of committed instruction
system.switch_cpus1.tickCycles              269134999                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles              110984615                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups             10                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted           10                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect           10                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 316639635130                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               380119610                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts           99887989                       # Number of instructions committed
system.switch_cpus2.committedOps            140671105                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps               812670                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                      3.805459                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.262780                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass         7672      0.01%      0.01% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu       35000408     24.88%     24.89% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult           312      0.00%     24.89% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv            336      0.00%     24.89% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd     51101530     36.33%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead       6062506      4.31%     65.52% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite      1209390      0.86%     66.38% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead     36997853     26.30%     92.68% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite     10291098      7.32%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total       140671105                       # Class of committed instruction
system.switch_cpus2.tickCycles              269083493                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles              111036117                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups             10                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted           10                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect           10                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON 316639635130                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               380119531                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts           99888915                       # Number of instructions committed
system.switch_cpus3.committedOps            140672431                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps               812665                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                      3.805423                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.262783                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass         7672      0.01%      0.01% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu       35000713     24.88%     24.89% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult           312      0.00%     24.89% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv            336      0.00%     24.89% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd     51102034     36.33%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead       6062557      4.31%     65.52% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite      1209405      0.86%     66.38% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead     36998237     26.30%     92.68% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite     10291165      7.32%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total       140672431                       # Class of committed instruction
system.switch_cpus3.tickCycles              269098806                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles              111020725                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests     98539525                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     49269763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          19019                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        19019                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 316639635130                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48157540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2374311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39131956                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9998589                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1112222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1112222                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      39131955                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9025585                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     29374268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      7608846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     29342460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7602071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     29339781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      7601181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     29339357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      7601323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             147809287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1253302080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    189650368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   1251944960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    190196032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side   1251830656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    189285824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side   1251812608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    188993536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5767016064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2235093                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42649792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         51504855                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000370                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019236                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51485790     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19065      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           51504855                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       150122637749                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             47.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       24469814355                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6369782176                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       24443427296                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        6362298221                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy       24441214822                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             7.7                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        6363252486                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy      24440762627                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            7.7                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       6363552132                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
