Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May  2 19:07:57 2023
| Host         : LAPTOP-HC38CFDT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.306        0.000                      0                   76        0.248        0.000                      0                   76        3.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.306        0.000                      0                   76        0.248        0.000                      0                   76        3.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 nolabel_line13/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line16/num_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.720ns (37.656%)  route 2.848ns (62.344%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.863     5.937    nolabel_line13/CLK
    SLICE_X111Y89        FDCE                                         r  nolabel_line13/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  nolabel_line13/counter_reg[3]/Q
                         net (fo=4, routed)           0.834     7.226    nolabel_line13/counter_reg[3]
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.124     7.350 r  nolabel_line13/next_state1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.350    nolabel_line13/next_state1_carry_i_6_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.900 r  nolabel_line13/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.900    nolabel_line13/next_state1_carry_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  nolabel_line13/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.014    nolabel_line13/next_state1_carry__0_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  nolabel_line13/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.128    nolabel_line13/next_state1_carry__1_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  nolabel_line13/next_state1_carry__2/CO[3]
                         net (fo=6, routed)           1.140     9.382    nolabel_line13/CO[0]
    SLICE_X112Y92        LUT3 (Prop_lut3_I2_O)        0.124     9.506 r  nolabel_line13/num_q[3]_i_3/O
                         net (fo=1, routed)           0.403     9.909    nolabel_line16/inc
    SLICE_X113Y92        LUT5 (Prop_lut5_I0_O)        0.124    10.033 r  nolabel_line16/num_q[3]_i_2/O
                         net (fo=1, routed)           0.471    10.504    nolabel_line16/num_q[3]_i_2_n_0
    SLICE_X113Y92        FDCE                                         r  nolabel_line16/num_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.685    13.449    nolabel_line16/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line16/num_q_reg[3]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X113Y92        FDCE (Setup_fdce_C_D)       -0.067    13.810    nolabel_line16/num_q_reg[3]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 nolabel_line14/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line14/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 3.136ns (68.112%)  route 1.468ns (31.888%))
  Logic Levels:           10  (CARRY4=9 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.858     5.932    nolabel_line14/CLK
    SLICE_X108Y85        FDCE                                         r  nolabel_line14/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDCE (Prop_fdce_C_Q)         0.518     6.450 r  nolabel_line14/counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.112    nolabel_line14/counter_reg[1]
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.768 r  nolabel_line14/counter_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    nolabel_line14/counter_reg[0]_i_7__0_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  nolabel_line14/counter_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.806     8.796    nolabel_line14/counter_reg[4]_i_6__0_n_7
    SLICE_X108Y86        LUT5 (Prop_lut5_I0_O)        0.299     9.095 r  nolabel_line14/counter[4]_i_4__0/O
                         net (fo=1, routed)           0.000     9.095    nolabel_line14/counter[4]_i_4__0_n_0
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.628 r  nolabel_line14/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.628    nolabel_line14/counter_reg[4]_i_1__0_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.745 r  nolabel_line14/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.745    nolabel_line14/counter_reg[8]_i_1__0_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.862 r  nolabel_line14/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.862    nolabel_line14/counter_reg[12]_i_1__0_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.979 r  nolabel_line14/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.979    nolabel_line14/counter_reg[16]_i_1__0_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  nolabel_line14/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.096    nolabel_line14/counter_reg[20]_i_1__0_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.213 r  nolabel_line14/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.213    nolabel_line14/counter_reg[24]_i_1__0_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.536 r  nolabel_line14/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.536    nolabel_line14/counter_reg[28]_i_1__0_n_6
    SLICE_X108Y92        FDCE                                         r  nolabel_line14/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.682    13.446    nolabel_line14/CLK
    SLICE_X108Y92        FDCE                                         r  nolabel_line14/counter_reg[29]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y92        FDCE (Setup_fdce_C_D)        0.109    13.984    nolabel_line14/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 nolabel_line14/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line14/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 3.128ns (68.057%)  route 1.468ns (31.943%))
  Logic Levels:           10  (CARRY4=9 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.858     5.932    nolabel_line14/CLK
    SLICE_X108Y85        FDCE                                         r  nolabel_line14/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDCE (Prop_fdce_C_Q)         0.518     6.450 r  nolabel_line14/counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.112    nolabel_line14/counter_reg[1]
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.768 r  nolabel_line14/counter_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    nolabel_line14/counter_reg[0]_i_7__0_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  nolabel_line14/counter_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.806     8.796    nolabel_line14/counter_reg[4]_i_6__0_n_7
    SLICE_X108Y86        LUT5 (Prop_lut5_I0_O)        0.299     9.095 r  nolabel_line14/counter[4]_i_4__0/O
                         net (fo=1, routed)           0.000     9.095    nolabel_line14/counter[4]_i_4__0_n_0
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.628 r  nolabel_line14/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.628    nolabel_line14/counter_reg[4]_i_1__0_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.745 r  nolabel_line14/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.745    nolabel_line14/counter_reg[8]_i_1__0_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.862 r  nolabel_line14/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.862    nolabel_line14/counter_reg[12]_i_1__0_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.979 r  nolabel_line14/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.979    nolabel_line14/counter_reg[16]_i_1__0_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  nolabel_line14/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.096    nolabel_line14/counter_reg[20]_i_1__0_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.213 r  nolabel_line14/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.213    nolabel_line14/counter_reg[24]_i_1__0_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.528 r  nolabel_line14/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.528    nolabel_line14/counter_reg[28]_i_1__0_n_4
    SLICE_X108Y92        FDCE                                         r  nolabel_line14/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.682    13.446    nolabel_line14/CLK
    SLICE_X108Y92        FDCE                                         r  nolabel_line14/counter_reg[31]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y92        FDCE (Setup_fdce_C_D)        0.109    13.984    nolabel_line14/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 nolabel_line13/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line13/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 3.105ns (68.434%)  route 1.432ns (31.566%))
  Logic Levels:           10  (CARRY4=9 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.863     5.937    nolabel_line13/CLK
    SLICE_X111Y89        FDCE                                         r  nolabel_line13/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  nolabel_line13/counter_reg[2]/Q
                         net (fo=4, routed)           0.628     7.020    nolabel_line13/counter_reg[2]
    SLICE_X109Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.694 r  nolabel_line13/counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.694    nolabel_line13/counter_reg[0]_i_7_n_0
    SLICE_X109Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  nolabel_line13/counter_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.808    nolabel_line13/counter_reg[4]_i_6_n_0
    SLICE_X109Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  nolabel_line13/counter_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.922    nolabel_line13/counter_reg[8]_i_6_n_0
    SLICE_X109Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  nolabel_line13/counter_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.036    nolabel_line13/counter_reg[12]_i_6_n_0
    SLICE_X109Y93        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.258 r  nolabel_line13/counter_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.805     9.063    nolabel_line13/counter0[17]
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.299     9.362 r  nolabel_line13/counter[16]_i_4/O
                         net (fo=1, routed)           0.000     9.362    nolabel_line13/counter[16]_i_4_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.912 r  nolabel_line13/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    nolabel_line13/counter_reg[16]_i_1_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.026 r  nolabel_line13/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    nolabel_line13/counter_reg[20]_i_1_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.140 r  nolabel_line13/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    nolabel_line13/counter_reg[24]_i_1_n_0
    SLICE_X111Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.474 r  nolabel_line13/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.474    nolabel_line13/counter_reg[28]_i_1_n_6
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.686    13.450    nolabel_line13/CLK
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[29]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X111Y96        FDCE (Setup_fdce_C_D)        0.062    13.940    nolabel_line13/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 nolabel_line13/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line13/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 3.084ns (68.287%)  route 1.432ns (31.713%))
  Logic Levels:           10  (CARRY4=9 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.863     5.937    nolabel_line13/CLK
    SLICE_X111Y89        FDCE                                         r  nolabel_line13/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  nolabel_line13/counter_reg[2]/Q
                         net (fo=4, routed)           0.628     7.020    nolabel_line13/counter_reg[2]
    SLICE_X109Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.694 r  nolabel_line13/counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.694    nolabel_line13/counter_reg[0]_i_7_n_0
    SLICE_X109Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  nolabel_line13/counter_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.808    nolabel_line13/counter_reg[4]_i_6_n_0
    SLICE_X109Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  nolabel_line13/counter_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.922    nolabel_line13/counter_reg[8]_i_6_n_0
    SLICE_X109Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  nolabel_line13/counter_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.036    nolabel_line13/counter_reg[12]_i_6_n_0
    SLICE_X109Y93        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.258 r  nolabel_line13/counter_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.805     9.063    nolabel_line13/counter0[17]
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.299     9.362 r  nolabel_line13/counter[16]_i_4/O
                         net (fo=1, routed)           0.000     9.362    nolabel_line13/counter[16]_i_4_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.912 r  nolabel_line13/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    nolabel_line13/counter_reg[16]_i_1_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.026 r  nolabel_line13/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    nolabel_line13/counter_reg[20]_i_1_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.140 r  nolabel_line13/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    nolabel_line13/counter_reg[24]_i_1_n_0
    SLICE_X111Y96        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.453 r  nolabel_line13/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.453    nolabel_line13/counter_reg[28]_i_1_n_4
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.686    13.450    nolabel_line13/CLK
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[31]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X111Y96        FDCE (Setup_fdce_C_D)        0.062    13.940    nolabel_line13/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  3.487    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 nolabel_line14/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line14/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 3.052ns (67.519%)  route 1.468ns (32.481%))
  Logic Levels:           10  (CARRY4=9 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.858     5.932    nolabel_line14/CLK
    SLICE_X108Y85        FDCE                                         r  nolabel_line14/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDCE (Prop_fdce_C_Q)         0.518     6.450 r  nolabel_line14/counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.112    nolabel_line14/counter_reg[1]
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.768 r  nolabel_line14/counter_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    nolabel_line14/counter_reg[0]_i_7__0_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  nolabel_line14/counter_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.806     8.796    nolabel_line14/counter_reg[4]_i_6__0_n_7
    SLICE_X108Y86        LUT5 (Prop_lut5_I0_O)        0.299     9.095 r  nolabel_line14/counter[4]_i_4__0/O
                         net (fo=1, routed)           0.000     9.095    nolabel_line14/counter[4]_i_4__0_n_0
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.628 r  nolabel_line14/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.628    nolabel_line14/counter_reg[4]_i_1__0_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.745 r  nolabel_line14/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.745    nolabel_line14/counter_reg[8]_i_1__0_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.862 r  nolabel_line14/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.862    nolabel_line14/counter_reg[12]_i_1__0_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.979 r  nolabel_line14/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.979    nolabel_line14/counter_reg[16]_i_1__0_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  nolabel_line14/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.096    nolabel_line14/counter_reg[20]_i_1__0_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.213 r  nolabel_line14/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.213    nolabel_line14/counter_reg[24]_i_1__0_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.452 r  nolabel_line14/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.452    nolabel_line14/counter_reg[28]_i_1__0_n_5
    SLICE_X108Y92        FDCE                                         r  nolabel_line14/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.682    13.446    nolabel_line14/CLK
    SLICE_X108Y92        FDCE                                         r  nolabel_line14/counter_reg[30]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y92        FDCE (Setup_fdce_C_D)        0.109    13.984    nolabel_line14/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 nolabel_line14/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line14/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 3.032ns (67.375%)  route 1.468ns (32.625%))
  Logic Levels:           10  (CARRY4=9 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.858     5.932    nolabel_line14/CLK
    SLICE_X108Y85        FDCE                                         r  nolabel_line14/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDCE (Prop_fdce_C_Q)         0.518     6.450 r  nolabel_line14/counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.112    nolabel_line14/counter_reg[1]
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.768 r  nolabel_line14/counter_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    nolabel_line14/counter_reg[0]_i_7__0_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  nolabel_line14/counter_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.806     8.796    nolabel_line14/counter_reg[4]_i_6__0_n_7
    SLICE_X108Y86        LUT5 (Prop_lut5_I0_O)        0.299     9.095 r  nolabel_line14/counter[4]_i_4__0/O
                         net (fo=1, routed)           0.000     9.095    nolabel_line14/counter[4]_i_4__0_n_0
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.628 r  nolabel_line14/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.628    nolabel_line14/counter_reg[4]_i_1__0_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.745 r  nolabel_line14/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.745    nolabel_line14/counter_reg[8]_i_1__0_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.862 r  nolabel_line14/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.862    nolabel_line14/counter_reg[12]_i_1__0_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.979 r  nolabel_line14/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.979    nolabel_line14/counter_reg[16]_i_1__0_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  nolabel_line14/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.096    nolabel_line14/counter_reg[20]_i_1__0_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.213 r  nolabel_line14/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.213    nolabel_line14/counter_reg[24]_i_1__0_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.432 r  nolabel_line14/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.432    nolabel_line14/counter_reg[28]_i_1__0_n_7
    SLICE_X108Y92        FDCE                                         r  nolabel_line14/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.682    13.446    nolabel_line14/CLK
    SLICE_X108Y92        FDCE                                         r  nolabel_line14/counter_reg[28]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y92        FDCE (Setup_fdce_C_D)        0.109    13.984    nolabel_line14/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 nolabel_line13/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line13/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 3.010ns (67.759%)  route 1.432ns (32.241%))
  Logic Levels:           10  (CARRY4=9 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.863     5.937    nolabel_line13/CLK
    SLICE_X111Y89        FDCE                                         r  nolabel_line13/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  nolabel_line13/counter_reg[2]/Q
                         net (fo=4, routed)           0.628     7.020    nolabel_line13/counter_reg[2]
    SLICE_X109Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.694 r  nolabel_line13/counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.694    nolabel_line13/counter_reg[0]_i_7_n_0
    SLICE_X109Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  nolabel_line13/counter_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.808    nolabel_line13/counter_reg[4]_i_6_n_0
    SLICE_X109Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  nolabel_line13/counter_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.922    nolabel_line13/counter_reg[8]_i_6_n_0
    SLICE_X109Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.036 r  nolabel_line13/counter_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.036    nolabel_line13/counter_reg[12]_i_6_n_0
    SLICE_X109Y93        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.258 r  nolabel_line13/counter_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.805     9.063    nolabel_line13/counter0[17]
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.299     9.362 r  nolabel_line13/counter[16]_i_4/O
                         net (fo=1, routed)           0.000     9.362    nolabel_line13/counter[16]_i_4_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.912 r  nolabel_line13/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    nolabel_line13/counter_reg[16]_i_1_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.026 r  nolabel_line13/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    nolabel_line13/counter_reg[20]_i_1_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.140 r  nolabel_line13/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    nolabel_line13/counter_reg[24]_i_1_n_0
    SLICE_X111Y96        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.379 r  nolabel_line13/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.379    nolabel_line13/counter_reg[28]_i_1_n_5
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.686    13.450    nolabel_line13/CLK
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[30]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X111Y96        FDCE (Setup_fdce_C_D)        0.062    13.940    nolabel_line13/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 nolabel_line14/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line14/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 3.019ns (67.281%)  route 1.468ns (32.719%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.858     5.932    nolabel_line14/CLK
    SLICE_X108Y85        FDCE                                         r  nolabel_line14/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDCE (Prop_fdce_C_Q)         0.518     6.450 r  nolabel_line14/counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.112    nolabel_line14/counter_reg[1]
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.768 r  nolabel_line14/counter_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    nolabel_line14/counter_reg[0]_i_7__0_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  nolabel_line14/counter_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.806     8.796    nolabel_line14/counter_reg[4]_i_6__0_n_7
    SLICE_X108Y86        LUT5 (Prop_lut5_I0_O)        0.299     9.095 r  nolabel_line14/counter[4]_i_4__0/O
                         net (fo=1, routed)           0.000     9.095    nolabel_line14/counter[4]_i_4__0_n_0
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.628 r  nolabel_line14/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.628    nolabel_line14/counter_reg[4]_i_1__0_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.745 r  nolabel_line14/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.745    nolabel_line14/counter_reg[8]_i_1__0_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.862 r  nolabel_line14/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.862    nolabel_line14/counter_reg[12]_i_1__0_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.979 r  nolabel_line14/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.979    nolabel_line14/counter_reg[16]_i_1__0_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  nolabel_line14/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.096    nolabel_line14/counter_reg[20]_i_1__0_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.419 r  nolabel_line14/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.419    nolabel_line14/counter_reg[24]_i_1__0_n_6
    SLICE_X108Y91        FDCE                                         r  nolabel_line14/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.682    13.446    nolabel_line14/CLK
    SLICE_X108Y91        FDCE                                         r  nolabel_line14/counter_reg[25]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)        0.109    13.984    nolabel_line14/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 nolabel_line14/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line14/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 3.011ns (67.222%)  route 1.468ns (32.778%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.858     5.932    nolabel_line14/CLK
    SLICE_X108Y85        FDCE                                         r  nolabel_line14/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDCE (Prop_fdce_C_Q)         0.518     6.450 r  nolabel_line14/counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.112    nolabel_line14/counter_reg[1]
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.768 r  nolabel_line14/counter_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    nolabel_line14/counter_reg[0]_i_7__0_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.990 r  nolabel_line14/counter_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.806     8.796    nolabel_line14/counter_reg[4]_i_6__0_n_7
    SLICE_X108Y86        LUT5 (Prop_lut5_I0_O)        0.299     9.095 r  nolabel_line14/counter[4]_i_4__0/O
                         net (fo=1, routed)           0.000     9.095    nolabel_line14/counter[4]_i_4__0_n_0
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.628 r  nolabel_line14/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.628    nolabel_line14/counter_reg[4]_i_1__0_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.745 r  nolabel_line14/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.745    nolabel_line14/counter_reg[8]_i_1__0_n_0
    SLICE_X108Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.862 r  nolabel_line14/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.862    nolabel_line14/counter_reg[12]_i_1__0_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.979 r  nolabel_line14/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.979    nolabel_line14/counter_reg[16]_i_1__0_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.096 r  nolabel_line14/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.096    nolabel_line14/counter_reg[20]_i_1__0_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.411 r  nolabel_line14/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.411    nolabel_line14/counter_reg[24]_i_1__0_n_4
    SLICE_X108Y91        FDCE                                         r  nolabel_line14/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.682    13.446    nolabel_line14/CLK
    SLICE_X108Y91        FDCE                                         r  nolabel_line14/counter_reg[27]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y91        FDCE (Setup_fdce_C_D)        0.109    13.984    nolabel_line14/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  3.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 nolabel_line16/num_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line16/num_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.651%)  route 0.160ns (43.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.635     1.721    nolabel_line16/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line16/num_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  nolabel_line16/num_q_reg[2]/Q
                         net (fo=9, routed)           0.160     2.045    nolabel_line16/num_q_reg[2]
    SLICE_X112Y92        LUT6 (Prop_lut6_I4_O)        0.045     2.090 r  nolabel_line16/num_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.090    nolabel_line16/num_q[2]_i_1_n_0
    SLICE_X112Y92        FDCE                                         r  nolabel_line16/num_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.907     2.249    nolabel_line16/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line16/num_q_reg[2]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y92        FDCE (Hold_fdce_C_D)         0.121     1.842    nolabel_line16/num_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 nolabel_line13/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line13/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.635     1.721    nolabel_line13/CLK
    SLICE_X112Y91        FDCE                                         r  nolabel_line13/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  nolabel_line13/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.200     2.085    nolabel_line13/Q[0]
    SLICE_X112Y91        LUT3 (Prop_lut3_I1_O)        0.043     2.128 r  nolabel_line13/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.128    nolabel_line13/FSM_sequential_state[1]_i_1_n_0
    SLICE_X112Y91        FDCE                                         r  nolabel_line13/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.907     2.249    nolabel_line13/CLK
    SLICE_X112Y91        FDCE                                         r  nolabel_line13/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y91        FDCE (Hold_fdce_C_D)         0.131     1.852    nolabel_line13/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 nolabel_line14/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line14/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.632     1.718    nolabel_line14/CLK
    SLICE_X108Y87        FDCE                                         r  nolabel_line14/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDCE (Prop_fdce_C_Q)         0.164     1.882 r  nolabel_line14/counter_reg[11]/Q
                         net (fo=4, routed)           0.149     2.031    nolabel_line14/counter_reg[11]
    SLICE_X108Y87        LUT5 (Prop_lut5_I4_O)        0.045     2.076 r  nolabel_line14/counter[8]_i_2__0/O
                         net (fo=1, routed)           0.000     2.076    nolabel_line14/counter[8]_i_2__0_n_0
    SLICE_X108Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.140 r  nolabel_line14/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.140    nolabel_line14/counter_reg[8]_i_1__0_n_4
    SLICE_X108Y87        FDCE                                         r  nolabel_line14/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.901     2.243    nolabel_line14/CLK
    SLICE_X108Y87        FDCE                                         r  nolabel_line14/counter_reg[11]/C
                         clock pessimism             -0.525     1.718    
    SLICE_X108Y87        FDCE (Hold_fdce_C_D)         0.134     1.852    nolabel_line14/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 nolabel_line14/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line14/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.633     1.719    nolabel_line14/CLK
    SLICE_X108Y89        FDCE                                         r  nolabel_line14/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDCE (Prop_fdce_C_Q)         0.164     1.883 r  nolabel_line14/counter_reg[19]/Q
                         net (fo=4, routed)           0.149     2.032    nolabel_line14/counter_reg[19]
    SLICE_X108Y89        LUT5 (Prop_lut5_I4_O)        0.045     2.077 r  nolabel_line14/counter[16]_i_2__0/O
                         net (fo=1, routed)           0.000     2.077    nolabel_line14/counter[16]_i_2__0_n_0
    SLICE_X108Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.141 r  nolabel_line14/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.141    nolabel_line14/counter_reg[16]_i_1__0_n_4
    SLICE_X108Y89        FDCE                                         r  nolabel_line14/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.903     2.245    nolabel_line14/CLK
    SLICE_X108Y89        FDCE                                         r  nolabel_line14/counter_reg[19]/C
                         clock pessimism             -0.526     1.719    
    SLICE_X108Y89        FDCE (Hold_fdce_C_D)         0.134     1.853    nolabel_line14/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 nolabel_line14/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line14/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.634     1.720    nolabel_line14/CLK
    SLICE_X108Y90        FDCE                                         r  nolabel_line14/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDCE (Prop_fdce_C_Q)         0.164     1.884 r  nolabel_line14/counter_reg[23]/Q
                         net (fo=4, routed)           0.149     2.033    nolabel_line14/counter_reg[23]
    SLICE_X108Y90        LUT5 (Prop_lut5_I4_O)        0.045     2.078 r  nolabel_line14/counter[20]_i_2__0/O
                         net (fo=1, routed)           0.000     2.078    nolabel_line14/counter[20]_i_2__0_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.142 r  nolabel_line14/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.142    nolabel_line14/counter_reg[20]_i_1__0_n_4
    SLICE_X108Y90        FDCE                                         r  nolabel_line14/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.904     2.246    nolabel_line14/CLK
    SLICE_X108Y90        FDCE                                         r  nolabel_line14/counter_reg[23]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X108Y90        FDCE (Hold_fdce_C_D)         0.134     1.854    nolabel_line14/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 nolabel_line14/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line14/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.634     1.720    nolabel_line14/CLK
    SLICE_X108Y91        FDCE                                         r  nolabel_line14/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDCE (Prop_fdce_C_Q)         0.164     1.884 r  nolabel_line14/counter_reg[27]/Q
                         net (fo=4, routed)           0.149     2.033    nolabel_line14/counter_reg[27]
    SLICE_X108Y91        LUT5 (Prop_lut5_I4_O)        0.045     2.078 r  nolabel_line14/counter[24]_i_2__0/O
                         net (fo=1, routed)           0.000     2.078    nolabel_line14/counter[24]_i_2__0_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.142 r  nolabel_line14/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.142    nolabel_line14/counter_reg[24]_i_1__0_n_4
    SLICE_X108Y91        FDCE                                         r  nolabel_line14/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.904     2.246    nolabel_line14/CLK
    SLICE_X108Y91        FDCE                                         r  nolabel_line14/counter_reg[27]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X108Y91        FDCE (Hold_fdce_C_D)         0.134     1.854    nolabel_line14/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 nolabel_line14/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line14/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.634     1.720    nolabel_line14/CLK
    SLICE_X108Y92        FDCE                                         r  nolabel_line14/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.164     1.884 r  nolabel_line14/counter_reg[31]/Q
                         net (fo=4, routed)           0.149     2.033    nolabel_line14/counter_reg[31]
    SLICE_X108Y92        LUT5 (Prop_lut5_I4_O)        0.045     2.078 r  nolabel_line14/counter[28]_i_2__0/O
                         net (fo=1, routed)           0.000     2.078    nolabel_line14/counter[28]_i_2__0_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.142 r  nolabel_line14/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.142    nolabel_line14/counter_reg[28]_i_1__0_n_4
    SLICE_X108Y92        FDCE                                         r  nolabel_line14/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.904     2.246    nolabel_line14/CLK
    SLICE_X108Y92        FDCE                                         r  nolabel_line14/counter_reg[31]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X108Y92        FDCE (Hold_fdce_C_D)         0.134     1.854    nolabel_line14/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 nolabel_line14/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line14/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.631     1.717    nolabel_line14/CLK
    SLICE_X108Y86        FDCE                                         r  nolabel_line14/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDCE (Prop_fdce_C_Q)         0.164     1.881 r  nolabel_line14/counter_reg[7]/Q
                         net (fo=4, routed)           0.149     2.030    nolabel_line14/counter_reg[7]
    SLICE_X108Y86        LUT5 (Prop_lut5_I4_O)        0.045     2.075 r  nolabel_line14/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000     2.075    nolabel_line14/counter[4]_i_2__0_n_0
    SLICE_X108Y86        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.139 r  nolabel_line14/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.139    nolabel_line14/counter_reg[4]_i_1__0_n_4
    SLICE_X108Y86        FDCE                                         r  nolabel_line14/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.900     2.242    nolabel_line14/CLK
    SLICE_X108Y86        FDCE                                         r  nolabel_line14/counter_reg[7]/C
                         clock pessimism             -0.525     1.717    
    SLICE_X108Y86        FDCE (Hold_fdce_C_D)         0.134     1.851    nolabel_line14/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 nolabel_line13/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line13/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.635     1.721    nolabel_line13/CLK
    SLICE_X112Y91        FDCE                                         r  nolabel_line13/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  nolabel_line13/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.200     2.085    nolabel_line13/Q[0]
    SLICE_X112Y91        LUT4 (Prop_lut4_I1_O)        0.045     2.130 r  nolabel_line13/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.130    nolabel_line13/p_0_out[0]
    SLICE_X112Y91        FDCE                                         r  nolabel_line13/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.907     2.249    nolabel_line13/CLK
    SLICE_X112Y91        FDCE                                         r  nolabel_line13/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y91        FDCE (Hold_fdce_C_D)         0.120     1.841    nolabel_line13/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 nolabel_line14/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line14/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.279ns (59.717%)  route 0.188ns (40.283%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.635     1.721    nolabel_line14/CLK
    SLICE_X112Y91        FDCE                                         r  nolabel_line14/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  nolabel_line14/FSM_sequential_state_reg[0]/Q
                         net (fo=36, routed)          0.188     2.073    nolabel_line14/Q[0]
    SLICE_X108Y91        LUT5 (Prop_lut5_I3_O)        0.045     2.118 r  nolabel_line14/counter[24]_i_5__0/O
                         net (fo=1, routed)           0.000     2.118    nolabel_line14/counter[24]_i_5__0_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.188 r  nolabel_line14/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.188    nolabel_line14/counter_reg[24]_i_1__0_n_7
    SLICE_X108Y91        FDCE                                         r  nolabel_line14/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.904     2.246    nolabel_line14/CLK
    SLICE_X108Y91        FDCE                                         r  nolabel_line14/counter_reg[24]/C
                         clock pessimism             -0.490     1.756    
    SLICE_X108Y91        FDCE (Hold_fdce_C_D)         0.134     1.890    nolabel_line14/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y91   nolabel_line13/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y91   nolabel_line13/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y89   nolabel_line13/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y91   nolabel_line13/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y91   nolabel_line13/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y92   nolabel_line13/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y92   nolabel_line13/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y92   nolabel_line13/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y92   nolabel_line13/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   nolabel_line13/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   nolabel_line13/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   nolabel_line13/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   nolabel_line13/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y89   nolabel_line13/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y89   nolabel_line13/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   nolabel_line13/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   nolabel_line13/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   nolabel_line13/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   nolabel_line13/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   nolabel_line13/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   nolabel_line13/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   nolabel_line13/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   nolabel_line13/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y89   nolabel_line13/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y89   nolabel_line13/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   nolabel_line13/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   nolabel_line13/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   nolabel_line13/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   nolabel_line13/counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line16/num_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.915ns  (logic 4.409ns (55.704%)  route 3.506ns (44.296%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.864     5.938    nolabel_line16/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line16/num_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.518     6.456 r  nolabel_line16/num_q_reg[1]/Q
                         net (fo=10, routed)          0.923     7.379    nolabel_line16/Q[1]
    SLICE_X113Y92        LUT4 (Prop_lut4_I3_O)        0.149     7.528 r  nolabel_line16/ar_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.583    10.111    ar_OBUF[6]
    R16                  OBUF (Prop_obuf_I_O)         3.742    13.852 r  ar_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.852    ar[6]
    R16                                                               r  ar[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line16/num_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 4.455ns (62.119%)  route 2.717ns (37.881%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.864     5.938    nolabel_line16/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line16/num_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.518     6.456 r  nolabel_line16/num_q_reg[2]/Q
                         net (fo=9, routed)           0.891     7.347    nolabel_line16/num_q_reg[2]
    SLICE_X113Y92        LUT4 (Prop_lut4_I1_O)        0.152     7.499 r  nolabel_line16/ar_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.826     9.325    ar_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.785    13.110 r  ar_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.110    ar[0]
    T14                                                               r  ar[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line16/num_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.095ns  (logic 4.213ns (59.381%)  route 2.882ns (40.619%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.864     5.938    nolabel_line16/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line16/num_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDCE (Prop_fdce_C_Q)         0.456     6.394 f  nolabel_line16/num_q_reg[3]/Q
                         net (fo=8, routed)           0.812     7.205    nolabel_line16/num_q_reg[3]
    SLICE_X113Y92        LUT4 (Prop_lut4_I0_O)        0.124     7.329 r  nolabel_line16/ar_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.070     9.399    ar_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.633    13.032 r  ar_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.032    ar[4]
    V15                                                               r  ar[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line16/num_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.059ns  (logic 4.503ns (63.786%)  route 2.556ns (36.214%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.864     5.938    nolabel_line16/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line16/num_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.518     6.456 r  nolabel_line16/num_q_reg[2]/Q
                         net (fo=9, routed)           0.890     7.346    nolabel_line16/num_q_reg[2]
    SLICE_X113Y92        LUT4 (Prop_lut4_I1_O)        0.152     7.498 r  nolabel_line16/ar_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667     9.164    ar_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         3.833    12.997 r  ar_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.997    ar[3]
    V13                                                               r  ar[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line16/num_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 4.390ns (62.557%)  route 2.628ns (37.443%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.864     5.938    nolabel_line16/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line16/num_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDCE (Prop_fdce_C_Q)         0.456     6.394 r  nolabel_line16/num_q_reg[3]/Q
                         net (fo=8, routed)           0.812     7.205    nolabel_line16/num_q_reg[3]
    SLICE_X113Y92        LUT4 (Prop_lut4_I0_O)        0.153     7.358 r  nolabel_line16/ar_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.816     9.174    ar_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         3.781    12.956 r  ar_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.956    ar[5]
    T15                                                               r  ar[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line16/num_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 4.268ns (60.882%)  route 2.742ns (39.118%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.864     5.938    nolabel_line16/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line16/num_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.518     6.456 r  nolabel_line16/num_q_reg[2]/Q
                         net (fo=9, routed)           0.891     7.347    nolabel_line16/num_q_reg[2]
    SLICE_X113Y92        LUT4 (Prop_lut4_I1_O)        0.124     7.471 r  nolabel_line16/ar_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.851     9.322    ar_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         3.626    12.947 r  ar_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.947    ar[1]
    U12                                                               r  ar[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line16/num_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.823ns  (logic 4.266ns (62.515%)  route 2.558ns (37.485%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.864     5.938    nolabel_line16/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line16/num_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.518     6.456 r  nolabel_line16/num_q_reg[2]/Q
                         net (fo=9, routed)           0.890     7.346    nolabel_line16/num_q_reg[2]
    SLICE_X113Y92        LUT4 (Prop_lut4_I3_O)        0.124     7.470 r  nolabel_line16/ar_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.137    ar_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.624    12.761 r  ar_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.761    ar[2]
    U13                                                               r  ar[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line16/num_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.533ns (77.031%)  route 0.457ns (22.969%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.635     1.721    nolabel_line16/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line16/num_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  nolabel_line16/num_q_reg[1]/Q
                         net (fo=10, routed)          0.116     2.001    nolabel_line16/Q[1]
    SLICE_X113Y92        LUT4 (Prop_lut4_I2_O)        0.045     2.046 r  nolabel_line16/ar_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.387    ar_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         1.324     3.711 r  ar_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.711    ar[2]
    U13                                                               r  ar[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line16/num_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.558ns (76.135%)  route 0.488ns (23.865%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.635     1.721    nolabel_line16/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line16/num_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  nolabel_line16/num_q_reg[1]/Q
                         net (fo=10, routed)          0.115     2.000    nolabel_line16/Q[1]
    SLICE_X113Y92        LUT4 (Prop_lut4_I3_O)        0.048     2.048 r  nolabel_line16/ar_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.421    ar_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.346     3.767 r  ar_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.767    ar[0]
    T14                                                               r  ar[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line16/num_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.605ns (78.073%)  route 0.451ns (21.927%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.635     1.721    nolabel_line16/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line16/num_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  nolabel_line16/num_q_reg[1]/Q
                         net (fo=10, routed)          0.116     2.001    nolabel_line16/Q[1]
    SLICE_X113Y92        LUT4 (Prop_lut4_I3_O)        0.049     2.050 r  nolabel_line16/ar_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.385    ar_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         1.392     3.777 r  ar_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.777    ar[3]
    V13                                                               r  ar[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line16/num_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.534ns (74.645%)  route 0.521ns (25.355%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.635     1.721    nolabel_line16/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line16/num_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  nolabel_line16/num_q_reg[1]/Q
                         net (fo=10, routed)          0.115     2.000    nolabel_line16/Q[1]
    SLICE_X113Y92        LUT4 (Prop_lut4_I2_O)        0.045     2.045 r  nolabel_line16/ar_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.451    ar_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         1.325     3.777 r  ar_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.777    ar[1]
    U12                                                               r  ar[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line16/num_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.553ns (74.543%)  route 0.530ns (25.457%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.635     1.721    nolabel_line16/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line16/num_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  nolabel_line16/num_q_reg[2]/Q
                         net (fo=9, routed)           0.147     2.032    nolabel_line16/num_q_reg[2]
    SLICE_X113Y92        LUT4 (Prop_lut4_I1_O)        0.045     2.077 r  nolabel_line16/ar_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.383     2.460    ar_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         1.344     3.804 r  ar_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.804    ar[5]
    T15                                                               r  ar[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line16/num_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.542ns (70.273%)  route 0.652ns (29.727%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.635     1.721    nolabel_line16/CLK
    SLICE_X112Y92        FDCE                                         r  nolabel_line16/num_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  nolabel_line16/num_q_reg[2]/Q
                         net (fo=9, routed)           0.147     2.032    nolabel_line16/num_q_reg[2]
    SLICE_X113Y92        LUT4 (Prop_lut4_I2_O)        0.045     2.077 r  nolabel_line16/ar_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.505     2.582    ar_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.333     3.915 r  ar_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.915    ar[4]
    V15                                                               r  ar[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line16/num_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ar[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.487ns (59.800%)  route 0.999ns (40.200%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.635     1.721    nolabel_line16/CLK
    SLICE_X113Y92        FDCE                                         r  nolabel_line16/num_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  nolabel_line16/num_q_reg[3]/Q
                         net (fo=8, routed)           0.257     2.119    nolabel_line16/num_q_reg[3]
    SLICE_X113Y92        LUT4 (Prop_lut4_I0_O)        0.044     2.163 r  nolabel_line16/ar_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.743     2.906    ar_OBUF[6]
    R16                  OBUF (Prop_obuf_I_O)         1.302     4.207 r  ar_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.207    ar[6]
    R16                                                               r  ar[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            nolabel_line13/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.345ns  (logic 3.156ns (42.968%)  route 4.189ns (57.032%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT5=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=34, routed)          4.189     5.653    nolabel_line13/btn_IBUF[0]
    SLICE_X111Y89        LUT5 (Prop_lut5_I1_O)        0.124     5.777 r  nolabel_line13/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     5.777    nolabel_line13/counter[0]_i_5_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.327 r  nolabel_line13/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.327    nolabel_line13/counter_reg[0]_i_1_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  nolabel_line13/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.441    nolabel_line13/counter_reg[4]_i_1_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.555 r  nolabel_line13/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.555    nolabel_line13/counter_reg[8]_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  nolabel_line13/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    nolabel_line13/counter_reg[12]_i_1_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  nolabel_line13/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.783    nolabel_line13/counter_reg[16]_i_1_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  nolabel_line13/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    nolabel_line13/counter_reg[20]_i_1_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  nolabel_line13/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    nolabel_line13/counter_reg[24]_i_1_n_0
    SLICE_X111Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.345 r  nolabel_line13/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.345    nolabel_line13/counter_reg[28]_i_1_n_6
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.686     5.450    nolabel_line13/CLK
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[29]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            nolabel_line13/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.324ns  (logic 3.135ns (42.805%)  route 4.189ns (57.195%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT5=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=34, routed)          4.189     5.653    nolabel_line13/btn_IBUF[0]
    SLICE_X111Y89        LUT5 (Prop_lut5_I1_O)        0.124     5.777 r  nolabel_line13/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     5.777    nolabel_line13/counter[0]_i_5_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.327 r  nolabel_line13/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.327    nolabel_line13/counter_reg[0]_i_1_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  nolabel_line13/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.441    nolabel_line13/counter_reg[4]_i_1_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.555 r  nolabel_line13/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.555    nolabel_line13/counter_reg[8]_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  nolabel_line13/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    nolabel_line13/counter_reg[12]_i_1_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  nolabel_line13/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.783    nolabel_line13/counter_reg[16]_i_1_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  nolabel_line13/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    nolabel_line13/counter_reg[20]_i_1_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  nolabel_line13/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    nolabel_line13/counter_reg[24]_i_1_n_0
    SLICE_X111Y96        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.324 r  nolabel_line13/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.324    nolabel_line13/counter_reg[28]_i_1_n_4
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.686     5.450    nolabel_line13/CLK
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[31]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            nolabel_line13/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.250ns  (logic 3.061ns (42.221%)  route 4.189ns (57.779%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT5=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=34, routed)          4.189     5.653    nolabel_line13/btn_IBUF[0]
    SLICE_X111Y89        LUT5 (Prop_lut5_I1_O)        0.124     5.777 r  nolabel_line13/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     5.777    nolabel_line13/counter[0]_i_5_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.327 r  nolabel_line13/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.327    nolabel_line13/counter_reg[0]_i_1_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  nolabel_line13/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.441    nolabel_line13/counter_reg[4]_i_1_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.555 r  nolabel_line13/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.555    nolabel_line13/counter_reg[8]_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  nolabel_line13/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    nolabel_line13/counter_reg[12]_i_1_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  nolabel_line13/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.783    nolabel_line13/counter_reg[16]_i_1_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  nolabel_line13/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    nolabel_line13/counter_reg[20]_i_1_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  nolabel_line13/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    nolabel_line13/counter_reg[24]_i_1_n_0
    SLICE_X111Y96        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.250 r  nolabel_line13/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.250    nolabel_line13/counter_reg[28]_i_1_n_5
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.686     5.450    nolabel_line13/CLK
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[30]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            nolabel_line13/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.234ns  (logic 3.045ns (42.093%)  route 4.189ns (57.907%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT5=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=34, routed)          4.189     5.653    nolabel_line13/btn_IBUF[0]
    SLICE_X111Y89        LUT5 (Prop_lut5_I1_O)        0.124     5.777 r  nolabel_line13/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     5.777    nolabel_line13/counter[0]_i_5_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.327 r  nolabel_line13/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.327    nolabel_line13/counter_reg[0]_i_1_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  nolabel_line13/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.441    nolabel_line13/counter_reg[4]_i_1_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.555 r  nolabel_line13/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.555    nolabel_line13/counter_reg[8]_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  nolabel_line13/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    nolabel_line13/counter_reg[12]_i_1_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  nolabel_line13/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.783    nolabel_line13/counter_reg[16]_i_1_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  nolabel_line13/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    nolabel_line13/counter_reg[20]_i_1_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  nolabel_line13/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    nolabel_line13/counter_reg[24]_i_1_n_0
    SLICE_X111Y96        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.234 r  nolabel_line13/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.234    nolabel_line13/counter_reg[28]_i_1_n_7
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.686     5.450    nolabel_line13/CLK
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[28]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            nolabel_line13/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.231ns  (logic 3.042ns (42.069%)  route 4.189ns (57.931%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT5=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=34, routed)          4.189     5.653    nolabel_line13/btn_IBUF[0]
    SLICE_X111Y89        LUT5 (Prop_lut5_I1_O)        0.124     5.777 r  nolabel_line13/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     5.777    nolabel_line13/counter[0]_i_5_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.327 r  nolabel_line13/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.327    nolabel_line13/counter_reg[0]_i_1_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  nolabel_line13/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.441    nolabel_line13/counter_reg[4]_i_1_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.555 r  nolabel_line13/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.555    nolabel_line13/counter_reg[8]_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  nolabel_line13/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    nolabel_line13/counter_reg[12]_i_1_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  nolabel_line13/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.783    nolabel_line13/counter_reg[16]_i_1_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  nolabel_line13/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    nolabel_line13/counter_reg[20]_i_1_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.231 r  nolabel_line13/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.231    nolabel_line13/counter_reg[24]_i_1_n_6
    SLICE_X111Y95        FDCE                                         r  nolabel_line13/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.686     5.450    nolabel_line13/CLK
    SLICE_X111Y95        FDCE                                         r  nolabel_line13/counter_reg[25]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            nolabel_line13/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.210ns  (logic 3.021ns (41.900%)  route 4.189ns (58.100%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT5=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=34, routed)          4.189     5.653    nolabel_line13/btn_IBUF[0]
    SLICE_X111Y89        LUT5 (Prop_lut5_I1_O)        0.124     5.777 r  nolabel_line13/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     5.777    nolabel_line13/counter[0]_i_5_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.327 r  nolabel_line13/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.327    nolabel_line13/counter_reg[0]_i_1_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  nolabel_line13/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.441    nolabel_line13/counter_reg[4]_i_1_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.555 r  nolabel_line13/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.555    nolabel_line13/counter_reg[8]_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  nolabel_line13/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    nolabel_line13/counter_reg[12]_i_1_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  nolabel_line13/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.783    nolabel_line13/counter_reg[16]_i_1_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  nolabel_line13/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    nolabel_line13/counter_reg[20]_i_1_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.210 r  nolabel_line13/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.210    nolabel_line13/counter_reg[24]_i_1_n_4
    SLICE_X111Y95        FDCE                                         r  nolabel_line13/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.686     5.450    nolabel_line13/CLK
    SLICE_X111Y95        FDCE                                         r  nolabel_line13/counter_reg[27]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            nolabel_line13/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.136ns  (logic 2.947ns (41.298%)  route 4.189ns (58.702%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT5=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=34, routed)          4.189     5.653    nolabel_line13/btn_IBUF[0]
    SLICE_X111Y89        LUT5 (Prop_lut5_I1_O)        0.124     5.777 r  nolabel_line13/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     5.777    nolabel_line13/counter[0]_i_5_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.327 r  nolabel_line13/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.327    nolabel_line13/counter_reg[0]_i_1_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  nolabel_line13/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.441    nolabel_line13/counter_reg[4]_i_1_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.555 r  nolabel_line13/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.555    nolabel_line13/counter_reg[8]_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  nolabel_line13/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    nolabel_line13/counter_reg[12]_i_1_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  nolabel_line13/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.783    nolabel_line13/counter_reg[16]_i_1_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  nolabel_line13/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    nolabel_line13/counter_reg[20]_i_1_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.136 r  nolabel_line13/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.136    nolabel_line13/counter_reg[24]_i_1_n_5
    SLICE_X111Y95        FDCE                                         r  nolabel_line13/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.686     5.450    nolabel_line13/CLK
    SLICE_X111Y95        FDCE                                         r  nolabel_line13/counter_reg[26]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            nolabel_line13/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.120ns  (logic 2.931ns (41.166%)  route 4.189ns (58.834%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT5=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=34, routed)          4.189     5.653    nolabel_line13/btn_IBUF[0]
    SLICE_X111Y89        LUT5 (Prop_lut5_I1_O)        0.124     5.777 r  nolabel_line13/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     5.777    nolabel_line13/counter[0]_i_5_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.327 r  nolabel_line13/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.327    nolabel_line13/counter_reg[0]_i_1_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  nolabel_line13/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.441    nolabel_line13/counter_reg[4]_i_1_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.555 r  nolabel_line13/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.555    nolabel_line13/counter_reg[8]_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  nolabel_line13/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    nolabel_line13/counter_reg[12]_i_1_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  nolabel_line13/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.783    nolabel_line13/counter_reg[16]_i_1_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  nolabel_line13/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    nolabel_line13/counter_reg[20]_i_1_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.120 r  nolabel_line13/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.120    nolabel_line13/counter_reg[24]_i_1_n_7
    SLICE_X111Y95        FDCE                                         r  nolabel_line13/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.686     5.450    nolabel_line13/CLK
    SLICE_X111Y95        FDCE                                         r  nolabel_line13/counter_reg[24]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            nolabel_line13/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.117ns  (logic 2.928ns (41.141%)  route 4.189ns (58.859%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT5=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=34, routed)          4.189     5.653    nolabel_line13/btn_IBUF[0]
    SLICE_X111Y89        LUT5 (Prop_lut5_I1_O)        0.124     5.777 r  nolabel_line13/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     5.777    nolabel_line13/counter[0]_i_5_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.327 r  nolabel_line13/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.327    nolabel_line13/counter_reg[0]_i_1_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  nolabel_line13/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.441    nolabel_line13/counter_reg[4]_i_1_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.555 r  nolabel_line13/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.555    nolabel_line13/counter_reg[8]_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  nolabel_line13/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    nolabel_line13/counter_reg[12]_i_1_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  nolabel_line13/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.783    nolabel_line13/counter_reg[16]_i_1_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.117 r  nolabel_line13/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.117    nolabel_line13/counter_reg[20]_i_1_n_6
    SLICE_X111Y94        FDCE                                         r  nolabel_line13/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.686     5.450    nolabel_line13/CLK
    SLICE_X111Y94        FDCE                                         r  nolabel_line13/counter_reg[21]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            nolabel_line13/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.096ns  (logic 2.907ns (40.967%)  route 4.189ns (59.033%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT5=1)
  Clock Path Skew:        5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[1]_inst/O
                         net (fo=34, routed)          4.189     5.653    nolabel_line13/btn_IBUF[0]
    SLICE_X111Y89        LUT5 (Prop_lut5_I1_O)        0.124     5.777 r  nolabel_line13/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     5.777    nolabel_line13/counter[0]_i_5_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.327 r  nolabel_line13/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.327    nolabel_line13/counter_reg[0]_i_1_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  nolabel_line13/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.441    nolabel_line13/counter_reg[4]_i_1_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.555 r  nolabel_line13/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.555    nolabel_line13/counter_reg[8]_i_1_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.669 r  nolabel_line13/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    nolabel_line13/counter_reg[12]_i_1_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  nolabel_line13/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.783    nolabel_line13/counter_reg[16]_i_1_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.096 r  nolabel_line13/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.096    nolabel_line13/counter_reg[20]_i_1_n_4
    SLICE_X111Y94        FDCE                                         r  nolabel_line13/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.686     5.450    nolabel_line13/CLK
    SLICE_X111Y94        FDCE                                         r  nolabel_line13/counter_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            nolabel_line13/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.281ns (23.567%)  route 0.910ns (76.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=72, routed)          0.910     1.191    nolabel_line13/btn_IBUF[1]
    SLICE_X111Y95        FDCE                                         f  nolabel_line13/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.250    nolabel_line13/CLK
    SLICE_X111Y95        FDCE                                         r  nolabel_line13/counter_reg[24]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            nolabel_line13/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.281ns (23.567%)  route 0.910ns (76.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=72, routed)          0.910     1.191    nolabel_line13/btn_IBUF[1]
    SLICE_X111Y95        FDCE                                         f  nolabel_line13/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.250    nolabel_line13/CLK
    SLICE_X111Y95        FDCE                                         r  nolabel_line13/counter_reg[25]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            nolabel_line13/counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.281ns (23.567%)  route 0.910ns (76.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=72, routed)          0.910     1.191    nolabel_line13/btn_IBUF[1]
    SLICE_X111Y95        FDCE                                         f  nolabel_line13/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.250    nolabel_line13/CLK
    SLICE_X111Y95        FDCE                                         r  nolabel_line13/counter_reg[26]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            nolabel_line13/counter_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.281ns (23.567%)  route 0.910ns (76.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=72, routed)          0.910     1.191    nolabel_line13/btn_IBUF[1]
    SLICE_X111Y95        FDCE                                         f  nolabel_line13/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.250    nolabel_line13/CLK
    SLICE_X111Y95        FDCE                                         r  nolabel_line13/counter_reg[27]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            nolabel_line13/counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.281ns (22.358%)  route 0.974ns (77.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=72, routed)          0.974     1.255    nolabel_line13/btn_IBUF[1]
    SLICE_X111Y94        FDCE                                         f  nolabel_line13/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.250    nolabel_line13/CLK
    SLICE_X111Y94        FDCE                                         r  nolabel_line13/counter_reg[20]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            nolabel_line13/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.281ns (22.358%)  route 0.974ns (77.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=72, routed)          0.974     1.255    nolabel_line13/btn_IBUF[1]
    SLICE_X111Y94        FDCE                                         f  nolabel_line13/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.250    nolabel_line13/CLK
    SLICE_X111Y94        FDCE                                         r  nolabel_line13/counter_reg[21]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            nolabel_line13/counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.281ns (22.358%)  route 0.974ns (77.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=72, routed)          0.974     1.255    nolabel_line13/btn_IBUF[1]
    SLICE_X111Y94        FDCE                                         f  nolabel_line13/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.250    nolabel_line13/CLK
    SLICE_X111Y94        FDCE                                         r  nolabel_line13/counter_reg[22]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            nolabel_line13/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.281ns (22.358%)  route 0.974ns (77.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=72, routed)          0.974     1.255    nolabel_line13/btn_IBUF[1]
    SLICE_X111Y94        FDCE                                         f  nolabel_line13/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.250    nolabel_line13/CLK
    SLICE_X111Y94        FDCE                                         r  nolabel_line13/counter_reg[23]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            nolabel_line13/counter_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.281ns (21.499%)  route 1.024ns (78.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=72, routed)          1.024     1.305    nolabel_line13/btn_IBUF[1]
    SLICE_X111Y96        FDCE                                         f  nolabel_line13/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.250    nolabel_line13/CLK
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[28]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            nolabel_line13/counter_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.281ns (21.499%)  route 1.024ns (78.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  btn_IBUF[2]_inst/O
                         net (fo=72, routed)          1.024     1.305    nolabel_line13/btn_IBUF[1]
    SLICE_X111Y96        FDCE                                         f  nolabel_line13/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.250    nolabel_line13/CLK
    SLICE_X111Y96        FDCE                                         r  nolabel_line13/counter_reg[29]/C





