// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_append_payload_64_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        tx_rethShift2payFifo_dout,
        tx_rethShift2payFifo_num_data_valid,
        tx_rethShift2payFifo_fifo_cap,
        tx_rethShift2payFifo_empty_n,
        tx_rethShift2payFifo_read,
        tx_aethShift2payFifo_dout,
        tx_aethShift2payFifo_num_data_valid,
        tx_aethShift2payFifo_fifo_cap,
        tx_aethShift2payFifo_empty_n,
        tx_aethShift2payFifo_read,
        tx_exh2payFifo_dout,
        tx_exh2payFifo_num_data_valid,
        tx_exh2payFifo_fifo_cap,
        tx_exh2payFifo_empty_n,
        tx_exh2payFifo_read,
        tx_rawPayFifo_dout,
        tx_rawPayFifo_num_data_valid,
        tx_rawPayFifo_fifo_cap,
        tx_rawPayFifo_empty_n,
        tx_rawPayFifo_read,
        tx_packetInfoFifo_dout,
        tx_packetInfoFifo_num_data_valid,
        tx_packetInfoFifo_fifo_cap,
        tx_packetInfoFifo_empty_n,
        tx_packetInfoFifo_read,
        tx_exh2shiftFifo_din,
        tx_exh2shiftFifo_num_data_valid,
        tx_exh2shiftFifo_fifo_cap,
        tx_exh2shiftFifo_full_n,
        tx_exh2shiftFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] tx_rethShift2payFifo_dout;
input  [1:0] tx_rethShift2payFifo_num_data_valid;
input  [1:0] tx_rethShift2payFifo_fifo_cap;
input   tx_rethShift2payFifo_empty_n;
output   tx_rethShift2payFifo_read;
input  [127:0] tx_aethShift2payFifo_dout;
input  [1:0] tx_aethShift2payFifo_num_data_valid;
input  [1:0] tx_aethShift2payFifo_fifo_cap;
input   tx_aethShift2payFifo_empty_n;
output   tx_aethShift2payFifo_read;
input  [127:0] tx_exh2payFifo_dout;
input  [2:0] tx_exh2payFifo_num_data_valid;
input  [2:0] tx_exh2payFifo_fifo_cap;
input   tx_exh2payFifo_empty_n;
output   tx_exh2payFifo_read;
input  [127:0] tx_rawPayFifo_dout;
input  [2:0] tx_rawPayFifo_num_data_valid;
input  [2:0] tx_rawPayFifo_fifo_cap;
input   tx_rawPayFifo_empty_n;
output   tx_rawPayFifo_read;
input  [2:0] tx_packetInfoFifo_dout;
input  [1:0] tx_packetInfoFifo_num_data_valid;
input  [1:0] tx_packetInfoFifo_fifo_cap;
input   tx_packetInfoFifo_empty_n;
output   tx_packetInfoFifo_read;
output  [127:0] tx_exh2shiftFifo_din;
input  [1:0] tx_exh2shiftFifo_num_data_valid;
input  [1:0] tx_exh2shiftFifo_fifo_cap;
input   tx_exh2shiftFifo_full_n;
output   tx_exh2shiftFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tx_rethShift2payFifo_read;
reg tx_aethShift2payFifo_read;
reg tx_exh2payFifo_read;
reg tx_rawPayFifo_read;
reg tx_packetInfoFifo_read;
reg[127:0] tx_exh2shiftFifo_din;
reg tx_exh2shiftFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_267_i_nbreadreq_fu_86_p3;
reg    ap_predicate_op35_read_state1;
wire   [0:0] tmp_266_i_nbreadreq_fu_100_p3;
reg    ap_predicate_op44_read_state1;
wire   [0:0] tmp_i_268_nbreadreq_fu_114_p3;
reg    ap_predicate_op60_read_state1;
wire   [0:0] tmp_265_i_nbreadreq_fu_128_p3;
reg    ap_predicate_op78_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_142_p3;
reg    ap_predicate_op88_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] state_6_load_reg_385;
reg   [0:0] tmp_267_i_reg_400;
reg    ap_predicate_op98_write_state2;
reg   [0:0] tmp_266_i_reg_412;
reg    ap_predicate_op102_write_state2;
reg   [0:0] tmp_i_268_reg_434;
reg   [0:0] tmp_89_reg_444;
reg    ap_predicate_op103_write_state2;
reg   [0:0] info_hasPayload_load_reg_396;
reg    ap_predicate_op105_write_state2;
reg   [0:0] info_isAETH_load_reg_392;
reg    ap_predicate_op108_write_state2;
reg   [0:0] tmp_265_i_reg_448;
reg    ap_predicate_op109_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [2:0] state_6;
reg   [0:0] firstPayload;
reg   [0:0] info_isAETH;
reg   [0:0] info_hasPayload;
reg   [31:0] prevWord_data_V_3;
reg    tx_packetInfoFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    tx_exh2payFifo_blk_n;
reg    tx_exh2shiftFifo_blk_n;
reg    tx_aethShift2payFifo_blk_n;
reg    tx_rethShift2payFifo_blk_n;
reg    tx_rawPayFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] info_isAETH_load_load_fu_191_p1;
wire   [0:0] info_hasPayload_load_load_fu_195_p1;
reg   [127:0] tx_rethShift2payFifo_read_reg_404;
wire   [63:0] currWord_data_V_fu_213_p1;
wire   [63:0] p_Result_s_fu_229_p5;
wire   [0:0] firstPayload_load_load_fu_187_p1;
reg   [8:0] tmp_reg_429;
reg   [127:0] tx_exh2payFifo_read_reg_438;
wire   [0:0] tmp_89_fu_273_p3;
reg   [127:0] tx_rawPayFifo_read_reg_452;
reg   [1:0] ap_phi_mux_storemerge_i_phi_fu_166_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge_i_reg_163;
wire   [63:0] ap_phi_reg_pp0_iter0_sendWord_data_V_16_reg_174;
reg   [63:0] ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174;
wire   [2:0] zext_ln1444_fu_287_p1;
wire   [2:0] select_ln1410_fu_349_p3;
wire   [0:0] currWord_last_V_26_fu_199_p3;
wire   [0:0] currWord_last_V_25_fu_217_p3;
wire   [0:0] currWord_last_V_fu_297_p3;
wire   [0:0] trunc_ln1408_fu_317_p1;
wire   [31:0] trunc_ln1423_fu_263_p1;
reg    ap_block_pp0_stage0_01001;
wire   [127:0] zext_ln1476_fu_370_p1;
wire   [127:0] tmp_92_fu_375_p4;
wire   [0:0] tmp_86_fu_321_p3;
wire   [72:0] tmp_s_fu_363_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_278;
reg    ap_condition_257;
reg    ap_condition_292;
reg    ap_condition_274;
reg    ap_condition_111;
reg    ap_condition_299;
reg    ap_condition_304;
reg    ap_condition_308;
reg    ap_condition_314;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 state_6 = 3'd0;
#0 firstPayload = 1'd1;
#0 info_isAETH = 1'd0;
#0 info_hasPayload = 1'd0;
#0 prevWord_data_V_3 = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((1'b1 == ap_condition_292)) begin
            ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174 <= currWord_data_V_fu_213_p1;
        end else if ((1'b1 == ap_condition_257)) begin
            ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174 <= p_Result_s_fu_229_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174 <= ap_phi_reg_pp0_iter0_sendWord_data_V_16_reg_174;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((1'b1 == ap_condition_111)) begin
            firstPayload <= 1'd1;
        end else if ((1'b1 == ap_condition_257)) begin
            firstPayload <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((1'b1 == ap_condition_111)) begin
            state_6 <= select_ln1410_fu_349_p3;
        end else if ((1'b1 == ap_condition_314)) begin
            state_6 <= 3'd0;
        end else if ((1'b1 == ap_condition_278)) begin
            state_6 <= zext_ln1444_fu_287_p1;
        end else if ((1'b1 == ap_condition_308)) begin
            state_6 <= 3'd0;
        end else if ((1'b1 == ap_condition_304)) begin
            state_6 <= 3'd0;
        end else if ((1'b1 == ap_condition_299)) begin
            state_6 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_6 == 3'd4) & ~(state_6 == 3'd1) & ~(state_6 == 3'd2) & ~(state_6 == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1))) begin
        info_hasPayload <= tx_packetInfoFifo_dout[32'd2];
        info_isAETH <= trunc_ln1408_fu_317_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        info_hasPayload_load_reg_396 <= info_hasPayload;
        info_isAETH_load_reg_392 <= info_isAETH;
        state_6_load_reg_385 <= state_6;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_268_nbreadreq_fu_114_p3 == 1'd1) & (state_6 == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        prevWord_data_V_3 <= trunc_ln1423_fu_263_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((state_6 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_265_i_reg_448 <= tmp_265_i_nbreadreq_fu_128_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_6 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_266_i_reg_412 <= tmp_266_i_nbreadreq_fu_100_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_6 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_267_i_reg_400 <= tmp_267_i_nbreadreq_fu_86_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_268_nbreadreq_fu_114_p3 == 1'd1) & (state_6 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_89_reg_444 <= tx_exh2payFifo_dout[128'd72];
    end
end

always @ (posedge ap_clk) begin
    if (((state_6 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_268_reg_434 <= tmp_i_268_nbreadreq_fu_114_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_266_i_nbreadreq_fu_100_p3 == 1'd1) & (state_6 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_429 <= {{tx_aethShift2payFifo_dout[72:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op60_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_exh2payFifo_read_reg_438 <= tx_exh2payFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op78_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_rawPayFifo_read_reg_452 <= tx_rawPayFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op35_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_rethShift2payFifo_read_reg_404 <= tx_rethShift2payFifo_dout;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_278)) begin
        if ((info_isAETH_load_load_fu_191_p1 == 1'd1)) begin
            ap_phi_mux_storemerge_i_phi_fu_166_p4 = 2'd2;
        end else if ((info_isAETH_load_load_fu_191_p1 == 1'd0)) begin
            ap_phi_mux_storemerge_i_phi_fu_166_p4 = 2'd3;
        end else begin
            ap_phi_mux_storemerge_i_phi_fu_166_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_163;
        end
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_166_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_163;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op44_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        tx_aethShift2payFifo_blk_n = tx_aethShift2payFifo_empty_n;
    end else begin
        tx_aethShift2payFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op44_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_aethShift2payFifo_read = 1'b1;
    end else begin
        tx_aethShift2payFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op60_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        tx_exh2payFifo_blk_n = tx_exh2payFifo_empty_n;
    end else begin
        tx_exh2payFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op60_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_exh2payFifo_read = 1'b1;
    end else begin
        tx_exh2payFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op109_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op108_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op103_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op102_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op98_write_state2 == 1'b1)))) begin
        tx_exh2shiftFifo_blk_n = tx_exh2shiftFifo_full_n;
    end else begin
        tx_exh2shiftFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op109_write_state2 == 1'b1))) begin
        tx_exh2shiftFifo_din = tx_rawPayFifo_read_reg_452;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op108_write_state2 == 1'b1))) begin
        tx_exh2shiftFifo_din = tmp_92_fu_375_p4;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op105_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op103_write_state2 == 1'b1)))) begin
        tx_exh2shiftFifo_din = tx_exh2payFifo_read_reg_438;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op102_write_state2 == 1'b1))) begin
        tx_exh2shiftFifo_din = zext_ln1476_fu_370_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op98_write_state2 == 1'b1))) begin
        tx_exh2shiftFifo_din = tx_rethShift2payFifo_read_reg_404;
    end else begin
        tx_exh2shiftFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op109_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op108_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op105_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op103_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op102_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op98_write_state2 == 1'b1)))) begin
        tx_exh2shiftFifo_write = 1'b1;
    end else begin
        tx_exh2shiftFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op88_read_state1 == 1'b1))) begin
        tx_packetInfoFifo_blk_n = tx_packetInfoFifo_empty_n;
    end else begin
        tx_packetInfoFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op88_read_state1 == 1'b1))) begin
        tx_packetInfoFifo_read = 1'b1;
    end else begin
        tx_packetInfoFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op78_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        tx_rawPayFifo_blk_n = tx_rawPayFifo_empty_n;
    end else begin
        tx_rawPayFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op78_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_rawPayFifo_read = 1'b1;
    end else begin
        tx_rawPayFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op35_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        tx_rethShift2payFifo_blk_n = tx_rethShift2payFifo_empty_n;
    end else begin
        tx_rethShift2payFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op35_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_rethShift2payFifo_read = 1'b1;
    end else begin
        tx_rethShift2payFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op109_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op108_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op105_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op103_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op102_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op98_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op78_read_state1 == 1'b1) & (tx_rawPayFifo_empty_n == 1'b0)) | ((ap_predicate_op60_read_state1 == 1'b1) & (tx_exh2payFifo_empty_n == 1'b0)) | ((ap_predicate_op44_read_state1 == 1'b1) & (tx_aethShift2payFifo_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (tx_rethShift2payFifo_empty_n == 1'b0)) | ((tx_packetInfoFifo_empty_n == 1'b0) & (ap_predicate_op88_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op109_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op108_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op105_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op103_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op102_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op98_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op78_read_state1 == 1'b1) & (tx_rawPayFifo_empty_n == 1'b0)) | ((ap_predicate_op60_read_state1 == 1'b1) & (tx_exh2payFifo_empty_n == 1'b0)) | ((ap_predicate_op44_read_state1 == 1'b1) & (tx_aethShift2payFifo_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (tx_rethShift2payFifo_empty_n == 1'b0)) | ((tx_packetInfoFifo_empty_n == 1'b0) & (ap_predicate_op88_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op109_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op108_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op105_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op103_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op102_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op98_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op78_read_state1 == 1'b1) & (tx_rawPayFifo_empty_n == 1'b0)) | ((ap_predicate_op60_read_state1 == 1'b1) & (tx_exh2payFifo_empty_n == 1'b0)) | ((ap_predicate_op44_read_state1 == 1'b1) & (tx_aethShift2payFifo_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (tx_rethShift2payFifo_empty_n == 1'b0)) | ((tx_packetInfoFifo_empty_n == 1'b0) & (ap_predicate_op88_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op78_read_state1 == 1'b1) & (tx_rawPayFifo_empty_n == 1'b0)) | ((ap_predicate_op60_read_state1 == 1'b1) & (tx_exh2payFifo_empty_n == 1'b0)) | ((ap_predicate_op44_read_state1 == 1'b1) & (tx_aethShift2payFifo_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (tx_rethShift2payFifo_empty_n == 1'b0)) | ((tx_packetInfoFifo_empty_n == 1'b0) & (ap_predicate_op88_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op109_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op108_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op105_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op103_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op102_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)) | ((ap_predicate_op98_write_state2 == 1'b1) & (tx_exh2shiftFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_111 = (~(state_6 == 3'd4) & ~(state_6 == 3'd1) & ~(state_6 == 3'd2) & ~(state_6 == 3'd3) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_257 = ((tmp_266_i_nbreadreq_fu_100_p3 == 1'd1) & (state_6 == 3'd2) & (firstPayload_load_load_fu_187_p1 == 1'd1));
end

always @ (*) begin
    ap_condition_274 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_278 = ((tmp_i_268_nbreadreq_fu_114_p3 == 1'd1) & (state_6 == 3'd1) & (tmp_89_fu_273_p3 == 1'd1) & (info_hasPayload_load_load_fu_195_p1 == 1'd1));
end

always @ (*) begin
    ap_condition_292 = ((tmp_266_i_nbreadreq_fu_100_p3 == 1'd1) & (state_6 == 3'd2) & (firstPayload_load_load_fu_187_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_299 = ((tmp_267_i_nbreadreq_fu_86_p3 == 1'd1) & (state_6 == 3'd3) & (currWord_last_V_26_fu_199_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_304 = ((tmp_266_i_nbreadreq_fu_100_p3 == 1'd1) & (state_6 == 3'd2) & (currWord_last_V_25_fu_217_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_308 = ((tmp_i_268_nbreadreq_fu_114_p3 == 1'd1) & (state_6 == 3'd1) & (tmp_89_fu_273_p3 == 1'd1) & (info_hasPayload_load_load_fu_195_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_314 = ((tmp_265_i_nbreadreq_fu_128_p3 == 1'd1) & (state_6 == 3'd4) & (currWord_last_V_fu_297_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_sendWord_data_V_16_reg_174 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge_i_reg_163 = 'bx;

always @ (*) begin
    ap_predicate_op102_write_state2 = ((tmp_266_i_reg_412 == 1'd1) & (state_6_load_reg_385 == 3'd2));
end

always @ (*) begin
    ap_predicate_op103_write_state2 = ((tmp_89_reg_444 == 1'd0) & (tmp_i_268_reg_434 == 1'd1) & (state_6_load_reg_385 == 3'd1));
end

always @ (*) begin
    ap_predicate_op105_write_state2 = ((info_hasPayload_load_reg_396 == 1'd0) & (tmp_89_reg_444 == 1'd1) & (tmp_i_268_reg_434 == 1'd1) & (state_6_load_reg_385 == 3'd1));
end

always @ (*) begin
    ap_predicate_op108_write_state2 = ((info_isAETH_load_reg_392 == 1'd0) & (info_hasPayload_load_reg_396 == 1'd1) & (tmp_89_reg_444 == 1'd1) & (tmp_i_268_reg_434 == 1'd1) & (state_6_load_reg_385 == 3'd1));
end

always @ (*) begin
    ap_predicate_op109_write_state2 = ((tmp_265_i_reg_448 == 1'd1) & (state_6_load_reg_385 == 3'd4));
end

always @ (*) begin
    ap_predicate_op35_read_state1 = ((tmp_267_i_nbreadreq_fu_86_p3 == 1'd1) & (state_6 == 3'd3));
end

always @ (*) begin
    ap_predicate_op44_read_state1 = ((tmp_266_i_nbreadreq_fu_100_p3 == 1'd1) & (state_6 == 3'd2));
end

always @ (*) begin
    ap_predicate_op60_read_state1 = ((tmp_i_268_nbreadreq_fu_114_p3 == 1'd1) & (state_6 == 3'd1));
end

always @ (*) begin
    ap_predicate_op78_read_state1 = ((tmp_265_i_nbreadreq_fu_128_p3 == 1'd1) & (state_6 == 3'd4));
end

always @ (*) begin
    ap_predicate_op88_read_state1 = (~(state_6 == 3'd4) & ~(state_6 == 3'd1) & ~(state_6 == 3'd2) & ~(state_6 == 3'd3) & (tmp_i_nbreadreq_fu_142_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op98_write_state2 = ((tmp_267_i_reg_400 == 1'd1) & (state_6_load_reg_385 == 3'd3));
end

assign currWord_data_V_fu_213_p1 = tx_aethShift2payFifo_dout[63:0];

assign currWord_last_V_25_fu_217_p3 = tx_aethShift2payFifo_dout[128'd72];

assign currWord_last_V_26_fu_199_p3 = tx_rethShift2payFifo_dout[128'd72];

assign currWord_last_V_fu_297_p3 = tx_rawPayFifo_dout[128'd72];

assign firstPayload_load_load_fu_187_p1 = firstPayload;

assign info_hasPayload_load_load_fu_195_p1 = info_hasPayload;

assign info_isAETH_load_load_fu_191_p1 = info_isAETH;

assign p_Result_s_fu_229_p5 = {{currWord_data_V_fu_213_p1[63:32]}, {prevWord_data_V_3}};

assign select_ln1410_fu_349_p3 = ((tmp_86_fu_321_p3[0:0] == 1'b1) ? 3'd1 : 3'd4);

assign tmp_265_i_nbreadreq_fu_128_p3 = tx_rawPayFifo_empty_n;

assign tmp_266_i_nbreadreq_fu_100_p3 = tx_aethShift2payFifo_empty_n;

assign tmp_267_i_nbreadreq_fu_86_p3 = tx_rethShift2payFifo_empty_n;

assign tmp_86_fu_321_p3 = tx_packetInfoFifo_dout[32'd1];

assign tmp_89_fu_273_p3 = tx_exh2payFifo_dout[128'd72];

assign tmp_92_fu_375_p4 = {tx_exh2payFifo_read_reg_438[128 - 1:73], |(1'd0), tx_exh2payFifo_read_reg_438[71:0]};

assign tmp_i_268_nbreadreq_fu_114_p3 = tx_exh2payFifo_empty_n;

assign tmp_i_nbreadreq_fu_142_p3 = tx_packetInfoFifo_empty_n;

assign tmp_s_fu_363_p3 = {{tmp_reg_429}, {ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174}};

assign trunc_ln1408_fu_317_p1 = tx_packetInfoFifo_dout[0:0];

assign trunc_ln1423_fu_263_p1 = tx_exh2payFifo_dout[31:0];

assign zext_ln1444_fu_287_p1 = ap_phi_mux_storemerge_i_phi_fu_166_p4;

assign zext_ln1476_fu_370_p1 = tmp_s_fu_363_p3;

endmodule //rocev2_top_append_payload_64_s
