
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore controller ...


----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore controller ...


----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic VHDL template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Users/asuardi/UK_Imperial/Research/Algorithms/Hardware_optimal_MPC/FPGA_impl
ementatation/IPcontroller/MyProcessorIPLib/pcores/controller_v1_00_a/data/../hdl
/vhdl/user_logic.vhd" in Library controller_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Users/asuardi/UK_Imperial/Research/Algorithms/Hardware_optimal_MPC/FPGA_impl
ementatation/IPcontroller/MyProcessorIPLib/pcores/controller_v1_00_a/data/../hdl
/vhdl/controller.vhd" in Library controller_v1_00_a.
Entity <controller> compiled.
Entity <controller> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = controller
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3588 - Unable to delete temporary XST project file
   C:\Users\asuardi\UK_Imperial\Research\Algorithms\Hardware_optimal_MPC\FPGA_im
   plementatation\IPcontroller\MyProcessorIPLib\pcores\controller_v1_00_a\data\_
   controller_xst.prj : 13
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
Creating projnav directory ...
Generating ProjNav support files ...
ProjNav support files successfully generated ...
Creating synthesis directory ...
Generating XST synthesis support files ...
XST synthesis support files successfully generated ...
Creating BFM simulation XPS project directory ...
Creating BFM simulation pcores directory ...
Generating BFM simulation testbench pcore ...
Generating BFM simulation platform hardware description file (.mhs) ...
BFM simulation test platform successfully generated ...
Creating BFM simulation scripts directory ...
Generating BFM simulation script files ...
BFM simulation testbench file (bfm_system_tb.v) successfully generated ...
Generating other BFM simulation project files ...
BFM simulation README file successfully generated ...
BFM simulation XPS project file successfully generated ...
BFM simulation files successfully generated ...
Creating software driver data directory ...
Generating software driver XPS interface (mdd/tcl) files ...
Software driver data definition file (.mdd) successfully generated ...
Software driver data generation file (.tcl) successfully generated ...
Creating software driver src directory ...
Generating software driver template files ...
Software driver compile file (Makefile) successfully generated ...
output user slave register(s) offset to software driver header ...
Software driver header file (.h) successfully generated ...
Software driver source file (.c) successfully generated ...
Software driver SelfTest file (.c) successfully generated ...
Software driver template files successfully generated ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under
C:\Users\asuardi\UK_Imperial\Research\Algorithms\Hardware_optimal_MPC\FPGA_imple
mentatation\IPcontroller\MyProcessorIPLib/pcores/controller_v1_00_a and
peripheral software templates under
C:\Users\asuardi\UK_Imperial\Research\Algorithms\Hardware_optimal_MPC\FPGA_imple
mentatation\IPcontroller\MyProcessorIPLib/drivers/controller_v1_00_a
respectively.

Peripheral Summary:

  top name       : controller
  version        : 1.00.a
  type           : AXI4LITE slave
  features       : slave attachment
                   user s/w registers

Address Block Summary:

  user logic slv : C_BASEADDR + 0x00000000
                 : C_BASEADDR + 0x000000FF

File Summary

  - HDL source -
C:\Users\asuardi\UK_Imperial\Research\Algorithms\Hardware_optimal_MPC\FPGA_imple
mentatation\IPcontroller\MyProcessorIPLib/pcores/controller_v1_00_a/hdl
  top entity     : vhdl/controller.vhd
  user logic     : vhdl/user_logic.vhd

  - XPS interface -
C:\Users\asuardi\UK_Imperial\Research\Algorithms\Hardware_optimal_MPC\FPGA_imple
mentatation\IPcontroller\MyProcessorIPLib/pcores/controller_v1_00_a/data
  mpd            : controller_v2_1_0.mpd
  pao            : controller_v2_1_0.pao

  - ISE project -
C:\Users\asuardi\UK_Imperial\Research\Algorithms\Hardware_optimal_MPC\FPGA_imple
mentatation\IPcontroller\MyProcessorIPLib/pcores/controller_v1_00_a/devl/projnav
  ise project    : controller.xise
  tcl script     : controller.tcl


  - XST synthesis -
C:\Users\asuardi\UK_Imperial\Research\Algorithms\Hardware_optimal_MPC\FPGA_imple
mentatation\IPcontroller\MyProcessorIPLib/pcores/controller_v1_00_a/devl/synthes
is
  xst script     : controller_xst.scr
  xst project    : controller_xst.prj

  - BFM simulation project -
C:\Users\asuardi\UK_Imperial\Research\Algorithms\Hardware_optimal_MPC\FPGA_imple
mentatation\IPcontroller\MyProcessorIPLib/pcores/controller_v1_00_a/devl/bfmsim
  bfm sim help   : README.txt
  bfm platform   : bfm_system.mhs
  xps project    : bfm_system.xmp
  bfm testbench template: scripts/bfm_system_tb.v

  - Misc file -
C:\Users\asuardi\UK_Imperial\Research\Algorithms\Hardware_optimal_MPC\FPGA_imple
mentatation\IPcontroller\MyProcessorIPLib/pcores/controller_v1_00_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log

  - Driver source -
C:\Users\asuardi\UK_Imperial\Research\Algorithms\Hardware_optimal_MPC\FPGA_imple
mentatation\IPcontroller\MyProcessorIPLib/drivers/controller_v1_00_a/src
  makefile       : Makefile
  header         : controller.h
  source         : controller.c
  selftest       : controller_selftest.c

  - Driver interface -
C:\Users\asuardi\UK_Imperial\Research\Algorithms\Hardware_optimal_MPC\FPGA_imple
mentatation\IPcontroller\MyProcessorIPLib/drivers/controller_v1_00_a/data
  mdd            : controller_v2_1_0.mdd
  tcl            : controller_v2_1_0.tcl


