INFO: [VRFC 10-163] Analyzing VHDL file "E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/Comb_ckt_all/Comb_ckt_all.srcs/sim_1/new/TB_LUT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_LUT
