Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 18 16:24:57 2018
| Host         : LAPTOP-ARTRU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clock/clk_int_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/clk_int_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/clk_int_reg[2]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: clock/etat_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: scoreDigit/Clk7Seg/NEW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 203 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.752        0.000                      0                   71        0.261        0.000                      0                   71        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.752        0.000                      0                   68        0.261        0.000                      0                   68        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.515        0.000                      0                    3        0.649        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.704ns (18.732%)  route 3.054ns (81.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    scoreDigit/Clk7Seg/clk
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  scoreDigit/Clk7Seg/compteur_reg[25]/Q
                         net (fo=2, routed)           0.881     6.422    scoreDigit/Clk7Seg/compteur_reg[25]
    SLICE_X8Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.546 r  scoreDigit/Clk7Seg/compteur[0]_i_7/O
                         net (fo=1, routed)           0.806     7.352    scoreDigit/Clk7Seg/compteur[0]_i_7_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.476 r  scoreDigit/Clk7Seg/compteur[0]_i_1/O
                         net (fo=33, routed)          1.368     8.843    scoreDigit/Clk7Seg/clear
    SLICE_X9Y36          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.445    14.786    scoreDigit/Clk7Seg/clk
    SLICE_X9Y36          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[28]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    14.596    scoreDigit/Clk7Seg/compteur_reg[28]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.704ns (18.732%)  route 3.054ns (81.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    scoreDigit/Clk7Seg/clk
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  scoreDigit/Clk7Seg/compteur_reg[25]/Q
                         net (fo=2, routed)           0.881     6.422    scoreDigit/Clk7Seg/compteur_reg[25]
    SLICE_X8Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.546 r  scoreDigit/Clk7Seg/compteur[0]_i_7/O
                         net (fo=1, routed)           0.806     7.352    scoreDigit/Clk7Seg/compteur[0]_i_7_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.476 r  scoreDigit/Clk7Seg/compteur[0]_i_1/O
                         net (fo=33, routed)          1.368     8.843    scoreDigit/Clk7Seg/clear
    SLICE_X9Y36          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.445    14.786    scoreDigit/Clk7Seg/clk
    SLICE_X9Y36          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[29]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    14.596    scoreDigit/Clk7Seg/compteur_reg[29]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.704ns (18.732%)  route 3.054ns (81.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    scoreDigit/Clk7Seg/clk
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  scoreDigit/Clk7Seg/compteur_reg[25]/Q
                         net (fo=2, routed)           0.881     6.422    scoreDigit/Clk7Seg/compteur_reg[25]
    SLICE_X8Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.546 r  scoreDigit/Clk7Seg/compteur[0]_i_7/O
                         net (fo=1, routed)           0.806     7.352    scoreDigit/Clk7Seg/compteur[0]_i_7_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.476 r  scoreDigit/Clk7Seg/compteur[0]_i_1/O
                         net (fo=33, routed)          1.368     8.843    scoreDigit/Clk7Seg/clear
    SLICE_X9Y36          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.445    14.786    scoreDigit/Clk7Seg/clk
    SLICE_X9Y36          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[30]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    14.596    scoreDigit/Clk7Seg/compteur_reg[30]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.704ns (18.732%)  route 3.054ns (81.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    scoreDigit/Clk7Seg/clk
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  scoreDigit/Clk7Seg/compteur_reg[25]/Q
                         net (fo=2, routed)           0.881     6.422    scoreDigit/Clk7Seg/compteur_reg[25]
    SLICE_X8Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.546 r  scoreDigit/Clk7Seg/compteur[0]_i_7/O
                         net (fo=1, routed)           0.806     7.352    scoreDigit/Clk7Seg/compteur[0]_i_7_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.476 r  scoreDigit/Clk7Seg/compteur[0]_i_1/O
                         net (fo=33, routed)          1.368     8.843    scoreDigit/Clk7Seg/clear
    SLICE_X9Y36          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.445    14.786    scoreDigit/Clk7Seg/clk
    SLICE_X9Y36          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[31]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    14.596    scoreDigit/Clk7Seg/compteur_reg[31]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.704ns (19.557%)  route 2.896ns (80.443%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.562     5.083    scoreDigit/Clk7Seg/clk
    SLICE_X9Y34          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     5.539 f  scoreDigit/Clk7Seg/compteur_reg[20]/Q
                         net (fo=2, routed)           0.861     6.400    scoreDigit/Clk7Seg/compteur_reg[20]
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.524 r  scoreDigit/Clk7Seg/compteur[0]_i_7/O
                         net (fo=1, routed)           0.806     7.330    scoreDigit/Clk7Seg/compteur[0]_i_7_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.454 r  scoreDigit/Clk7Seg/compteur[0]_i_1/O
                         net (fo=33, routed)          1.229     8.683    scoreDigit/Clk7Seg/clear
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.445    14.786    scoreDigit/Clk7Seg/clk
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[24]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y35          FDRE (Setup_fdre_C_R)       -0.429    14.596    scoreDigit/Clk7Seg/compteur_reg[24]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.704ns (19.557%)  route 2.896ns (80.443%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.562     5.083    scoreDigit/Clk7Seg/clk
    SLICE_X9Y34          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     5.539 f  scoreDigit/Clk7Seg/compteur_reg[20]/Q
                         net (fo=2, routed)           0.861     6.400    scoreDigit/Clk7Seg/compteur_reg[20]
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.524 r  scoreDigit/Clk7Seg/compteur[0]_i_7/O
                         net (fo=1, routed)           0.806     7.330    scoreDigit/Clk7Seg/compteur[0]_i_7_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.454 r  scoreDigit/Clk7Seg/compteur[0]_i_1/O
                         net (fo=33, routed)          1.229     8.683    scoreDigit/Clk7Seg/clear
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.445    14.786    scoreDigit/Clk7Seg/clk
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[25]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y35          FDRE (Setup_fdre_C_R)       -0.429    14.596    scoreDigit/Clk7Seg/compteur_reg[25]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.704ns (19.557%)  route 2.896ns (80.443%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.562     5.083    scoreDigit/Clk7Seg/clk
    SLICE_X9Y34          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     5.539 f  scoreDigit/Clk7Seg/compteur_reg[20]/Q
                         net (fo=2, routed)           0.861     6.400    scoreDigit/Clk7Seg/compteur_reg[20]
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.524 r  scoreDigit/Clk7Seg/compteur[0]_i_7/O
                         net (fo=1, routed)           0.806     7.330    scoreDigit/Clk7Seg/compteur[0]_i_7_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.454 r  scoreDigit/Clk7Seg/compteur[0]_i_1/O
                         net (fo=33, routed)          1.229     8.683    scoreDigit/Clk7Seg/clear
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.445    14.786    scoreDigit/Clk7Seg/clk
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[26]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y35          FDRE (Setup_fdre_C_R)       -0.429    14.596    scoreDigit/Clk7Seg/compteur_reg[26]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.704ns (19.557%)  route 2.896ns (80.443%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.562     5.083    scoreDigit/Clk7Seg/clk
    SLICE_X9Y34          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     5.539 f  scoreDigit/Clk7Seg/compteur_reg[20]/Q
                         net (fo=2, routed)           0.861     6.400    scoreDigit/Clk7Seg/compteur_reg[20]
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.524 r  scoreDigit/Clk7Seg/compteur[0]_i_7/O
                         net (fo=1, routed)           0.806     7.330    scoreDigit/Clk7Seg/compteur[0]_i_7_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.454 r  scoreDigit/Clk7Seg/compteur[0]_i_1/O
                         net (fo=33, routed)          1.229     8.683    scoreDigit/Clk7Seg/clear
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.445    14.786    scoreDigit/Clk7Seg/clk
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[27]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y35          FDRE (Setup_fdre_C_R)       -0.429    14.596    scoreDigit/Clk7Seg/compteur_reg[27]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.704ns (20.279%)  route 2.768ns (79.721%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    scoreDigit/Clk7Seg/clk
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  scoreDigit/Clk7Seg/compteur_reg[25]/Q
                         net (fo=2, routed)           0.881     6.422    scoreDigit/Clk7Seg/compteur_reg[25]
    SLICE_X8Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.546 r  scoreDigit/Clk7Seg/compteur[0]_i_7/O
                         net (fo=1, routed)           0.806     7.352    scoreDigit/Clk7Seg/compteur[0]_i_7_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.476 r  scoreDigit/Clk7Seg/compteur[0]_i_1/O
                         net (fo=33, routed)          1.081     8.557    scoreDigit/Clk7Seg/clear
    SLICE_X9Y34          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.444    14.785    scoreDigit/Clk7Seg/clk
    SLICE_X9Y34          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[20]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.429    14.595    scoreDigit/Clk7Seg/compteur_reg[20]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.038    

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.704ns (20.279%)  route 2.768ns (79.721%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     5.085    scoreDigit/Clk7Seg/clk
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     5.541 f  scoreDigit/Clk7Seg/compteur_reg[25]/Q
                         net (fo=2, routed)           0.881     6.422    scoreDigit/Clk7Seg/compteur_reg[25]
    SLICE_X8Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.546 r  scoreDigit/Clk7Seg/compteur[0]_i_7/O
                         net (fo=1, routed)           0.806     7.352    scoreDigit/Clk7Seg/compteur[0]_i_7_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I4_O)        0.124     7.476 r  scoreDigit/Clk7Seg/compteur[0]_i_1/O
                         net (fo=33, routed)          1.081     8.557    scoreDigit/Clk7Seg/clear
    SLICE_X9Y34          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.444    14.785    scoreDigit/Clk7Seg/clk
    SLICE_X9Y34          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[21]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.429    14.595    scoreDigit/Clk7Seg/compteur_reg[21]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.442    scoreDigit/Clk7Seg/clk
    SLICE_X9Y31          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  scoreDigit/Clk7Seg/compteur_reg[11]/Q
                         net (fo=2, routed)           0.117     1.700    scoreDigit/Clk7Seg/compteur_reg[11]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  scoreDigit/Clk7Seg/compteur_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    scoreDigit/Clk7Seg/compteur_reg[8]_i_1_n_4
    SLICE_X9Y31          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     1.954    scoreDigit/Clk7Seg/clk
    SLICE_X9Y31          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105     1.547    scoreDigit/Clk7Seg/compteur_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    scoreDigit/Clk7Seg/clk
    SLICE_X9Y34          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  scoreDigit/Clk7Seg/compteur_reg[23]/Q
                         net (fo=2, routed)           0.117     1.703    scoreDigit/Clk7Seg/compteur_reg[23]
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  scoreDigit/Clk7Seg/compteur_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    scoreDigit/Clk7Seg/compteur_reg[20]_i_1_n_4
    SLICE_X9Y34          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.957    scoreDigit/Clk7Seg/clk
    SLICE_X9Y34          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[23]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105     1.550    scoreDigit/Clk7Seg/compteur_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    scoreDigit/Clk7Seg/clk
    SLICE_X9Y36          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  scoreDigit/Clk7Seg/compteur_reg[31]/Q
                         net (fo=2, routed)           0.117     1.703    scoreDigit/Clk7Seg/compteur_reg[31]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  scoreDigit/Clk7Seg/compteur_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    scoreDigit/Clk7Seg/compteur_reg[28]_i_1_n_4
    SLICE_X9Y36          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    scoreDigit/Clk7Seg/clk
    SLICE_X9Y36          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[31]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.105     1.550    scoreDigit/Clk7Seg/compteur_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.441    scoreDigit/Clk7Seg/clk
    SLICE_X9Y30          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  scoreDigit/Clk7Seg/compteur_reg[7]/Q
                         net (fo=2, routed)           0.117     1.699    scoreDigit/Clk7Seg/compteur_reg[7]
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  scoreDigit/Clk7Seg/compteur_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    scoreDigit/Clk7Seg/compteur_reg[4]_i_1_n_4
    SLICE_X9Y30          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.953    scoreDigit/Clk7Seg/clk
    SLICE_X9Y30          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[7]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105     1.546    scoreDigit/Clk7Seg/compteur_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.561     1.444    scoreDigit/Clk7Seg/clk
    SLICE_X9Y33          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  scoreDigit/Clk7Seg/compteur_reg[19]/Q
                         net (fo=2, routed)           0.117     1.702    scoreDigit/Clk7Seg/compteur_reg[19]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  scoreDigit/Clk7Seg/compteur_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    scoreDigit/Clk7Seg/compteur_reg[16]_i_1_n_4
    SLICE_X9Y33          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.829     1.956    scoreDigit/Clk7Seg/clk
    SLICE_X9Y33          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[19]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.105     1.549    scoreDigit/Clk7Seg/compteur_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.560     1.443    scoreDigit/Clk7Seg/clk
    SLICE_X9Y32          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  scoreDigit/Clk7Seg/compteur_reg[15]/Q
                         net (fo=2, routed)           0.120     1.704    scoreDigit/Clk7Seg/compteur_reg[15]
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  scoreDigit/Clk7Seg/compteur_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    scoreDigit/Clk7Seg/compteur_reg[12]_i_1_n_4
    SLICE_X9Y32          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.955    scoreDigit/Clk7Seg/clk
    SLICE_X9Y32          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[15]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105     1.548    scoreDigit/Clk7Seg/compteur_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    scoreDigit/Clk7Seg/clk
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  scoreDigit/Clk7Seg/compteur_reg[27]/Q
                         net (fo=2, routed)           0.120     1.706    scoreDigit/Clk7Seg/compteur_reg[27]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  scoreDigit/Clk7Seg/compteur_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    scoreDigit/Clk7Seg/compteur_reg[24]_i_1_n_4
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    scoreDigit/Clk7Seg/clk
    SLICE_X9Y35          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.105     1.550    scoreDigit/Clk7Seg/compteur_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.557     1.440    scoreDigit/Clk7Seg/clk
    SLICE_X9Y29          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  scoreDigit/Clk7Seg/compteur_reg[3]/Q
                         net (fo=2, routed)           0.120     1.701    scoreDigit/Clk7Seg/compteur_reg[3]
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  scoreDigit/Clk7Seg/compteur_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.809    scoreDigit/Clk7Seg/compteur_reg[0]_i_2_n_4
    SLICE_X9Y29          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     1.952    scoreDigit/Clk7Seg/clk
    SLICE_X9Y29          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.105     1.545    scoreDigit/Clk7Seg/compteur_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    scoreDigit/Clk7Seg/clk
    SLICE_X9Y34          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  scoreDigit/Clk7Seg/compteur_reg[20]/Q
                         net (fo=2, routed)           0.114     1.700    scoreDigit/Clk7Seg/compteur_reg[20]
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.815 r  scoreDigit/Clk7Seg/compteur_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.815    scoreDigit/Clk7Seg/compteur_reg[20]_i_1_n_7
    SLICE_X9Y34          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.957    scoreDigit/Clk7Seg/clk
    SLICE_X9Y34          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[20]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105     1.550    scoreDigit/Clk7Seg/compteur_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 scoreDigit/Clk7Seg/compteur_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scoreDigit/Clk7Seg/compteur_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.560     1.443    scoreDigit/Clk7Seg/clk
    SLICE_X9Y32          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  scoreDigit/Clk7Seg/compteur_reg[12]/Q
                         net (fo=2, routed)           0.116     1.700    scoreDigit/Clk7Seg/compteur_reg[12]
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.815 r  scoreDigit/Clk7Seg/compteur_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.815    scoreDigit/Clk7Seg/compteur_reg[12]_i_1_n_7
    SLICE_X9Y32          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.955    scoreDigit/Clk7Seg/clk
    SLICE_X9Y32          FDRE                                         r  scoreDigit/Clk7Seg/compteur_reg[12]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105     1.548    scoreDigit/Clk7Seg/compteur_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y39   clock/clk_int_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y35   scoreDigit/Clk7Seg/NEW_CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y29    scoreDigit/Clk7Seg/compteur_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y31    scoreDigit/Clk7Seg/compteur_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y31    scoreDigit/Clk7Seg/compteur_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y32    scoreDigit/Clk7Seg/compteur_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y34    scoreDigit/Clk7Seg/compteur_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y34    scoreDigit/Clk7Seg/compteur_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y34    scoreDigit/Clk7Seg/compteur_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   scoreDigit/Clk7Seg/NEW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    scoreDigit/Clk7Seg/compteur_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    scoreDigit/Clk7Seg/compteur_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    scoreDigit/Clk7Seg/compteur_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    scoreDigit/Clk7Seg/compteur_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    scoreDigit/Clk7Seg/compteur_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    scoreDigit/Clk7Seg/compteur_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    scoreDigit/Clk7Seg/compteur_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    scoreDigit/Clk7Seg/compteur_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y39   clock/clk_int_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    scoreDigit/Clk7Seg/compteur_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    scoreDigit/Clk7Seg/compteur_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    scoreDigit/Clk7Seg/compteur_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30    scoreDigit/Clk7Seg/compteur_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30    scoreDigit/Clk7Seg/compteur_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30    scoreDigit/Clk7Seg/compteur_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    scoreDigit/Clk7Seg/compteur_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y31    scoreDigit/Clk7Seg/compteur_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y33    scoreDigit/Clk7Seg/compteur_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y33    scoreDigit/Clk7Seg/compteur_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 clock/clk_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clk_int_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.642ns (30.734%)  route 1.447ns (69.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.567     5.088    clock/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clock/clk_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  clock/clk_int_reg[2]/Q
                         net (fo=3, routed)           0.870     6.477    clock/clk_int[2]
    SLICE_X10Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.601 f  clock/clk_int[2]_i_2/O
                         net (fo=3, routed)           0.576     7.177    clock/clk_int[2]_i_2_n_0
    SLICE_X10Y39         FDCE                                         f  clock/clk_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.449    14.790    clock/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clock/clk_int_reg[1]/C
                         clock pessimism              0.298    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X10Y39         FDCE (Recov_fdce_C_CLR)     -0.361    14.692    clock/clk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 clock/clk_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clk_int_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.642ns (30.734%)  route 1.447ns (69.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.567     5.088    clock/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clock/clk_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  clock/clk_int_reg[2]/Q
                         net (fo=3, routed)           0.870     6.477    clock/clk_int[2]
    SLICE_X10Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.601 f  clock/clk_int[2]_i_2/O
                         net (fo=3, routed)           0.576     7.177    clock/clk_int[2]_i_2_n_0
    SLICE_X10Y39         FDCE                                         f  clock/clk_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.449    14.790    clock/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clock/clk_int_reg[0]/C
                         clock pessimism              0.298    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X10Y39         FDCE (Recov_fdce_C_CLR)     -0.319    14.734    clock/clk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  7.557    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 clock/clk_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clk_int_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.642ns (30.734%)  route 1.447ns (69.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.567     5.088    clock/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clock/clk_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  clock/clk_int_reg[2]/Q
                         net (fo=3, routed)           0.870     6.477    clock/clk_int[2]
    SLICE_X10Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.601 f  clock/clk_int[2]_i_2/O
                         net (fo=3, routed)           0.576     7.177    clock/clk_int[2]_i_2_n_0
    SLICE_X10Y39         FDCE                                         f  clock/clk_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.449    14.790    clock/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clock/clk_int_reg[2]/C
                         clock pessimism              0.298    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X10Y39         FDCE (Recov_fdce_C_CLR)     -0.319    14.734    clock/clk_int_reg[2]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  7.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 clock/clk_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clk_int_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.246ns (42.253%)  route 0.336ns (57.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.447    clock/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clock/clk_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  clock/clk_int_reg[1]/Q
                         net (fo=4, routed)           0.157     1.752    clock/clk_int[1]
    SLICE_X10Y39         LUT4 (Prop_lut4_I2_O)        0.098     1.850 f  clock/clk_int[2]_i_2/O
                         net (fo=3, routed)           0.179     2.029    clock/clk_int[2]_i_2_n_0
    SLICE_X10Y39         FDCE                                         f  clock/clk_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.961    clock/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clock/clk_int_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X10Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.380    clock/clk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 clock/clk_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clk_int_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.246ns (42.253%)  route 0.336ns (57.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.447    clock/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clock/clk_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  clock/clk_int_reg[1]/Q
                         net (fo=4, routed)           0.157     1.752    clock/clk_int[1]
    SLICE_X10Y39         LUT4 (Prop_lut4_I2_O)        0.098     1.850 f  clock/clk_int[2]_i_2/O
                         net (fo=3, routed)           0.179     2.029    clock/clk_int[2]_i_2_n_0
    SLICE_X10Y39         FDCE                                         f  clock/clk_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.961    clock/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clock/clk_int_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X10Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.380    clock/clk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 clock/clk_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clk_int_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.246ns (42.253%)  route 0.336ns (57.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.447    clock/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clock/clk_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  clock/clk_int_reg[1]/Q
                         net (fo=4, routed)           0.157     1.752    clock/clk_int[1]
    SLICE_X10Y39         LUT4 (Prop_lut4_I2_O)        0.098     1.850 f  clock/clk_int[2]_i_2/O
                         net (fo=3, routed)           0.179     2.029    clock/clk_int[2]_i_2_n_0
    SLICE_X10Y39         FDCE                                         f  clock/clk_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.961    clock/clk_IBUF_BUFG
    SLICE_X10Y39         FDCE                                         r  clock/clk_int_reg[2]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X10Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.380    clock/clk_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.649    





