# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../systemverilog/counter.sv" \
"../../../../../../DL202010_Lab09/Lab09/systemverilog/register.sv" \
"../../../../systemverilog/counter_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
