{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 09:51:41 2023 " "Info: Processing started: Wed Feb 01 09:51:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exam1 -c exam1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exam1 -c exam1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.11_2728 " "Warning: Node \"anext_state.11_2728\" is a latch" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 118 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.01_2740 " "Warning: Node \"anext_state.01_2740\" is a latch" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 118 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.10_2734 " "Warning: Node \"anext_state.10_2734\" is a latch" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 118 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "anext_state.00_2746 " "Warning: Node \"anext_state.00_2746\" is a latch" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 118 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cs_n\$latch " "Warning: Node \"cs_n\$latch\" is a latch" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 118 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rd_n\$latch " "Warning: Node \"rd_n\$latch\" is a latch" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 118 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "wr_n\$latch " "Warning: Node \"wr_n\$latch\" is a latch" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 118 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 3 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "rst " "Info: Assuming node \"rst\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lcd_clk " "Info: Detected ripple clock \"lcd_clk\" as buffer" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 17 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register miao\[5\] register two_14\[2\] 32.29 MHz 30.968 ns Internal " "Info: Clock \"clk\" has Internal fmax of 32.29 MHz between source register \"miao\[5\]\" and destination register \"two_14\[2\]\" (period= 30.968 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.259 ns + Longest register register " "Info: + Longest register to register delay is 30.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns miao\[5\] 1 REG LC_X7_Y9_N0 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y9_N0; Fanout = 14; REG Node = 'miao\[5\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { miao[5] } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.747 ns) 1.697 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 2 COMB LC_X7_Y9_N2 1 " "Info: 2: + IC(0.950 ns) + CELL(0.747 ns) = 1.697 ns; Loc. = LC_X7_Y9_N2; Fanout = 1; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { miao[5] lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 2.512 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18 3 COMB LC_X7_Y9_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 2.512 ns; Loc. = LC_X7_Y9_N3; Fanout = 2; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.978 ns) 4.193 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~15 4 COMB LC_X7_Y9_N6 2 " "Info: 4: + IC(0.703 ns) + CELL(0.978 ns) = 4.193 ns; Loc. = LC_X7_Y9_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.316 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~11 5 COMB LC_X7_Y9_N7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.316 ns; Loc. = LC_X7_Y9_N7; Fanout = 2; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~11'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.439 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~13 6 COMB LC_X7_Y9_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 4.439 ns; Loc. = LC_X7_Y9_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.254 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~8 7 COMB LC_X7_Y9_N9 8 " "Info: 7: + IC(0.000 ns) + CELL(0.815 ns) = 5.254 ns; Loc. = LC_X7_Y9_N9; Fanout = 8; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~8'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.200 ns) 6.165 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[16\]~43 8 COMB LC_X7_Y9_N4 3 " "Info: 8: + IC(0.711 ns) + CELL(0.200 ns) = 6.165 ns; Loc. = LC_X7_Y9_N4; Fanout = 3; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[16\]~43'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[16]~43 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.032 ns) + CELL(0.978 ns) 10.175 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13 9 COMB LC_X7_Y8_N6 2 " "Info: 9: + IC(3.032 ns) + CELL(0.978 ns) = 10.175 ns; Loc. = LC_X7_Y8_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.010 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[16]~43 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.298 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15 10 COMB LC_X7_Y8_N7 1 " "Info: 10: + IC(0.000 ns) + CELL(0.123 ns) = 10.298 ns; Loc. = LC_X7_Y8_N7; Fanout = 1; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.421 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17 11 COMB LC_X7_Y8_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 10.421 ns; Loc. = LC_X7_Y8_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 11.236 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10 12 COMB LC_X7_Y8_N9 8 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 11.236 ns; Loc. = LC_X7_Y8_N9; Fanout = 8; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.448 ns) + CELL(0.200 ns) 13.884 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[23\]~88 13 COMB LC_X7_Y9_N5 2 " "Info: 13: + IC(2.448 ns) + CELL(0.200 ns) = 13.884 ns; Loc. = LC_X7_Y9_N5; Fanout = 2; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[23\]~88'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[23]~88 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(0.978 ns) 17.413 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~13 14 COMB LC_X6_Y8_N8 1 " "Info: 14: + IC(2.551 ns) + CELL(0.978 ns) = 17.413 ns; Loc. = LC_X6_Y8_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.529 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[23]~88 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 18.228 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~10 15 COMB LC_X6_Y8_N9 8 " "Info: 15: + IC(0.000 ns) + CELL(0.815 ns) = 18.228 ns; Loc. = LC_X6_Y8_N9; Fanout = 8; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.511 ns) 20.038 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[26\]~28 16 COMB LC_X5_Y8_N8 3 " "Info: 16: + IC(1.299 ns) + CELL(0.511 ns) = 20.038 ns; Loc. = LC_X5_Y8_N8; Fanout = 3; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[26\]~28'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~28 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.978 ns) 21.709 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~13 17 COMB LC_X5_Y8_N1 2 " "Info: 17: + IC(0.693 ns) + CELL(0.978 ns) = 21.709 ns; Loc. = LC_X5_Y8_N1; Fanout = 2; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~28 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 21.832 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~19 18 COMB LC_X5_Y8_N2 1 " "Info: 18: + IC(0.000 ns) + CELL(0.123 ns) = 21.832 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 21.955 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~15 19 COMB LC_X5_Y8_N3 1 " "Info: 19: + IC(0.000 ns) + CELL(0.123 ns) = 21.955 ns; Loc. = LC_X5_Y8_N3; Fanout = 1; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~19 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 22.770 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~10 20 COMB LC_X5_Y8_N4 7 " "Info: 20: + IC(0.000 ns) + CELL(0.815 ns) = 22.770 ns; Loc. = LC_X5_Y8_N4; Fanout = 7; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~15 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.630 ns) + CELL(0.511 ns) 25.911 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[31\]~13 21 COMB LC_X6_Y7_N8 3 " "Info: 21: + IC(2.630 ns) + CELL(0.511 ns) = 25.911 ns; Loc. = LC_X6_Y7_N8; Fanout = 3; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[31\]~13'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~10 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[31]~13 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.978 ns) 27.593 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_7\|add_sub_cella\[2\]~13 22 COMB LC_X6_Y7_N1 2 " "Info: 22: + IC(0.704 ns) + CELL(0.978 ns) = 27.593 ns; Loc. = LC_X6_Y7_N1; Fanout = 2; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_7\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[31]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 27.716 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_7\|add_sub_cella\[2\]~15 23 COMB LC_X6_Y7_N2 1 " "Info: 23: + IC(0.000 ns) + CELL(0.123 ns) = 27.716 ns; Loc. = LC_X6_Y7_N2; Fanout = 1; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_7\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 27.839 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_7\|add_sub_cella\[2\]~17 24 COMB LC_X6_Y7_N3 1 " "Info: 24: + IC(0.000 ns) + CELL(0.123 ns) = 27.839 ns; Loc. = LC_X6_Y7_N3; Fanout = 1; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_7\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~15 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 28.654 ns lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_7\|add_sub_cella\[2\]~10 25 COMB LC_X6_Y7_N4 3 " "Info: 25: + IC(0.000 ns) + CELL(0.815 ns) = 28.654 ns; Loc. = LC_X6_Y7_N4; Fanout = 3; COMB Node = 'lpm_divide:Mod5\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_7\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~17 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/User/Desktop/sdaf/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.804 ns) 30.259 ns two_14\[2\] 26 REG LC_X6_Y7_N6 1 " "Info: 26: + IC(0.801 ns) + CELL(0.804 ns) = 30.259 ns; Loc. = LC_X6_Y7_N6; Fanout = 1; REG Node = 'two_14\[2\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~10 two_14[2] } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.737 ns ( 45.40 % ) " "Info: Total cell delay = 13.737 ns ( 45.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.522 ns ( 54.60 % ) " "Info: Total interconnect delay = 16.522 ns ( 54.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "30.259 ns" { miao[5] lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[16]~43 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[23]~88 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~28 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~19 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~15 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~10 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[31]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~15 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~17 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~10 two_14[2] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "30.259 ns" { miao[5] {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[16]~43 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[23]~88 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~28 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~13 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~19 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~15 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~10 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[31]~13 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~13 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~15 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~17 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~10 {} two_14[2] {} } { 0.000ns 0.950ns 0.000ns 0.703ns 0.000ns 0.000ns 0.000ns 0.711ns 3.032ns 0.000ns 0.000ns 0.000ns 2.448ns 2.551ns 0.000ns 1.299ns 0.693ns 0.000ns 0.000ns 0.000ns 2.630ns 0.704ns 0.000ns 0.000ns 0.000ns 0.801ns } { 0.000ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.815ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 121 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 121; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns two_14\[2\] 2 REG LC_X6_Y7_N6 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y7_N6; Fanout = 1; REG Node = 'two_14\[2\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk two_14[2] } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk two_14[2] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} two_14[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 121 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 121; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns miao\[5\] 2 REG LC_X7_Y9_N0 14 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y9_N0; Fanout = 14; REG Node = 'miao\[5\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk miao[5] } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk miao[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} miao[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk two_14[2] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} two_14[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk miao[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} miao[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "30.259 ns" { miao[5] lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[16]~43 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[23]~88 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~28 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~19 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~15 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~10 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[31]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~13 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~15 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~17 lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~10 two_14[2] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "30.259 ns" { miao[5] {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[16]~43 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[23]~88 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~28 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~13 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~19 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~15 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~10 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[31]~13 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~13 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~15 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~17 {} lpm_divide:Mod5|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~10 {} two_14[2] {} } { 0.000ns 0.950ns 0.000ns 0.703ns 0.000ns 0.000ns 0.000ns 0.711ns 3.032ns 0.000ns 0.000ns 0.000ns 2.448ns 2.551ns 0.000ns 1.299ns 0.693ns 0.000ns 0.000ns 0.000ns 2.630ns 0.704ns 0.000ns 0.000ns 0.000ns 0.801ns } { 0.000ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.815ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.804ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk two_14[2] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} two_14[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk miao[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} miao[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "two_13\[4\] data\[4\]~reg0 clk 2.42 ns " "Info: Found hold time violation between source  pin or register \"two_13\[4\]\" and destination pin or register \"data\[4\]~reg0\" for clock \"clk\" (Hold time is 2.42 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.118 ns + Largest " "Info: + Largest clock skew is 5.118 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.937 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 121 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 121; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns lcd_clk 2 REG LC_X12_Y4_N2 61 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N2; Fanout = 61; REG Node = 'lcd_clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk lcd_clk } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.918 ns) 8.937 ns data\[4\]~reg0 3 REG LC_X9_Y10_N3 2 " "Info: 3: + IC(3.824 ns) + CELL(0.918 ns) = 8.937 ns; Loc. = LC_X9_Y10_N3; Fanout = 2; REG Node = 'data\[4\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.742 ns" { lcd_clk data[4]~reg0 } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 260 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.76 % ) " "Info: Total cell delay = 3.375 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.562 ns ( 62.24 % ) " "Info: Total interconnect delay = 5.562 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.937 ns" { clk lcd_clk data[4]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.937 ns" { clk {} clk~combout {} lcd_clk {} data[4]~reg0 {} } { 0.000ns 0.000ns 1.738ns 3.824ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 121 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 121; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns two_13\[4\] 2 REG LC_X9_Y10_N7 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y10_N7; Fanout = 1; REG Node = 'two_13\[4\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk two_13[4] } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk two_13[4] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} two_13[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.937 ns" { clk lcd_clk data[4]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.937 ns" { clk {} clk~combout {} lcd_clk {} data[4]~reg0 {} } { 0.000ns 0.000ns 1.738ns 3.824ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk two_13[4] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} two_13[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.543 ns - Shortest register register " "Info: - Shortest register to register delay is 2.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns two_13\[4\] 1 REG LC_X9_Y10_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y10_N7; Fanout = 1; REG Node = 'two_13\[4\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { two_13[4] } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.740 ns) 1.647 ns Selector40~1 2 COMB LC_X9_Y10_N2 1 " "Info: 2: + IC(0.907 ns) + CELL(0.740 ns) = 1.647 ns; Loc. = LC_X9_Y10_N2; Fanout = 1; COMB Node = 'Selector40~1'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { two_13[4] Selector40~1 } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 2.543 ns data\[4\]~reg0 3 REG LC_X9_Y10_N3 2 " "Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 2.543 ns; Loc. = LC_X9_Y10_N3; Fanout = 2; REG Node = 'data\[4\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { Selector40~1 data[4]~reg0 } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 260 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 52.34 % ) " "Info: Total cell delay = 1.331 ns ( 52.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.212 ns ( 47.66 % ) " "Info: Total interconnect delay = 1.212 ns ( 47.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { two_13[4] Selector40~1 data[4]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.543 ns" { two_13[4] {} Selector40~1 {} data[4]~reg0 {} } { 0.000ns 0.907ns 0.305ns } { 0.000ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 260 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.937 ns" { clk lcd_clk data[4]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.937 ns" { clk {} clk~combout {} lcd_clk {} data[4]~reg0 {} } { 0.000ns 0.000ns 1.738ns 3.824ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk two_13[4] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} two_13[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { two_13[4] Selector40~1 data[4]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.543 ns" { two_13[4] {} Selector40~1 {} data[4]~reg0 {} } { 0.000ns 0.907ns 0.305ns } { 0.000ns 0.740ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count1\[26\] key_in\[1\] clk 6.191 ns register " "Info: tsu for register \"count1\[26\]\" (data pin = \"key_in\[1\]\", clock pin = \"clk\") is 6.191 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.677 ns + Longest pin register " "Info: + Longest pin to register delay is 9.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns key_in\[1\] 1 PIN PIN_118 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_118; Fanout = 1; PIN Node = 'key_in\[1\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_in[1] } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.958 ns) + CELL(0.740 ns) 4.830 ns flag~2 2 COMB LC_X12_Y9_N2 3 " "Info: 2: + IC(2.958 ns) + CELL(0.740 ns) = 4.830 ns; Loc. = LC_X12_Y9_N2; Fanout = 3; COMB Node = 'flag~2'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.698 ns" { key_in[1] flag~2 } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.954 ns) 6.512 ns count1\[0\]~65 3 COMB LC_X12_Y9_N4 6 " "Info: 3: + IC(0.728 ns) + CELL(0.954 ns) = 6.512 ns; Loc. = LC_X12_Y9_N4; Fanout = 6; COMB Node = 'count1\[0\]~65'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { flag~2 count1[0]~65 } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 6.861 ns count1\[5\]~75 4 COMB LC_X12_Y9_N9 6 " "Info: 4: + IC(0.000 ns) + CELL(0.349 ns) = 6.861 ns; Loc. = LC_X12_Y9_N9; Fanout = 6; COMB Node = 'count1\[5\]~75'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { count1[0]~65 count1[5]~75 } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 7.107 ns count1\[10\]~85 5 COMB LC_X13_Y9_N4 6 " "Info: 5: + IC(0.000 ns) + CELL(0.246 ns) = 7.107 ns; Loc. = LC_X13_Y9_N4; Fanout = 6; COMB Node = 'count1\[10\]~85'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { count1[5]~75 count1[10]~85 } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 7.456 ns count1\[15\]~95 6 COMB LC_X13_Y9_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.349 ns) = 7.456 ns; Loc. = LC_X13_Y9_N9; Fanout = 6; COMB Node = 'count1\[15\]~95'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { count1[10]~85 count1[15]~95 } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 7.702 ns count1\[20\]~103 7 COMB LC_X14_Y9_N4 6 " "Info: 7: + IC(0.000 ns) + CELL(0.246 ns) = 7.702 ns; Loc. = LC_X14_Y9_N4; Fanout = 6; COMB Node = 'count1\[20\]~103'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { count1[15]~95 count1[20]~103 } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 8.051 ns count1\[25\]~113 8 COMB LC_X14_Y9_N9 6 " "Info: 8: + IC(0.000 ns) + CELL(0.349 ns) = 8.051 ns; Loc. = LC_X14_Y9_N9; Fanout = 6; COMB Node = 'count1\[25\]~113'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { count1[20]~103 count1[25]~113 } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 9.677 ns count1\[26\] 9 REG LC_X15_Y9_N0 4 " "Info: 9: + IC(0.000 ns) + CELL(1.626 ns) = 9.677 ns; Loc. = LC_X15_Y9_N0; Fanout = 4; REG Node = 'count1\[26\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { count1[25]~113 count1[26] } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.991 ns ( 61.91 % ) " "Info: Total cell delay = 5.991 ns ( 61.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.686 ns ( 38.09 % ) " "Info: Total interconnect delay = 3.686 ns ( 38.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.677 ns" { key_in[1] flag~2 count1[0]~65 count1[5]~75 count1[10]~85 count1[15]~95 count1[20]~103 count1[25]~113 count1[26] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.677 ns" { key_in[1] {} key_in[1]~combout {} flag~2 {} count1[0]~65 {} count1[5]~75 {} count1[10]~85 {} count1[15]~95 {} count1[20]~103 {} count1[25]~113 {} count1[26] {} } { 0.000ns 0.000ns 2.958ns 0.728ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.132ns 0.740ns 0.954ns 0.349ns 0.246ns 0.349ns 0.246ns 0.349ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 121 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 121; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns count1\[26\] 2 REG LC_X15_Y9_N0 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y9_N0; Fanout = 4; REG Node = 'count1\[26\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk count1[26] } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk count1[26] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} count1[26] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.677 ns" { key_in[1] flag~2 count1[0]~65 count1[5]~75 count1[10]~85 count1[15]~95 count1[20]~103 count1[25]~113 count1[26] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.677 ns" { key_in[1] {} key_in[1]~combout {} flag~2 {} count1[0]~65 {} count1[5]~75 {} count1[10]~85 {} count1[15]~95 {} count1[20]~103 {} count1[25]~113 {} count1[26] {} } { 0.000ns 0.000ns 2.958ns 0.728ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.132ns 0.740ns 0.954ns 0.349ns 0.246ns 0.349ns 0.246ns 0.349ns 1.626ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk count1[26] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} count1[26] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[5\] data\[5\]~reg0 14.951 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[5\]\" through register \"data\[5\]~reg0\" is 14.951 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.937 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 121 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 121; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns lcd_clk 2 REG LC_X12_Y4_N2 61 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N2; Fanout = 61; REG Node = 'lcd_clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk lcd_clk } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.918 ns) 8.937 ns data\[5\]~reg0 3 REG LC_X9_Y9_N3 2 " "Info: 3: + IC(3.824 ns) + CELL(0.918 ns) = 8.937 ns; Loc. = LC_X9_Y9_N3; Fanout = 2; REG Node = 'data\[5\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.742 ns" { lcd_clk data[5]~reg0 } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 260 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.76 % ) " "Info: Total cell delay = 3.375 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.562 ns ( 62.24 % ) " "Info: Total interconnect delay = 5.562 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.937 ns" { clk lcd_clk data[5]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.937 ns" { clk {} clk~combout {} lcd_clk {} data[5]~reg0 {} } { 0.000ns 0.000ns 1.738ns 3.824ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 260 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.638 ns + Longest register pin " "Info: + Longest register to pin delay is 5.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[5\]~reg0 1 REG LC_X9_Y9_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y9_N3; Fanout = 2; REG Node = 'data\[5\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5]~reg0 } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 260 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.316 ns) + CELL(2.322 ns) 5.638 ns data\[5\] 2 PIN PIN_24 0 " "Info: 2: + IC(3.316 ns) + CELL(2.322 ns) = 5.638 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'data\[5\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.638 ns" { data[5]~reg0 data[5] } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 41.18 % ) " "Info: Total cell delay = 2.322 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.316 ns ( 58.82 % ) " "Info: Total interconnect delay = 3.316 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.638 ns" { data[5]~reg0 data[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.638 ns" { data[5]~reg0 {} data[5] {} } { 0.000ns 3.316ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.937 ns" { clk lcd_clk data[5]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.937 ns" { clk {} clk~combout {} lcd_clk {} data[5]~reg0 {} } { 0.000ns 0.000ns 1.738ns 3.824ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.638 ns" { data[5]~reg0 data[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.638 ns" { data[5]~reg0 {} data[5] {} } { 0.000ns 3.316ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_reg\[3\]~reg0 adata\[3\] clk 3.928 ns register " "Info: th for register \"data_reg\[3\]~reg0\" (data pin = \"adata\[3\]\", clock pin = \"clk\") is 3.928 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.937 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 121 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 121; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns lcd_clk 2 REG LC_X12_Y4_N2 61 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N2; Fanout = 61; REG Node = 'lcd_clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk lcd_clk } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.918 ns) 8.937 ns data_reg\[3\]~reg0 3 REG LC_X1_Y7_N9 1 " "Info: 3: + IC(3.824 ns) + CELL(0.918 ns) = 8.937 ns; Loc. = LC_X1_Y7_N9; Fanout = 1; REG Node = 'data_reg\[3\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.742 ns" { lcd_clk data_reg[3]~reg0 } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 91 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.76 % ) " "Info: Total cell delay = 3.375 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.562 ns ( 62.24 % ) " "Info: Total interconnect delay = 5.562 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.937 ns" { clk lcd_clk data_reg[3]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.937 ns" { clk {} clk~combout {} lcd_clk {} data_reg[3]~reg0 {} } { 0.000ns 0.000ns 1.738ns 3.824ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 91 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.230 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns adata\[3\] 1 PIN PIN_7 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_7; Fanout = 1; PIN Node = 'adata\[3\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { adata[3] } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.818 ns) + CELL(0.280 ns) 5.230 ns data_reg\[3\]~reg0 2 REG LC_X1_Y7_N9 1 " "Info: 2: + IC(3.818 ns) + CELL(0.280 ns) = 5.230 ns; Loc. = LC_X1_Y7_N9; Fanout = 1; REG Node = 'data_reg\[3\]~reg0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { adata[3] data_reg[3]~reg0 } "NODE_NAME" } } { "exam1.v" "" { Text "C:/Users/User/Desktop/sdaf/exam1.v" 91 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 27.00 % ) " "Info: Total cell delay = 1.412 ns ( 27.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.818 ns ( 73.00 % ) " "Info: Total interconnect delay = 3.818 ns ( 73.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.230 ns" { adata[3] data_reg[3]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.230 ns" { adata[3] {} adata[3]~combout {} data_reg[3]~reg0 {} } { 0.000ns 0.000ns 3.818ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.937 ns" { clk lcd_clk data_reg[3]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.937 ns" { clk {} clk~combout {} lcd_clk {} data_reg[3]~reg0 {} } { 0.000ns 0.000ns 1.738ns 3.824ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.230 ns" { adata[3] data_reg[3]~reg0 } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.230 ns" { adata[3] {} adata[3]~combout {} data_reg[3]~reg0 {} } { 0.000ns 0.000ns 3.818ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 09:51:41 2023 " "Info: Processing ended: Wed Feb 01 09:51:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
