#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x188ff40 .scope module, "sm_testbench" "sm_testbench" 2 10;
 .timescale -9 -10;
P_0x188e0a8 .param/l "Tt" 2 13, +C4<010100>;
v0x18cbdb0_0 .var *"_s4", 0 0; Local signal
v0x18cbe70_0 .var "clk", 0 0;
v0x18cbef0_0 .net "cpuClk", 0 0, L_0x18cb5f0; 1 drivers
v0x18cbf70_0 .var/i "cycle", 31 0;
v0x18cbff0_0 .var/i "i", 31 0;
v0x18cc090_0 .var "regAddr", 4 0;
v0x18cc110_0 .net "regData", 31 0, L_0x18cd400; 1 drivers
v0x18cc1e0_0 .var "rst_n", 0 0;
S_0x18cb7e0 .scope task, "disasmInstr" "disasmInstr" 2 66, 2 66, S_0x188ff40;
 .timescale -9 -10;
v0x18cb8d0_0 .var "cmdFunk", 5 0;
v0x18cb950_0 .var "cmdImm", 15 0;
v0x18cb9d0_0 .var/s "cmdImmS", 15 0;
v0x18cba50_0 .var "cmdOper", 5 0;
v0x18cbad0_0 .var "cmdRd", 4 0;
v0x18cbb50_0 .var "cmdRs", 4 0;
v0x18cbbd0_0 .var "cmdRt", 4 0;
v0x18cbc70_0 .var "cmdSa", 4 0;
v0x18cbd10_0 .var "instr", 31 0;
TD_sm_testbench.disasmInstr ;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.0, 4;
    %load/x1p 8, v0x18cbd10_0, 6;
    %jmp T_0.1;
T_0.0 ;
    %mov 8, 2, 6;
T_0.1 ;
; Save base=8 wid=6 in lookaside.
    %set/v v0x18cba50_0, 8, 6;
    %load/v 8, v0x18cbd10_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %set/v v0x18cb8d0_0, 8, 6;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.2, 4;
    %load/x1p 8, v0x18cbd10_0, 5;
    %jmp T_0.3;
T_0.2 ;
    %mov 8, 2, 5;
T_0.3 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x18cbb50_0, 8, 5;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.4, 4;
    %load/x1p 8, v0x18cbd10_0, 5;
    %jmp T_0.5;
T_0.4 ;
    %mov 8, 2, 5;
T_0.5 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x18cbbd0_0, 8, 5;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.6, 4;
    %load/x1p 8, v0x18cbd10_0, 5;
    %jmp T_0.7;
T_0.6 ;
    %mov 8, 2, 5;
T_0.7 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x18cbad0_0, 8, 5;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.8, 4;
    %load/x1p 8, v0x18cbd10_0, 5;
    %jmp T_0.9;
T_0.8 ;
    %mov 8, 2, 5;
T_0.9 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x18cbc70_0, 8, 5;
    %load/v 8, v0x18cbd10_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x18cb950_0, 8, 16;
    %load/v 8, v0x18cbd10_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x18cb9d0_0, 8, 16;
    %vpi_call 2 89 "$write", "   ";
    %load/v 8, v0x18cb8d0_0, 6;
    %load/v 14, v0x18cba50_0, 6;
    %movi 20, 33, 12;
    %cmp/z 8, 20, 12;
    %jmp/1 T_0.11, 4;
    %movi 20, 37, 12;
    %cmp/z 8, 20, 12;
    %jmp/1 T_0.12, 4;
    %movi 20, 2, 12;
    %cmp/z 8, 20, 12;
    %jmp/1 T_0.13, 4;
    %movi 20, 43, 12;
    %cmp/z 8, 20, 12;
    %jmp/1 T_0.14, 4;
    %movi 20, 35, 12;
    %cmp/z 8, 20, 12;
    %jmp/1 T_0.15, 4;
    %mov 20, 3, 6;
    %movi 26, 9, 6;
    %cmp/z 8, 20, 12;
    %jmp/1 T_0.16, 4;
    %mov 32, 3, 6;
    %movi 38, 15, 6;
    %cmp/z 8, 32, 12;
    %jmp/1 T_0.17, 4;
    %mov 44, 3, 6;
    %movi 50, 4, 6;
    %cmp/z 8, 44, 12;
    %jmp/1 T_0.18, 4;
    %mov 56, 3, 6;
    %movi 62, 5, 6;
    %cmp/z 8, 56, 12;
    %jmp/1 T_0.19, 4;
    %mov 68, 3, 6;
    %movi 74, 33, 6;
    %cmp/z 8, 68, 12;
    %jmp/1 T_0.20, 4;
    %mov 80, 3, 6;
    %movi 86, 41, 6;
    %cmp/z 8, 80, 12;
    %jmp/1 T_0.21, 4;
    %load/v 92, v0x18cbd10_0, 32;
    %cmpi/u 92, 0, 32;
    %jmp/0xz  T_0.23, 4;
    %vpi_call 2 93 "$write", "nop";
    %jmp T_0.24;
T_0.23 ;
    %vpi_call 2 95 "$write", "new/unknown";
T_0.24 ;
    %jmp T_0.22;
T_0.11 ;
    %vpi_call 2 97 "$write", "addu  $%1d, $%1d, $%1d", v0x18cbad0_0, v0x18cbb50_0, v0x18cbbd0_0;
    %jmp T_0.22;
T_0.12 ;
    %vpi_call 2 98 "$write", "or    $%1d, $%1d, $%1d", v0x18cbad0_0, v0x18cbb50_0, v0x18cbbd0_0;
    %jmp T_0.22;
T_0.13 ;
    %vpi_call 2 99 "$write", "srl   $%1d, $%1d, $%1d", v0x18cbad0_0, v0x18cbb50_0, v0x18cbbd0_0;
    %jmp T_0.22;
T_0.14 ;
    %vpi_call 2 100 "$write", "sltu  $%1d, $%1d, $%1d", v0x18cbad0_0, v0x18cbb50_0, v0x18cbbd0_0;
    %jmp T_0.22;
T_0.15 ;
    %vpi_call 2 101 "$write", "subu  $%1d, $%1d, $%1d", v0x18cbad0_0, v0x18cbb50_0, v0x18cbbd0_0;
    %jmp T_0.22;
T_0.16 ;
    %vpi_call 2 103 "$write", "addiu $%1d, $%1d, %1d", v0x18cbbd0_0, v0x18cbb50_0, v0x18cb950_0;
    %jmp T_0.22;
T_0.17 ;
    %vpi_call 2 104 "$write", "lui   $%1d, %1d", v0x18cbbd0_0, v0x18cb950_0;
    %jmp T_0.22;
T_0.18 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x18cb9d0_0, 32;
    %vpi_call 2 106 "$write", "beq   $%1d, $%1d, %1d", v0x18cbb50_0, v0x18cbbd0_0, T<8,32,s>;
    %jmp T_0.22;
T_0.19 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x18cb9d0_0, 32;
    %vpi_call 2 107 "$write", "bne   $%1d, $%1d, %1d", v0x18cbb50_0, v0x18cbbd0_0, T<8,32,s>;
    %jmp T_0.22;
T_0.20 ;
    %vpi_call 2 109 "$write", "lh    $%1d, %1d($%1d)", v0x18cbad0_0, v0x18cb950_0, v0x18cbb50_0;
    %jmp T_0.22;
T_0.21 ;
    %vpi_call 2 110 "$write", "sh    $%1d, %1d($%1d)", v0x18cbbd0_0, v0x18cb950_0, v0x18cbb50_0;
    %jmp T_0.22;
T_0.22 ;
    %end;
S_0x1867960 .scope module, "sm_top" "sm_top" 2 23, 3 3, S_0x188ff40;
 .timescale 0 0;
v0x18caef0_0 .net "addr", 4 0, v0x18ca570_0; 1 drivers
v0x18caf70_0 .alias "clk", 0 0, v0x18cbef0_0;
v0x18cb080_0 .net "clkDevide", 3 0, C4<0000>; 1 drivers
v0x18cb130_0 .net "clkEnable", 0 0, C4<1>; 1 drivers
v0x18cb210_0 .net "clkIn", 0 0, v0x18cbe70_0; 1 drivers
v0x18cb290_0 .net "devide", 3 0, v0x18cae40_0; 1 drivers
v0x18cb350_0 .net "enable", 0 0, v0x18ca990_0; 1 drivers
v0x18cb3d0_0 .net "imAddr", 31 0, L_0x18ccf50; 1 drivers
v0x18cb4a0_0 .net "imData", 31 0, L_0x18cc830; 1 drivers
v0x18cb570_0 .net "regAddr", 4 0, v0x18cc090_0; 1 drivers
v0x18cb650_0 .alias "regData", 31 0, v0x18cc110_0;
v0x18cb6d0_0 .net "rst_n", 0 0, v0x18cc1e0_0; 1 drivers
S_0x18caa60 .scope module, "f0" "sm_debouncer" 3 18, 3 51, S_0x1867960;
 .timescale 0 0;
P_0x18cab58 .param/l "SIZE" 3 53, +C4<0100>;
v0x18cabf0_0 .alias "clk", 0 0, v0x18cb210_0;
v0x18cad00_0 .alias "d", 3 0, v0x18cb080_0;
v0x18cada0_0 .var "data", 3 0;
v0x18cae40_0 .var "q", 3 0;
S_0x18ca640 .scope module, "f1" "sm_debouncer" 3 19, 3 51, S_0x1867960;
 .timescale 0 0;
P_0x18ca738 .param/l "SIZE" 3 53, +C4<01>;
v0x18ca7d0_0 .alias "clk", 0 0, v0x18cb210_0;
v0x18ca850_0 .alias "d", 0 0, v0x18cb130_0;
v0x18ca8f0_0 .var "data", 0 0;
v0x18ca990_0 .var "q", 0 0;
S_0x18ca230 .scope module, "f2" "sm_debouncer" 3 20, 3 51, S_0x1867960;
 .timescale 0 0;
P_0x18c9e68 .param/l "SIZE" 3 53, +C4<0101>;
v0x18ca390_0 .alias "clk", 0 0, v0x18cb210_0;
v0x18ca430_0 .alias "d", 4 0, v0x18cb570_0;
v0x18ca4d0_0 .var "data", 4 0;
v0x18ca570_0 .var "q", 4 0;
E_0x18ca360 .event posedge, v0x18c9830_0;
S_0x18c95a0 .scope module, "sm_clk_divider" "sm_clk_divider" 3 24, 3 70, S_0x1867960;
 .timescale 0 0;
P_0x18c7b88 .param/l "bypass" 3 73, +C4<01>;
P_0x18c7bb0 .param/l "shift" 3 72, +C4<010000>;
L_0x18cb5f0 .functor BUFZ 1, v0x18cbe70_0, C4<0>, C4<0>, C4<0>;
v0x18c9b30_0 .net *"_s0", 32 0, L_0x18cc2b0; 1 drivers
v0x18c9bb0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x18c9c30_0 .net *"_s4", 32 0, C4<000000000000000000000000000000001>; 1 drivers
v0x18c9cb0_0 .net *"_s6", 32 0, L_0x18cc450; 1 drivers
v0x18c9d30_0 .alias "clkIn", 0 0, v0x18cb210_0;
v0x18c9de0_0 .alias "clkOut", 0 0, v0x18cbef0_0;
v0x18c9ea0_0 .net "cntr", 31 0, v0x18c9930_0; 1 drivers
v0x18c9f20_0 .net "cntrNext", 31 0, L_0x18cc630; 1 drivers
v0x18ca020_0 .alias "devide", 3 0, v0x18cb290_0;
v0x18ca0a0_0 .alias "enable", 0 0, v0x18cb350_0;
v0x18ca1b0_0 .alias "rst_n", 0 0, v0x18cb6d0_0;
L_0x18cc2b0 .concat [ 32 1 0 0], v0x18c9930_0, C4<0>;
L_0x18cc450 .arith/sum 33, L_0x18cc2b0, C4<000000000000000000000000000000001>;
L_0x18cc630 .part L_0x18cc450, 0, 32;
S_0x18c9710 .scope module, "r_cntr" "sm_register_we" 3 84, 4 16, S_0x18c95a0;
 .timescale 0 0;
v0x18c9830_0 .alias "clk", 0 0, v0x18cb210_0;
v0x18c98b0_0 .alias "d", 31 0, v0x18c9f20_0;
v0x18c9930_0 .var "q", 31 0;
v0x18c99b0_0 .alias "rst", 0 0, v0x18cb6d0_0;
v0x18c9ab0_0 .alias "we", 0 0, v0x18cb350_0;
E_0x18c9800/0 .event negedge, v0x18c7510_0;
E_0x18c9800/1 .event posedge, v0x18c9830_0;
E_0x18c9800 .event/or E_0x18c9800/0, E_0x18c9800/1;
S_0x18c8ff0 .scope module, "reset_rom" "sm_rom" 3 36, 5 2, S_0x1867960;
 .timescale 0 0;
P_0x18c7898 .param/l "SIZE" 5 4, +C4<01000000>;
L_0x18cc830 .functor BUFZ 32, L_0x18cc770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x18c93a0_0 .net *"_s0", 31 0, L_0x18cc770; 1 drivers
v0x18c9420_0 .alias "a", 31 0, v0x18cb3d0_0;
v0x18c94a0_0 .alias "rd", 31 0, v0x18cb4a0_0;
v0x18c9520 .array "rom", 0 63, 31 0;
L_0x18cc770 .array/port v0x18c9520, L_0x18ccf50;
S_0x1871f60 .scope module, "sm_cpu" "sm_cpu" 3 38, 6 13, S_0x1867960;
 .timescale 0 0;
L_0x18ccd10 .functor NOT 1, L_0x18cdf70, C4<0>, C4<0>, C4<0>;
L_0x18ccf50 .functor BUFZ 32, v0x18c7490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x18cd040 .functor BUFZ 32, L_0x18cc830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x18c7590_0 .net *"_s0", 32 0, L_0x18cc900; 1 drivers
v0x18c7610_0 .net *"_s10", 0 0, L_0x18ccd10; 1 drivers
v0x18c7690_0 .net *"_s18", 5 0, L_0x18cd130; 1 drivers
v0x18c7710_0 .net *"_s21", 0 0, C4<0>; 1 drivers
v0x18c7790_0 .net *"_s22", 5 0, C4<000000>; 1 drivers
v0x18c7810_0 .net *"_s24", 0 0, L_0x18cd320; 1 drivers
v0x18c78d0_0 .net *"_s29", 4 0, L_0x18cd580; 1 drivers
v0x18c7970_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x18c7a60_0 .net *"_s31", 4 0, L_0x18cd6c0; 1 drivers
v0x18c7b00_0 .net *"_s39", 0 0, L_0x18cec30; 1 drivers
v0x18c7c00_0 .net *"_s4", 32 0, C4<000000000000000000000000000000001>; 1 drivers
v0x18c7ca0_0 .net *"_s40", 15 0, L_0x18cecd0; 1 drivers
v0x18c7db0_0 .net *"_s43", 15 0, L_0x18cee80; 1 drivers
v0x18c7e50_0 .net *"_s6", 32 0, L_0x18ccae0; 1 drivers
v0x18c7f70_0 .net "a3", 4 0, L_0x18cd760; 1 drivers
v0x18c7ff0_0 .net "aluControl", 2 0, v0x18c4ec0_0; 1 drivers
v0x18c7ed0_0 .net "aluSrc", 0 0, v0x18c4f60_0; 1 drivers
v0x18c8100_0 .net "aluZero", 0 0, L_0x18cf760; 1 drivers
v0x18c8220_0 .alias "clk", 0 0, v0x18cbef0_0;
v0x18c82f0_0 .alias "imAddr", 31 0, v0x18cb3d0_0;
v0x18c8180_0 .alias "imData", 31 0, v0x18cb4a0_0;
v0x18c8420_0 .net "instr", 31 0, L_0x18cd040; 1 drivers
v0x18c8370_0 .net "memLoad", 0 0, v0x18c53c0_0; 1 drivers
v0x18c85b0_0 .net "memRes", 31 0, v0x18c4ab0_0; 1 drivers
v0x18c84a0_0 .net "memStore", 0 0, v0x18c5440_0; 1 drivers
v0x18c8750_0 .net "pc", 31 0, v0x18c7490_0; 1 drivers
v0x18c8630_0 .net "pcBranch", 31 0, L_0x18cf330; 1 drivers
v0x18c88b0_0 .net "pcNext", 31 0, L_0x18ccc20; 1 drivers
v0x18c87d0_0 .net "pcSrc", 0 0, L_0x18cdf70; 1 drivers
v0x18c8a20_0 .net "pc_new", 31 0, L_0x18ccdc0; 1 drivers
v0x18c8930_0 .net "rd0", 31 0, L_0x18cdcb0; 1 drivers
v0x18c8ba0_0 .net "rd1", 31 0, L_0x18ce270; 1 drivers
v0x18c8aa0_0 .net "rd2", 31 0, L_0x18ce860; 1 drivers
v0x18c8b20_0 .alias "regAddr", 4 0, v0x18caef0_0;
v0x18c8d40_0 .alias "regData", 31 0, v0x18cc110_0;
v0x18c8dc0_0 .net "regDst", 0 0, v0x18c55d0_0; 1 drivers
v0x18c8c20_0 .net "regWrite", 0 0, v0x18c56c0_0; 1 drivers
v0x18c8f70_0 .alias "rst_n", 0 0, v0x18cb6d0_0;
v0x18c8e40_0 .net "signImm", 31 0, L_0x18cf1b0; 1 drivers
v0x18c8ef0_0 .net "srcB", 31 0, L_0x18cf420; 1 drivers
v0x18c9140_0 .net "wd3", 31 0, L_0x18cfb00; 1 drivers
v0x18c91c0_0 .net "wd3_temp", 31 0, v0x18c5a40_0; 1 drivers
L_0x18cc900 .concat [ 32 1 0 0], v0x18c7490_0, C4<0>;
L_0x18ccae0 .arith/sum 33, L_0x18cc900, C4<000000000000000000000000000000001>;
L_0x18ccc20 .part L_0x18ccae0, 0, 32;
L_0x18ccdc0 .functor MUXZ 32, L_0x18cf330, L_0x18ccc20, L_0x18ccd10, C4<>;
L_0x18cd130 .concat [ 5 1 0 0], v0x18ca570_0, C4<0>;
L_0x18cd320 .cmp/ne 6, L_0x18cd130, C4<000000>;
L_0x18cd400 .functor MUXZ 32, v0x18c7490_0, L_0x18cdcb0, L_0x18cd320, C4<>;
L_0x18cd580 .part L_0x18cd040, 11, 5;
L_0x18cd6c0 .part L_0x18cd040, 16, 5;
L_0x18cd760 .functor MUXZ 5, L_0x18cd6c0, L_0x18cd580, v0x18c55d0_0, C4<>;
L_0x18ce9f0 .part L_0x18cd040, 21, 5;
L_0x18ceb20 .part L_0x18cd040, 16, 5;
L_0x18cec30 .part L_0x18cd040, 15, 1;
LS_0x18cecd0_0_0 .concat [ 1 1 1 1], L_0x18cec30, L_0x18cec30, L_0x18cec30, L_0x18cec30;
LS_0x18cecd0_0_4 .concat [ 1 1 1 1], L_0x18cec30, L_0x18cec30, L_0x18cec30, L_0x18cec30;
LS_0x18cecd0_0_8 .concat [ 1 1 1 1], L_0x18cec30, L_0x18cec30, L_0x18cec30, L_0x18cec30;
LS_0x18cecd0_0_12 .concat [ 1 1 1 1], L_0x18cec30, L_0x18cec30, L_0x18cec30, L_0x18cec30;
L_0x18cecd0 .concat [ 4 4 4 4], LS_0x18cecd0_0_0, LS_0x18cecd0_0_4, LS_0x18cecd0_0_8, LS_0x18cecd0_0_12;
L_0x18cee80 .part L_0x18cd040, 0, 16;
L_0x18cf1b0 .concat [ 16 16 0 0], L_0x18cee80, L_0x18cecd0;
L_0x18cf330 .arith/sum 32, L_0x18ccc20, L_0x18cf1b0;
L_0x18cf420 .functor MUXZ 32, L_0x18ce860, L_0x18cf1b0, v0x18c4f60_0, C4<>;
L_0x18cf800 .part L_0x18cd040, 6, 5;
L_0x18cf9b0 .part L_0x18cd040, 26, 6;
L_0x18cf4c0 .part L_0x18cd040, 0, 6;
L_0x18cfb00 .functor MUXZ 32, v0x18c5a40_0, v0x18c4ab0_0, v0x18c53c0_0, C4<>;
S_0x18c72a0 .scope module, "r_pc" "sm_register" 6 38, 4 1, S_0x1871f60;
 .timescale 0 0;
v0x18c7390_0 .alias "clk", 0 0, v0x18cbef0_0;
v0x18c7410_0 .alias "d", 31 0, v0x18c8a20_0;
v0x18c7490_0 .var "q", 31 0;
v0x18c7510_0 .alias "rst", 0 0, v0x18cb6d0_0;
E_0x18c6230/0 .event negedge, v0x18c7510_0;
E_0x18c6230/1 .event posedge, v0x18c6c90_0;
E_0x18c6230 .event/or E_0x18c6230/0, E_0x18c6230/1;
S_0x18c5d20 .scope module, "rf" "sm_register_file" 6 53, 6 192, S_0x1871f60;
 .timescale 0 0;
v0x18c5e60_0 .net *"_s0", 5 0, L_0x18cd950; 1 drivers
v0x18c5f20_0 .net *"_s10", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x18c5fc0_0 .net *"_s14", 5 0, L_0x18cde40; 1 drivers
v0x18c6060_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x18c6110_0 .net *"_s18", 5 0, C4<000000>; 1 drivers
v0x18c61b0_0 .net *"_s20", 0 0, L_0x18ce010; 1 drivers
v0x18c6290_0 .net *"_s22", 31 0, L_0x18ce140; 1 drivers
v0x18c6330_0 .net *"_s24", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x18c63d0_0 .net *"_s28", 5 0, L_0x18ce490; 1 drivers
v0x18c6470_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x18c6510_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0x18c65b0_0 .net *"_s32", 5 0, C4<000000>; 1 drivers
v0x18c66c0_0 .net *"_s34", 0 0, L_0x18ce640; 1 drivers
v0x18c6760_0 .net *"_s36", 31 0, L_0x18ce780; 1 drivers
v0x18c6880_0 .net *"_s38", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x18c6920_0 .net *"_s4", 5 0, C4<000000>; 1 drivers
v0x18c67e0_0 .net *"_s6", 0 0, L_0x18cdad0; 1 drivers
v0x18c6a70_0 .net *"_s8", 31 0, L_0x18cdc10; 1 drivers
v0x18c6b90_0 .alias "a0", 4 0, v0x18caef0_0;
v0x18c6c10_0 .net "a1", 4 0, L_0x18ce9f0; 1 drivers
v0x18c6af0_0 .net "a2", 4 0, L_0x18ceb20; 1 drivers
v0x18c6d40_0 .alias "a3", 4 0, v0x18c7f70_0;
v0x18c6c90_0 .alias "clk", 0 0, v0x18cbef0_0;
v0x18c6e80_0 .alias "rd0", 31 0, v0x18c8930_0;
v0x18c6de0_0 .alias "rd1", 31 0, v0x18c8ba0_0;
v0x18c6fd0_0 .alias "rd2", 31 0, v0x18c8aa0_0;
v0x18c6f00 .array "rf", 0 31, 31 0;
v0x18c7130_0 .alias "wd3", 31 0, v0x18c9140_0;
v0x18c7050_0 .alias "we3", 0 0, v0x18c8c20_0;
E_0x18c5e10 .event posedge, v0x18c6c90_0;
L_0x18cd950 .concat [ 5 1 0 0], v0x18ca570_0, C4<0>;
L_0x18cdad0 .cmp/ne 6, L_0x18cd950, C4<000000>;
L_0x18cdc10 .array/port v0x18c6f00, v0x18ca570_0;
L_0x18cdcb0 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x18cdc10, L_0x18cdad0, C4<>;
L_0x18cde40 .concat [ 5 1 0 0], L_0x18ce9f0, C4<0>;
L_0x18ce010 .cmp/ne 6, L_0x18cde40, C4<000000>;
L_0x18ce140 .array/port v0x18c6f00, L_0x18ce9f0;
L_0x18ce270 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x18ce140, L_0x18ce010, C4<>;
L_0x18ce490 .concat [ 5 1 0 0], L_0x18ceb20, C4<0>;
L_0x18ce640 .cmp/ne 6, L_0x18ce490, C4<000000>;
L_0x18ce780 .array/port v0x18c6f00, L_0x18ceb20;
L_0x18ce860 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x18ce780, L_0x18ce640, C4<>;
S_0x18c5760 .scope module, "alu" "sm_alu" 6 76, 6 168, S_0x1871f60;
 .timescale 0 0;
v0x18c58d0_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x18c5990_0 .alias "oper", 2 0, v0x18c7ff0_0;
v0x18c5a40_0 .var "result", 31 0;
v0x18c5ac0_0 .net "shift", 4 0, L_0x18cf800; 1 drivers
v0x18c5b70_0 .alias "srcA", 31 0, v0x18c8ba0_0;
v0x18c5c20_0 .alias "srcB", 31 0, v0x18c8ef0_0;
v0x18c5ca0_0 .alias "zero", 0 0, v0x18c8100_0;
E_0x18c5850 .event edge, v0x18c4ec0_0, v0x1878190_0, v0x18c5c20_0, v0x18c5ac0_0;
L_0x18cf760 .cmp/eq 32, v0x18c5a40_0, C4<00000000000000000000000000000000>;
S_0x18c4cd0 .scope module, "sm_control" "sm_control" 6 87, 6 119, S_0x1871f60;
 .timescale 0 0;
L_0x18cd800 .functor XNOR 1, L_0x18cf760, v0x18c52d0_0, C4<0>, C4<0>;
L_0x18cdf70 .functor AND 1, v0x18c50b0_0, L_0x18cd800, C4<1>, C4<1>;
v0x18c4e00_0 .net *"_s0", 0 0, L_0x18cd800; 1 drivers
v0x18c4ec0_0 .var "aluControl", 2 0;
v0x18c4f60_0 .var "aluSrc", 0 0;
v0x18c5000_0 .alias "aluZero", 0 0, v0x18c8100_0;
v0x18c50b0_0 .var "branch", 0 0;
v0x18c5150_0 .net "cmdFunk", 5 0, L_0x18cf4c0; 1 drivers
v0x18c5230_0 .net "cmdOper", 5 0, L_0x18cf9b0; 1 drivers
v0x18c52d0_0 .var "condZero", 0 0;
v0x18c53c0_0 .var "memLoad", 0 0;
v0x18c5440_0 .var "memStore", 0 0;
v0x18c5550_0 .alias "pcSrc", 0 0, v0x18c87d0_0;
v0x18c55d0_0 .var "regDst", 0 0;
v0x18c56c0_0 .var "regWrite", 0 0;
E_0x18c4a80 .event edge, v0x18c5230_0, v0x18c5150_0;
S_0x1872050 .scope module, "memory" "sm_memory" 6 105, 6 215, S_0x1871f60;
 .timescale 0 0;
v0x1878190_0 .alias "base", 31 0, v0x18c8ba0_0;
v0x18c34d0_0 .alias "load", 0 0, v0x18c8370_0;
v0x18c3570 .array "mem", 0 127, 15 0;
v0x18c4a00_0 .alias "offset", 31 0, v0x18c8e40_0;
v0x18c4ab0_0 .var "result", 31 0;
v0x18c4b50_0 .alias "rt", 31 0, v0x18c8aa0_0;
v0x18c4c30_0 .alias "store", 0 0, v0x18c84a0_0;
v0x18c3570_0 .array/port v0x18c3570, 0;
E_0x18a3140/0 .event edge, v0x18c34d0_0, v0x1878190_0, v0x18c4a00_0, v0x18c3570_0;
v0x18c3570_1 .array/port v0x18c3570, 1;
v0x18c3570_2 .array/port v0x18c3570, 2;
v0x18c3570_3 .array/port v0x18c3570, 3;
v0x18c3570_4 .array/port v0x18c3570, 4;
E_0x18a3140/1 .event edge, v0x18c3570_1, v0x18c3570_2, v0x18c3570_3, v0x18c3570_4;
v0x18c3570_5 .array/port v0x18c3570, 5;
v0x18c3570_6 .array/port v0x18c3570, 6;
v0x18c3570_7 .array/port v0x18c3570, 7;
v0x18c3570_8 .array/port v0x18c3570, 8;
E_0x18a3140/2 .event edge, v0x18c3570_5, v0x18c3570_6, v0x18c3570_7, v0x18c3570_8;
v0x18c3570_9 .array/port v0x18c3570, 9;
v0x18c3570_10 .array/port v0x18c3570, 10;
v0x18c3570_11 .array/port v0x18c3570, 11;
v0x18c3570_12 .array/port v0x18c3570, 12;
E_0x18a3140/3 .event edge, v0x18c3570_9, v0x18c3570_10, v0x18c3570_11, v0x18c3570_12;
v0x18c3570_13 .array/port v0x18c3570, 13;
v0x18c3570_14 .array/port v0x18c3570, 14;
v0x18c3570_15 .array/port v0x18c3570, 15;
v0x18c3570_16 .array/port v0x18c3570, 16;
E_0x18a3140/4 .event edge, v0x18c3570_13, v0x18c3570_14, v0x18c3570_15, v0x18c3570_16;
v0x18c3570_17 .array/port v0x18c3570, 17;
v0x18c3570_18 .array/port v0x18c3570, 18;
v0x18c3570_19 .array/port v0x18c3570, 19;
v0x18c3570_20 .array/port v0x18c3570, 20;
E_0x18a3140/5 .event edge, v0x18c3570_17, v0x18c3570_18, v0x18c3570_19, v0x18c3570_20;
v0x18c3570_21 .array/port v0x18c3570, 21;
v0x18c3570_22 .array/port v0x18c3570, 22;
v0x18c3570_23 .array/port v0x18c3570, 23;
v0x18c3570_24 .array/port v0x18c3570, 24;
E_0x18a3140/6 .event edge, v0x18c3570_21, v0x18c3570_22, v0x18c3570_23, v0x18c3570_24;
v0x18c3570_25 .array/port v0x18c3570, 25;
v0x18c3570_26 .array/port v0x18c3570, 26;
v0x18c3570_27 .array/port v0x18c3570, 27;
v0x18c3570_28 .array/port v0x18c3570, 28;
E_0x18a3140/7 .event edge, v0x18c3570_25, v0x18c3570_26, v0x18c3570_27, v0x18c3570_28;
v0x18c3570_29 .array/port v0x18c3570, 29;
v0x18c3570_30 .array/port v0x18c3570, 30;
v0x18c3570_31 .array/port v0x18c3570, 31;
v0x18c3570_32 .array/port v0x18c3570, 32;
E_0x18a3140/8 .event edge, v0x18c3570_29, v0x18c3570_30, v0x18c3570_31, v0x18c3570_32;
v0x18c3570_33 .array/port v0x18c3570, 33;
v0x18c3570_34 .array/port v0x18c3570, 34;
v0x18c3570_35 .array/port v0x18c3570, 35;
v0x18c3570_36 .array/port v0x18c3570, 36;
E_0x18a3140/9 .event edge, v0x18c3570_33, v0x18c3570_34, v0x18c3570_35, v0x18c3570_36;
v0x18c3570_37 .array/port v0x18c3570, 37;
v0x18c3570_38 .array/port v0x18c3570, 38;
v0x18c3570_39 .array/port v0x18c3570, 39;
v0x18c3570_40 .array/port v0x18c3570, 40;
E_0x18a3140/10 .event edge, v0x18c3570_37, v0x18c3570_38, v0x18c3570_39, v0x18c3570_40;
v0x18c3570_41 .array/port v0x18c3570, 41;
v0x18c3570_42 .array/port v0x18c3570, 42;
v0x18c3570_43 .array/port v0x18c3570, 43;
v0x18c3570_44 .array/port v0x18c3570, 44;
E_0x18a3140/11 .event edge, v0x18c3570_41, v0x18c3570_42, v0x18c3570_43, v0x18c3570_44;
v0x18c3570_45 .array/port v0x18c3570, 45;
v0x18c3570_46 .array/port v0x18c3570, 46;
v0x18c3570_47 .array/port v0x18c3570, 47;
v0x18c3570_48 .array/port v0x18c3570, 48;
E_0x18a3140/12 .event edge, v0x18c3570_45, v0x18c3570_46, v0x18c3570_47, v0x18c3570_48;
v0x18c3570_49 .array/port v0x18c3570, 49;
v0x18c3570_50 .array/port v0x18c3570, 50;
v0x18c3570_51 .array/port v0x18c3570, 51;
v0x18c3570_52 .array/port v0x18c3570, 52;
E_0x18a3140/13 .event edge, v0x18c3570_49, v0x18c3570_50, v0x18c3570_51, v0x18c3570_52;
v0x18c3570_53 .array/port v0x18c3570, 53;
v0x18c3570_54 .array/port v0x18c3570, 54;
v0x18c3570_55 .array/port v0x18c3570, 55;
v0x18c3570_56 .array/port v0x18c3570, 56;
E_0x18a3140/14 .event edge, v0x18c3570_53, v0x18c3570_54, v0x18c3570_55, v0x18c3570_56;
v0x18c3570_57 .array/port v0x18c3570, 57;
v0x18c3570_58 .array/port v0x18c3570, 58;
v0x18c3570_59 .array/port v0x18c3570, 59;
v0x18c3570_60 .array/port v0x18c3570, 60;
E_0x18a3140/15 .event edge, v0x18c3570_57, v0x18c3570_58, v0x18c3570_59, v0x18c3570_60;
v0x18c3570_61 .array/port v0x18c3570, 61;
v0x18c3570_62 .array/port v0x18c3570, 62;
v0x18c3570_63 .array/port v0x18c3570, 63;
v0x18c3570_64 .array/port v0x18c3570, 64;
E_0x18a3140/16 .event edge, v0x18c3570_61, v0x18c3570_62, v0x18c3570_63, v0x18c3570_64;
v0x18c3570_65 .array/port v0x18c3570, 65;
v0x18c3570_66 .array/port v0x18c3570, 66;
v0x18c3570_67 .array/port v0x18c3570, 67;
v0x18c3570_68 .array/port v0x18c3570, 68;
E_0x18a3140/17 .event edge, v0x18c3570_65, v0x18c3570_66, v0x18c3570_67, v0x18c3570_68;
v0x18c3570_69 .array/port v0x18c3570, 69;
v0x18c3570_70 .array/port v0x18c3570, 70;
v0x18c3570_71 .array/port v0x18c3570, 71;
v0x18c3570_72 .array/port v0x18c3570, 72;
E_0x18a3140/18 .event edge, v0x18c3570_69, v0x18c3570_70, v0x18c3570_71, v0x18c3570_72;
v0x18c3570_73 .array/port v0x18c3570, 73;
v0x18c3570_74 .array/port v0x18c3570, 74;
v0x18c3570_75 .array/port v0x18c3570, 75;
v0x18c3570_76 .array/port v0x18c3570, 76;
E_0x18a3140/19 .event edge, v0x18c3570_73, v0x18c3570_74, v0x18c3570_75, v0x18c3570_76;
v0x18c3570_77 .array/port v0x18c3570, 77;
v0x18c3570_78 .array/port v0x18c3570, 78;
v0x18c3570_79 .array/port v0x18c3570, 79;
v0x18c3570_80 .array/port v0x18c3570, 80;
E_0x18a3140/20 .event edge, v0x18c3570_77, v0x18c3570_78, v0x18c3570_79, v0x18c3570_80;
v0x18c3570_81 .array/port v0x18c3570, 81;
v0x18c3570_82 .array/port v0x18c3570, 82;
v0x18c3570_83 .array/port v0x18c3570, 83;
v0x18c3570_84 .array/port v0x18c3570, 84;
E_0x18a3140/21 .event edge, v0x18c3570_81, v0x18c3570_82, v0x18c3570_83, v0x18c3570_84;
v0x18c3570_85 .array/port v0x18c3570, 85;
v0x18c3570_86 .array/port v0x18c3570, 86;
v0x18c3570_87 .array/port v0x18c3570, 87;
v0x18c3570_88 .array/port v0x18c3570, 88;
E_0x18a3140/22 .event edge, v0x18c3570_85, v0x18c3570_86, v0x18c3570_87, v0x18c3570_88;
v0x18c3570_89 .array/port v0x18c3570, 89;
v0x18c3570_90 .array/port v0x18c3570, 90;
v0x18c3570_91 .array/port v0x18c3570, 91;
v0x18c3570_92 .array/port v0x18c3570, 92;
E_0x18a3140/23 .event edge, v0x18c3570_89, v0x18c3570_90, v0x18c3570_91, v0x18c3570_92;
v0x18c3570_93 .array/port v0x18c3570, 93;
v0x18c3570_94 .array/port v0x18c3570, 94;
v0x18c3570_95 .array/port v0x18c3570, 95;
v0x18c3570_96 .array/port v0x18c3570, 96;
E_0x18a3140/24 .event edge, v0x18c3570_93, v0x18c3570_94, v0x18c3570_95, v0x18c3570_96;
v0x18c3570_97 .array/port v0x18c3570, 97;
v0x18c3570_98 .array/port v0x18c3570, 98;
v0x18c3570_99 .array/port v0x18c3570, 99;
v0x18c3570_100 .array/port v0x18c3570, 100;
E_0x18a3140/25 .event edge, v0x18c3570_97, v0x18c3570_98, v0x18c3570_99, v0x18c3570_100;
v0x18c3570_101 .array/port v0x18c3570, 101;
v0x18c3570_102 .array/port v0x18c3570, 102;
v0x18c3570_103 .array/port v0x18c3570, 103;
v0x18c3570_104 .array/port v0x18c3570, 104;
E_0x18a3140/26 .event edge, v0x18c3570_101, v0x18c3570_102, v0x18c3570_103, v0x18c3570_104;
v0x18c3570_105 .array/port v0x18c3570, 105;
v0x18c3570_106 .array/port v0x18c3570, 106;
v0x18c3570_107 .array/port v0x18c3570, 107;
v0x18c3570_108 .array/port v0x18c3570, 108;
E_0x18a3140/27 .event edge, v0x18c3570_105, v0x18c3570_106, v0x18c3570_107, v0x18c3570_108;
v0x18c3570_109 .array/port v0x18c3570, 109;
v0x18c3570_110 .array/port v0x18c3570, 110;
v0x18c3570_111 .array/port v0x18c3570, 111;
v0x18c3570_112 .array/port v0x18c3570, 112;
E_0x18a3140/28 .event edge, v0x18c3570_109, v0x18c3570_110, v0x18c3570_111, v0x18c3570_112;
v0x18c3570_113 .array/port v0x18c3570, 113;
v0x18c3570_114 .array/port v0x18c3570, 114;
v0x18c3570_115 .array/port v0x18c3570, 115;
v0x18c3570_116 .array/port v0x18c3570, 116;
E_0x18a3140/29 .event edge, v0x18c3570_113, v0x18c3570_114, v0x18c3570_115, v0x18c3570_116;
v0x18c3570_117 .array/port v0x18c3570, 117;
v0x18c3570_118 .array/port v0x18c3570, 118;
v0x18c3570_119 .array/port v0x18c3570, 119;
v0x18c3570_120 .array/port v0x18c3570, 120;
E_0x18a3140/30 .event edge, v0x18c3570_117, v0x18c3570_118, v0x18c3570_119, v0x18c3570_120;
v0x18c3570_121 .array/port v0x18c3570, 121;
v0x18c3570_122 .array/port v0x18c3570, 122;
v0x18c3570_123 .array/port v0x18c3570, 123;
v0x18c3570_124 .array/port v0x18c3570, 124;
E_0x18a3140/31 .event edge, v0x18c3570_121, v0x18c3570_122, v0x18c3570_123, v0x18c3570_124;
v0x18c3570_125 .array/port v0x18c3570, 125;
v0x18c3570_126 .array/port v0x18c3570, 126;
v0x18c3570_127 .array/port v0x18c3570, 127;
E_0x18a3140/32 .event edge, v0x18c3570_125, v0x18c3570_126, v0x18c3570_127, v0x18c4c30_0;
E_0x18a3140/33 .event edge, v0x18c4b50_0;
E_0x18a3140 .event/or E_0x18a3140/0, E_0x18a3140/1, E_0x18a3140/2, E_0x18a3140/3, E_0x18a3140/4, E_0x18a3140/5, E_0x18a3140/6, E_0x18a3140/7, E_0x18a3140/8, E_0x18a3140/9, E_0x18a3140/10, E_0x18a3140/11, E_0x18a3140/12, E_0x18a3140/13, E_0x18a3140/14, E_0x18a3140/15, E_0x18a3140/16, E_0x18a3140/17, E_0x18a3140/18, E_0x18a3140/19, E_0x18a3140/20, E_0x18a3140/21, E_0x18a3140/22, E_0x18a3140/23, E_0x18a3140/24, E_0x18a3140/25, E_0x18a3140/26, E_0x18a3140/27, E_0x18a3140/28, E_0x18a3140/29, E_0x18a3140/30, E_0x18a3140/31, E_0x18a3140/32, E_0x18a3140/33;
S_0x1867870 .scope generate, "genblk1" "genblk1" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1854318 .param/l "k" 2 42, +C4<00>;
S_0x186ce70 .scope generate, "genblk01" "genblk01" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1879508 .param/l "k" 2 42, +C4<01>;
S_0x186cd80 .scope generate, "genblk001" "genblk001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1879188 .param/l "k" 2 42, +C4<010>;
S_0x186a100 .scope generate, "genblk0001" "genblk0001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x186a768 .param/l "k" 2 42, +C4<011>;
S_0x186a010 .scope generate, "genblk00001" "genblk00001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x186df78 .param/l "k" 2 42, +C4<0100>;
S_0x1878a90 .scope generate, "genblk000001" "genblk000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x186d338 .param/l "k" 2 42, +C4<0101>;
S_0x18789a0 .scope generate, "genblk0000001" "genblk0000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x18707f8 .param/l "k" 2 42, +C4<0110>;
S_0x182e770 .scope generate, "genblk00000001" "genblk00000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x186d188 .param/l "k" 2 42, +C4<0111>;
S_0x182e680 .scope generate, "genblk000000001" "genblk000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x18682e8 .param/l "k" 2 42, +C4<01000>;
S_0x185a430 .scope generate, "genblk0000000001" "genblk0000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x18689f8 .param/l "k" 2 42, +C4<01001>;
S_0x185a340 .scope generate, "genblk00000000001" "genblk00000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1867d48 .param/l "k" 2 42, +C4<01010>;
S_0x1879ed0 .scope generate, "genblk000000000001" "genblk000000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x18727b8 .param/l "k" 2 42, +C4<01011>;
S_0x1879de0 .scope generate, "genblk0000000000001" "genblk0000000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1866028 .param/l "k" 2 42, +C4<01100>;
S_0x1861d00 .scope generate, "genblk00000000000001" "genblk00000000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1865d98 .param/l "k" 2 42, +C4<01101>;
S_0x1861c10 .scope generate, "genblk000000000000001" "genblk000000000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1865878 .param/l "k" 2 42, +C4<01110>;
S_0x188e740 .scope generate, "genblk0000000000000001" "genblk0000000000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x18655c8 .param/l "k" 2 42, +C4<01111>;
S_0x189aa40 .scope generate, "genblk00000000000000001" "genblk00000000000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1865098 .param/l "k" 2 42, +C4<010000>;
S_0x1893bc0 .scope generate, "genblk000000000000000001" "genblk000000000000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1873698 .param/l "k" 2 42, +C4<010001>;
S_0x1895170 .scope generate, "genblk0000000000000000001" "genblk0000000000000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1873b28 .param/l "k" 2 42, +C4<010010>;
S_0x1896720 .scope generate, "genblk00000000000000000001" "genblk00000000000000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x18752a8 .param/l "k" 2 42, +C4<010011>;
S_0x1890cd0 .scope generate, "genblk000000000000000000001" "genblk000000000000000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1874c48 .param/l "k" 2 42, +C4<010100>;
S_0x1892550 .scope generate, "genblk0000000000000000000001" "genblk0000000000000000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x187f028 .param/l "k" 2 42, +C4<010101>;
S_0x1897020 .scope generate, "genblk00000000000000000000001" "genblk00000000000000000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x187c378 .param/l "k" 2 42, +C4<010110>;
S_0x1897230 .scope generate, "genblk000000000000000000000001" "genblk000000000000000000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x187e3a8 .param/l "k" 2 42, +C4<010111>;
S_0x18982a0 .scope generate, "genblk0000000000000000000000001" "genblk0000000000000000000000001" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x187c4a8 .param/l "k" 2 42, +C4<011000>;
S_0x1898760 .scope generate, "$gen1[25]" "$gen1[25]" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1875eb8 .param/l "k" 2 42, +C4<011001>;
S_0x189a630 .scope generate, "$gen1[26]" "$gen1[26]" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1877d38 .param/l "k" 2 42, +C4<011010>;
S_0x189e6e0 .scope generate, "$gen1[27]" "$gen1[27]" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1876c18 .param/l "k" 2 42, +C4<011011>;
S_0x189e8f0 .scope generate, "$gen1[28]" "$gen1[28]" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1876348 .param/l "k" 2 42, +C4<011100>;
S_0x18a20a0 .scope generate, "$gen1[29]" "$gen1[29]" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x18764d8 .param/l "k" 2 42, +C4<011101>;
S_0x18a26f0 .scope generate, "$gen1[30]" "$gen1[30]" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1890088 .param/l "k" 2 42, +C4<011110>;
S_0x1897eb0 .scope generate, "$gen1[31]" "$gen1[31]" 2 42, 2 42, S_0x188ff40;
 .timescale -9 -10;
P_0x1898008 .param/l "k" 2 42, +C4<011111>;
    .scope S_0x1867870;
T_1 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 0>;
    %end;
    .thread T_1;
    .scope S_0x186ce70;
T_2 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 1>;
    %end;
    .thread T_2;
    .scope S_0x186cd80;
T_3 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 2>;
    %end;
    .thread T_3;
    .scope S_0x186a100;
T_4 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 3>;
    %end;
    .thread T_4;
    .scope S_0x186a010;
T_5 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 4>;
    %end;
    .thread T_5;
    .scope S_0x1878a90;
T_6 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 5>;
    %end;
    .thread T_6;
    .scope S_0x18789a0;
T_7 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 6>;
    %end;
    .thread T_7;
    .scope S_0x182e770;
T_8 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 7>;
    %end;
    .thread T_8;
    .scope S_0x182e680;
T_9 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 8>;
    %end;
    .thread T_9;
    .scope S_0x185a430;
T_10 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 9>;
    %end;
    .thread T_10;
    .scope S_0x185a340;
T_11 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 10>;
    %end;
    .thread T_11;
    .scope S_0x1879ed0;
T_12 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 11>;
    %end;
    .thread T_12;
    .scope S_0x1879de0;
T_13 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 12>;
    %end;
    .thread T_13;
    .scope S_0x1861d00;
T_14 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 13>;
    %end;
    .thread T_14;
    .scope S_0x1861c10;
T_15 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 14>;
    %end;
    .thread T_15;
    .scope S_0x188e740;
T_16 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 15>;
    %end;
    .thread T_16;
    .scope S_0x189aa40;
T_17 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 16>;
    %end;
    .thread T_17;
    .scope S_0x1893bc0;
T_18 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 17>;
    %end;
    .thread T_18;
    .scope S_0x1895170;
T_19 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 18>;
    %end;
    .thread T_19;
    .scope S_0x1896720;
T_20 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 19>;
    %end;
    .thread T_20;
    .scope S_0x1890cd0;
T_21 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 20>;
    %end;
    .thread T_21;
    .scope S_0x1892550;
T_22 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 21>;
    %end;
    .thread T_22;
    .scope S_0x1897020;
T_23 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 22>;
    %end;
    .thread T_23;
    .scope S_0x1897230;
T_24 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 23>;
    %end;
    .thread T_24;
    .scope S_0x18982a0;
T_25 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 24>;
    %end;
    .thread T_25;
    .scope S_0x1898760;
T_26 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 25>;
    %end;
    .thread T_26;
    .scope S_0x189a630;
T_27 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 26>;
    %end;
    .thread T_27;
    .scope S_0x189e6e0;
T_28 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 27>;
    %end;
    .thread T_28;
    .scope S_0x189e8f0;
T_29 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 28>;
    %end;
    .thread T_29;
    .scope S_0x18a20a0;
T_30 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 29>;
    %end;
    .thread T_30;
    .scope S_0x18a26f0;
T_31 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 30>;
    %end;
    .thread T_31;
    .scope S_0x1897eb0;
T_32 ;
    %vpi_call 2 43 "$dumpvars", 1'sb0, &A<v0x18c6f00, 31>;
    %end;
    .thread T_32;
    .scope S_0x18caa60;
T_33 ;
    %wait E_0x18ca360;
    %load/v 8, v0x18cad00_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x18cada0_0, 0, 8;
    %load/v 8, v0x18cada0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x18cae40_0, 0, 8;
    %jmp T_33;
    .thread T_33;
    .scope S_0x18ca640;
T_34 ;
    %wait E_0x18ca360;
    %load/v 8, v0x18ca850_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x18ca8f0_0, 0, 8;
    %load/v 8, v0x18ca8f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x18ca990_0, 0, 8;
    %jmp T_34;
    .thread T_34;
    .scope S_0x18ca230;
T_35 ;
    %wait E_0x18ca360;
    %load/v 8, v0x18ca430_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x18ca4d0_0, 0, 8;
    %load/v 8, v0x18ca4d0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x18ca570_0, 0, 8;
    %jmp T_35;
    .thread T_35;
    .scope S_0x18c9710;
T_36 ;
    %wait E_0x18c9800;
    %load/v 8, v0x18c99b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_36.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x18c9930_0, 0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/v 8, v0x18c9ab0_0, 1;
    %jmp/0xz  T_36.2, 8;
    %load/v 8, v0x18c98b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x18c9930_0, 0, 8;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x18c8ff0;
T_37 ;
    %vpi_call 5 14 "$readmemh", "program.hex", v0x18c9520;
    %end;
    .thread T_37;
    .scope S_0x18c72a0;
T_38 ;
    %wait E_0x18c6230;
    %load/v 8, v0x18c7510_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_38.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x18c7490_0, 0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/v 8, v0x18c7410_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x18c7490_0, 0, 8;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x18c5d20;
T_39 ;
    %wait E_0x18c5e10;
    %load/v 8, v0x18c7050_0, 1;
    %jmp/0xz  T_39.0, 8;
    %load/v 8, v0x18c7130_0, 32;
    %ix/getv 3, v0x18c6d40_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x18c6f00, 0, 8;
t_0 ;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x18c5760;
T_40 ;
    %wait E_0x18c5850;
    %load/v 8, v0x18c5990_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_40.1, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_40.2, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_40.3, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_40.4, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_40.5, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_40.6, 6;
    %load/v 8, v0x18c5b70_0, 32;
    %load/v 40, v0x18c5c20_0, 32;
    %add 8, 40, 32;
    %set/v v0x18c5a40_0, 8, 32;
    %jmp T_40.7;
T_40.1 ;
    %load/v 8, v0x18c5b70_0, 32;
    %load/v 40, v0x18c5c20_0, 32;
    %add 8, 40, 32;
    %set/v v0x18c5a40_0, 8, 32;
    %jmp T_40.7;
T_40.2 ;
    %load/v 8, v0x18c5b70_0, 32;
    %load/v 40, v0x18c5c20_0, 32;
    %or 8, 40, 32;
    %set/v v0x18c5a40_0, 8, 32;
    %jmp T_40.7;
T_40.3 ;
    %load/v 8, v0x18c5c20_0, 32;
    %ix/load 0, 16, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x18c5a40_0, 8, 32;
    %jmp T_40.7;
T_40.4 ;
    %load/v 8, v0x18c5c20_0, 32;
    %load/v 40, v0x18c5ac0_0, 5;
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v0x18c5a40_0, 8, 32;
    %jmp T_40.7;
T_40.5 ;
    %load/v 8, v0x18c5b70_0, 32;
    %load/v 40, v0x18c5c20_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_40.8, 8;
    %movi 9, 1, 32;
    %jmp/1  T_40.10, 8;
T_40.8 ; End of true expr.
    %jmp/0  T_40.9, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_40.10;
T_40.9 ;
    %mov 9, 0, 32; Return false value
T_40.10 ;
    %set/v v0x18c5a40_0, 9, 32;
    %jmp T_40.7;
T_40.6 ;
    %load/v 8, v0x18c5b70_0, 32;
    %load/v 40, v0x18c5c20_0, 32;
    %sub 8, 40, 32;
    %set/v v0x18c5a40_0, 8, 32;
    %jmp T_40.7;
T_40.7 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x18c4cd0;
T_41 ;
    %wait E_0x18c4a80;
    %set/v v0x18c50b0_0, 0, 1;
    %set/v v0x18c52d0_0, 0, 1;
    %set/v v0x18c55d0_0, 0, 1;
    %set/v v0x18c56c0_0, 0, 1;
    %set/v v0x18c4f60_0, 0, 1;
    %set/v v0x18c4ec0_0, 0, 3;
    %set/v v0x18c53c0_0, 0, 1;
    %set/v v0x18c5440_0, 0, 1;
    %load/v 8, v0x18c5150_0, 6;
    %load/v 14, v0x18c5230_0, 6;
    %movi 20, 33, 12;
    %cmp/z 8, 20, 12;
    %jmp/1 T_41.1, 4;
    %movi 20, 37, 12;
    %cmp/z 8, 20, 12;
    %jmp/1 T_41.2, 4;
    %movi 20, 2, 12;
    %cmp/z 8, 20, 12;
    %jmp/1 T_41.3, 4;
    %movi 20, 43, 12;
    %cmp/z 8, 20, 12;
    %jmp/1 T_41.4, 4;
    %movi 20, 35, 12;
    %cmp/z 8, 20, 12;
    %jmp/1 T_41.5, 4;
    %mov 20, 3, 6;
    %movi 26, 9, 6;
    %cmp/z 8, 20, 12;
    %jmp/1 T_41.6, 4;
    %mov 32, 3, 6;
    %movi 38, 15, 6;
    %cmp/z 8, 32, 12;
    %jmp/1 T_41.7, 4;
    %mov 44, 3, 6;
    %movi 50, 4, 6;
    %cmp/z 8, 44, 12;
    %jmp/1 T_41.8, 4;
    %mov 56, 3, 6;
    %movi 62, 5, 6;
    %cmp/z 8, 56, 12;
    %jmp/1 T_41.9, 4;
    %mov 68, 3, 6;
    %movi 74, 33, 6;
    %cmp/z 8, 68, 12;
    %jmp/1 T_41.10, 4;
    %mov 80, 3, 6;
    %movi 86, 41, 6;
    %cmp/z 8, 80, 12;
    %jmp/1 T_41.11, 4;
    %jmp T_41.12;
T_41.1 ;
    %set/v v0x18c55d0_0, 1, 1;
    %set/v v0x18c56c0_0, 1, 1;
    %set/v v0x18c4ec0_0, 0, 3;
    %jmp T_41.12;
T_41.2 ;
    %set/v v0x18c55d0_0, 1, 1;
    %set/v v0x18c56c0_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x18c4ec0_0, 8, 3;
    %jmp T_41.12;
T_41.3 ;
    %set/v v0x18c55d0_0, 1, 1;
    %set/v v0x18c56c0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0x18c4ec0_0, 8, 3;
    %jmp T_41.12;
T_41.4 ;
    %set/v v0x18c55d0_0, 1, 1;
    %set/v v0x18c56c0_0, 1, 1;
    %movi 8, 4, 3;
    %set/v v0x18c4ec0_0, 8, 3;
    %jmp T_41.12;
T_41.5 ;
    %set/v v0x18c55d0_0, 1, 1;
    %set/v v0x18c56c0_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x18c4ec0_0, 8, 3;
    %jmp T_41.12;
T_41.6 ;
    %set/v v0x18c56c0_0, 1, 1;
    %set/v v0x18c4f60_0, 1, 1;
    %set/v v0x18c4ec0_0, 0, 3;
    %jmp T_41.12;
T_41.7 ;
    %set/v v0x18c56c0_0, 1, 1;
    %set/v v0x18c4f60_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x18c4ec0_0, 8, 3;
    %jmp T_41.12;
T_41.8 ;
    %set/v v0x18c50b0_0, 1, 1;
    %set/v v0x18c52d0_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x18c4ec0_0, 8, 3;
    %jmp T_41.12;
T_41.9 ;
    %set/v v0x18c50b0_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x18c4ec0_0, 8, 3;
    %jmp T_41.12;
T_41.10 ;
    %set/v v0x18c53c0_0, 1, 1;
    %set/v v0x18c5440_0, 0, 1;
    %jmp T_41.12;
T_41.11 ;
    %set/v v0x18c53c0_0, 0, 1;
    %set/v v0x18c5440_0, 1, 1;
    %jmp T_41.12;
T_41.12 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1872050;
T_42 ;
    %wait E_0x18a3140;
    %load/v 8, v0x18c34d0_0, 1;
    %jmp/0xz  T_42.0, 8;
    %vpi_call 6 227 "$write", "++++++";
    %load/v 40, v0x1878190_0, 32;
    %load/v 72, v0x18c4a00_0, 32;
    %add 40, 72, 32;
    %ix/get 3, 40, 32;
    %load/av 8, v0x18c3570, 16;
    %movi 56, 15, 5;
    %load/v 61, v0x1878190_0, 32;
    %load/v 93, v0x18c4a00_0, 32;
    %add 61, 93, 32;
    %ix/get 3, 61, 32;
    %jmp/1 T_42.2, 4;
    %ix/get/s 0, 56, 5;
T_42.2 ;
    %load/avx.p 56, v0x18c3570, 0;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x18c4ab0_0, 0, 8;
T_42.0 ;
    %load/v 8, v0x18c4c30_0, 1;
    %jmp/0xz  T_42.3, 8;
    %vpi_call 6 228 "$write", "#####";
    %load/v 8, v0x18c4b50_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %load/v 24, v0x1878190_0, 32;
    %load/v 56, v0x18c4a00_0, 32;
    %add 24, 56, 32;
    %ix/get 3, 24, 32;
    %jmp/1 t_1, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x18c3570, 0, 8;
t_1 ;
T_42.3 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x188ff40;
T_43 ;
    %vpi_call 2 40 "$dumpvars";
    %end;
    .thread T_43;
    .scope S_0x188ff40;
T_44 ;
    %set/v v0x18cbe70_0, 0, 1;
T_44.0 ;
    %load/v 8, v0x18cbe70_0, 1;
    %inv 8, 1;
    %set/v v0x18cbdb0_0, 8, 1;
    %movi 8, 100, 8;
    %ix/get 0, 8, 8;
    %delayx 0;
    %load/v 8, v0x18cbdb0_0, 1;
    %set/v v0x18cbe70_0, 8, 1;
    %jmp T_44.0;
    %end;
    .thread T_44;
    .scope S_0x188ff40;
T_45 ;
    %set/v v0x18cc1e0_0, 0, 1;
    %movi 8, 4, 4;
T_45.0 %cmp/s 0, 8, 4;
    %jmp/0xz T_45.1, 5;
    %add 8, 1, 4;
    %wait E_0x18ca360;
    %jmp T_45.0;
T_45.1 ;
    %set/v v0x18cc1e0_0, 1, 1;
    %end;
    .thread T_45;
    .scope S_0x188ff40;
T_46 ;
    %set/v v0x18cbff0_0, 0, 32;
T_46.0 ;
    %load/v 8, v0x18cbff0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_46.1, 5;
    %ix/getv/s 3, v0x18cbff0_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x18c6f00, 0, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x18cbff0_0, 32;
    %set/v v0x18cbff0_0, 8, 32;
    %jmp T_46.0;
T_46.1 ;
    %end;
    .thread T_46;
    .scope S_0x188ff40;
T_47 ;
    %set/v v0x18cbf70_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x188ff40;
T_48 ;
    %set/v v0x18cc090_0, 0, 5;
    %end;
    .thread T_48;
    .scope S_0x188ff40;
T_49 ;
    %wait E_0x18ca360;
    %load/v 8, v0x18cc110_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %vpi_call 2 124 "$write", "%5d  pc = %2d  pcaddr = %h  instr = %h   v0 = %1d", v0x18cbf70_0, v0x18cc110_0, T<8,32,u>, v0x18c8420_0, &A<v0x18c6f00, 2>;
    %load/v 8, v0x18c8420_0, 32;
    %set/v v0x18cbd10_0, 8, 32;
    %fork TD_sm_testbench.disasmInstr, S_0x18cb7e0;
    %join;
    %vpi_call 2 129 "$write", "\012";
    %load/v 8, v0x18cbf70_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x18cbf70_0, 8, 32;
    %movi 8, 120, 32;
    %load/v 40, v0x18cbf70_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_49.0, 5;
    %vpi_call 2 135 "$display", "Timeout";
    %vpi_call 2 136 "$stop";
T_49.0 ;
    %jmp T_49;
    .thread T_49;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "../../../testbench/testbench.v";
    "../../../src/sm_top.v";
    "../../../src/sm_register.v";
    "../../../src/sm_rom.v";
    "../../../src/sm_cpu.v";
