Analysis & Synthesis report for HFMSG_fpga_proj
Wed Jun 14 16:04:48 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1
 17. Source assignments for sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1
 18. Parameter Settings for User Entity Instance: pll_ip:U_pll|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: div_120:u_div_120
 20. Parameter Settings for User Entity Instance: sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: car_ampl_ctrl:u0_car_ampl_ctrl
 23. Parameter Settings for User Entity Instance: modu_ampl_ctrl:u0_modu_ampl_ctrl
 24. Parameter Settings for User Entity Instance: mult_dac:U0_AM
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. Parameter Settings for Inferred Entity Instance: mult_dac:U0_AM|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: mult_dac:U0_AM|lpm_mult:Mult1
 28. altpll Parameter Settings by Entity Instance
 29. altsyncram Parameter Settings by Entity Instance
 30. lpm_mult Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "pll_ip:U_pll"
 32. SignalTap II Logic Analyzer Settings
 33. In-System Memory Content Editor Settings
 34. Elapsed Time Per Partition
 35. Connections to In-System Debugging Instance "auto_signaltap_0"
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 14 16:04:48 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; HFMSG_fpga_proj                             ;
; Top-level Entity Name              ; DDS_TOP                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,884                                       ;
;     Total combinational functions  ; 1,269                                       ;
;     Dedicated logic registers      ; 1,384                                       ;
; Total registers                    ; 1384                                        ;
; Total pins                         ; 63                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 294,912                                     ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; DDS_TOP            ; HFMSG_fpga_proj    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; TOP/DDS_TOP.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v            ;         ;
; src/mult_dac.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/mult_dac.v           ;         ;
; src/modu_ampl_ctrl.v             ; yes             ; User Verilog HDL File                  ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v     ;         ;
; src/freq_ctrl_modu.v             ; yes             ; User Verilog HDL File                  ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/freq_ctrl_modu.v     ;         ;
; src/freq_ctrl_carrier.v          ; yes             ; User Verilog HDL File                  ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/freq_ctrl_carrier.v  ;         ;
; src/div_120.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/div_120.v            ;         ;
; src/car_ampl_ctrl.v              ; yes             ; User Verilog HDL File                  ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v      ;         ;
; src/acc_32bit.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/acc_32bit.v          ;         ;
; ipcore/pll_ip.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/pll_ip.v          ;         ;
; ipcore/sin_rom_ip.v              ; yes             ; User Wizard-Generated File             ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/sin_rom_ip.v      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_ip_altpll.v               ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/pll_ip_altpll.v       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_5qe1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/altsyncram_5qe1.tdf   ;         ;
; db/altsyncram_jeg2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/altsyncram_jeg2.tdf   ;         ;
; ipcore/sin_rom.mif               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/sin_rom.mif       ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd          ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_g124.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/altsyncram_g124.tdf   ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_tsc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/mux_tsc.tdf           ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/decode_dvf.tdf        ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_mgi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/cntr_mgi.tdf          ;         ;
; db/cmpr_sgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/cmpr_sgc.tdf          ;         ;
; db/cntr_m9j.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/cntr_m9j.tdf          ;         ;
; db/cntr_ggi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/cntr_ggi.tdf          ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/cmpr_rgc.tdf          ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/cntr_23j.tdf          ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/cmpr_ngc.tdf          ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; g:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; g:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; db/mult_16t.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/mult_16t.tdf          ;         ;
; db/mult_v5t.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/mult_v5t.tdf          ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,884                    ;
;                                             ;                          ;
; Total combinational functions               ; 1269                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 399                      ;
;     -- 3 input functions                    ; 393                      ;
;     -- <=2 input functions                  ; 477                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 869                      ;
;     -- arithmetic mode                      ; 400                      ;
;                                             ;                          ;
; Total registers                             ; 1384                     ;
;     -- Dedicated logic registers            ; 1384                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 63                       ;
; Total memory bits                           ; 294912                   ;
; Embedded Multiplier 9-bit elements          ; 4                        ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 743                      ;
; Total fan-out                               ; 10223                    ;
; Average fan-out                             ; 3.57                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DDS_TOP                                                                                                ; 1269 (1)          ; 1384 (0)     ; 294912      ; 4            ; 0       ; 2         ; 63   ; 0            ; |DDS_TOP                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |acc_32bit:U1_acc_32bit_carrier|                                                                     ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|acc_32bit:U1_acc_32bit_carrier                                                                                                                                                                                                                                                                                                       ; work         ;
;    |acc_32bit:U2_acc_32bit_modu|                                                                        ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|acc_32bit:U2_acc_32bit_modu                                                                                                                                                                                                                                                                                                          ; work         ;
;    |car_ampl_ctrl:u0_car_ampl_ctrl|                                                                     ; 48 (48)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|car_ampl_ctrl:u0_car_ampl_ctrl                                                                                                                                                                                                                                                                                                       ; work         ;
;    |div_120:u_div_120|                                                                                  ; 56 (56)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|div_120:u_div_120                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |freq_ctrl_carrier:U2_freq_ctrl_carrier|                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|freq_ctrl_carrier:U2_freq_ctrl_carrier                                                                                                                                                                                                                                                                                               ; work         ;
;    |modu_ampl_ctrl:u0_modu_ampl_ctrl|                                                                   ; 48 (48)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|modu_ampl_ctrl:u0_modu_ampl_ctrl                                                                                                                                                                                                                                                                                                     ; work         ;
;    |mult_dac:U0_AM|                                                                                     ; 122 (99)          ; 24 (24)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DDS_TOP|mult_dac:U0_AM                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DDS_TOP|mult_dac:U0_AM|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                        ; work         ;
;          |mult_16t:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DDS_TOP|mult_dac:U0_AM|lpm_mult:Mult0|mult_16t:auto_generated                                                                                                                                                                                                                                                                                ; work         ;
;       |lpm_mult:Mult1|                                                                                  ; 23 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DDS_TOP|mult_dac:U0_AM|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                        ; work         ;
;          |mult_v5t:auto_generated|                                                                      ; 23 (23)           ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DDS_TOP|mult_dac:U0_AM|lpm_mult:Mult1|mult_v5t:auto_generated                                                                                                                                                                                                                                                                                ; work         ;
;    |pll_ip:U_pll|                                                                                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|pll_ip:U_pll                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |altpll:altpll_component|                                                                         ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|pll_ip:U_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; work         ;
;          |pll_ip_altpll:auto_generated|                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|pll_ip:U_pll|altpll:altpll_component|pll_ip_altpll:auto_generated                                                                                                                                                                                                                                                                    ; work         ;
;    |sin_rom_ip:U1_sin_rom_carrier|                                                                      ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sin_rom_ip:U1_sin_rom_carrier                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_5qe1:auto_generated|                                                               ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram_jeg2:altsyncram1|                                                               ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1                                                                                                                                                                                                             ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                 ; 68 (46)           ; 43 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                               ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                     ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                            ; work         ;
;    |sin_rom_ip:U2_sin_rom_modu|                                                                         ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sin_rom_ip:U2_sin_rom_modu                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ; work         ;
;          |altsyncram_5qe1:auto_generated|                                                               ; 68 (0)            ; 43 (0)       ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_jeg2:altsyncram1|                                                               ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1                                                                                                                                                                                                                ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                 ; 68 (46)           ; 43 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                  ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                     ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 218 (1)           ; 144 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 217 (178)         ; 144 (115)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 511 (1)           ; 945 (96)     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 510 (0)           ; 849 (0)      ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 510 (88)          ; 849 (276)    ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_g124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 94 (94)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 114 (1)           ; 256 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 96 (0)            ; 240 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 96 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 17 (17)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 138 (10)          ; 122 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_mgi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 48 (48)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1|ALTSYNCRAM                                                                   ; M9K  ; True Dual Port   ; 4096         ; 12           ; 4096         ; 12           ; 49152  ; ../ipcore/sin_rom.mif ;
; sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1|ALTSYNCRAM                                                                      ; M9K  ; True Dual Port   ; 4096         ; 12           ; 4096         ; 12           ; 49152  ; ../ipcore/sin_rom.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 48           ; 4096         ; 48           ; 196608 ; None                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |DDS_TOP|sin_rom_ip:U1_sin_rom_carrier ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/sin_rom_ip.v ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |DDS_TOP|sin_rom_ip:U2_sin_rom_modu    ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/sin_rom_ip.v ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |DDS_TOP|pll_ip:U_pll                  ; C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/pll_ip.v     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal      ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------+------------------------+
; div_120:u_div_120|clk_div                          ; div_120:u_div_120|Equal0 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                          ;                        ;
+----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                                                                                    ; Reason for Removal                                               ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[35,39,41,43,45,47,49,51,53,55,57,59,61..63]                                    ; Stuck at GND due to stuck port data_in                           ;
; freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[30,32]                                                                         ; Stuck at VCC due to stuck port data_in                           ;
; freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[21,29]                                                                         ; Stuck at GND due to stuck port data_in                           ;
; freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[20]                                                                            ; Stuck at VCC due to stuck port data_in                           ;
; freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[17]                                                                            ; Stuck at GND due to stuck port data_in                           ;
; freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[14]                                                                            ; Stuck at VCC due to stuck port data_in                           ;
; freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[13]                                                                            ; Stuck at GND due to stuck port data_in                           ;
; freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[11]                                                                            ; Stuck at VCC due to stuck port data_in                           ;
; freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[5,7,8]                                                                         ; Stuck at GND due to stuck port data_in                           ;
; freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[4]                                                                             ; Stuck at VCC due to stuck port data_in                           ;
; freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[1..3]                                                                          ; Stuck at GND due to stuck port data_in                           ;
; freq_ctrl_modu:U1_freq_ctrl_modu|freq_c_reg[34..36,38,39,41,45,46,48,51,54..63]                                                  ; Stuck at GND due to stuck port data_in                           ;
; freq_ctrl_modu:U1_freq_ctrl_modu|freq_c_reg[30,32,33]                                                                            ; Stuck at VCC due to stuck port data_in                           ;
; freq_ctrl_modu:U1_freq_ctrl_modu|freq_c_reg[28]                                                                                  ; Stuck at GND due to stuck port data_in                           ;
; freq_ctrl_modu:U1_freq_ctrl_modu|freq_c_reg[27]                                                                                  ; Stuck at VCC due to stuck port data_in                           ;
; freq_ctrl_modu:U1_freq_ctrl_modu|freq_c_reg[26]                                                                                  ; Stuck at GND due to stuck port data_in                           ;
; freq_ctrl_modu:U1_freq_ctrl_modu|freq_c_reg[23]                                                                                  ; Stuck at VCC due to stuck port data_in                           ;
; freq_ctrl_modu:U1_freq_ctrl_modu|freq_c_reg[21]                                                                                  ; Stuck at GND due to stuck port data_in                           ;
; freq_ctrl_modu:U1_freq_ctrl_modu|freq_c_reg[20]                                                                                  ; Stuck at VCC due to stuck port data_in                           ;
; freq_ctrl_modu:U1_freq_ctrl_modu|freq_c_reg[16..18]                                                                              ; Stuck at GND due to stuck port data_in                           ;
; freq_ctrl_modu:U1_freq_ctrl_modu|freq_c_reg[9,10]                                                                                ; Stuck at VCC due to stuck port data_in                           ;
; freq_ctrl_modu:U1_freq_ctrl_modu|freq_c_reg[1,3,8]                                                                               ; Stuck at GND due to stuck port data_in                           ;
; freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[6,9,10,12,15,16,18,19,22..28,31,33,34,36..38,40,42,44,46,48,50,52,54,56,58,60] ; Merged with freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[0] ;
; freq_ctrl_modu:U1_freq_ctrl_modu|freq_c_reg[0,2,4..7,11..15,19,22,24,25,29,31,37,40,42..44,47,49,50,52,53]                       ; Merged with freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[0] ;
; Total Number of Removed Registers = 127                                                                                          ;                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1384  ;
; Number of registers using Synchronous Clear  ; 55    ;
; Number of registers using Synchronous Load   ; 113   ;
; Number of registers using Asynchronous Clear ; 684   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 604   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; freq_ctrl_carrier:U2_freq_ctrl_carrier|freq_c_reg[0]                                                                                                                           ; 60      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 18                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DDS_TOP|sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DDS_TOP|sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DDS_TOP|sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DDS_TOP|sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DDS_TOP|sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DDS_TOP|sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DDS_TOP|sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DDS_TOP|sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |DDS_TOP|sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |DDS_TOP|sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                               ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                               ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                     ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][9]                                                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                        ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                        ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                          ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                 ;
; 36:1               ; 4 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |DDS_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_ip:U_pll|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------+
; Parameter Name                ; Value                    ; Type                   ;
+-------------------------------+--------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                ;
; PLL_TYPE                      ; AUTO                     ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_ip ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                ;
; LOCK_HIGH                     ; 1                        ; Untyped                ;
; LOCK_LOW                      ; 1                        ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                ;
; SKIP_VCO                      ; OFF                      ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                ;
; BANDWIDTH                     ; 0                        ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                ;
; DOWN_SPREAD                   ; 0                        ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                        ; Signed Integer         ;
; CLK2_MULTIPLY_BY              ; 6                        ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 2                        ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK3_DIVIDE_BY                ; 50                       ; Signed Integer         ;
; CLK2_DIVIDE_BY                ; 25                       ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 1                        ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 10                       ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                ;
; DPA_DIVIDER                   ; 0                        ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                ;
; VCO_MIN                       ; 0                        ; Untyped                ;
; VCO_MAX                       ; 0                        ; Untyped                ;
; VCO_CENTER                    ; 0                        ; Untyped                ;
; PFD_MIN                       ; 0                        ; Untyped                ;
; PFD_MAX                       ; 0                        ; Untyped                ;
; M_INITIAL                     ; 0                        ; Untyped                ;
; M                             ; 0                        ; Untyped                ;
; N                             ; 1                        ; Untyped                ;
; M2                            ; 1                        ; Untyped                ;
; N2                            ; 1                        ; Untyped                ;
; SS                            ; 1                        ; Untyped                ;
; C0_HIGH                       ; 0                        ; Untyped                ;
; C1_HIGH                       ; 0                        ; Untyped                ;
; C2_HIGH                       ; 0                        ; Untyped                ;
; C3_HIGH                       ; 0                        ; Untyped                ;
; C4_HIGH                       ; 0                        ; Untyped                ;
; C5_HIGH                       ; 0                        ; Untyped                ;
; C6_HIGH                       ; 0                        ; Untyped                ;
; C7_HIGH                       ; 0                        ; Untyped                ;
; C8_HIGH                       ; 0                        ; Untyped                ;
; C9_HIGH                       ; 0                        ; Untyped                ;
; C0_LOW                        ; 0                        ; Untyped                ;
; C1_LOW                        ; 0                        ; Untyped                ;
; C2_LOW                        ; 0                        ; Untyped                ;
; C3_LOW                        ; 0                        ; Untyped                ;
; C4_LOW                        ; 0                        ; Untyped                ;
; C5_LOW                        ; 0                        ; Untyped                ;
; C6_LOW                        ; 0                        ; Untyped                ;
; C7_LOW                        ; 0                        ; Untyped                ;
; C8_LOW                        ; 0                        ; Untyped                ;
; C9_LOW                        ; 0                        ; Untyped                ;
; C0_INITIAL                    ; 0                        ; Untyped                ;
; C1_INITIAL                    ; 0                        ; Untyped                ;
; C2_INITIAL                    ; 0                        ; Untyped                ;
; C3_INITIAL                    ; 0                        ; Untyped                ;
; C4_INITIAL                    ; 0                        ; Untyped                ;
; C5_INITIAL                    ; 0                        ; Untyped                ;
; C6_INITIAL                    ; 0                        ; Untyped                ;
; C7_INITIAL                    ; 0                        ; Untyped                ;
; C8_INITIAL                    ; 0                        ; Untyped                ;
; C9_INITIAL                    ; 0                        ; Untyped                ;
; C0_MODE                       ; BYPASS                   ; Untyped                ;
; C1_MODE                       ; BYPASS                   ; Untyped                ;
; C2_MODE                       ; BYPASS                   ; Untyped                ;
; C3_MODE                       ; BYPASS                   ; Untyped                ;
; C4_MODE                       ; BYPASS                   ; Untyped                ;
; C5_MODE                       ; BYPASS                   ; Untyped                ;
; C6_MODE                       ; BYPASS                   ; Untyped                ;
; C7_MODE                       ; BYPASS                   ; Untyped                ;
; C8_MODE                       ; BYPASS                   ; Untyped                ;
; C9_MODE                       ; BYPASS                   ; Untyped                ;
; C0_PH                         ; 0                        ; Untyped                ;
; C1_PH                         ; 0                        ; Untyped                ;
; C2_PH                         ; 0                        ; Untyped                ;
; C3_PH                         ; 0                        ; Untyped                ;
; C4_PH                         ; 0                        ; Untyped                ;
; C5_PH                         ; 0                        ; Untyped                ;
; C6_PH                         ; 0                        ; Untyped                ;
; C7_PH                         ; 0                        ; Untyped                ;
; C8_PH                         ; 0                        ; Untyped                ;
; C9_PH                         ; 0                        ; Untyped                ;
; L0_HIGH                       ; 1                        ; Untyped                ;
; L1_HIGH                       ; 1                        ; Untyped                ;
; G0_HIGH                       ; 1                        ; Untyped                ;
; G1_HIGH                       ; 1                        ; Untyped                ;
; G2_HIGH                       ; 1                        ; Untyped                ;
; G3_HIGH                       ; 1                        ; Untyped                ;
; E0_HIGH                       ; 1                        ; Untyped                ;
; E1_HIGH                       ; 1                        ; Untyped                ;
; E2_HIGH                       ; 1                        ; Untyped                ;
; E3_HIGH                       ; 1                        ; Untyped                ;
; L0_LOW                        ; 1                        ; Untyped                ;
; L1_LOW                        ; 1                        ; Untyped                ;
; G0_LOW                        ; 1                        ; Untyped                ;
; G1_LOW                        ; 1                        ; Untyped                ;
; G2_LOW                        ; 1                        ; Untyped                ;
; G3_LOW                        ; 1                        ; Untyped                ;
; E0_LOW                        ; 1                        ; Untyped                ;
; E1_LOW                        ; 1                        ; Untyped                ;
; E2_LOW                        ; 1                        ; Untyped                ;
; E3_LOW                        ; 1                        ; Untyped                ;
; L0_INITIAL                    ; 1                        ; Untyped                ;
; L1_INITIAL                    ; 1                        ; Untyped                ;
; G0_INITIAL                    ; 1                        ; Untyped                ;
; G1_INITIAL                    ; 1                        ; Untyped                ;
; G2_INITIAL                    ; 1                        ; Untyped                ;
; G3_INITIAL                    ; 1                        ; Untyped                ;
; E0_INITIAL                    ; 1                        ; Untyped                ;
; E1_INITIAL                    ; 1                        ; Untyped                ;
; E2_INITIAL                    ; 1                        ; Untyped                ;
; E3_INITIAL                    ; 1                        ; Untyped                ;
; L0_MODE                       ; BYPASS                   ; Untyped                ;
; L1_MODE                       ; BYPASS                   ; Untyped                ;
; G0_MODE                       ; BYPASS                   ; Untyped                ;
; G1_MODE                       ; BYPASS                   ; Untyped                ;
; G2_MODE                       ; BYPASS                   ; Untyped                ;
; G3_MODE                       ; BYPASS                   ; Untyped                ;
; E0_MODE                       ; BYPASS                   ; Untyped                ;
; E1_MODE                       ; BYPASS                   ; Untyped                ;
; E2_MODE                       ; BYPASS                   ; Untyped                ;
; E3_MODE                       ; BYPASS                   ; Untyped                ;
; L0_PH                         ; 0                        ; Untyped                ;
; L1_PH                         ; 0                        ; Untyped                ;
; G0_PH                         ; 0                        ; Untyped                ;
; G1_PH                         ; 0                        ; Untyped                ;
; G2_PH                         ; 0                        ; Untyped                ;
; G3_PH                         ; 0                        ; Untyped                ;
; E0_PH                         ; 0                        ; Untyped                ;
; E1_PH                         ; 0                        ; Untyped                ;
; E2_PH                         ; 0                        ; Untyped                ;
; E3_PH                         ; 0                        ; Untyped                ;
; M_PH                          ; 0                        ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                ;
; CLK0_COUNTER                  ; G0                       ; Untyped                ;
; CLK1_COUNTER                  ; G0                       ; Untyped                ;
; CLK2_COUNTER                  ; G0                       ; Untyped                ;
; CLK3_COUNTER                  ; G0                       ; Untyped                ;
; CLK4_COUNTER                  ; G0                       ; Untyped                ;
; CLK5_COUNTER                  ; G0                       ; Untyped                ;
; CLK6_COUNTER                  ; E0                       ; Untyped                ;
; CLK7_COUNTER                  ; E1                       ; Untyped                ;
; CLK8_COUNTER                  ; E2                       ; Untyped                ;
; CLK9_COUNTER                  ; E3                       ; Untyped                ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                ;
; M_TIME_DELAY                  ; 0                        ; Untyped                ;
; N_TIME_DELAY                  ; 0                        ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                ;
; VCO_POST_SCALE                ; 0                        ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                ;
; PORT_CLK3                     ; PORT_USED                ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                ;
; CBXI_PARAMETER                ; pll_ip_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE         ;
+-------------------------------+--------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_120:u_div_120 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; DIV_VALUE      ; 50000000 ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                          ;
+------------------------------------+-----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                       ;
; WIDTH_A                            ; 12                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 12                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 4096                  ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                       ;
; WIDTH_B                            ; 1                     ; Untyped                                       ;
; WIDTHAD_B                          ; 1                     ; Untyped                                       ;
; NUMWORDS_B                         ; 1                     ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M9K                   ; Untyped                                       ;
; BYTE_SIZE                          ; 8                     ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                       ;
; INIT_FILE                          ; ../ipcore/sin_rom.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_5qe1       ; Untyped                                       ;
+------------------------------------+-----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+--------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                       ;
+------------------------------------+-----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                    ;
; WIDTH_A                            ; 12                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 12                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 4096                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; M9K                   ; Untyped                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                    ;
; INIT_FILE                          ; ../ipcore/sin_rom.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_5qe1       ; Untyped                                    ;
+------------------------------------+-----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: car_ampl_ctrl:u0_car_ampl_ctrl ;
+----------------+-------------+----------------------------------------------+
; Parameter Name ; Value       ; Type                                         ;
+----------------+-------------+----------------------------------------------+
; BIAS           ; 01111111111 ; Unsigned Binary                              ;
+----------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modu_ampl_ctrl:u0_modu_ampl_ctrl ;
+----------------+-------------+------------------------------------------------+
; Parameter Name ; Value       ; Type                                           ;
+----------------+-------------+------------------------------------------------+
; BIAS           ; 11111111111 ; Unsigned Binary                                ;
+----------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult_dac:U0_AM ;
+----------------+-------------------------+------------------+
; Parameter Name ; Value                   ; Type             ;
+----------------+-------------------------+------------------+
; MAX_23         ; 11111111111111111111111 ; Unsigned Binary  ;
+----------------+-------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                               ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                  ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 48                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 48                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                         ; Signed Integer ;
; sld_node_crc_hiword                             ; 33841                                                                                                                                                                      ; Untyped        ;
; sld_node_crc_loword                             ; 60933                                                                                                                                                                      ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                          ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 170                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mult_dac:U0_AM|lpm_mult:Mult0      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 26           ; Untyped             ;
; LPM_WIDTHR                                     ; 26           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_16t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mult_dac:U0_AM|lpm_mult:Mult1      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 25           ; Untyped             ;
; LPM_WIDTHR                                     ; 25           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_v5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll_ip:U_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 2                                                             ;
; Entity Instance                           ; sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 12                                                            ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 12                                                            ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 2                             ;
; Entity Instance                       ; mult_dac:U0_AM|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 13                            ;
;     -- LPM_WIDTHB                     ; 13                            ;
;     -- LPM_WIDTHP                     ; 26                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; mult_dac:U0_AM|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 13                            ;
;     -- LPM_WIDTHB                     ; 12                            ;
;     -- LPM_WIDTHP                     ; 25                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_ip:U_pll"                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; c3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 48                  ; 48               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                 ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                           ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------+
; 0              ; sin         ; 12    ; 4096  ; Read/Write ; sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated ;
; 1              ; sin         ; 12    ; 4096  ; Read/Write ; sin_rom_ip:U2_sin_rom_modu|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated    ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                   ;
+------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------+---------+
; Name                   ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                            ; Details ;
+------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------+---------+
; clk_inv                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll_ip:U_pll|altpll:altpll_component|pll_ip_altpll:auto_generated|wire_pll1_clk[2]~_wirecell ; N/A     ;
; dac_12bit[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[0]~0                                                                ; N/A     ;
; dac_12bit[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[0]~0                                                                ; N/A     ;
; dac_12bit[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[10]~20                                                              ; N/A     ;
; dac_12bit[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[10]~20                                                              ; N/A     ;
; dac_12bit[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[11]~22                                                              ; N/A     ;
; dac_12bit[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[11]~22                                                              ; N/A     ;
; dac_12bit[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[1]~2                                                                ; N/A     ;
; dac_12bit[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[1]~2                                                                ; N/A     ;
; dac_12bit[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[2]~4                                                                ; N/A     ;
; dac_12bit[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[2]~4                                                                ; N/A     ;
; dac_12bit[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[3]~6                                                                ; N/A     ;
; dac_12bit[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[3]~6                                                                ; N/A     ;
; dac_12bit[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[4]~8                                                                ; N/A     ;
; dac_12bit[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[4]~8                                                                ; N/A     ;
; dac_12bit[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[5]~10                                                               ; N/A     ;
; dac_12bit[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[5]~10                                                               ; N/A     ;
; dac_12bit[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[6]~12                                                               ; N/A     ;
; dac_12bit[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[6]~12                                                               ; N/A     ;
; dac_12bit[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[7]~14                                                               ; N/A     ;
; dac_12bit[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[7]~14                                                               ; N/A     ;
; dac_12bit[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[8]~16                                                               ; N/A     ;
; dac_12bit[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[8]~16                                                               ; N/A     ;
; dac_12bit[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[9]~18                                                               ; N/A     ;
; dac_12bit[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|dac_12bit[9]~18                                                               ; N/A     ;
; dac_modu_data_ampl[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~2                                      ; N/A     ;
; dac_modu_data_ampl[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~2                                      ; N/A     ;
; dac_modu_data_ampl[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~42                                    ; N/A     ;
; dac_modu_data_ampl[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~42                                    ; N/A     ;
; dac_modu_data_ampl[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~46                                    ; N/A     ;
; dac_modu_data_ampl[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~46                                    ; N/A     ;
; dac_modu_data_ampl[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~6                                      ; N/A     ;
; dac_modu_data_ampl[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~6                                      ; N/A     ;
; dac_modu_data_ampl[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~10                                     ; N/A     ;
; dac_modu_data_ampl[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~10                                     ; N/A     ;
; dac_modu_data_ampl[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~14                                     ; N/A     ;
; dac_modu_data_ampl[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~14                                     ; N/A     ;
; dac_modu_data_ampl[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~18                                     ; N/A     ;
; dac_modu_data_ampl[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~18                                     ; N/A     ;
; dac_modu_data_ampl[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~22                                     ; N/A     ;
; dac_modu_data_ampl[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~22                                     ; N/A     ;
; dac_modu_data_ampl[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~26                                     ; N/A     ;
; dac_modu_data_ampl[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~26                                     ; N/A     ;
; dac_modu_data_ampl[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~30                                     ; N/A     ;
; dac_modu_data_ampl[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~30                                     ; N/A     ;
; dac_modu_data_ampl[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~34                                     ; N/A     ;
; dac_modu_data_ampl[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~34                                     ; N/A     ;
; dac_modu_data_ampl[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~38                                     ; N/A     ;
; dac_modu_data_ampl[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~38                                     ; N/A     ;
; result[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[0]                                                             ; N/A     ;
; result[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[0]                                                             ; N/A     ;
; result[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[10]                                                            ; N/A     ;
; result[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[10]                                                            ; N/A     ;
; result[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[11]                                                            ; N/A     ;
; result[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[11]                                                            ; N/A     ;
; result[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[12]                                                            ; N/A     ;
; result[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[12]                                                            ; N/A     ;
; result[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[13]                                                            ; N/A     ;
; result[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[13]                                                            ; N/A     ;
; result[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[14]                                                            ; N/A     ;
; result[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[14]                                                            ; N/A     ;
; result[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[15]                                                            ; N/A     ;
; result[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[15]                                                            ; N/A     ;
; result[16]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[16]                                                            ; N/A     ;
; result[16]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[16]                                                            ; N/A     ;
; result[17]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[17]                                                            ; N/A     ;
; result[17]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[17]                                                            ; N/A     ;
; result[18]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[18]                                                            ; N/A     ;
; result[18]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[18]                                                            ; N/A     ;
; result[19]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[19]                                                            ; N/A     ;
; result[19]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[19]                                                            ; N/A     ;
; result[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[1]                                                             ; N/A     ;
; result[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[1]                                                             ; N/A     ;
; result[20]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[20]                                                            ; N/A     ;
; result[20]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[20]                                                            ; N/A     ;
; result[21]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[21]                                                            ; N/A     ;
; result[21]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[21]                                                            ; N/A     ;
; result[22]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[22]                                                            ; N/A     ;
; result[22]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[22]                                                            ; N/A     ;
; result[23]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[23]                                                            ; N/A     ;
; result[23]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[23]                                                            ; N/A     ;
; result[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[2]                                                             ; N/A     ;
; result[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[2]                                                             ; N/A     ;
; result[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[3]                                                             ; N/A     ;
; result[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[3]                                                             ; N/A     ;
; result[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[4]                                                             ; N/A     ;
; result[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[4]                                                             ; N/A     ;
; result[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[5]                                                             ; N/A     ;
; result[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[5]                                                             ; N/A     ;
; result[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[6]                                                             ; N/A     ;
; result[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[6]                                                             ; N/A     ;
; result[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[7]                                                             ; N/A     ;
; result[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[7]                                                             ; N/A     ;
; result[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[8]                                                             ; N/A     ;
; result[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[8]                                                             ; N/A     ;
; result[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[9]                                                             ; N/A     ;
; result[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mult_dac:U0_AM|mul_result_reg[9]                                                             ; N/A     ;
+------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Jun 14 16:04:42 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HFMSG_fpga_proj -c HFMSG_fpga_proj
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top/dds_top.v
    Info (12023): Found entity 1: DDS_TOP
Info (12021): Found 1 design units, including 1 entities, in source file src/mult_dac.v
    Info (12023): Found entity 1: mult_dac
Info (12021): Found 1 design units, including 1 entities, in source file src/modu_ampl_ctrl.v
    Info (12023): Found entity 1: modu_ampl_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/freq_ctrl_modu.v
    Info (12023): Found entity 1: freq_ctrl_modu
Info (12021): Found 1 design units, including 1 entities, in source file src/freq_ctrl_carrier.v
    Info (12023): Found entity 1: freq_ctrl_carrier
Info (12021): Found 1 design units, including 1 entities, in source file src/div_120.v
    Info (12023): Found entity 1: div_120
Info (12021): Found 1 design units, including 1 entities, in source file src/car_ampl_ctrl.v
    Info (12023): Found entity 1: car_ampl_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/acc_32bit.v
    Info (12023): Found entity 1: acc_32bit
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_ip.v
    Info (12023): Found entity 1: pll_ip
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/sin_rom_ip.v
    Info (12023): Found entity 1: sin_rom_ip
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/mul_ip.v
    Info (12023): Found entity 1: mul_ip
Warning (10236): Verilog HDL Implicit Net warning at DDS_TOP.v(46): created implicit net for "clk_1M"
Info (12127): Elaborating entity "DDS_TOP" for the top level hierarchy
Info (12128): Elaborating entity "pll_ip" for hierarchy "pll_ip:U_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_ip:U_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_ip:U_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_ip:U_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "6"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "50"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_ip"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_ip_altpll.v
    Info (12023): Found entity 1: pll_ip_altpll
Info (12128): Elaborating entity "pll_ip_altpll" for hierarchy "pll_ip:U_pll|altpll:altpll_component|pll_ip_altpll:auto_generated"
Info (12128): Elaborating entity "div_120" for hierarchy "div_120:u_div_120"
Info (10041): Inferred latch for "clk_div" at div_120.v(10)
Info (12128): Elaborating entity "freq_ctrl_modu" for hierarchy "freq_ctrl_modu:U1_freq_ctrl_modu"
Info (12128): Elaborating entity "freq_ctrl_carrier" for hierarchy "freq_ctrl_carrier:U2_freq_ctrl_carrier"
Info (12128): Elaborating entity "acc_32bit" for hierarchy "acc_32bit:U1_acc_32bit_carrier"
Info (12128): Elaborating entity "sin_rom_ip" for hierarchy "sin_rom_ip:U1_sin_rom_carrier"
Info (12128): Elaborating entity "altsyncram" for hierarchy "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../ipcore/sin_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=sin"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5qe1.tdf
    Info (12023): Found entity 1: altsyncram_5qe1
Info (12128): Elaborating entity "altsyncram_5qe1" for hierarchy "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jeg2.tdf
    Info (12023): Found entity 1: altsyncram_jeg2
Info (12128): Elaborating entity "altsyncram_jeg2" for hierarchy "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|altsyncram_jeg2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1936289280"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "12"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "sin_rom_ip:U1_sin_rom_carrier|altsyncram:altsyncram_component|altsyncram_5qe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "car_ampl_ctrl" for hierarchy "car_ampl_ctrl:u0_car_ampl_ctrl"
Info (12128): Elaborating entity "modu_ampl_ctrl" for hierarchy "modu_ampl_ctrl:u0_modu_ampl_ctrl"
Info (12128): Elaborating entity "mult_dac" for hierarchy "mult_dac:U0_AM"
Warning (10235): Verilog HDL Always Construct warning at mult_dac.v(35): variable "scaled_value" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g124.tdf
    Info (12023): Found entity 1: altsyncram_g124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mult_dac:U0_AM|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mult_dac:U0_AM|Mult1"
Info (12130): Elaborated megafunction instantiation "mult_dac:U0_AM|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "mult_dac:U0_AM|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_16t.tdf
    Info (12023): Found entity 1: mult_16t
Info (12130): Elaborated megafunction instantiation "mult_dac:U0_AM|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "mult_dac:U0_AM|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf
    Info (12023): Found entity 1: mult_v5t
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[0]" is converted into an equivalent circuit using register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[0]~_emulated" and latch "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[0]~1"
    Warning (13310): Register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[1]" is converted into an equivalent circuit using register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[1]~_emulated" and latch "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[1]~5"
    Warning (13310): Register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[2]" is converted into an equivalent circuit using register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[2]~_emulated" and latch "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[2]~9"
    Warning (13310): Register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[3]" is converted into an equivalent circuit using register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[3]~_emulated" and latch "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[3]~13"
    Warning (13310): Register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[4]" is converted into an equivalent circuit using register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[4]~_emulated" and latch "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[4]~17"
    Warning (13310): Register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[5]" is converted into an equivalent circuit using register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[5]~_emulated" and latch "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[5]~21"
    Warning (13310): Register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[6]" is converted into an equivalent circuit using register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[6]~_emulated" and latch "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[6]~25"
    Warning (13310): Register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[7]" is converted into an equivalent circuit using register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[7]~_emulated" and latch "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[7]~29"
    Warning (13310): Register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[8]" is converted into an equivalent circuit using register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[8]~_emulated" and latch "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[8]~33"
    Warning (13310): Register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[9]" is converted into an equivalent circuit using register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[9]~_emulated" and latch "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[9]~37"
    Warning (13310): Register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[10]" is converted into an equivalent circuit using register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[10]~_emulated" and latch "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[10]~41"
    Warning (13310): Register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[11]" is converted into an equivalent circuit using register "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[11]~_emulated" and latch "car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[11]~45"
    Warning (13310): Register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]" is converted into an equivalent circuit using register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~_emulated" and latch "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]~1"
    Warning (13310): Register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]" is converted into an equivalent circuit using register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~_emulated" and latch "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]~5"
    Warning (13310): Register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]" is converted into an equivalent circuit using register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~_emulated" and latch "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]~9"
    Warning (13310): Register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]" is converted into an equivalent circuit using register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~_emulated" and latch "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]~13"
    Warning (13310): Register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]" is converted into an equivalent circuit using register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~_emulated" and latch "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]~17"
    Warning (13310): Register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]" is converted into an equivalent circuit using register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~_emulated" and latch "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]~21"
    Warning (13310): Register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]" is converted into an equivalent circuit using register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~_emulated" and latch "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]~25"
    Warning (13310): Register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]" is converted into an equivalent circuit using register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~_emulated" and latch "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]~29"
    Warning (13310): Register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]" is converted into an equivalent circuit using register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~_emulated" and latch "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]~33"
    Warning (13310): Register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]" is converted into an equivalent circuit using register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~_emulated" and latch "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]~37"
    Warning (13310): Register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]" is converted into an equivalent circuit using register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~_emulated" and latch "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]~41"
    Warning (13310): Register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]" is converted into an equivalent circuit using register "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~_emulated" and latch "modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]~45"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll_ip:U_pll|altpll:altpll_component|pll_ip_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info (21057): Implemented 2071 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 1926 logic cells
    Info (21064): Implemented 72 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4746 megabytes
    Info: Processing ended: Wed Jun 14 16:04:48 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


