(pcb C:\Users\petr\Documents\kicad1\testshield\testshield.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  83820 -82550  83820 -76200  106680 -76200  109855 -76200
            109855 -135890  106680 -135890  83820 -135890  83820 -82550
            83820 -82550)
    )
    (plane GNDD (polygon F.Cu 0  83820 -76200  109855 -76200  109855 -135890  83820 -135890))
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_SMD:CP_Elec_3x5.3
      (place C1 88519 -109855 front 0 (PN 0.1u))
    )
    (component Pin_Headers:Pin_Header_Straight_2x20_Pitch2.54mm
      (place J2 102616 -81026 front 0 (PN Raspiheader))
    )
    (component "ATMEGA328P-AU:QFP80P900X900X120-32N"
      (place U1 91313 -94996 front 0 (PN "ATMEGA328P-PU"))
    )
  )
  (library
    (image Capacitors_SMD:CP_Elec_3x5.3
      (outline (path signal 100  1529.71 0  1454.84 -472.705  1237.56 -899.139  899.139 -1237.56
            472.705 -1454.84  0 -1529.71  -472.705 -1454.84  -899.139 -1237.56
            -1237.56 -899.139  -1454.84 -472.705  -1529.71 0  -1454.84 472.705
            -1237.56 899.139  -899.139 1237.56  -472.705 1454.84  0 1529.71
            472.705 1454.84  899.139 1237.56  1237.56 899.139  1454.84 472.705))
      (outline (path signal 100  -1560 750  -1560 -770))
      (outline (path signal 100  -750 1560  -1560 750))
      (outline (path signal 100  -760 -1570  -1560 -770))
      (outline (path signal 100  1570 -1570  1570 1560))
      (outline (path signal 100  1560 -1570  -760 -1570))
      (outline (path signal 100  1570 1560  -750 1560))
      (outline (path signal 120  -830 -1730  -1440 -1120))
      (outline (path signal 120  1730 -1730  1730 -1120))
      (outline (path signal 120  -810 1710  -1410 1120))
      (outline (path signal 120  1730 1710  1730 1120))
      (outline (path signal 120  -830 -1730  1710 -1730))
      (outline (path signal 120  1730 1710  -810 1710))
      (outline (path signal 50  -2850 1820  2850 1820))
      (outline (path signal 50  -2850 1820  -2850 -1820))
      (outline (path signal 50  2850 -1820  2850 1820))
      (outline (path signal 50  2850 -1820  -2850 -1820))
      (pin Rect[T]Pad_2200x1600_um 2 1500 0)
      (pin Rect[T]Pad_2200x1600_um 1 -1500 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x20_Pitch2.54mm
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
    )
    (image "ATMEGA328P-AU:QFP80P900X900X120-32N"
      (outline (path signal 0  -3505.2 -3505.2  -3022.6 -3505.2))
      (outline (path signal 0  -2565.4 -3505.2  -2235.2 -3505.2))
      (outline (path signal 0  -1778 -3505.2  -1422.4 -3505.2))
      (outline (path signal 0  -965.2 -3505.2  -635 -3505.2))
      (outline (path signal 0  -177.8 -3505.2  177.8 -3505.2))
      (outline (path signal 0  635 -3505.2  965.2 -3505.2))
      (outline (path signal 0  1422.4 -3505.2  1778 -3505.2))
      (outline (path signal 0  2235.2 -3505.2  2565.4 -3505.2))
      (outline (path signal 0  3022.6 -3505.2  3505.2 -3505.2))
      (outline (path signal 0  3505.2 -3505.2  3505.2 -3022.6))
      (outline (path signal 0  3505.2 -2565.4  3505.2 -2235.2))
      (outline (path signal 0  3505.2 -1778  3505.2 -1422.4))
      (outline (path signal 0  3505.2 -965.2  3505.2 -635))
      (outline (path signal 0  3505.2 -177.8  3505.2 177.8))
      (outline (path signal 0  3505.2 635  3505.2 965.2))
      (outline (path signal 0  3505.2 1422.4  3505.2 1778))
      (outline (path signal 0  3505.2 2235.2  3505.2 2565.4))
      (outline (path signal 0  3505.2 3022.6  3505.2 3505.2))
      (outline (path signal 0  3505.2 3505.2  3022.6 3505.2))
      (outline (path signal 0  2565.4 3505.2  2235.2 3505.2))
      (outline (path signal 0  1778 3505.2  1422.4 3505.2))
      (outline (path signal 0  965.2 3505.2  635 3505.2))
      (outline (path signal 0  177.8 3505.2  -177.8 3505.2))
      (outline (path signal 0  -635 3505.2  -965.2 3505.2))
      (outline (path signal 0  -1422.4 3505.2  -1778 3505.2))
      (outline (path signal 0  -2235.2 3505.2  -2565.4 3505.2))
      (outline (path signal 0  -3022.6 3505.2  -3505.2 3505.2))
      (outline (path signal 0  -3505.2 3505.2  -3505.2 3022.6))
      (outline (path signal 0  -3505.2 2565.4  -3505.2 2235.2))
      (outline (path signal 0  -3505.2 1778  -3505.2 1422.4))
      (outline (path signal 0  -3505.2 965.2  -3505.2 635))
      (outline (path signal 0  -3505.2 177.8  -3505.2 -177.8))
      (outline (path signal 0  -3505.2 -635  -3505.2 -965.2))
      (outline (path signal 0  -3505.2 -1422.4  -3505.2 -1778))
      (outline (path signal 0  -3505.2 -2235.2  -3505.2 -2565.4))
      (outline (path signal 0  -3505.2 -3022.6  -3505.2 -3505.2))
      (outline (path signal 0  2565.4 3505.2  3022.6 3505.2))
      (outline (path signal 0  3022.6 3505.2  3022.6 4495.8))
      (outline (path signal 0  3022.6 4495.8  2565.4 4495.8))
      (outline (path signal 0  2565.4 4495.8  2565.4 3505.2))
      (outline (path signal 0  1778 3505.2  2235.2 3505.2))
      (outline (path signal 0  2235.2 3505.2  2235.2 4495.8))
      (outline (path signal 0  2235.2 4495.8  1778 4495.8))
      (outline (path signal 0  1778 4495.8  1778 3505.2))
      (outline (path signal 0  965.2 3505.2  1422.4 3505.2))
      (outline (path signal 0  1422.4 3505.2  1422.4 4495.8))
      (outline (path signal 0  1422.4 4495.8  965.2 4495.8))
      (outline (path signal 0  965.2 4495.8  965.2 3505.2))
      (outline (path signal 0  177.8 3505.2  635 3505.2))
      (outline (path signal 0  635 3505.2  635 4495.8))
      (outline (path signal 0  635 4495.8  177.8 4495.8))
      (outline (path signal 0  177.8 4495.8  177.8 3505.2))
      (outline (path signal 0  -635 3505.2  -177.8 3505.2))
      (outline (path signal 0  -177.8 3505.2  -177.8 4495.8))
      (outline (path signal 0  -177.8 4495.8  -635 4495.8))
      (outline (path signal 0  -635 4495.8  -635 3505.2))
      (outline (path signal 0  -1422.4 3505.2  -965.2 3505.2))
      (outline (path signal 0  -965.2 3505.2  -965.2 4495.8))
      (outline (path signal 0  -965.2 4495.8  -1422.4 4495.8))
      (outline (path signal 0  -1422.4 4495.8  -1422.4 3505.2))
      (outline (path signal 0  -2235.2 3505.2  -1778 3505.2))
      (outline (path signal 0  -1778 3505.2  -1778 4495.8))
      (outline (path signal 0  -1778 4495.8  -2235.2 4495.8))
      (outline (path signal 0  -2235.2 4495.8  -2235.2 3505.2))
      (outline (path signal 0  -3022.6 3505.2  -2565.4 3505.2))
      (outline (path signal 0  -2565.4 3505.2  -2565.4 4495.8))
      (outline (path signal 0  -2565.4 4495.8  -3022.6 4495.8))
      (outline (path signal 0  -3022.6 4495.8  -3022.6 3505.2))
      (outline (path signal 0  -3505.2 2565.4  -3505.2 3022.6))
      (outline (path signal 0  -3505.2 3022.6  -4495.8 3022.6))
      (outline (path signal 0  -4495.8 3022.6  -4495.8 2565.4))
      (outline (path signal 0  -4495.8 2565.4  -3505.2 2565.4))
      (outline (path signal 0  -3505.2 1778  -3505.2 2235.2))
      (outline (path signal 0  -3505.2 2235.2  -4495.8 2235.2))
      (outline (path signal 0  -4495.8 2235.2  -4495.8 1778))
      (outline (path signal 0  -4495.8 1778  -3505.2 1778))
      (outline (path signal 0  -3505.2 965.2  -3505.2 1422.4))
      (outline (path signal 0  -3505.2 1422.4  -4495.8 1422.4))
      (outline (path signal 0  -4495.8 1422.4  -4495.8 965.2))
      (outline (path signal 0  -4495.8 965.2  -3505.2 965.2))
      (outline (path signal 0  -3505.2 177.8  -3505.2 635))
      (outline (path signal 0  -3505.2 635  -4495.8 635))
      (outline (path signal 0  -4495.8 635  -4495.8 177.8))
      (outline (path signal 0  -4495.8 177.8  -3505.2 177.8))
      (outline (path signal 0  -3505.2 -635  -3505.2 -177.8))
      (outline (path signal 0  -3505.2 -177.8  -4495.8 -177.8))
      (outline (path signal 0  -4495.8 -177.8  -4495.8 -635))
      (outline (path signal 0  -4495.8 -635  -3505.2 -635))
      (outline (path signal 0  -3505.2 -1422.4  -3505.2 -965.2))
      (outline (path signal 0  -3505.2 -965.2  -4495.8 -965.2))
      (outline (path signal 0  -4495.8 -965.2  -4495.8 -1422.4))
      (outline (path signal 0  -4495.8 -1422.4  -3505.2 -1422.4))
      (outline (path signal 0  -3505.2 -2235.2  -3505.2 -1778))
      (outline (path signal 0  -3505.2 -1778  -4495.8 -1778))
      (outline (path signal 0  -4495.8 -1778  -4495.8 -2235.2))
      (outline (path signal 0  -4495.8 -2235.2  -3505.2 -2235.2))
      (outline (path signal 0  -3505.2 -3022.6  -3505.2 -2565.4))
      (outline (path signal 0  -3505.2 -2565.4  -4495.8 -2565.4))
      (outline (path signal 0  -4495.8 -2565.4  -4495.8 -3022.6))
      (outline (path signal 0  -4495.8 -3022.6  -3505.2 -3022.6))
      (outline (path signal 0  -2565.4 -3505.2  -3022.6 -3505.2))
      (outline (path signal 0  -3022.6 -3505.2  -3022.6 -4495.8))
      (outline (path signal 0  -3022.6 -4495.8  -2565.4 -4495.8))
      (outline (path signal 0  -2565.4 -4495.8  -2565.4 -3505.2))
      (outline (path signal 0  -1778 -3505.2  -2235.2 -3505.2))
      (outline (path signal 0  -2235.2 -3505.2  -2235.2 -4495.8))
      (outline (path signal 0  -2235.2 -4495.8  -1778 -4495.8))
      (outline (path signal 0  -1778 -4495.8  -1778 -3505.2))
      (outline (path signal 0  -965.2 -3505.2  -1422.4 -3505.2))
      (outline (path signal 0  -1422.4 -3505.2  -1422.4 -4495.8))
      (outline (path signal 0  -1422.4 -4495.8  -965.2 -4495.8))
      (outline (path signal 0  -965.2 -4495.8  -965.2 -3505.2))
      (outline (path signal 0  -177.8 -3505.2  -635 -3505.2))
      (outline (path signal 0  -635 -3505.2  -635 -4495.8))
      (outline (path signal 0  -635 -4495.8  -177.8 -4495.8))
      (outline (path signal 0  -177.8 -4495.8  -177.8 -3505.2))
      (outline (path signal 0  635 -3505.2  177.8 -3505.2))
      (outline (path signal 0  177.8 -3505.2  177.8 -4495.8))
      (outline (path signal 0  177.8 -4495.8  635 -4495.8))
      (outline (path signal 0  635 -4495.8  635 -3505.2))
      (outline (path signal 0  1422.4 -3505.2  965.2 -3505.2))
      (outline (path signal 0  965.2 -3505.2  965.2 -4495.8))
      (outline (path signal 0  965.2 -4495.8  1422.4 -4495.8))
      (outline (path signal 0  1422.4 -4495.8  1422.4 -3505.2))
      (outline (path signal 0  2235.2 -3505.2  1778 -3505.2))
      (outline (path signal 0  1778 -3505.2  1778 -4495.8))
      (outline (path signal 0  1778 -4495.8  2235.2 -4495.8))
      (outline (path signal 0  2235.2 -4495.8  2235.2 -3505.2))
      (outline (path signal 0  3022.6 -3505.2  2565.4 -3505.2))
      (outline (path signal 0  2565.4 -3505.2  2565.4 -4495.8))
      (outline (path signal 0  2565.4 -4495.8  3022.6 -4495.8))
      (outline (path signal 0  3022.6 -4495.8  3022.6 -3505.2))
      (outline (path signal 0  3505.2 -2565.4  3505.2 -3022.6))
      (outline (path signal 0  3505.2 -3022.6  4495.8 -3022.6))
      (outline (path signal 0  4495.8 -3022.6  4495.8 -2565.4))
      (outline (path signal 0  4495.8 -2565.4  3505.2 -2565.4))
      (outline (path signal 0  3505.2 -1778  3505.2 -2235.2))
      (outline (path signal 0  3505.2 -2235.2  4495.8 -2235.2))
      (outline (path signal 0  4495.8 -2235.2  4495.8 -1778))
      (outline (path signal 0  4495.8 -1778  3505.2 -1778))
      (outline (path signal 0  3505.2 -965.2  3505.2 -1422.4))
      (outline (path signal 0  3505.2 -1422.4  4495.8 -1422.4))
      (outline (path signal 0  4495.8 -1422.4  4495.8 -965.2))
      (outline (path signal 0  4495.8 -965.2  3505.2 -965.2))
      (outline (path signal 0  3505.2 -177.8  3505.2 -635))
      (outline (path signal 0  3505.2 -635  4495.8 -635))
      (outline (path signal 0  4495.8 -635  4495.8 -177.8))
      (outline (path signal 0  4495.8 -177.8  3505.2 -177.8))
      (outline (path signal 0  3505.2 635  3505.2 177.8))
      (outline (path signal 0  3505.2 177.8  4495.8 177.8))
      (outline (path signal 0  4495.8 177.8  4495.8 635))
      (outline (path signal 0  4495.8 635  3505.2 635))
      (outline (path signal 0  3505.2 1422.4  3505.2 965.2))
      (outline (path signal 0  3505.2 965.2  4495.8 965.2))
      (outline (path signal 0  4495.8 965.2  4495.8 1422.4))
      (outline (path signal 0  4495.8 1422.4  3505.2 1422.4))
      (outline (path signal 0  3505.2 2235.2  3505.2 1778))
      (outline (path signal 0  3505.2 1778  4495.8 1778))
      (outline (path signal 0  4495.8 1778  4495.8 2235.2))
      (outline (path signal 0  4495.8 2235.2  3505.2 2235.2))
      (outline (path signal 0  3505.2 3022.6  3505.2 2565.4))
      (outline (path signal 0  3505.2 2565.4  4495.8 2565.4))
      (outline (path signal 0  4495.8 2565.4  4495.8 3022.6))
      (outline (path signal 0  4495.8 3022.6  3505.2 3022.6))
      (outline (path signal 0  -3505.2 2235.2  -2235.2 3505.2))
      (outline (path signal 0  -1778 -3505.2  1778 -3505.2))
      (outline (path signal 0  3505.2 -2235.2  3505.2 2235.2))
      (outline (path signal 0  2565.4 3505.2  -2565.4 3505.2))
      (outline (path signal 0  -3505.2 3022.6  -3505.2 -3022.6))
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 1 -4114.8 2794)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 2 -4114.8 2006.6)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 3 -4114.8 1193.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 4 -4114.8 406.4)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 5 -4114.8 -406.4)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 6 -4114.8 -1193.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 7 -4114.8 -2006.6)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 8 -4114.8 -2794)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 9 -2794 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 10 -2006.6 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 11 -1193.8 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 12 -406.4 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 13 406.4 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 14 1193.8 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 15 2006.6 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 16 2794 -4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 17 4114.8 -2794)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 18 4114.8 -2006.6)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 19 4114.8 -1193.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 20 4114.8 -406.4)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 21 4114.8 406.4)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 22 4114.8 1193.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 23 4114.8 2006.6)
      (pin Rect[T]Pad_508x1473.2_um (rotate 270) 24 4114.8 2794)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 25 2794 4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 26 2006.6 4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 27 1193.8 4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 28 406.4 4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 29 -406.4 4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 30 -1193.8 4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 31 -2006.6 4114.8)
      (pin Rect[T]Pad_508x1473.2_um (rotate 180) 32 -2794 4114.8)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_2200x1600_um
      (shape (rect F.Cu -1100 -800 1100 800))
      (attach off)
    )
    (padstack Rect[T]Pad_508x1473.2_um
      (shape (rect F.Cu -254 -736.6 254 736.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GNDD
      (pins C1-2 J2-14 U1-8 U1-22)
    )
    (net +3V3
      (pins C1-1 J2-17 U1-7 U1-20 U1-21)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15)
    )
    (net "Net-(U1-Pad23)"
      (pins U1-23)
    )
    (net "Net-(U1-Pad24)"
      (pins U1-24)
    )
    (net "Net-(U1-Pad25)"
      (pins U1-25)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3 U1-27)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4)
    )
    (net "Net-(J2-Pad5)"
      (pins J2-5 U1-28)
    )
    (net "Net-(J2-Pad7)"
      (pins J2-7)
    )
    (net "Net-(J2-Pad8)"
      (pins J2-8 U1-2)
    )
    (net "Net-(J2-Pad9)"
      (pins J2-9)
    )
    (net "Net-(J2-Pad10)"
      (pins J2-10 U1-3)
    )
    (net "Net-(J2-Pad11)"
      (pins J2-11 U1-26)
    )
    (net "Net-(J2-Pad12)"
      (pins J2-12)
    )
    (net "Net-(J2-Pad13)"
      (pins J2-13)
    )
    (net "Net-(J2-Pad15)"
      (pins J2-15)
    )
    (net "Net-(J2-Pad16)"
      (pins J2-16)
    )
    (net "Net-(J2-Pad18)"
      (pins J2-18)
    )
    (net "Net-(J2-Pad19)"
      (pins J2-19 U1-17)
    )
    (net "Net-(J2-Pad20)"
      (pins J2-20)
    )
    (net "Net-(J2-Pad21)"
      (pins J2-21 U1-18)
    )
    (net "Net-(J2-Pad22)"
      (pins J2-22)
    )
    (net "Net-(J2-Pad23)"
      (pins J2-23 U1-19)
    )
    (net "Net-(J2-Pad24)"
      (pins J2-24 U1-16)
    )
    (net "Net-(J2-Pad25)"
      (pins J2-25)
    )
    (net "Net-(J2-Pad26)"
      (pins J2-26 U1-1)
    )
    (net "Net-(J2-Pad27)"
      (pins J2-27)
    )
    (net "Net-(J2-Pad28)"
      (pins J2-28)
    )
    (net "Net-(J2-Pad29)"
      (pins J2-29)
    )
    (net "Net-(J2-Pad30)"
      (pins J2-30)
    )
    (net "Net-(J2-Pad31)"
      (pins J2-31)
    )
    (net "Net-(J2-Pad32)"
      (pins J2-32 U1-5)
    )
    (net "Net-(J2-Pad33)"
      (pins J2-33)
    )
    (net "Net-(J2-Pad34)"
      (pins J2-34)
    )
    (net "Net-(J2-Pad35)"
      (pins J2-35)
    )
    (net "Net-(J2-Pad36)"
      (pins J2-36)
    )
    (net "Net-(J2-Pad37)"
      (pins J2-37)
    )
    (net "Net-(J2-Pad38)"
      (pins J2-38)
    )
    (net "Net-(J2-Pad39)"
      (pins J2-39)
    )
    (net "Net-(J2-Pad40)"
      (pins J2-40)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6)
    )
    (class kicad_default "" +3V3 GNDD "Net-(J1-Pad1)" "Net-(J1-Pad3)" "Net-(J1-Pad4)"
      "Net-(J2-Pad1)" "Net-(J2-Pad10)" "Net-(J2-Pad11)" "Net-(J2-Pad12)" "Net-(J2-Pad13)"
      "Net-(J2-Pad14)" "Net-(J2-Pad15)" "Net-(J2-Pad16)" "Net-(J2-Pad17)"
      "Net-(J2-Pad18)" "Net-(J2-Pad19)" "Net-(J2-Pad2)" "Net-(J2-Pad20)" "Net-(J2-Pad21)"
      "Net-(J2-Pad22)" "Net-(J2-Pad23)" "Net-(J2-Pad24)" "Net-(J2-Pad25)"
      "Net-(J2-Pad26)" "Net-(J2-Pad27)" "Net-(J2-Pad28)" "Net-(J2-Pad29)"
      "Net-(J2-Pad3)" "Net-(J2-Pad30)" "Net-(J2-Pad31)" "Net-(J2-Pad32)" "Net-(J2-Pad33)"
      "Net-(J2-Pad34)" "Net-(J2-Pad35)" "Net-(J2-Pad36)" "Net-(J2-Pad37)"
      "Net-(J2-Pad38)" "Net-(J2-Pad39)" "Net-(J2-Pad4)" "Net-(J2-Pad40)" "Net-(J2-Pad5)"
      "Net-(J2-Pad6)" "Net-(J2-Pad7)" "Net-(J2-Pad8)" "Net-(J2-Pad9)" "Net-(SW1-Pad1)"
      "Net-(U1-Pad10)" "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad13)"
      "Net-(U1-Pad14)" "Net-(U1-Pad15)" "Net-(U1-Pad16)" "Net-(U1-Pad2)" "Net-(U1-Pad23)"
      "Net-(U1-Pad24)" "Net-(U1-Pad25)" "Net-(U1-Pad26)" "Net-(U1-Pad3)" "Net-(U1-Pad4)"
      "Net-(U1-Pad5)" "Net-(U1-Pad6)" "Net-(U1-Pad9)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
