
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version M-2016.12-SP5-5 for linux64 - Mar 08, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/eamta7/.synopsys_dv_prefs.tcl
set search_path ". ../ ../../../rtl ../../libs"
. ../ ../../../rtl ../../libs
set target_library "UofU_Digital_v1_2.db c5n_utah_std_v5_t27.db"
UofU_Digital_v1_2.db c5n_utah_std_v5_t27.db
set link_library "* $target_library"
* UofU_Digital_v1_2.db c5n_utah_std_v5_t27.db
analyze -format sverilog {pkg/operation_pkg.sv ALU.sv Control.sv Mux4.sv OneBitAdder.sv RegisterBank.sv Top.sv}
Running PRESTO HDLC
Compiling source file ../../../rtl/pkg/operation_pkg.sv
Compiling source file ../../../rtl/ALU.sv
Compiling source file ../../../rtl/Control.sv
Compiling source file ../../../rtl/Mux4.sv
Compiling source file ../../../rtl/OneBitAdder.sv
Compiling source file ../../../rtl/RegisterBank.sv
Compiling source file ../../../rtl/Top.sv
Presto compilation completed successfully.
Loading db file '/home/eamta7/EAMTA2019/synopsys/libs/UofU_Digital_v1_2.db'
Loading db file '/home/eamta7/EAMTA2019/synopsys/libs/c5n_utah_std_v5_t27.db'
Information: Using CCS timing libraries. (TIM-024)
1
elaborate Top -parameters "WIDTH=16"
Loading db file '/usr/synopsys/syn/M-2016.12-SP5-5/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/syn/M-2016.12-SP5-5/libraries/syn/standard.sldb'
  Loading link library 'UofU_Digital_v1_2'
  Loading link library 'c5n_utah_std_v5_t27'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'Top_WIDTH16'.
Information: Building the design 'Mux4' instantiated from design 'Top_WIDTH16' with
	the parameters "WIDTH=16". (HDL-193)

Statistics for case statements in always block at line 16 in file
	'../../../rtl/Mux4.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            17            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'RegisterBank' instantiated from design 'Top_WIDTH16' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine RegisterBank_WIDTH16 line 15 in file
		'../../../rtl/RegisterBank.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterBank' instantiated from design 'Top_WIDTH16' with
	the parameters "WIDTH=6". (HDL-193)

Inferred memory devices in process
	in routine RegisterBank_WIDTH6 line 15 in file
		'../../../rtl/RegisterBank.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'Top_WIDTH16' with
	the parameters "WIDTH=16". (HDL-193)
Warning:  ../../../rtl/ALU.sv:23: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../../rtl/ALU.sv:24: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../../rtl/ALU.sv:28: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../../rtl/ALU.sv:54: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 22 in file
	'../../../rtl/ALU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'RegisterBank' instantiated from design 'Top_WIDTH16' with
	the parameters "WIDTH=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterBank_WIDTH32 line 15 in file
		'../../../rtl/RegisterBank.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterBank' instantiated from design 'Top_WIDTH16' with
	the parameters "WIDTH=2". (HDL-193)

Inferred memory devices in process
	in routine RegisterBank_WIDTH2 line 15 in file
		'../../../rtl/RegisterBank.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Control'. (HDL-193)

Statistics for case statements in always block at line 39 in file
	'../../../rtl/Control.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine Control line 39 in file
		'../../../rtl/Control.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  aluout_reg_en_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  aluin_reg_en_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  datain_reg_en_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
link

  Linking design 'Top_WIDTH16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (8 designs)               /home/eamta7/EAMTA2019/synopsys/synth/work/Top_WIDTH16.db, etc
  UofU_Digital_v1_2 (library) /home/eamta7/EAMTA2019/synopsys/libs/UofU_Digital_v1_2.db
  c5n_utah_std_v5_t27 (library) /home/eamta7/EAMTA2019/synopsys/libs/c5n_utah_std_v5_t27.db

1
check_design
 
****************************************
check_design summary:
Version:     M-2016.12-SP5-5
Date:        Thu Mar 14 17:01:18 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      9
    Feedthrough (LINT-29)                                           6
    Shorted outputs (LINT-31)                                       1
    Constant outputs (LINT-52)                                      2

Cells                                                               6
    Cells do not drive (LINT-1)                                     6
--------------------------------------------------------------------------------

Warning: In design 'ALU_WIDTH16', cell 'B_8' does not drive any nets. (LINT-1)
Warning: In design 'ALU_WIDTH16', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'ALU_WIDTH16', cell 'C271' does not drive any nets. (LINT-1)
Warning: In design 'ALU_WIDTH16', cell 'C272' does not drive any nets. (LINT-1)
Warning: In design 'ALU_WIDTH16', cell 'C273' does not drive any nets. (LINT-1)
Warning: In design 'ALU_WIDTH16', cell 'C275' does not drive any nets. (LINT-1)
Warning: In design 'Control', input port 'cmd_in[5]' is connected directly to output port 'in_select_a[1]'. (LINT-29)
Warning: In design 'Control', input port 'cmd_in[4]' is connected directly to output port 'in_select_a[0]'. (LINT-29)
Warning: In design 'Control', input port 'cmd_in[3]' is connected directly to output port 'in_select_b[1]'. (LINT-29)
Warning: In design 'Control', input port 'cmd_in[2]' is connected directly to output port 'in_select_b[0]'. (LINT-29)
Warning: In design 'Control', input port 'cmd_in[1]' is connected directly to output port 'opcode[1]'. (LINT-29)
Warning: In design 'Control', input port 'cmd_in[0]' is connected directly to output port 'opcode[0]'. (LINT-29)
Warning: In design 'Control', output port 'opcode[3]' is connected directly to output port 'opcode[2]'. (LINT-31)
Warning: In design 'Control', output port 'opcode[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Control', output port 'opcode[2]' is connected directly to 'logic 0'. (LINT-52)
1
analyze_datapath_extraction
Analyzing datapath extraction ...

....
Information: Operator associated with resources 'alu/sub_23 (ALU.sv:23)' in design 'Top_WIDTH16' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'alu/C235 (ALU.sv:23)'.  (HDL-120)
Information: Operator associated with resources 'alu/sub_24 (ALU.sv:24)' in design 'Top_WIDTH16' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'alu/C236 (ALU.sv:24)'.  (HDL-120)


*************************************
Analyze Datapath Extraction Summary
*************************************

Design              |  HDL-120  |  Total 
--------------------------------------------
Top_WIDTH16            2           2         
--------------------------------------------
Total                  2           2        


 
****************************************
Report : resources
Design : Top_WIDTH16
Version: M-2016.12-SP5-5
Date   : Thu Mar 14 17:02:00 2019
****************************************


Resource Report for this hierarchy in file ../../../rtl/Mux4.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_9        | DW01_sub       | width=16   | alu/sub_23 (ALU.sv:23)     |
| sub_x_10       | DW01_sub       | width=16   | alu/sub_24 (ALU.sv:24)     |
| add_x_11       | DW01_add       | width=17   | alu/add_38 (ALU.sv:38)     |
| eq_x_12        | DW01_cmp6      | width=17   | alu/eq_39 (ALU.sv:39)      |
| sub_x_13       | DW01_sub       | width=17   | alu/sub_42 (ALU.sv:42)     |
| eq_x_14        | DW01_cmp6      | width=17   | alu/eq_43 (ALU.sv:43)      |
| mult_x_15      | DW02_mult      | A_width=16 | alu/mult_46 (ALU.sv:46)    |
|                |                | B_width=16 |                            |
| div_16         | DW_div_tc      | a_width=17 | alu/div_50 (ALU.sv:50)     |
|                |                | b_width=16 |                            |
| lt_x_17        | DW01_cmp2      | width=16   | alu/lt_51 (ALU.sv:51)      |
=============================================================================

1
# Constraints
set period 45.0
45.0
create_clock -period $period [get_ports clk]
1
set_clock_uncertainty -setup [expr {10*$period/100}] [get_clocks clk]
1
set_clock_transition -max [expr {20*$period/100}] [get_clocks clk]
1
set_clock_latency -source [expr {5*$period/100}] [get_clocks clk]
1
set_input_delay -clock [get_clocks clk] -max [expr {40*$period/100}] [remove_from_collection [all_inputs] [get_ports clk]]
1
set_output_delay -max [expr {50*$period/100}] [all_outputs]
1
set_load -max 1 [all_outputs]
1
set_input_transition -min [expr {1*$period/100}] [remove_from_collection [all_inputs] [get_ports clk]]
1
set_input_transition -max [expr {10*$period/100}] [remove_from_collection [all_inputs] [get_ports clk]]
1
compile_ultra -no_autoungroup
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/eamta7/EAMTA2019/synopsys/libs/UofU_Digital_v1_2.db"
Analyzing: "/home/eamta7/EAMTA2019/synopsys/libs/c5n_utah_std_v5_t27.db"
Library analysis succeeded.
Loading db file '/usr/synopsys/syn/M-2016.12-SP5-5/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.5.1
                                                               |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.5.1
                                                               |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 15 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'Mux4_WIDTH16'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterBank_WIDTH16'. (OPT-1056)
  Simplifying Design 'Top_WIDTH16'

Loaded alib file './alib-52/UofU_Digital_v1_2.db.alib'
Loaded alib file './alib-52/c5n_utah_std_v5_t27.db.alib'
Warning: Operating condition typical set on design Top_WIDTH16 has different process,
voltage and temperatures parameters than the parameters at which target library 
c5n_utah_std_v5_t27 is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ALU_WIDTH16'
Warning: The trip points for the library named c5n_utah_std_v5_t27 differ from those in the library named UofU_Digital_v1_2. (TIM-164)
Information: Added key list 'DesignWare' to design 'ALU_WIDTH16'. (DDB-72)
 Implement Synthetic for 'ALU_WIDTH16'.
  Processing 'ALU_WIDTH16_DW_div_tc_J2_0'
  Processing 'ALU_WIDTH16_DW01_absval_J2_0'
  Processing 'ALU_WIDTH16_DW01_inc_J2_0'
  Processing 'Top_WIDTH16'
  Processing 'RegisterBank_WIDTH32'
  Processing 'RegisterBank_WIDTH16_0'
  Processing 'Control'
  Processing 'Mux4_WIDTH16_0'
  Processing 'RegisterBank_WIDTH6'
  Processing 'RegisterBank_WIDTH2'

  Updating timing information
Warning: The trip points for the library named c5n_utah_std_v5_t27 differ from those in the library named UofU_Digital_v1_2. (TIM-164)
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO' in the library 'UofU_Digital_v1_2' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI' in the library 'UofU_Digital_v1_2' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Structuring 'ALU_WIDTH16_DW_div_tc_0'
  Mapping 'ALU_WIDTH16_DW_div_tc_0'
  Structuring 'ALU_WIDTH16_DW01_absval_0'
  Mapping 'ALU_WIDTH16_DW01_absval_0'
  Structuring 'ALU_WIDTH16_DW01_inc_0'
  Mapping 'ALU_WIDTH16_DW01_inc_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_WIDTH16_DW01_add_0'
  Mapping 'ALU_WIDTH16_DW01_add_1'
  Mapping 'ALU_WIDTH16_DW01_add_2'
  Mapping 'ALU_WIDTH16_DW01_add_3'
  Mapping 'ALU_WIDTH16_DW01_add_4'
  Mapping 'ALU_WIDTH16_DW01_add_5'
  Mapping 'ALU_WIDTH16_DW01_add_6'
  Mapping 'ALU_WIDTH16_DW01_add_7'
  Mapping 'ALU_WIDTH16_DW01_add_8'
  Mapping 'ALU_WIDTH16_DW01_add_9'
  Mapping 'ALU_WIDTH16_DW01_add_10'
  Mapping 'ALU_WIDTH16_DW01_add_11'
  Mapping 'ALU_WIDTH16_DW_inc_0'
  Structuring 'ALU_WIDTH16_DW_div_tc_1'
  Mapping 'ALU_WIDTH16_DW_div_tc_1'
  Structuring 'ALU_WIDTH16_DW01_absval_1'
  Mapping 'ALU_WIDTH16_DW01_absval_1'
  Structuring 'ALU_WIDTH16_DW01_inc_1'
  Mapping 'ALU_WIDTH16_DW01_inc_1'
  Mapping 'ALU_WIDTH16_DW01_add_12'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_WIDTH16_DW01_add_13'
  Mapping 'ALU_WIDTH16_DW01_add_14'
  Mapping 'ALU_WIDTH16_DW01_add_15'
  Mapping 'ALU_WIDTH16_DW01_add_16'
  Mapping 'ALU_WIDTH16_DW01_add_17'
  Mapping 'ALU_WIDTH16_DW01_add_18'
  Mapping 'ALU_WIDTH16_DW01_add_19'
  Mapping 'ALU_WIDTH16_DW01_add_20'
  Mapping 'ALU_WIDTH16_DW01_add_21'
  Mapping 'ALU_WIDTH16_DW01_add_22'
  Mapping 'ALU_WIDTH16_DW01_add_23'
  Mapping 'ALU_WIDTH16_DW01_add_24'
  Mapping 'ALU_WIDTH16_DW01_add_25'
  Mapping 'ALU_WIDTH16_DW01_add_26'
  Mapping 'ALU_WIDTH16_DW01_add_27'
  Mapping 'ALU_WIDTH16_DW01_add_28'
  Mapping 'ALU_WIDTH16_DW01_add_29'
  Mapping 'ALU_WIDTH16_DW01_add_30'
  Mapping 'ALU_WIDTH16_DW_inc_2'
  Structuring 'ALU_WIDTH16_DW_div_tc_2'
  Mapping 'ALU_WIDTH16_DW_div_tc_2'
  Structuring 'ALU_WIDTH16_DW01_absval_2'
  Mapping 'ALU_WIDTH16_DW01_absval_2'
  Structuring 'ALU_WIDTH16_DW01_inc_2'
  Mapping 'ALU_WIDTH16_DW01_inc_2'
  Mapping 'ALU_WIDTH16_DW01_add_31'
  Mapping 'ALU_WIDTH16_DW01_add_32'
  Mapping 'ALU_WIDTH16_DW01_add_33'
  Mapping 'ALU_WIDTH16_DW01_sub_0'
  Mapping 'ALU_WIDTH16_DW01_add_34'
  Mapping 'ALU_WIDTH16_DW01_add_35'
  Mapping 'ALU_WIDTH16_DW01_add_36'
  Mapping 'ALU_WIDTH16_DW01_add_41'
  Mapping 'ALU_WIDTH16_DW01_add_42'
  Mapping 'ALU_WIDTH16_DW01_add_43'
  Mapping 'ALU_WIDTH16_DW01_add_44'
  Mapping 'ALU_WIDTH16_DW01_add_45'
  Mapping 'ALU_WIDTH16_DW01_add_46'
  Mapping 'ALU_WIDTH16_DW01_add_47'
  Mapping 'ALU_WIDTH16_DW01_add_48'
  Mapping 'ALU_WIDTH16_DW01_add_49'
  Mapping 'ALU_WIDTH16_DW01_add_50'
  Mapping 'ALU_WIDTH16_DW01_add_51'
  Mapping 'ALU_WIDTH16_DW01_add_52'
  Mapping 'ALU_WIDTH16_DW01_add_53'
  Mapping 'ALU_WIDTH16_DW01_add_54'
  Mapping 'ALU_WIDTH16_DW01_add_55'
  Mapping 'ALU_WIDTH16_DW01_add_56'
  Mapping 'ALU_WIDTH16_DW01_add_57'
  Mapping 'ALU_WIDTH16_DW01_add_58'
  Mapping 'ALU_WIDTH16_DW01_add_59'
  Mapping 'ALU_WIDTH16_DW01_add_60'
  Mapping 'ALU_WIDTH16_DW01_add_61'
  Mapping 'ALU_WIDTH16_DW01_add_62'
  Mapping 'ALU_WIDTH16_DW01_add_63'
  Mapping 'ALU_WIDTH16_DW01_add_64'
  Mapping 'ALU_WIDTH16_DW01_add_65'
  Mapping 'ALU_WIDTH16_DW01_add_66'
  Mapping 'ALU_WIDTH16_DW01_add_67'
  Mapping 'ALU_WIDTH16_DW01_add_68'
  Mapping 'ALU_WIDTH16_DW01_add_69'
  Mapping 'ALU_WIDTH16_DW01_add_70'
  Mapping 'ALU_WIDTH16_DW01_add_71'
  Mapping 'ALU_WIDTH16_DW01_add_72'
  Mapping 'ALU_WIDTH16_DW01_add_73'
  Mapping 'ALU_WIDTH16_DW01_add_74'
  Mapping 'ALU_WIDTH16_DW01_add_75'
  Mapping 'ALU_WIDTH16_DW_inc_4'
  Structuring 'ALU_WIDTH16_DW_div_tc_3'
  Mapping 'ALU_WIDTH16_DW_div_tc_3'
  Structuring 'ALU_WIDTH16_DW01_absval_3'
  Mapping 'ALU_WIDTH16_DW01_absval_3'
  Structuring 'ALU_WIDTH16_DW01_inc_3'
  Mapping 'ALU_WIDTH16_DW01_inc_3'
  Mapping 'ALU_WIDTH16_DW01_add_76'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_WIDTH16_DW01_add_77'
  Mapping 'ALU_WIDTH16_DW01_add_78'
  Mapping 'ALU_WIDTH16_DW01_add_79'
  Mapping 'ALU_WIDTH16_DW01_add_80'
  Mapping 'ALU_WIDTH16_DW01_add_81'
  Mapping 'ALU_WIDTH16_DW01_add_82'
  Mapping 'ALU_WIDTH16_DW01_add_83'
  Mapping 'ALU_WIDTH16_DW01_add_84'
  Mapping 'ALU_WIDTH16_DW01_add_85'
  Mapping 'ALU_WIDTH16_DW01_add_86'
  Mapping 'ALU_WIDTH16_DW01_add_87'
  Mapping 'ALU_WIDTH16_DW01_add_88'
  Mapping 'ALU_WIDTH16_DW01_add_89'
  Mapping 'ALU_WIDTH16_DW01_add_90'
  Mapping 'ALU_WIDTH16_DW01_add_91'
  Mapping 'ALU_WIDTH16_DW01_add_92'
  Mapping 'ALU_WIDTH16_DW01_add_93'
  Mapping 'ALU_WIDTH16_DW01_add_94'
  Mapping 'ALU_WIDTH16_DW_inc_6'
  Mapping 'ALU_WIDTH16_DW_div_tc_3'
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'ALU_WIDTH16_DW01_add_114'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:17   21805.0     10.20     314.9      22.8                            360.4085
    0:00:22   24281.0      1.44      43.2      23.9                            403.9583
    0:00:22   24281.0      1.44      43.2      23.9                            403.9583
    0:00:22   24275.0      1.61      48.6      23.9                            403.8865

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:26   21244.0      0.00       0.0      23.4                            353.0805
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:27   21158.0      0.00       0.0      23.3                            351.2028
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:27   21210.0      0.00       0.0       0.0                            351.6438
    0:00:27   21210.0      0.00       0.0       0.0                            351.6438


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:27   21210.0      0.00       0.0       0.0                            351.6438
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:29   20105.0      0.69      17.6       0.0 aluReg/out_reg[31]/D       331.9561
    0:00:29   20163.0      0.38       8.1       0.0                            332.8227
    0:00:30   20388.0      0.00       0.0       0.0                            335.4987
    0:00:30   20388.0      0.00       0.0       0.0                            335.4987
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063
    0:00:30   20390.0      0.00       0.0       0.0                            335.6063

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:30   20381.0      0.00       0.0       0.0                            335.6063
    0:00:30   19594.0      3.50     104.7       0.0                            322.7059
    0:00:31   19761.0      0.02       0.0       0.0                            326.1255
    0:00:31   19761.0      0.02       0.0       0.0                            326.1255
    0:00:31   19763.0      0.00       0.0       0.0                            326.2320
    0:00:32   19721.0      0.00       0.0       0.0                            325.3109
    0:00:32   19721.0      0.00       0.0       0.0                            325.3109
    0:00:32   19721.0      0.00       0.0       0.0                            325.3109
    0:00:32   19721.0      0.00       0.0       0.0                            325.3109
    0:00:32   19682.0      0.00       0.0       0.0                            324.4918
Loading db file '/home/eamta7/EAMTA2019/synopsys/libs/UofU_Digital_v1_2.db'
Loading db file '/home/eamta7/EAMTA2019/synopsys/libs/c5n_utah_std_v5_t27.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
source ../reports.tcl -echo > 1_initial.log
compile_ultra -no_autoungroup -gate_clock
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 11 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Top_WIDTH16'

Warning: Operating condition typical set on design Top_WIDTH16 has different process,
voltage and temperatures parameters than the parameters at which target library 
c5n_utah_std_v5_t27 is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ALU_WIDTH16'
  Processing 'Top_WIDTH16'
  Processing 'RegisterBank_WIDTH32'
  Processing 'Mux4_WIDTH16_0'
  Processing 'Mux4_WIDTH16_1'
  Processing 'RegisterBank_WIDTH16_1'
  Processing 'RegisterBank_WIDTH16_0'
  Processing 'RegisterBank_WIDTH6'
  Processing 'Control'
  Processing 'RegisterBank_WIDTH2'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO' in the library 'UofU_Digital_v1_2' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI' in the library 'UofU_Digital_v1_2' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13   17959.0      9.54     252.2      22.8                            307.7990
    0:00:16   20057.0      0.00       0.0      23.1                            344.2861
    0:00:16   20057.0      0.00       0.0      23.1                            344.2861
    0:00:17   20024.0      0.00       0.0      23.6                            343.8907

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:19   19720.0      0.00       0.0      23.6                            337.2829
    0:00:19   19721.0      0.00       0.0      23.6                            337.5375
    0:00:19   19721.0      0.00       0.0      23.6                            337.5375
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   19728.0      0.00       0.0      23.6                            337.3949
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:20   19812.0      0.00       0.0       0.0                            338.0364
    0:00:20   19812.0      0.00       0.0       0.0                            338.0364


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   19812.0      0.00       0.0       0.0                            338.0364
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:21   18721.0      3.27      67.3       0.0 aluReg/out_reg[31]/D       317.8934
    0:00:22   18781.0      2.84      56.3       0.0                            318.6667
    0:00:23   19547.0      0.00       0.0       0.0                            328.8134
    0:00:23   19547.0      0.00       0.0       0.0                            328.8134
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861
    0:00:23   19598.0      0.00       0.0       0.0                            330.1861

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:23   19565.0      0.00       0.0       0.0                            330.1861
    0:00:23   18337.0      3.13      66.3       0.0                            308.8066
    0:00:24   18470.0      0.03       0.1       0.0                            311.9331
    0:00:24   18470.0      0.03       0.1       0.0                            311.9331
    0:00:24   18542.0      0.03       0.0       0.0                            313.7939
    0:00:25   18451.0      0.01       0.0       0.0                            312.0190
    0:00:25   18507.0      0.00       0.0       0.0                            313.1288
    0:00:25   18507.0      0.00       0.0       0.0                            313.1288
    0:00:25   18507.0      0.00       0.0       0.0                            313.1288
    0:00:25   18360.0      0.00       0.0       0.0                            309.7596
Loading db file '/home/eamta7/EAMTA2019/synopsys/libs/UofU_Digital_v1_2.db'
Loading db file '/home/eamta7/EAMTA2019/synopsys/libs/c5n_utah_std_v5_t27.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
source ../reports.tcl -echo > 2_gate_clock.log
optimize_registers
  Loading design 'Top_WIDTH16'

  Beginning retiming
  ------------------
  Retiming Top_WIDTH16 (top)
  Preferred flip-flop is DCX1 with setup = 0.40


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 39.35
  Critical path length = 39.35
  Clock correction = 5.65 (clock-to-Q delay = 0.75, setup = 0.40, uncertainty = 4.50)

  Retiming complete
  -----------------
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 11 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition typical set on design Top_WIDTH16 has different process,
voltage and temperatures parameters than the parameters at which target library 
c5n_utah_std_v5_t27 is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO' in the library 'UofU_Digital_v1_2' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI' in the library 'UofU_Digital_v1_2' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01   18345.0      0.89      10.4      11.5                            317.4420
    0:00:01   18345.0      0.89      10.4      11.5                            317.4420

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:01   18241.0      0.89       9.5      11.5                            315.2848

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01   18241.0      0.89       9.5      11.5                            315.2848
    0:00:01   18466.0      0.89       9.5      11.5                            307.1992
    0:00:01   18530.0      0.88       9.3      11.5                            308.7833
    0:00:01   18530.0      0.88       9.3      11.5                            316.6044
    0:00:02   18644.0      0.00       0.0      11.5                            318.5451
    0:00:02   18644.0      0.00       0.0      11.5                            318.5451
    0:00:02   18644.0      0.00       0.0      11.5                            318.5451

  Beginning Delay Optimization
  ----------------------------
    0:00:02   18644.0      0.00       0.0      11.5                            318.5451
    0:00:02   18644.0      0.00       0.0      11.5                            318.5451
    0:00:02   18644.0      0.00       0.0      11.5                            318.5451
    0:00:02   18644.0      0.00       0.0      11.5                            318.5451
    0:00:02   18644.0      0.00       0.0      11.5                            318.5451
    0:00:02   18644.0      0.00       0.0      11.5                            318.5373


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02   18644.0      0.00       0.0      11.5                            318.5373
    0:00:02   18763.0      0.00       0.0       0.0                            312.5531
    0:00:02   18756.0      0.00       0.0       0.0                            312.2667
    0:00:02   18756.0      0.00       0.0       0.0                            320.1741
    0:00:02   18756.0      0.00       0.0       0.0                            320.1741
    0:00:02   18756.0      0.00       0.0       0.0                            320.1741
    0:00:02   18756.0      0.00       0.0       0.0                            320.1741
    0:00:02   18756.0      0.00       0.0       0.0                            320.1741
    0:00:02   18756.0      0.00       0.0       0.0                            320.1741
    0:00:02   18756.0      0.00       0.0       0.0                            320.1741
    0:00:02   18756.0      0.00       0.0       0.0                            320.1741
    0:00:02   18756.0      0.00       0.0       0.0                            312.2667
    0:00:02   18765.0      0.00       0.0       0.0                            312.5498
    0:00:02   18765.0      0.00       0.0       0.0                            320.3936
    0:00:02   18765.0      0.00       0.0       0.0                            320.3936
    0:00:02   18765.0      0.00       0.0       0.0                            320.3936
    0:00:02   18765.0      0.00       0.0       0.0                            320.3936
    0:00:02   18765.0      0.00       0.0       0.0                            320.3936
    0:00:02   18765.0      0.00       0.0       0.0                            320.3936
    0:00:02   18765.0      0.00       0.0       0.0                            320.3936
    0:00:02   18765.0      0.00       0.0       0.0                            320.3936
    0:00:02   18558.0      0.00       0.0       0.0                            320.3936

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02   18558.0      0.00       0.0       0.0                            312.5498
    0:00:02   18549.0      0.00       0.0       0.0                            312.2667
    0:00:03   18401.0      0.00       0.0       0.0                            317.3959
    0:00:03   18401.0      0.00       0.0       0.0                            317.3959
    0:00:04   18398.0      0.00       0.0       0.0                            317.3336
Loading db file '/home/eamta7/EAMTA2019/synopsys/libs/UofU_Digital_v1_2.db'
Loading db file '/home/eamta7/EAMTA2019/synopsys/libs/c5n_utah_std_v5_t27.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
source ../reports.tcl -echo > 3_opt_regs.log
compile_ultra -incremental -gate_clock
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 11 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition typical set on design Top_WIDTH16 has different process,
voltage and temperatures parameters than the parameters at which target library 
c5n_utah_std_v5_t27 is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO' in the library 'UofU_Digital_v1_2' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI' in the library 'UofU_Digital_v1_2' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00   18398.0      0.00       0.0       0.0                            309.0935
    0:00:00   18398.0      0.00       0.0       0.0                            309.0935

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:00   18398.0      0.00       0.0       0.0                            309.0935

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00   18398.0      0.00       0.0       0.0                            309.0935
    0:00:00   18398.0      0.00       0.0       0.0                            309.0935
    0:00:00   18455.0      0.00       0.0       0.0                            310.7224
    0:00:00   18455.0      0.00       0.0       0.0                            310.7224
    0:00:00   18455.0      0.00       0.0       0.0                            310.7224
    0:00:00   18455.0      0.00       0.0       0.0                            310.7224
    0:00:00   18455.0      0.00       0.0       0.0                            310.7224

  Beginning Delay Optimization
  ----------------------------
    0:00:00   18455.0      0.00       0.0       0.0                            310.7224
    0:00:00   18455.0      0.00       0.0       0.0                            310.7224
    0:00:00   18455.0      0.00       0.0       0.0                            310.7224
    0:00:00   18455.0      0.00       0.0       0.0                            310.7224
    0:00:00   18455.0      0.00       0.0       0.0                            310.7224
    0:00:00   18448.0      0.00       0.0       0.8                            310.6226


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00   18448.0      0.00       0.0       0.8                            310.6226
    0:00:00   18455.0      0.00       0.0       0.0                            310.7185
    0:00:00   18410.0      0.00       0.0       0.0                            309.2742
    0:00:00   18410.0      0.00       0.0       0.0                            309.2742
    0:00:00   18410.0      0.00       0.0       0.0                            309.2742
    0:00:00   18410.0      0.00       0.0       0.0                            309.2742
    0:00:00   18410.0      0.00       0.0       0.0                            309.2742
    0:00:00   18410.0      0.00       0.0       0.0                            309.2742
    0:00:00   18410.0      0.00       0.0       0.0                            309.2742
    0:00:00   18410.0      0.00       0.0       0.0                            309.2742
    0:00:00   18410.0      0.00       0.0       0.0                            309.2742
    0:00:00   18410.0      0.00       0.0       0.0                            309.2742
    0:00:01   18455.0      0.00       0.0       0.0                            310.7185
    0:00:01   18455.0      0.00       0.0       0.0                            310.7185
    0:00:01   18455.0      0.00       0.0       0.0                            310.7185
    0:00:01   18455.0      0.00       0.0       0.0                            310.7185
    0:00:01   18455.0      0.00       0.0       0.0                            310.7185
    0:00:01   18455.0      0.00       0.0       0.0                            310.7185
    0:00:01   18455.0      0.00       0.0       0.0                            310.7185
    0:00:01   18455.0      0.00       0.0       0.0                            310.7185
    0:00:01   18455.0      0.00       0.0       0.0                            310.7185
    0:00:01   18455.0      0.00       0.0       0.0                            310.7185

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01   18455.0      0.00       0.0       0.0                            310.7185
    0:00:01   18410.0      0.00       0.0       0.0                            309.2742
    0:00:01   18398.0      0.00       0.0       0.0                            309.0862
    0:00:01   18398.0      0.00       0.0       0.0                            309.0862
Loading db file '/home/eamta7/EAMTA2019/synopsys/libs/UofU_Digital_v1_2.db'
Loading db file '/home/eamta7/EAMTA2019/synopsys/libs/c5n_utah_std_v5_t27.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
source ../reports.tcl -echo > 4_incremental.log
optimize_netlist -area
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 11 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition typical set on design Top_WIDTH16 has different process,
voltage and temperatures parameters than the parameters at which target library 
c5n_utah_std_v5_t27 is characterized. Delays may be inaccurate as a result. (OPT-998)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO' in the library 'UofU_Digital_v1_2' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI' in the library 'UofU_Digital_v1_2' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00   18398.0      0.00       0.0       0.0                            309.0862
    0:00:02   17819.0      0.00       0.0       0.0                            301.7413
Loading db file '/home/eamta7/EAMTA2019/synopsys/libs/UofU_Digital_v1_2.db'
Loading db file '/home/eamta7/EAMTA2019/synopsys/libs/c5n_utah_std_v5_t27.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
source ../reports.tcl -echo > 5_opt_netlist_area.log
change_names -rule verilog
1
write_file -format ddc -hierarchy -out micro.ddc
Writing ddc file 'micro.ddc'.
1
write_file -format verilog -hierarchy -out micro.v
Writing verilog file '/home/eamta7/EAMTA2019/synopsys/synth/work/micro.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc micro.sdc
1
exit

Thank you...
