unmasked	,	V_22
irq_set_chip_and_handler	,	F_37
__irq_set_chip_handler_name_locked	,	F_30
ENOMEM	,	V_56
irq_set_chained_handler	,	F_49
HWMASKEXT	,	V_5
meta_intc_mask_irq_simple	,	F_19
hwirq	,	V_11
__global_lock2	,	F_22
meta_intc_startup_irq	,	F_7
bit	,	V_18
meta_intc_priv	,	V_20
hw	,	V_1
metag_out32	,	F_9
bank	,	V_37
cpu_online_mask	,	V_46
tmp	,	V_63
irq_desc	,	V_35
T0VECINT_BHALT	,	V_61
context	,	V_53
meta_intc_level_addr	,	F_4
irq_domain	,	V_48
signum	,	V_65
val	,	V_70
unlikely	,	F_58
HWSTAT_STRIDE	,	V_3
TBI_TRIG_VEC	,	F_10
masks	,	V_59
record_irq_is_masked	,	F_15
IRQ_TYPE_LEVEL_LOW	,	V_66
"meta-intc: cannot add IRQ domain\n"	,	L_6
node	,	V_68
flow_type	,	V_25
meta_intc_unmask_edge_irq_nomask	,	F_26
domain	,	V_42
pr_err	,	F_55
force	,	V_44
irq_data	,	V_9
status	,	V_39
irq_mask	,	V_17
HWSTATEXT	,	V_2
for_each_possible_cpu	,	F_59
vec_addr	,	V_12
kfree	,	F_44
"num-banks"	,	L_2
flags	,	V_24
__global_unlock2	,	F_23
of_get_property	,	F_56
meta_intc_unmask_irq_simple	,	F_20
meta_intc_suspend	,	F_38
GFP_ATOMIC	,	V_55
handle_level_irq	,	V_31
"img,meta-intc"	,	L_1
device_node	,	V_67
meta_intc_edge_chip	,	V_32
irq_no	,	V_38
of_property_read_u32	,	F_54
irq_hw_number_t	,	T_1
txvecint	,	V_60
hard_processor_id	,	F_8
meta_intc_mask_irq_nomask	,	F_25
clear_bit	,	F_16
cpumask	,	V_43
meta_intc_ack_irq	,	F_13
meta_intc_init_syscore_ops	,	F_45
meta_intc_syscore_ops	,	V_64
meta_intc_irq_set_type	,	F_28
chip	,	V_14
d	,	V_49
pr_info	,	F_60
irq_ack	,	V_15
irq	,	V_26
i	,	V_50
j	,	V_51
ENOENT	,	V_72
"no-mask"	,	L_5
EINVAL	,	V_73
meta_intc_offset	,	F_1
record_irq_is_unmasked	,	F_17
__init	,	T_4
init_external_IRQ	,	F_52
meta_intc_map	,	F_36
levels	,	V_58
irq_linear_revmap	,	F_32
level_addr	,	V_27
data	,	V_10
mask_addr	,	V_23
__iomem	,	T_2
meta_intc_shutdown_irq	,	F_12
nr_banks	,	V_40
meta_intc_bank	,	F_2
irq_set_irq_type	,	F_50
CONFIG_METAG_SUSPEND_MEM	,	F_29
meta_intc_no_mask	,	F_51
irq_has_action	,	F_42
u32	,	T_3
tbisig_map	,	F_48
HWVECnEXT_STRIDE	,	V_8
meta_intc_irq_demux	,	F_31
priv	,	V_21
meta_intc_domain_ops	,	V_74
meta_intc_unmask_level_irq_nomask	,	F_27
ret	,	V_69
stat_addr	,	V_19
level	,	V_28
meta_intc_context	,	V_52
irq_domain_add_linear	,	F_57
levels_altered	,	V_34
cpumask_any_and	,	F_35
meta_intc_mask_addr	,	F_5
cpu	,	V_45
HWLEVELEXT	,	V_4
meta_intc_vec_addr	,	F_6
irqd_irq_disabled	,	F_40
vectors	,	V_57
TBID_SIGNUM_TR2	,	F_11
generic_handle_irq	,	F_33
desc	,	V_36
"meta-intc: num-banks (%u) out of range\n"	,	L_4
HWVEC_BLK_STRIDE	,	V_7
"meta-intc: External IRQ controller initialised (%u IRQs)\n"	,	L_7
meta_intc_resume	,	F_43
cpu_2_hwthread_id	,	V_47
kzalloc	,	F_39
no_masks	,	V_71
of_find_compatible_node	,	F_53
metag_in32	,	F_14
meta_intc_stat_addr	,	F_3
recalculate	,	V_41
mask	,	V_54
handle_edge_irq	,	V_33
set_bit	,	F_18
meta_intc_unmask_irq	,	F_24
irq_unmask	,	V_16
thread	,	V_13
IRQ_TYPE_LEVEL_MASK	,	V_29
irq_get_irq_data	,	F_41
TnVECINT_STRIDE	,	V_62
"meta-intc: No num-banks property found\n"	,	L_3
meta_intc_mask_irq	,	F_21
meta_intc_set_affinity	,	F_34
HWVEC0EXT	,	V_6
meta_intc_init_cpu	,	F_47
meta_intc_level_chip	,	V_30
register_syscore_ops	,	F_46
