
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Mon Feb 23 00:45:44 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 38353
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xczu3eg-sbva484-1-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2125115
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2914.133 ; gain = 137.578 ; free physical = 35133 ; free virtual = 55763
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_kernel' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_control_s_axi' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_control_s_axi.v:217]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_control_s_axi' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_load' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:284]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_fifo' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_srl' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_srl' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_fifo' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_fifo__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_mem' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:2354]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_mem' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:2354]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_fifo__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:2101]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_load' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:284]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_read' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:782]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_fifo__parameterized1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_srl__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_srl__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_fifo__parameterized1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_burst_converter' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:1036]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_burst_sequential' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:1642]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_reg_slice' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_reg_slice' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_burst_sequential' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:1642]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_burst_converter' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:1036]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_reg_slice__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_read' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:782]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem0_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_store' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_fifo' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_srl' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_srl' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_fifo' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized2' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized2' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized2' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized2' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized3' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized3' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized3' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized3' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_store' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_write' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:1099]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_burst_converter' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:1394]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_burst_sequential' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2000]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_reg_slice' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_reg_slice' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_burst_sequential' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2000]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_burst_converter' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:1394]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_throttle' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2353]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized4' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized4' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized4' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized4' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_reg_slice__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_reg_slice__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_reg_slice__parameterized1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_reg_slice__parameterized1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_throttle' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2353]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_reg_slice__parameterized2' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_reg_slice__parameterized2' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_write' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:1099]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_entry_proc' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_entry_proc' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_read_input' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_read_input.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_flow_control_loop_pipe' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_flow_control_loop_pipe' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_read_input' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_read_input.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_mul_39s_24ns_63_1_1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_mul_39s_24ns_63_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_mul_39s_24ns_63_1_1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_mul_39s_24ns_63_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_mul_39s_26ns_65_1_1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_mul_39s_26ns_65_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_mul_39s_26ns_65_1_1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_mul_39s_26ns_65_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_2' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_2' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_3' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_3' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_4' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_4' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_5' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_5' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_6' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_6' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_7' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_7' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_8' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_8' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_9' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_9' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_10' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_10.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_10' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_10.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_11' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_11.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_11' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_11.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_12' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_12.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_12' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_12.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_13' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_13' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_13.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_14' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_14.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_14' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_14.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_15' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_15.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_15' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_15.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_16' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_16.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_16' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_16.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_17' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_17.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_17' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_17.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_18' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_18.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_18' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_18.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_19' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_19.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_19' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_19.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_20' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_20.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_20' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_20.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_21' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_21.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_21' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_21.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_22' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_22.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_22' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_22.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_23' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_23.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_23' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_23.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_24' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_24.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_24' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_24.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_25' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_25.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_25' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_25.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_26' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_26.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_26' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_26.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_27' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_27.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_27' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_27.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_28' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_28.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_28' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_28.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage_29' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_29.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage_29' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage_29.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_stencil_stage' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_stencil_stage' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_stencil_stage.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_write_output' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_write_output.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_write_output' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_write_output.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_fifo_w64_d33_A' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_fifo_w64_d33_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_fifo_w64_d33_A_ram' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_fifo_w64_d33_A.v:201]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_fifo_w64_d33_A_ram' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_fifo_w64_d33_A.v:201]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_fifo_w64_d33_A' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_fifo_w64_d33_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_fifo_w24_d512_A' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_fifo_w24_d512_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_fifo_w24_d512_A_ram' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_fifo_w24_d512_A.v:201]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_fifo_w24_d512_A_ram' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_fifo_w24_d512_A.v:201]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_fifo_w24_d512_A' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_fifo_w24_d512_A.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_write_output_U0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_write_output_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_write_output_U0_ShiftReg' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_write_output_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_write_output_U0_ShiftReg' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_write_output_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_write_output_U0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_write_output_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_1_U0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_1_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_1_U0_ShiftReg' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_1_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_1_U0_ShiftReg' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_1_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_1_U0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_1_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_2_U0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_2_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_2_U0_ShiftReg' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_2_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_2_U0_ShiftReg' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_2_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_2_U0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_2_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_3_U0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_3_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_3_U0_ShiftReg' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_3_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_3_U0_ShiftReg' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_3_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_3_U0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_3_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_4_U0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_4_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_4_U0_ShiftReg' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_4_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_4_U0_ShiftReg' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_4_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_4_U0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_4_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_5_U0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_5_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_5_U0_ShiftReg' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_5_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_5_U0_ShiftReg' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_5_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_5_U0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_5_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_6_U0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_6_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_6_U0_ShiftReg' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_6_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_6_U0_ShiftReg' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_6_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_6_U0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_6_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_7_U0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_7_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_7_U0_ShiftReg' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_7_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_7_U0_ShiftReg' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_7_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_7_U0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_7_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_8_U0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_8_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_8_U0_ShiftReg' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_8_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_8_U0_ShiftReg' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_8_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_8_U0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_8_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_9_U0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_9_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_9_U0_ShiftReg' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_9_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_9_U0_ShiftReg' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_9_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_9_U0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_9_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_start_for_stencil_stage_10_U0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_10_U0.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_10_U0_ShiftReg' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_10_U0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_10_U0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_10_U0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_start_for_stencil_stage_11_U0_ShiftReg' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_start_for_stencil_stage_11_U0.v:124]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_control_s_axi.v:288]
WARNING: [Synth 8-7129] Port ap_done_int in module top_kernel_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_dout[1] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_dout[0] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_num_data_valid[6] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_num_data_valid[5] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_num_data_valid[4] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_num_data_valid[3] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_num_data_valid[2] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_num_data_valid[1] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_num_data_valid[0] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_fifo_cap[6] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_fifo_cap[5] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_fifo_cap[4] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_fifo_cap[3] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_fifo_cap[2] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_fifo_cap[1] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r_fifo_cap[0] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_ARREADY in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RVALID in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[31] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[30] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[29] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[28] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[27] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[26] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[25] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[24] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[23] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[22] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[21] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[20] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[19] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[18] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[17] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[16] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[15] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[14] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[13] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[12] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[11] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[10] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[9] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[8] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[7] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[6] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[5] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[4] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[3] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[2] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[1] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RDATA[0] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RLAST in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RID[0] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RFIFONUM[8] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RFIFONUM[7] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RFIFONUM[6] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RFIFONUM[5] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RFIFONUM[4] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RFIFONUM[3] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RFIFONUM[2] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RFIFONUM[1] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RFIFONUM[0] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RUSER[0] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RRESP[1] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_RRESP[0] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_BRESP[1] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_BRESP[0] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_BID[0] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem1_0_BUSER[0] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_num_data_valid[9] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_num_data_valid[8] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_num_data_valid[7] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_num_data_valid[6] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_num_data_valid[5] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_num_data_valid[4] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_num_data_valid[3] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_num_data_valid[2] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_num_data_valid[1] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_num_data_valid[0] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_fifo_cap[9] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_fifo_cap[8] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_fifo_cap[7] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_fifo_cap[6] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_fifo_cap[5] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_fifo_cap[4] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_fifo_cap[3] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_fifo_cap[2] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_fifo_cap[1] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_30_fifo_cap[0] in module top_kernel_write_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_29_num_data_valid[9] in module top_kernel_stencil_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_29_num_data_valid[8] in module top_kernel_stencil_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_29_num_data_valid[7] in module top_kernel_stencil_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_29_num_data_valid[6] in module top_kernel_stencil_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_29_num_data_valid[5] in module top_kernel_stencil_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_29_num_data_valid[4] in module top_kernel_stencil_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_29_num_data_valid[3] in module top_kernel_stencil_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_29_num_data_valid[2] in module top_kernel_stencil_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_29_num_data_valid[1] in module top_kernel_stencil_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port inter_strm_29_num_data_valid[0] in module top_kernel_stencil_stage is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3130.070 ; gain = 353.516 ; free physical = 36115 ; free virtual = 56674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3130.070 ; gain = 353.516 ; free physical = 35680 ; free virtual = 56224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3130.070 ; gain = 353.516 ; free physical = 35679 ; free virtual = 56224
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3130.070 ; gain = 0.000 ; free physical = 35973 ; free virtual = 56465
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/top_kernel_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3241.020 ; gain = 3.117 ; free physical = 33819 ; free virtual = 54108
Finished Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/top_kernel_ooc.xdc] for cell 'inst'
Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3241.020 ; gain = 0.000 ; free physical = 33769 ; free virtual = 54067
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3241.055 ; gain = 0.000 ; free physical = 33612 ; free virtual = 53911
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 3241.055 ; gain = 464.500 ; free physical = 38443 ; free virtual = 59409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 3249.023 ; gain = 472.469 ; free physical = 38433 ; free virtual = 59400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 3249.023 ; gain = 472.469 ; free physical = 38417 ; free virtual = 59387
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'top_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'top_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_gmem1_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'top_kernel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'top_kernel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-6904] The RAM "top_kernel_fifo_w64_d33_A_ram:/mem_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3249.023 ; gain = 472.469 ; free physical = 40962 ; free virtual = 62080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   66 Bit       Adders := 30    
	   2 Input   64 Bit       Adders := 30    
	   2 Input   52 Bit       Adders := 2     
	   2 Input   39 Bit       Adders := 90    
	   2 Input   32 Bit       Adders := 4     
	   2 Input   26 Bit       Adders := 60    
	   2 Input   25 Bit       Adders := 60    
	   2 Input   24 Bit       Adders := 30    
	   2 Input   17 Bit       Adders := 30    
	   2 Input   16 Bit       Adders := 32    
	   2 Input   12 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 62    
	   3 Input   10 Bit       Adders := 31    
	   2 Input    9 Bit       Adders := 64    
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 18    
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 34    
	   2 Input    1 Bit       Adders := 30    
+---XORs : 
	   2 Input      1 Bit         XORs := 214   
	   3 Input      1 Bit         XORs := 30    
+---Registers : 
	               97 Bit    Registers := 4     
	               96 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               64 Bit    Registers := 9     
	               62 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               38 Bit    Registers := 30    
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 8     
	               27 Bit    Registers := 60    
	               24 Bit    Registers := 363   
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 30    
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 30    
	               10 Bit    Registers := 101   
	                9 Bit    Registers := 68    
	                8 Bit    Registers := 38    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 39    
	                1 Bit    Registers := 1083  
+---Multipliers : 
	              27x39  Multipliers := 30    
	              25x39  Multipliers := 30    
+---RAMs : 
	              11K Bit	(511 X 24 bit)          RAMs := 31    
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	               6K Bit	(256 X 24 bit)          RAMs := 60    
	               2K Bit	(32 X 64 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   97 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 6     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 30    
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 60    
	   3 Input   24 Bit        Muxes := 30    
	   2 Input   20 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 37    
	   3 Input   10 Bit        Muxes := 31    
	   2 Input    9 Bit        Muxes := 2     
	   4 Input    9 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 4     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 217   
	   3 Input    2 Bit        Muxes := 18    
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 709   
	   3 Input    1 Bit        Muxes := 30    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U89/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U89/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U89/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U89/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U89/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U89/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U89/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U89/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U89/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U89/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U90/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U90/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U90/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U90/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U90/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U90/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U90/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U90/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U90/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U90/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U73/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U73/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U73/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U73/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U73/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U73/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U73/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U73/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U73/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U73/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U74/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U74/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U74/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U74/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U74/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U74/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U74/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U74/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U74/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U74/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U69/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U69/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U69/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U69/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U69/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U69/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U69/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U69/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U69/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U69/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U70/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U70/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U70/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U70/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U70/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U70/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U70/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U70/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U70/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U70/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U65/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U65/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U65/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U65/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U65/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U65/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U65/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U65/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U65/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U65/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U66/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U66/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U66/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U66/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U66/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U66/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U66/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U66/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U66/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U66/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U61/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U61/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U61/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U61/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U61/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U61/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U61/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U61/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U61/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U61/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U62/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U62/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U62/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U62/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U62/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U62/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U62/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U62/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U62/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U62/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U21/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U21/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U21/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U21/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U21/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U21/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U21/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U21/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U21/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U21/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U22/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U22/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U22/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U22/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U22/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U22/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U22/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U22/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U22/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U22/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U109/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U109/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U109/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U109/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U109/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U109/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U109/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U109/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U109/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U109/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U110/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U110/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U110/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U110/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U110/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U110/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U110/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U110/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U110/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U110/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U105/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U105/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U105/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U105/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U105/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U105/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U105/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U105/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U105/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U105/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U106/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U106/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U106/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U106/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U106/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U106/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U106/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U106/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U106/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U106/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U101/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U101/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U101/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U101/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U101/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U101/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U101/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U101/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U101/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U101/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U102/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U102/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U102/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U102/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U102/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U102/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U102/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U102/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U102/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U102/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U97/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U97/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U97/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U97/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U97/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U97/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U97/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U97/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U97/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U97/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U98/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U98/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U98/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U98/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U98/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U98/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U98/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U98/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U98/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U98/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U93/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U93/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U93/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U93/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U93/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U93/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U93/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U93/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U93/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U93/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U94/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U94/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U94/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U94/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U94/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U94/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U94/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U94/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U94/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U94/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U81/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U81/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U81/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U81/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U81/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U81/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U81/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U81/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U81/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U81/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U82/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U82/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U82/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U82/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U82/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U82/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U82/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U82/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U82/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U82/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U85/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U85/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U85/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U85/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U85/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U85/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U85/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U85/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U85/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U85/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U86/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U86/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U86/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U86/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U86/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U86/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U86/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U86/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U86/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U86/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U77/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U77/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U77/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U77/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U77/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U77/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U77/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U77/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U77/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U77/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U78/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U78/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U78/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U78/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U78/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U78/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U78/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U78/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U78/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U78/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U37/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U37/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U37/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U37/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U37/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U37/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U37/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U37/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U37/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U37/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U38/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U38/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U38/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U38/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U38/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U38/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U38/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U38/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U38/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U38/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U33/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U33/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U33/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U33/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U33/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U33/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U33/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U33/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U33/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U33/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U34/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U34/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U34/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U34/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U34/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U34/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U34/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U34/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U34/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U34/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U29/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U29/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U29/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U29/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U29/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U29/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U29/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U29/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U29/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U29/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U30/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U30/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U30/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U30/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U30/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U30/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U30/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U30/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U30/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U30/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U25/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U25/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U25/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U25/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U25/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U25/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U25/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U25/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U25/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U25/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U26/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U26/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U26/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U26/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U26/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U26/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U26/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U26/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U26/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U26/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U57/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U57/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U57/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U57/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U57/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U57/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U57/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U57/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U57/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U57/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U58/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U58/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U58/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U58/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U58/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U58/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U58/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U58/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U58/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U58/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U53/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U53/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U53/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U53/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U53/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U53/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U53/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U53/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U53/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U53/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U54/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U54/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U54/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U54/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U54/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U54/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U54/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U54/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U54/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U54/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U49/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U49/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U49/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U49/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U49/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U49/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U49/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U49/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U49/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U49/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U50/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U50/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U50/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U50/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U50/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U50/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U50/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U50/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U50/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U50/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U45/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U45/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U45/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U45/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U45/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U45/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U45/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U45/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U45/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U45/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U46/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U46/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U46/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U46/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U46/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U46/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U46/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U46/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U46/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U46/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U41/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U41/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U41/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U41/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U41/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U41/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U41/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U41/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U41/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U41/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U42/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U42/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U42/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U42/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U42/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U42/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U42/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U42/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U42/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U42/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U42/tmp_product.
INFO: [Synth 8-6904] The RAM "inst/i_5/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U125/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U125/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U125/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U125/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U125/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U125/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U125/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U125/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U125/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U125/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U126/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U126/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U126/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U126/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U126/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U126/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U126/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U126/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U126/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U126/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U121/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U121/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U121/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U121/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U121/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U121/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U121/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U121/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U121/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U121/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U122/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U122/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U122/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U122/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U122/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U122/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U122/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U122/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U122/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U122/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U117/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U117/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U117/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U117/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U117/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U117/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U117/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U117/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U117/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U117/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U117/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U117/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U118/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U118/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U118/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U118/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U118/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U118/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U118/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U118/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U118/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U118/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U113/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U113/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U113/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U113/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U113/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U113/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U113/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U113/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U113/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U113/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U114/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U114/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U114/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U114/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U114/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U114/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U114/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U114/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U114/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U114/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U114/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U114/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U17/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U17/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U17/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U17/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U17/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U17/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U17/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U17/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U17/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U17/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U18/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U18/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U18/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U18/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U18/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U18/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U18/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U18/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U18/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U18/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U13/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U13/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U13/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U13/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U13/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U13/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U13/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U13/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U13/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U13/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U14/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U14/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U14/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U14/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U14/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U14/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U14/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U14/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U14/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U14/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U6/tmp_product, operation Mode is: (A:0x666000)*B.
DSP Report: operator mul_39s_24ns_63_1_1_U6/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U6/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U6/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U6/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U6/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U6/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U6/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U6/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U6/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U6/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U6/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U7/tmp_product, operation Mode is: (A:0x199a000)*B.
DSP Report: operator mul_39s_26ns_65_1_1_U7/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U7/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U7/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U7/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U7/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U7/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U7/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U7/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U7/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U7/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U7/tmp_product.
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttle/rs_req/data_p1_reg' and it is trimmed from '73' to '72' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2655]
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttle/rs_req/data_p2_reg' and it is trimmed from '73' to '72' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2509/hdl/verilog/top_kernel_gmem1_m_axi.v:2676]
INFO: [Synth 8-6904] The RAM "inst/i_5/A_out_c_U/U_top_kernel_fifo_w64_d33_A_ram/mem_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module top_kernel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module top_kernel_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:02 . Memory (MB): peak = 3284.047 ; gain = 507.492 ; free physical = 47952 ; free virtual = 77439
---------------------------------------------------------------------------------
 Sort Area is top_kernel__GB1 mul_39s_26ns_65_1_1_U102/tmp_product_14 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_26ns_65_1_1_U102/tmp_product_14 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_26ns_65_1_1_U106/tmp_product_12 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_26ns_65_1_1_U106/tmp_product_12 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_26ns_65_1_1_U110/tmp_product_10 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_26ns_65_1_1_U110/tmp_product_10 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_26ns_65_1_1_U114/tmp_product_38 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_26ns_65_1_1_U114/tmp_product_38 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_26ns_65_1_1_U118/tmp_product_36 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_26ns_65_1_1_U118/tmp_product_36 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_26ns_65_1_1_U122/tmp_product_34 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_26ns_65_1_1_U122/tmp_product_34 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_26ns_65_1_1_U126/tmp_product_32 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_26ns_65_1_1_U126/tmp_product_32 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_26ns_65_1_1_U14/tmp_product_3c : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_26ns_65_1_1_U14/tmp_product_3c : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_26ns_65_1_1_U18/tmp_product_3a : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_26ns_65_1_1_U18/tmp_product_3a : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_26ns_65_1_1_U22/tmp_product_e : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_26ns_65_1_1_U22/tmp_product_e : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_26ns_65_1_1_U26/tmp_product_26 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_26ns_65_1_1_U26/tmp_product_26 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_26ns_65_1_1_U30/tmp_product_24 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_26ns_65_1_1_U30/tmp_product_24 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_26ns_65_1_1_U34/tmp_product_22 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_26ns_65_1_1_U34/tmp_product_22 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_26ns_65_1_1_U38/tmp_product_20 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_26ns_65_1_1_U38/tmp_product_20 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_26ns_65_1_1_U42/tmp_product_30 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_26ns_65_1_1_U42/tmp_product_30 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_26ns_65_1_1_U46/tmp_product_2e : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_26ns_65_1_1_U46/tmp_product_2e : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_26ns_65_1_1_U50/tmp_product_2c : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_26ns_65_1_1_U50/tmp_product_2c : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_26ns_65_1_1_U54/tmp_product_2a : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_26ns_65_1_1_U54/tmp_product_2a : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_26ns_65_1_1_U58/tmp_product_28 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_26ns_65_1_1_U58/tmp_product_28 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_26ns_65_1_1_U62/tmp_product_c : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_26ns_65_1_1_U62/tmp_product_c : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_26ns_65_1_1_U66/tmp_product_a : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_26ns_65_1_1_U66/tmp_product_a : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_26ns_65_1_1_U7/tmp_product_3e : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_26ns_65_1_1_U7/tmp_product_3e : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_26ns_65_1_1_U70/tmp_product_8 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_26ns_65_1_1_U70/tmp_product_8 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_26ns_65_1_1_U74/tmp_product_6 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_26ns_65_1_1_U74/tmp_product_6 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB2 mul_39s_26ns_65_1_1_U78/tmp_product_1e : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB2 mul_39s_26ns_65_1_1_U78/tmp_product_1e : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB2 mul_39s_26ns_65_1_1_U82/tmp_product_1a : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB2 mul_39s_26ns_65_1_1_U82/tmp_product_1a : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB2 mul_39s_26ns_65_1_1_U86/tmp_product_1c : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB2 mul_39s_26ns_65_1_1_U86/tmp_product_1c : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_26ns_65_1_1_U90/tmp_product_0 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_26ns_65_1_1_U90/tmp_product_0 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_26ns_65_1_1_U94/tmp_product_18 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_26ns_65_1_1_U94/tmp_product_18 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_26ns_65_1_1_U98/tmp_product_16 : 0 0 : 1659 3355 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_26ns_65_1_1_U98/tmp_product_16 : 0 1 : 1696 3355 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_24ns_63_1_1_U101/tmp_product_15 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_24ns_63_1_1_U101/tmp_product_15 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_24ns_63_1_1_U105/tmp_product_13 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_24ns_63_1_1_U105/tmp_product_13 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_24ns_63_1_1_U109/tmp_product_11 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_24ns_63_1_1_U109/tmp_product_11 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_24ns_63_1_1_U113/tmp_product_39 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_24ns_63_1_1_U113/tmp_product_39 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_24ns_63_1_1_U117/tmp_product_37 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_24ns_63_1_1_U117/tmp_product_37 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_24ns_63_1_1_U121/tmp_product_35 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_24ns_63_1_1_U121/tmp_product_35 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_24ns_63_1_1_U125/tmp_product_33 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_24ns_63_1_1_U125/tmp_product_33 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_24ns_63_1_1_U13/tmp_product_3d : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_24ns_63_1_1_U13/tmp_product_3d : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_24ns_63_1_1_U17/tmp_product_3b : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_24ns_63_1_1_U17/tmp_product_3b : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_24ns_63_1_1_U21/tmp_product_f : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_24ns_63_1_1_U21/tmp_product_f : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_24ns_63_1_1_U25/tmp_product_27 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_24ns_63_1_1_U25/tmp_product_27 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_24ns_63_1_1_U29/tmp_product_25 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_24ns_63_1_1_U29/tmp_product_25 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_24ns_63_1_1_U33/tmp_product_23 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_24ns_63_1_1_U33/tmp_product_23 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_24ns_63_1_1_U37/tmp_product_21 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB3 mul_39s_24ns_63_1_1_U37/tmp_product_21 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_24ns_63_1_1_U41/tmp_product_31 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_24ns_63_1_1_U41/tmp_product_31 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_24ns_63_1_1_U45/tmp_product_2f : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_24ns_63_1_1_U45/tmp_product_2f : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_24ns_63_1_1_U49/tmp_product_2d : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_24ns_63_1_1_U49/tmp_product_2d : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_24ns_63_1_1_U53/tmp_product_2b : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_24ns_63_1_1_U53/tmp_product_2b : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_24ns_63_1_1_U57/tmp_product_29 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB4 mul_39s_24ns_63_1_1_U57/tmp_product_29 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_24ns_63_1_1_U6/tmp_product_3f : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB5 mul_39s_24ns_63_1_1_U6/tmp_product_3f : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_24ns_63_1_1_U61/tmp_product_d : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_24ns_63_1_1_U61/tmp_product_d : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_24ns_63_1_1_U65/tmp_product_b : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_24ns_63_1_1_U65/tmp_product_b : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_24ns_63_1_1_U69/tmp_product_9 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_24ns_63_1_1_U69/tmp_product_9 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_24ns_63_1_1_U73/tmp_product_7 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_24ns_63_1_1_U73/tmp_product_7 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB2 mul_39s_24ns_63_1_1_U77/tmp_product_1f : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB2 mul_39s_24ns_63_1_1_U77/tmp_product_1f : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB2 mul_39s_24ns_63_1_1_U81/tmp_product_1b : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB2 mul_39s_24ns_63_1_1_U81/tmp_product_1b : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB2 mul_39s_24ns_63_1_1_U85/tmp_product_1d : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB2 mul_39s_24ns_63_1_1_U85/tmp_product_1d : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_24ns_63_1_1_U89/tmp_product_3 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB0 mul_39s_24ns_63_1_1_U89/tmp_product_3 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_24ns_63_1_1_U93/tmp_product_19 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_24ns_63_1_1_U93/tmp_product_19 : 0 1 : 1538 3039 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_24ns_63_1_1_U97/tmp_product_17 : 0 0 : 1501 3039 : Used 1 time 0
 Sort Area is top_kernel__GB1 mul_39s_24ns_63_1_1_U97/tmp_product_17 : 0 1 : 1538 3039 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/i_0/gmem0_m_axi_U       | load_unit_0/buff_rdata/U_fifo_mem/mem_reg                | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_21_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_21_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_17_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_17_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_16_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_16_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_15_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_15_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_14_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_14_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_4_U0  | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_4_U0  | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/inter_strm_14_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/inter_strm_15_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/inter_strm_16_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_26_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_26_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/inter_strm_21_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_25_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_25_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_24_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_24_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_23_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_23_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_22_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_22_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/inter_strm_22_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/inter_strm_23_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/inter_strm_24_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/inter_strm_25_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/inter_strm_26_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_19_U0/line_buf_U/ram_reg                   | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_19_U0/line_buf_1_U/ram_reg                 | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_20_U0/line_buf_U/ram_reg                   | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_20_U0/line_buf_1_U/ram_reg                 | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_18_U0/line_buf_U/ram_reg                   | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_18_U0/line_buf_1_U/ram_reg                 | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_17_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_18_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_19_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_20_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_8_U0/line_buf_U/ram_reg                    | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_8_U0/line_buf_1_U/ram_reg                  | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_7_U0/line_buf_U/ram_reg                    | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_7_U0/line_buf_1_U/ram_reg                  | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_6_U0/line_buf_U/ram_reg                    | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_6_U0/line_buf_1_U/ram_reg                  | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_5_U0/line_buf_U/ram_reg                    | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_5_U0/line_buf_1_U/ram_reg                  | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_7_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg  | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_6_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg  | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_5_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg  | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_4_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg  | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/inter_strm_8_U      | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/inter_strm_9_U      | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/inter_strm_10_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/inter_strm_11_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/inter_strm_12_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/inter_strm_13_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_13_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_13_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_12_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_12_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_11_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_11_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_10_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_10_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_9_U0  | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_9_U0  | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/inter_strm_30_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/inter_strm_29_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/inter_strm_28_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/inter_strm_27_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/inter_strm_3_U      | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/inter_strm_2_U      | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/inter_strm_1_U      | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/inter_strm_U        | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_U0    | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_U0    | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_29_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_29_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_28_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_28_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_27_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_27_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_3_U0  | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_3_U0  | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_2_U0  | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_2_U0  | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_1_U0  | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_1_U0  | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------+-----------------------------------------+-----------+----------------------+---------------+
|Module Name        | RTL Object                              | Inference | Size (Depth x Width) | Primitives    | 
+-------------------+-----------------------------------------+-----------+----------------------+---------------+
|inst/i_5/A_out_c_U | U_top_kernel_fifo_w64_d33_A_ram/mem_reg | Implied   | 32 x 64              | RAM32M16 x 5  | 
+-------------------+-----------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_kernel_stencil_stage_21 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_21 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_21 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_21 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_17 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_17 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_17 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_17 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_16 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_16 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_16 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_16 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_15 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_15 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_15 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_15 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_14 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_14 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_14 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_14 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_4  | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_4  | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_4  | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_4  | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_26 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_26 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_26 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_26 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_25 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_25 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_25 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_25 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_24 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_24 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_24 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_24 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_23 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_23 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_23 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_23 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_22 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_22 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_22 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_22 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_19 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_19 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_19 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_19 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_20 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_20 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_20 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_20 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_18 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_18 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_18 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_18 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_8  | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_8  | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_8  | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_8  | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_7  | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_7  | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_7  | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_7  | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_6  | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_6  | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_6  | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_6  | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_5  | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_5  | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_5  | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_5  | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_13 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_13 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_13 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_13 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_12 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_12 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_12 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_12 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_11 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_11 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_11 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_11 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_10 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_10 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_10 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_10 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_9  | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_9  | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_9  | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_9  | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage    | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage    | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage    | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage    | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_29 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_29 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_29 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_29 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_28 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_28 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_28 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_28 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_27 | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_27 | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_27 | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_27 | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_3  | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_3  | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_3  | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_3  | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_2  | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_2  | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_2  | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_2  | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_1  | (A:0x666000)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_1  | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_1  | (A:0x199a000)*B             | 26     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_1  | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+----------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 3850.762 ; gain = 1074.207 ; free physical = 45965 ; free virtual = 74396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:47 . Memory (MB): peak = 3976.809 ; gain = 1200.254 ; free physical = 57837 ; free virtual = 87316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/i_1/stencil_stage_26_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_26_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/inter_strm_21_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_25_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_25_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_24_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_24_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_23_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_23_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_22_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/stencil_stage_22_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/inter_strm_22_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/inter_strm_23_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/inter_strm_24_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/inter_strm_25_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/inter_strm_26_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_19_U0/line_buf_U/ram_reg                   | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_19_U0/line_buf_1_U/ram_reg                 | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_20_U0/line_buf_U/ram_reg                   | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_20_U0/line_buf_1_U/ram_reg                 | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_18_U0/line_buf_U/ram_reg                   | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_18_U0/line_buf_1_U/ram_reg                 | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_17_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_18_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_19_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_20_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_8_U0/line_buf_U/ram_reg                    | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_8_U0/line_buf_1_U/ram_reg                  | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_7_U0/line_buf_U/ram_reg                    | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_7_U0/line_buf_1_U/ram_reg                  | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_6_U0/line_buf_U/ram_reg                    | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_6_U0/line_buf_1_U/ram_reg                  | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_5_U0/line_buf_U/ram_reg                    | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | stencil_stage_5_U0/line_buf_1_U/ram_reg                  | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_7_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg  | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_6_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg  | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_5_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg  | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                         | inter_strm_4_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg  | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/gmem0_m_axi_U       | load_unit_0/buff_rdata/U_fifo_mem/mem_reg                | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_21_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_21_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_17_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_17_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_16_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_16_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_15_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_15_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_14_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_14_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_4_U0  | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/stencil_stage_4_U0  | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/inter_strm_14_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/inter_strm_15_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/inter_strm_16_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/inter_strm_8_U      | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/inter_strm_9_U      | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/inter_strm_10_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/inter_strm_11_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/inter_strm_12_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/inter_strm_13_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_13_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_13_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_12_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_12_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_11_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_11_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_10_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_10_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_9_U0  | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/stencil_stage_9_U0  | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_4/inter_strm_30_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/inter_strm_29_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/inter_strm_28_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/inter_strm_27_U     | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/inter_strm_3_U      | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/inter_strm_2_U      | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/inter_strm_1_U      | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/inter_strm_U        | U_top_kernel_fifo_w24_d512_A_ram/mem_reg                 | 511 x 24(READ_FIRST)   | W |   | 511 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_U0    | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_U0    | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_29_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_29_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_28_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_28_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_27_U0 | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_27_U0 | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_3_U0  | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_3_U0  | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_2_U0  | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_2_U0  | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_1_U0  | line_buf_U/ram_reg                                       | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_5/stencil_stage_1_U0  | line_buf_1_U/ram_reg                                     | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+-------------------+-----------------------------------------+-----------+----------------------+---------------+
|Module Name        | RTL Object                              | Inference | Size (Depth x Width) | Primitives    | 
+-------------------+-----------------------------------------+-----------+----------------------+---------------+
|inst/i_5/A_out_c_U | U_top_kernel_fifo_w64_d33_A_ram/mem_reg | Implied   | 32 x 64              | RAM32M16 x 5  | 
+-------------------+-----------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_26_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_26_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_21_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_25_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_25_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_24_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_24_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_23_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_23_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_22_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_22_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_22_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_23_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_24_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_25_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_26_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_19_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_19_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_20_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_20_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_18_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_18_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_17_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_18_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_19_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_20_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_8_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_8_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_7_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_7_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_6_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_6_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_5_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_5_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_7_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_6_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_5_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_4_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_21_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_21_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_17_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_17_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_16_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_16_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_15_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_15_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_14_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_14_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_4_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_4_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_14_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_15_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_16_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_8_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_9_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_10_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_11_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_12_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_13_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_13_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_13_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_12_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_12_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_11_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_11_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_10_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_10_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_9_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_9_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_29_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_28_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_27_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_3_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_2_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_1_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inter_strm_U/U_top_kernel_fifo_w24_d512_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_29_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_29_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_28_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_28_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_27_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_27_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_3_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_3_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_2_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_2_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_1_U0/line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/stencil_stage_1_U0/line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:01 ; elapsed = 00:03:08 . Memory (MB): peak = 4044.949 ; gain = 1268.395 ; free physical = 53657 ; free virtual = 83811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:10 ; elapsed = 00:03:17 . Memory (MB): peak = 4102.762 ; gain = 1326.207 ; free physical = 49542 ; free virtual = 79985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:10 ; elapsed = 00:03:18 . Memory (MB): peak = 4102.762 ; gain = 1326.207 ; free physical = 49488 ; free virtual = 79939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:14 ; elapsed = 00:03:21 . Memory (MB): peak = 4102.762 ; gain = 1326.207 ; free physical = 48471 ; free virtual = 79766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:14 ; elapsed = 00:03:21 . Memory (MB): peak = 4102.762 ; gain = 1326.207 ; free physical = 48406 ; free virtual = 79717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:14 ; elapsed = 00:03:22 . Memory (MB): peak = 4102.762 ; gain = 1326.207 ; free physical = 48217 ; free virtual = 79589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:15 ; elapsed = 00:03:22 . Memory (MB): peak = 4102.762 ; gain = 1326.207 ; free physical = 48171 ; free virtual = 79575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_kernel  | stencil_stage_26_U0/empty_131_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_26_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_26_U0/empty_134_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_25_U0/empty_138_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_25_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_25_U0/empty_141_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_24_U0/empty_145_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_24_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_24_U0/empty_148_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_23_U0/empty_152_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_23_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_23_U0/empty_155_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_22_U0/empty_159_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_22_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_22_U0/empty_162_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_19_U0/empty_187_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_19_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_19_U0/empty_190_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_20_U0/empty_173_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_20_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_20_U0/empty_176_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_18_U0/empty_194_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_18_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_18_U0/empty_197_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_8_U0/empty_68_reg_915_pp0_iter2_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_8_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_8_U0/empty_71_reg_919_pp0_iter2_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_7_U0/empty_75_reg_915_pp0_iter2_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_7_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_7_U0/empty_78_reg_919_pp0_iter2_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_6_U0/empty_82_reg_915_pp0_iter2_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_6_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_6_U0/empty_85_reg_919_pp0_iter2_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_5_U0/empty_89_reg_915_pp0_iter2_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_5_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_5_U0/empty_92_reg_919_pp0_iter2_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_21_U0/empty_166_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_21_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_21_U0/empty_169_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_17_U0/empty_201_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_17_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_17_U0/empty_204_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_16_U0/empty_208_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_16_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_16_U0/empty_211_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_15_U0/empty_215_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_15_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_15_U0/empty_218_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_14_U0/empty_222_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_14_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_14_U0/empty_225_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_4_U0/empty_96_reg_915_pp0_iter2_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_4_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_4_U0/empty_99_reg_919_pp0_iter2_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_13_U0/empty_229_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_13_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_13_U0/empty_232_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_12_U0/empty_236_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_12_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_12_U0/empty_239_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_11_U0/empty_243_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_11_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_11_U0/empty_246_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_10_U0/empty_250_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_10_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_10_U0/empty_253_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_9_U0/empty_61_reg_915_pp0_iter2_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_9_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_9_U0/empty_64_reg_919_pp0_iter2_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | write_output_U0/icmp_ln594_reg_199_pp0_iter7_reg_reg[0]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | write_output_U0/ap_loop_exit_ready_pp0_iter7_reg_reg        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_U0/empty_267_reg_919_pp0_iter2_reg_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_U0/empty_264_reg_915_pp0_iter2_reg_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_29_U0/empty_110_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_29_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_29_U0/empty_113_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_28_U0/empty_117_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_28_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_28_U0/empty_120_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_27_U0/empty_124_reg_915_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_27_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_27_U0/empty_127_reg_919_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_3_U0/empty_103_reg_915_pp0_iter2_reg_reg[0]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_3_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_3_U0/empty_106_reg_919_pp0_iter2_reg_reg[0]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_2_U0/empty_180_reg_915_pp0_iter2_reg_reg[0]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_2_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_2_U0/empty_183_reg_919_pp0_iter2_reg_reg[0]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_1_U0/empty_257_reg_915_pp0_iter2_reg_reg[0]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_1_U0/icmp_ln577_reg_911_pp0_iter2_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | stencil_stage_1_U0/empty_260_reg_919_pp0_iter2_reg_reg[0]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[5]      | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[2]      | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[30]     | 36     | 36         | 0      | 36      | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[2]      | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]     | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[31] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_kernel_stencil_stage_10 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_10 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_10 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_10 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_11 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_11 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_11 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_11 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_12 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_12 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_12 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_12 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_13 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_13 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_13 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_13 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_14 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_14 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_14 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_14 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_15 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_15 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_15 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_15 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_16 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_16 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_16 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_16 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_17 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_17 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_17 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_17 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_18 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_18 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_18 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_18 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_19 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_19 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_19 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_19 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_1  | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_1  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_1  | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_1  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_20 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_20 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_20 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_20 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_21 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_21 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_21 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_21 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_22 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_22 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_22 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_22 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_23 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_23 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_23 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_23 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_24 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_24 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_24 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_24 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_25 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_25 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_25 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_25 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_26 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_26 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_26 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_26 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_27 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_27 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_27 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_27 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_28 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_28 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_28 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_28 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_29 | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_29 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_29 | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_29 | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_2  | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_2  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_2  | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_2  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_3  | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_3  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_3  | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_3  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_4  | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_4  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_4  | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_4  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_5  | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_5  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_5  | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_5  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_6  | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_6  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_6  | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_6  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_7  | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_7  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_7  | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_7  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_8  | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_8  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_8  | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_8  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_9  | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_9  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_9  | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage_9  | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage    | A*B'          | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage    | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage    | A*B'          | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel_stencil_stage    | PCIN>>17+A*B' | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+----------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  2070|
|2     |DSP_ALU         |   120|
|3     |DSP_A_B_DATA    |   120|
|4     |DSP_C_DATA      |   120|
|5     |DSP_MULTIPLIER  |   120|
|6     |DSP_M_DATA      |   120|
|7     |DSP_OUTPUT      |   120|
|8     |DSP_PREADD      |   120|
|9     |DSP_PREADD_DATA |   120|
|10    |LUT1            |   699|
|11    |LUT2            |  9360|
|12    |LUT3            |  2384|
|13    |LUT4            |  1654|
|14    |LUT5            |  1467|
|15    |LUT6            |  1892|
|16    |RAM32M16        |     5|
|17    |RAMB18E2        |    92|
|19    |SRL16E          |   287|
|20    |SRLC32E         |    28|
|21    |FDRE            | 11818|
|22    |FDSE            |    80|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:15 ; elapsed = 00:03:22 . Memory (MB): peak = 4102.762 ; gain = 1326.207 ; free physical = 48239 ; free virtual = 79670
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:59 ; elapsed = 00:03:08 . Memory (MB): peak = 4102.762 ; gain = 1215.223 ; free physical = 51556 ; free virtual = 83622
Synthesis Optimization Complete : Time (s): cpu = 00:03:15 ; elapsed = 00:03:23 . Memory (MB): peak = 4102.762 ; gain = 1326.207 ; free physical = 51554 ; free virtual = 83621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4102.762 ; gain = 0.000 ; free physical = 50635 ; free virtual = 82886
INFO: [Netlist 29-17] Analyzing 2195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4102.762 ; gain = 0.000 ; free physical = 48444 ; free virtual = 81106
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 125 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 120 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 5 instances

Synth Design complete | Checksum: 291dcb64
INFO: [Common 17-83] Releasing license: Synthesis
333 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:40 ; elapsed = 00:03:45 . Memory (MB): peak = 4102.762 ; gain = 2200.348 ; free physical = 48248 ; free virtual = 80919
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2910.793; main = 2762.851; forked = 218.665
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5643.324; main = 4085.000; forked = 1598.371
Write ShapeDB Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4109.008 ; gain = 0.000 ; free physical = 48129 ; free virtual = 80817
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 95e4aa52f6ae2246
INFO: [Coretcl 2-1174] Renamed 319 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4109.008 ; gain = 0.000 ; free physical = 46683 ; free virtual = 79466
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 23 00:49:57 2026...
