Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb 25 15:15:35 2024
| Host         : aguerra running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Tutorial1_timing_summary_routed.rpt -pb Tutorial1_timing_summary_routed.pb -rpx Tutorial1_timing_summary_routed.rpx -warn_on_violation
| Design       : Tutorial1
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 F2
                            (input port)
  Destination:            Fo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.855ns  (logic 5.096ns (46.948%)  route 5.759ns (53.052%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  F2 (IN)
                         net (fo=0)                   0.000     0.000    F2
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  F2_IBUF_inst/O
                         net (fo=1, routed)           1.153     2.611    F2_IBUF
    SLICE_X65Y45         LUT2 (Prop_lut2_I0_O)        0.124     2.735 r  Fo_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.606     7.341    Fo_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.514    10.855 r  Fo_OBUF_inst/O
                         net (fo=0)                   0.000    10.855    Fo
    U15                                                               r  Fo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1
                            (input port)
  Destination:            Go
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.751ns  (logic 5.094ns (47.382%)  route 5.657ns (52.618%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  G1 (IN)
                         net (fo=0)                   0.000     0.000    G1
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  G1_IBUF_inst/O
                         net (fo=1, routed)           1.059     2.523    G1_IBUF
    SLICE_X65Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.647 r  Go_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.598     7.245    Go_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.506    10.751 r  Go_OBUF_inst/O
                         net (fo=0)                   0.000    10.751    Go
    U14                                                               r  Go (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E2
                            (input port)
  Destination:            Eo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.475ns  (logic 5.087ns (48.565%)  route 5.388ns (51.435%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  E2 (IN)
                         net (fo=0)                   0.000     0.000    E2
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  E2_IBUF_inst/O
                         net (fo=1, routed)           3.720     5.175    E2_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.124     5.299 r  Eo_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     6.966    Eo_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.475 r  Eo_OBUF_inst/O
                         net (fo=0)                   0.000    10.475    Eo
    W18                                                               r  Eo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            Bo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.948ns  (logic 5.102ns (57.019%)  route 3.846ns (42.981%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  B2_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.661    B2_IBUF
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     2.785 r  Bo_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.634     5.419    Bo_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.948 r  Bo_OBUF_inst/O
                         net (fo=0)                   0.000     8.948    Bo
    E19                                                               r  Bo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2
                            (input port)
  Destination:            Do
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.387ns  (logic 5.083ns (60.601%)  route 3.305ns (39.399%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  D2 (IN)
                         net (fo=0)                   0.000     0.000    D2
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  D2_IBUF_inst/O
                         net (fo=1, routed)           1.257     2.707    D2_IBUF
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     2.831 r  Do_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.048     4.878    Do_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.387 r  Do_OBUF_inst/O
                         net (fo=0)                   0.000     8.387    Do
    V19                                                               r  Do (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            Co
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.204ns  (logic 5.076ns (61.867%)  route 3.129ns (38.133%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  C1_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.716    C1_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     2.840 r  Co_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.863     4.703    Co_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.204 r  Co_OBUF_inst/O
                         net (fo=0)                   0.000     8.204    Co
    U19                                                               r  Co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1
                            (input port)
  Destination:            Ao
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.029ns  (logic 5.082ns (63.294%)  route 2.947ns (36.706%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A1 (IN)
                         net (fo=0)                   0.000     0.000    A1
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A1_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.523    A1_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.124     2.647 r  Ao_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.877     4.524    Ao_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.029 r  Ao_OBUF_inst/O
                         net (fo=0)                   0.000     8.029    Ao
    U16                                                               r  Ao (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A2
                            (input port)
  Destination:            Ao
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.480ns (65.821%)  route 0.769ns (34.179%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A2 (IN)
                         net (fo=0)                   0.000     0.000    A2
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A2_IBUF_inst/O
                         net (fo=1, routed)           0.342     0.571    A2_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.616 r  Ao_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.427     1.043    Ao_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.249 r  Ao_OBUF_inst/O
                         net (fo=0)                   0.000     2.249    Ao
    U16                                                               r  Ao (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E1
                            (input port)
  Destination:            Eo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.482ns (64.564%)  route 0.813ns (35.436%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  E1 (IN)
                         net (fo=0)                   0.000     0.000    E1
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  E1_IBUF_inst/O
                         net (fo=1, routed)           0.495     0.722    E1_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.767 r  Eo_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     1.085    Eo_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.295 r  Eo_OBUF_inst/O
                         net (fo=0)                   0.000     2.295    Eo
    W18                                                               r  Eo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1
                            (input port)
  Destination:            Do
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.489ns (64.339%)  route 0.825ns (35.661%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  D1 (IN)
                         net (fo=0)                   0.000     0.000    D1
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  D1_IBUF_inst/O
                         net (fo=1, routed)           0.335     0.569    D1_IBUF
    SLICE_X0Y8           LUT2 (Prop_lut2_I0_O)        0.045     0.614 r  Do_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.491     1.104    Do_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.315 r  Do_OBUF_inst/O
                         net (fo=0)                   0.000     2.315    Do
    V19                                                               r  Do (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            Co
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.466ns (62.211%)  route 0.891ns (37.789%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  C1_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.708    C1_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.753 r  Co_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.401     1.154    Co_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.357 r  Co_OBUF_inst/O
                         net (fo=0)                   0.000     2.357    Co
    U19                                                               r  Co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            Bo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.507ns (58.790%)  route 1.057ns (41.210%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  B1_IBUF_inst/O
                         net (fo=1, routed)           0.335     0.567    B1_IBUF
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.045     0.612 r  Bo_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.722     1.333    Bo_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.564 r  Bo_OBUF_inst/O
                         net (fo=0)                   0.000     2.564    Bo
    E19                                                               r  Bo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F1
                            (input port)
  Destination:            Fo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.601ns  (logic 1.481ns (41.126%)  route 2.120ns (58.874%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  F1 (IN)
                         net (fo=0)                   0.000     0.000    F1
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  F1_IBUF_inst/O
                         net (fo=1, routed)           0.322     0.542    F1_IBUF
    SLICE_X65Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.587 r  Fo_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.798     2.385    Fo_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.601 r  Fo_OBUF_inst/O
                         net (fo=0)                   0.000     3.601    Fo
    U15                                                               r  Fo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G2
                            (input port)
  Destination:            Go
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.652ns  (logic 1.489ns (40.776%)  route 2.163ns (59.224%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  G2 (IN)
                         net (fo=0)                   0.000     0.000    G2
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  G2_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.612    G2_IBUF
    SLICE_X65Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.657 r  Go_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.788     2.444    Go_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.652 r  Go_OBUF_inst/O
                         net (fo=0)                   0.000     3.652    Go
    U14                                                               r  Go (OUT)
  -------------------------------------------------------------------    -------------------





