{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761525235569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 26 19:33:55 2025 " "Processing started: Sun Oct 26 19:33:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761525235572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525235572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525235572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761525236553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761525236553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250014 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/MIPS_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/RISCV_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/RISCV_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_types " "Found design unit 1: RISCV_types" {  } { { "../../proj/src/RISCV_types.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/RISCV_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RISCV_types-body " "Found design unit 2: RISCV_types-body" {  } { { "../../proj/src/RISCV_types.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/RISCV_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250028 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifter-structural " "Found design unit 1: barrelShifter-structural" {  } { { "../../proj/src/TopLevel/BarrelShifter.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250033 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifter " "Found entity 1: barrelShifter" {  } { { "../../proj/src/TopLevel/BarrelShifter.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-dataflow " "Found design unit 1: controlUnit-dataflow" {  } { { "../../proj/src/TopLevel/ControlUnit.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ControlUnit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250038 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../../proj/src/TopLevel/ControlUnit.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ControlUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchLogic-structure " "Found design unit 1: FetchLogic-structure" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250044 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchLogic " "Found entity 1: FetchLogic" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Full_Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Full_Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-structure " "Found design unit 1: Full_Adder-structure" {  } { { "../../proj/src/TopLevel/Full_Adder.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Full_Adder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "../../proj/src/TopLevel/Full_Adder.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Full_Adder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImmGen-behavioral " "Found design unit 1: ImmGen-behavioral" {  } { { "../../proj/src/TopLevel/ImmGen.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250054 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "../../proj/src/TopLevel/ImmGen.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/InstructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/InstructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-behavioral " "Found design unit 1: InstructionMemory-behavioral" {  } { { "../../proj/src/TopLevel/InstructionMemory.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/InstructionMemory.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250058 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../../proj/src/TopLevel/InstructionMemory.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/InstructionMemory.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_Full_Adder-structure " "Found design unit 1: N_Full_Adder-structure" {  } { { "../../proj/src/TopLevel/N_Full_Adder.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250063 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_Full_Adder " "Found entity 1: N_Full_Adder" {  } { { "../../proj/src/TopLevel/N_Full_Adder.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ProgramCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ProgramCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behavioral " "Found design unit 1: ProgramCounter-behavioral" {  } { { "../../proj/src/TopLevel/ProgramCounter.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ProgramCounter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250068 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "../../proj/src/TopLevel/ProgramCounter.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ProgramCounter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_Processor-structure " "Found design unit 1: RISCV_Processor-structure" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250073 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISCV_Processor " "Found entity 1: RISCV_Processor" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-behavior " "Found design unit 1: Reg-behavior" {  } { { "../../proj/src/TopLevel/Reg.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250077 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "../../proj/src/TopLevel/Reg.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_N-structure " "Found design unit 1: Reg_N-structure" {  } { { "../../proj/src/TopLevel/Reg_N.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg_N.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250081 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_N " "Found entity 1: Reg_N" {  } { { "../../proj/src/TopLevel/Reg_N.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-regFile " "Found design unit 1: RegisterFile-regFile" {  } { { "../../proj/src/TopLevel/RegisterFile.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250086 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../../proj/src/TopLevel/RegisterFile.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250092 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_comp-dataflow " "Found design unit 1: branch_comp-dataflow" {  } { { "../../proj/src/TopLevel/branch_comp.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250096 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_comp " "Found entity 1: branch_comp" {  } { { "../../proj/src/TopLevel/branch_comp.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/branch_comp.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/decoder_5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/decoder_5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5to32-behavior " "Found design unit 1: decoder_5to32-behavior" {  } { { "../../proj/src/TopLevel/decoder_5to32.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/decoder_5to32.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250102 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5to32 " "Found entity 1: decoder_5to32" {  } { { "../../proj/src/TopLevel/decoder_5to32.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/decoder_5to32.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250106 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250111 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250115 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structural " "Found design unit 1: mux2t1-structural" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250119 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250123 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1_N-structural " "Found design unit 1: mux32t1_N-structural" {  } { { "../../proj/src/TopLevel/mux32t1_N.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250127 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1_N " "Found entity 1: mux32t1_N" {  } { { "../../proj/src/TopLevel/mux32t1_N.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3t1_N-behavioral " "Found design unit 1: mux3t1_N-behavioral" {  } { { "../../proj/src/TopLevel/mux3t1_N.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250131 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3t1_N " "Found entity 1: mux3t1_N" {  } { { "../../proj/src/TopLevel/mux3t1_N.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux3t1_N.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4t1_N-structural " "Found design unit 1: mux4t1_N-structural" {  } { { "../../proj/src/TopLevel/mux4t1_N.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250137 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4t1_N " "Found entity 1: mux4t1_N" {  } { { "../../proj/src/TopLevel/mux4t1_N.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nAdd_Sub-structure " "Found design unit 1: nAdd_Sub-structure" {  } { { "../../proj/src/TopLevel/nAdd_Sub.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250142 ""} { "Info" "ISGN_ENTITY_NAME" "1 nAdd_Sub " "Found entity 1: nAdd_Sub" {  } { { "../../proj/src/TopLevel/nAdd_Sub.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250147 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250152 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761525250152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525250152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_Processor " "Elaborating entity \"RISCV_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761525250524 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_NextInstAddr RISCV_Processor.vhd(48) " "VHDL Signal Declaration warning at RISCV_Processor.vhd(48): used implicit default value for signal \"s_NextInstAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761525250525 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt RISCV_Processor.vhd(52) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(52): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761525250525 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl RISCV_Processor.vhd(55) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(55): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761525250525 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Branch RISCV_Processor.vhd(77) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(77): object \"s_Branch\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761525250525 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ALUzero RISCV_Processor.vhd(88) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(88): object \"s_ALUzero\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761525250525 "|RISCV_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "IMem" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525250588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchLogic FetchLogic:FL " "Elaborating entity \"FetchLogic\" for hierarchy \"FetchLogic:FL\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "FL" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525250607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter FetchLogic:FL\|ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"FetchLogic:FL\|ProgramCounter:PC\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "PC" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525250624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CU\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "CU" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525250635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "RF" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525250652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 RegisterFile:RF\|decoder_5to32:Decoder " "Elaborating entity \"decoder_5to32\" for hierarchy \"RegisterFile:RF\|decoder_5to32:Decoder\"" {  } { { "../../proj/src/TopLevel/RegisterFile.vhd" "Decoder" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525250710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_N RegisterFile:RF\|Reg_N:\\gen_registers:0:REG " "Elaborating entity \"Reg_N\" for hierarchy \"RegisterFile:RF\|Reg_N:\\gen_registers:0:REG\"" {  } { { "../../proj/src/TopLevel/RegisterFile.vhd" "\\gen_registers:0:REG" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525250721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg RegisterFile:RF\|Reg_N:\\gen_registers:0:REG\|dffg:\\G_Nbit_Reg:0:Reg_N " "Elaborating entity \"dffg\" for hierarchy \"RegisterFile:RF\|Reg_N:\\gen_registers:0:REG\|dffg:\\G_Nbit_Reg:0:Reg_N\"" {  } { { "../../proj/src/TopLevel/Reg_N.vhd" "\\G_Nbit_Reg:0:Reg_N" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/Reg_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525250733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1_N RegisterFile:RF\|mux32t1_N:mux_1 " "Elaborating entity \"mux32t1_N\" for hierarchy \"RegisterFile:RF\|mux32t1_N:mux_1\"" {  } { { "../../proj/src/TopLevel/RegisterFile.vhd" "mux_1" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RegisterFile.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525251010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_N RegisterFile:RF\|mux32t1_N:mux_1\|mux4t1_N:\\gen_stage1:0:MUX4_STAGE1 " "Elaborating entity \"mux4t1_N\" for hierarchy \"RegisterFile:RF\|mux32t1_N:mux_1\|mux4t1_N:\\gen_stage1:0:MUX4_STAGE1\"" {  } { { "../../proj/src/TopLevel/mux32t1_N.vhd" "\\gen_stage1:0:MUX4_STAGE1" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525251053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 RegisterFile:RF\|mux32t1_N:mux_1\|mux4t1_N:\\gen_stage1:0:MUX4_STAGE1\|mux2t1:\\G_LOW:0:MUXI_LOW " "Elaborating entity \"mux2t1\" for hierarchy \"RegisterFile:RF\|mux32t1_N:mux_1\|mux4t1_N:\\gen_stage1:0:MUX4_STAGE1\|mux2t1:\\G_LOW:0:MUXI_LOW\"" {  } { { "../../proj/src/TopLevel/mux4t1_N.vhd" "\\G_LOW:0:MUXI_LOW" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525251074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 RegisterFile:RF\|mux32t1_N:mux_1\|mux4t1_N:\\gen_stage1:0:MUX4_STAGE1\|mux2t1:\\G_LOW:0:MUXI_LOW\|andg2:g_and1 " "Elaborating entity \"andg2\" for hierarchy \"RegisterFile:RF\|mux32t1_N:mux_1\|mux4t1_N:\\gen_stage1:0:MUX4_STAGE1\|mux2t1:\\G_LOW:0:MUXI_LOW\|andg2:g_and1\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "g_and1" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525251086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg RegisterFile:RF\|mux32t1_N:mux_1\|mux4t1_N:\\gen_stage1:0:MUX4_STAGE1\|mux2t1:\\G_LOW:0:MUXI_LOW\|invg:g_not " "Elaborating entity \"invg\" for hierarchy \"RegisterFile:RF\|mux32t1_N:mux_1\|mux4t1_N:\\gen_stage1:0:MUX4_STAGE1\|mux2t1:\\G_LOW:0:MUXI_LOW\|invg:g_not\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "g_not" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525251096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 RegisterFile:RF\|mux32t1_N:mux_1\|mux4t1_N:\\gen_stage1:0:MUX4_STAGE1\|mux2t1:\\G_LOW:0:MUXI_LOW\|org2:g_or " "Elaborating entity \"org2\" for hierarchy \"RegisterFile:RF\|mux32t1_N:mux_1\|mux4t1_N:\\gen_stage1:0:MUX4_STAGE1\|mux2t1:\\G_LOW:0:MUXI_LOW\|org2:g_or\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "g_or" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525251108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N RegisterFile:RF\|mux32t1_N:mux_1\|mux2t1_N:MUX_FINAL " "Elaborating entity \"mux2t1_N\" for hierarchy \"RegisterFile:RF\|mux32t1_N:mux_1\|mux2t1_N:MUX_FINAL\"" {  } { { "../../proj/src/TopLevel/mux32t1_N.vhd" "MUX_FINAL" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mux32t1_N.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525252862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:IG " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:IG\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "IG" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525254715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_comp branch_comp:bc " "Elaborating entity \"branch_comp\" for hierarchy \"branch_comp:bc\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "bc" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525254728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:AMUX " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:AMUX\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "AMUX" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525254741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arith_Logic_Unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arith_Logic_Unit\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "Arith_Logic_Unit" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525254847 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_result ALU.vhd(225) " "VHDL Process Statement warning at ALU.vhd(225): signal \"zero_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1761525254854 "|RISCV_Processor|ALU:Arith_Logic_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 ALU:Arith_Logic_Unit\|xorg2:\\xor_gen:0:xor_inst " "Elaborating entity \"xorg2\" for hierarchy \"ALU:Arith_Logic_Unit\|xorg2:\\xor_gen:0:xor_inst\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "\\xor_gen:0:xor_inst" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525254888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nAdd_Sub ALU:Arith_Logic_Unit\|nAdd_Sub:add_inst " "Elaborating entity \"nAdd_Sub\" for hierarchy \"ALU:Arith_Logic_Unit\|nAdd_Sub:add_inst\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "add_inst" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525254905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_Full_Adder ALU:Arith_Logic_Unit\|nAdd_Sub:add_inst\|N_Full_Adder:adder_inst " "Elaborating entity \"N_Full_Adder\" for hierarchy \"ALU:Arith_Logic_Unit\|nAdd_Sub:add_inst\|N_Full_Adder:adder_inst\"" {  } { { "../../proj/src/TopLevel/nAdd_Sub.vhd" "adder_inst" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/nAdd_Sub.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525254984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder ALU:Arith_Logic_Unit\|nAdd_Sub:add_inst\|N_Full_Adder:adder_inst\|Full_Adder:\\gen_adders:0:ADDI " "Elaborating entity \"Full_Adder\" for hierarchy \"ALU:Arith_Logic_Unit\|nAdd_Sub:add_inst\|N_Full_Adder:adder_inst\|Full_Adder:\\gen_adders:0:ADDI\"" {  } { { "../../proj/src/TopLevel/N_Full_Adder.vhd" "\\gen_adders:0:ADDI" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/N_Full_Adder.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525254998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifter ALU:Arith_Logic_Unit\|barrelShifter:sll_inst " "Elaborating entity \"barrelShifter\" for hierarchy \"ALU:Arith_Logic_Unit\|barrelShifter:sll_inst\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "sll_inst" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525255200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3t1_N mux3t1_N:WRDATAMUX " "Elaborating entity \"mux3t1_N\" for hierarchy \"mux3t1_N:WRDATAMUX\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "WRDATAMUX" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761525256330 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[31\] ImmGen:IG\|i_ImmType\[31\] " "Net \"s_Inst\[31\]\", which fans out to \"ImmGen:IG\|i_ImmType\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[31\] " "Net is fed by \"mem:IMem\|q\[31\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[31\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259106 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[31\] " "Net is fed by \"FetchLogic:FL\|instr\[31\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[31\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259106 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[31\] " "Net is fed by \"iInstExt\[31\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[31\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259106 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[31\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[31\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259106 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[30\] ImmGen:IG\|i_ImmType\[30\] " "Net \"s_Inst\[30\]\", which fans out to \"ImmGen:IG\|i_ImmType\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[30\] " "Net is fed by \"mem:IMem\|q\[30\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[30\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259107 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[30\] " "Net is fed by \"FetchLogic:FL\|instr\[30\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[30\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259107 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[30\] " "Net is fed by \"iInstExt\[30\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[30\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259107 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[30\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[30\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259107 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[29\] ImmGen:IG\|i_ImmType\[29\] " "Net \"s_Inst\[29\]\", which fans out to \"ImmGen:IG\|i_ImmType\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[29\] " "Net is fed by \"mem:IMem\|q\[29\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[29\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259107 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[29\] " "Net is fed by \"FetchLogic:FL\|instr\[29\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[29\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259107 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[29\] " "Net is fed by \"iInstExt\[29\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[29\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259107 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[29\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[29\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259107 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[28\] ImmGen:IG\|i_ImmType\[28\] " "Net \"s_Inst\[28\]\", which fans out to \"ImmGen:IG\|i_ImmType\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[28\] " "Net is fed by \"mem:IMem\|q\[28\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[28\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259107 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[28\] " "Net is fed by \"FetchLogic:FL\|instr\[28\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[28\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259107 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[28\] " "Net is fed by \"iInstExt\[28\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[28\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259107 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[28\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[28\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259107 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[27\] ImmGen:IG\|i_ImmType\[27\] " "Net \"s_Inst\[27\]\", which fans out to \"ImmGen:IG\|i_ImmType\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[27\] " "Net is fed by \"mem:IMem\|q\[27\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[27\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259107 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[27\] " "Net is fed by \"FetchLogic:FL\|instr\[27\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[27\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259107 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[27\] " "Net is fed by \"iInstExt\[27\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[27\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259107 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[27\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[27\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259107 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[26\] ImmGen:IG\|i_ImmType\[26\] " "Net \"s_Inst\[26\]\", which fans out to \"ImmGen:IG\|i_ImmType\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[26\] " "Net is fed by \"mem:IMem\|q\[26\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[26\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[26\] " "Net is fed by \"FetchLogic:FL\|instr\[26\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[26\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[26\] " "Net is fed by \"iInstExt\[26\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[26\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[26\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[26\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[25\] ImmGen:IG\|i_ImmType\[25\] " "Net \"s_Inst\[25\]\", which fans out to \"ImmGen:IG\|i_ImmType\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[25\] " "Net is fed by \"mem:IMem\|q\[25\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[25\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[25\] " "Net is fed by \"FetchLogic:FL\|instr\[25\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[25\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[25\] " "Net is fed by \"iInstExt\[25\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[25\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[25\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[25\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[24\] ImmGen:IG\|i_ImmType\[24\] " "Net \"s_Inst\[24\]\", which fans out to \"ImmGen:IG\|i_ImmType\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[24\] " "Net is fed by \"mem:IMem\|q\[24\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[24\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[24\] " "Net is fed by \"FetchLogic:FL\|instr\[24\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[24\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[24\] " "Net is fed by \"iInstExt\[24\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[24\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[24\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[24\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[23\] ImmGen:IG\|i_ImmType\[23\] " "Net \"s_Inst\[23\]\", which fans out to \"ImmGen:IG\|i_ImmType\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[23\] " "Net is fed by \"mem:IMem\|q\[23\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[23\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[23\] " "Net is fed by \"FetchLogic:FL\|instr\[23\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[23\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[23\] " "Net is fed by \"iInstExt\[23\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[23\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[23\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[23\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[22\] ImmGen:IG\|i_ImmType\[22\] " "Net \"s_Inst\[22\]\", which fans out to \"ImmGen:IG\|i_ImmType\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[22\] " "Net is fed by \"mem:IMem\|q\[22\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[22\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[22\] " "Net is fed by \"FetchLogic:FL\|instr\[22\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[22\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[22\] " "Net is fed by \"iInstExt\[22\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[22\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[22\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[22\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[21\] ImmGen:IG\|i_ImmType\[21\] " "Net \"s_Inst\[21\]\", which fans out to \"ImmGen:IG\|i_ImmType\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[21\] " "Net is fed by \"mem:IMem\|q\[21\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[21\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[21\] " "Net is fed by \"FetchLogic:FL\|instr\[21\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[21\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[21\] " "Net is fed by \"iInstExt\[21\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[21\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[21\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[21\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[20\] ImmGen:IG\|i_ImmType\[20\] " "Net \"s_Inst\[20\]\", which fans out to \"ImmGen:IG\|i_ImmType\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[20\] " "Net is fed by \"mem:IMem\|q\[20\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[20\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[20\] " "Net is fed by \"FetchLogic:FL\|instr\[20\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[20\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[20\] " "Net is fed by \"iInstExt\[20\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[20\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[20\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[20\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[19\] ImmGen:IG\|i_ImmType\[19\] " "Net \"s_Inst\[19\]\", which fans out to \"ImmGen:IG\|i_ImmType\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[19\] " "Net is fed by \"mem:IMem\|q\[19\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[19\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[19\] " "Net is fed by \"FetchLogic:FL\|instr\[19\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[19\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[19\] " "Net is fed by \"iInstExt\[19\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[19\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[19\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[19\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[18\] ImmGen:IG\|i_ImmType\[18\] " "Net \"s_Inst\[18\]\", which fans out to \"ImmGen:IG\|i_ImmType\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[18\] " "Net is fed by \"mem:IMem\|q\[18\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[18\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[18\] " "Net is fed by \"FetchLogic:FL\|instr\[18\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[18\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[18\] " "Net is fed by \"iInstExt\[18\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[18\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[18\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[18\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[17\] ImmGen:IG\|i_ImmType\[17\] " "Net \"s_Inst\[17\]\", which fans out to \"ImmGen:IG\|i_ImmType\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[17\] " "Net is fed by \"mem:IMem\|q\[17\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[17\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[17\] " "Net is fed by \"FetchLogic:FL\|instr\[17\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[17\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[17\] " "Net is fed by \"iInstExt\[17\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[17\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[17\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[17\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[16\] ImmGen:IG\|i_ImmType\[16\] " "Net \"s_Inst\[16\]\", which fans out to \"ImmGen:IG\|i_ImmType\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[16\] " "Net is fed by \"mem:IMem\|q\[16\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[16\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[16\] " "Net is fed by \"FetchLogic:FL\|instr\[16\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[16\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[16\] " "Net is fed by \"iInstExt\[16\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[16\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[16\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[16\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[15\] ImmGen:IG\|i_ImmType\[15\] " "Net \"s_Inst\[15\]\", which fans out to \"ImmGen:IG\|i_ImmType\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[15\] " "Net is fed by \"mem:IMem\|q\[15\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[15\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[15\] " "Net is fed by \"FetchLogic:FL\|instr\[15\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[15\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[15\] " "Net is fed by \"iInstExt\[15\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[15\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[15\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[15\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[14\] ImmGen:IG\|i_ImmType\[14\] " "Net \"s_Inst\[14\]\", which fans out to \"ImmGen:IG\|i_ImmType\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[14\] " "Net is fed by \"mem:IMem\|q\[14\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[14\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[14\] " "Net is fed by \"FetchLogic:FL\|instr\[14\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[14\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[14\] " "Net is fed by \"iInstExt\[14\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[14\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[14\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[14\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[13\] ImmGen:IG\|i_ImmType\[13\] " "Net \"s_Inst\[13\]\", which fans out to \"ImmGen:IG\|i_ImmType\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[13\] " "Net is fed by \"mem:IMem\|q\[13\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[13\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[13\] " "Net is fed by \"FetchLogic:FL\|instr\[13\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[13\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[13\] " "Net is fed by \"iInstExt\[13\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[13\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[13\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[13\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[12\] ImmGen:IG\|i_ImmType\[12\] " "Net \"s_Inst\[12\]\", which fans out to \"ImmGen:IG\|i_ImmType\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[12\] " "Net is fed by \"mem:IMem\|q\[12\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[12\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[12\] " "Net is fed by \"FetchLogic:FL\|instr\[12\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[12\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[12\] " "Net is fed by \"iInstExt\[12\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[12\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[12\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[12\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[11\] ImmGen:IG\|i_ImmType\[11\] " "Net \"s_Inst\[11\]\", which fans out to \"ImmGen:IG\|i_ImmType\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[11\] " "Net is fed by \"mem:IMem\|q\[11\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[11\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[11\] " "Net is fed by \"FetchLogic:FL\|instr\[11\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[11\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[11\] " "Net is fed by \"iInstExt\[11\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[11\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[11\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[11\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[10\] ImmGen:IG\|i_ImmType\[10\] " "Net \"s_Inst\[10\]\", which fans out to \"ImmGen:IG\|i_ImmType\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[10\] " "Net is fed by \"mem:IMem\|q\[10\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[10\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[10\] " "Net is fed by \"FetchLogic:FL\|instr\[10\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[10\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[10\] " "Net is fed by \"iInstExt\[10\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[10\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[10\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[10\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[9\] ImmGen:IG\|i_ImmType\[9\] " "Net \"s_Inst\[9\]\", which fans out to \"ImmGen:IG\|i_ImmType\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[9\] " "Net is fed by \"mem:IMem\|q\[9\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[9\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[9\] " "Net is fed by \"FetchLogic:FL\|instr\[9\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[9\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[9\] " "Net is fed by \"iInstExt\[9\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[9\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[9\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[9\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[8\] ImmGen:IG\|i_ImmType\[8\] " "Net \"s_Inst\[8\]\", which fans out to \"ImmGen:IG\|i_ImmType\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[8\] " "Net is fed by \"mem:IMem\|q\[8\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[8\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[8\] " "Net is fed by \"FetchLogic:FL\|instr\[8\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[8\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[8\] " "Net is fed by \"iInstExt\[8\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[8\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[8\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[8\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[7\] ImmGen:IG\|i_ImmType\[7\] " "Net \"s_Inst\[7\]\", which fans out to \"ImmGen:IG\|i_ImmType\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[7\] " "Net is fed by \"mem:IMem\|q\[7\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[7\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[7\] " "Net is fed by \"FetchLogic:FL\|instr\[7\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[7\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[7\] " "Net is fed by \"iInstExt\[7\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[7\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[7\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[7\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[6\] ImmGen:IG\|i_ImmType\[6\] " "Net \"s_Inst\[6\]\", which fans out to \"ImmGen:IG\|i_ImmType\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[6\] " "Net is fed by \"mem:IMem\|q\[6\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[6\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[6\] " "Net is fed by \"FetchLogic:FL\|instr\[6\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[6\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[6\] " "Net is fed by \"iInstExt\[6\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[6\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[6\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[6\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[5\] ImmGen:IG\|i_ImmType\[5\] " "Net \"s_Inst\[5\]\", which fans out to \"ImmGen:IG\|i_ImmType\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[5\] " "Net is fed by \"mem:IMem\|q\[5\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[5\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[5\] " "Net is fed by \"FetchLogic:FL\|instr\[5\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[5\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[5\] " "Net is fed by \"iInstExt\[5\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[5\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[5\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[5\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[4\] ImmGen:IG\|i_ImmType\[4\] " "Net \"s_Inst\[4\]\", which fans out to \"ImmGen:IG\|i_ImmType\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[4\] " "Net is fed by \"mem:IMem\|q\[4\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[4\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[4\] " "Net is fed by \"FetchLogic:FL\|instr\[4\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[4\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[4\] " "Net is fed by \"iInstExt\[4\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[4\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[4\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[4\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[3\] ImmGen:IG\|i_ImmType\[3\] " "Net \"s_Inst\[3\]\", which fans out to \"ImmGen:IG\|i_ImmType\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[3\] " "Net is fed by \"mem:IMem\|q\[3\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[3\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[3\] " "Net is fed by \"FetchLogic:FL\|instr\[3\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[3\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[3\] " "Net is fed by \"iInstExt\[3\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[3\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[3\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[3\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[2\] ImmGen:IG\|i_ImmType\[2\] " "Net \"s_Inst\[2\]\", which fans out to \"ImmGen:IG\|i_ImmType\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[2\] " "Net is fed by \"mem:IMem\|q\[2\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[2\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[2\] " "Net is fed by \"FetchLogic:FL\|instr\[2\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[2\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[2\] " "Net is fed by \"iInstExt\[2\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[2\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[2\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[2\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[1\] ImmGen:IG\|i_ImmType\[1\] " "Net \"s_Inst\[1\]\", which fans out to \"ImmGen:IG\|i_ImmType\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[1\] " "Net is fed by \"mem:IMem\|q\[1\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[1\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[1\] " "Net is fed by \"FetchLogic:FL\|instr\[1\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[1\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[1\] " "Net is fed by \"iInstExt\[1\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[1\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[1\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[1\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_Inst\[0\] ImmGen:IG\|i_ImmType\[0\] " "Net \"s_Inst\[0\]\", which fans out to \"ImmGen:IG\|i_ImmType\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem:IMem\|q\[0\] " "Net is fed by \"mem:IMem\|q\[0\]\"" {  } { { "../../proj/src/TopLevel/mem.vhd" "q\[0\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/mem.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "FetchLogic:FL\|instr\[0\] " "Net is fed by \"FetchLogic:FL\|instr\[0\]\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "instr\[0\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/FetchLogic.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "iInstExt\[0\] " "Net is fed by \"iInstExt\[0\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "iInstExt\[0\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 27 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761525259108 ""}  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "s_Inst\[0\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd" 49 -1 0 } } { "../../proj/src/TopLevel/ImmGen.vhd" "i_ImmType\[0\]" { Text "/home/ltolsen/cpre3810/RISC-V-Single-cycle-Processor/cpre3810-toolflow/proj/src/TopLevel/ImmGen.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761525259108 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 128 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 128 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761525260283 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 26 19:34:20 2025 " "Processing ended: Sun Oct 26 19:34:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761525260283 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761525260283 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761525260283 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761525260283 ""}
