var pairs =
{
"true":{"dual-port":1}
,"dual-port":{"ram":1}
,"pseudo":{"dual-port":1,"true":1}
,"inferring":{"memory":1,"dual-port":1,"ram":1}
,"ram":{"pseudo":1,"figure":1,"verilog":1,"din":1,"dina":1,"vhdl":1}
,"two":{"address":1}
,"address":{"buses":1,"add":1,"bus":1}
,"design":{"simultaneously":1}
,"simultaneously":{"read":1}
,"read":{"write":1,"memory":1,"address":1}
,"write":{"address":1,"memory":1}
,"add":{"syn_ramstyle":1}
,"syn_ramstyle":{"attribute":1,"no_rw_check":1,"string":1,"mem":1}
,"attribute":{"no_rw_check":1,"syn_ramstyle":1}
,"no_rw_check":{"value":1}
,"value":{"minimize":1}
,"minimize":{"overhead":1}
,"overhead":{"logic":1}
,"writing":{"verilog":1}
,"verilog":{"non-blocking":1,"blocking":1,"figure":1,"examples":1}
,"non-blocking":{"assignments":1}
,"assignments":{"described":1}
,"described":{"verilog":1}
,"blocking":{"assignments":1}
,"following":{"examples":1}
,"examples":{"based":1}
,"based":{"simple":1}
,"simple":{"ram":1}
,"figure":{"verilog":1,"vhdl":1}
,"module":{"ram":1}
,"din":{"write_en":1,"using":1,"std_logic_vector":1}
,"write_en":{"waddr":1,"wclk":1,"std_logic":1}
,"waddr":{"wclk":1,"raddr":1,"din":1,"std_logic_vector":1}
,"wclk":{"raddr":1,"rclk":1,"write":1,"std_logic":1}
,"raddr":{"rclk":1,"using":1,"std_logic_vector":1}
,"rclk":{"dout":1,"read":1,"std_logic":1}
,"parameter":{"addr_width":1,"data_width":1}
,"input":{"addr_width-1:0":1,"data_width-1:0":1,"write_en":1,"write_ena":1}
,"addr_width-1:0":{"waddr":1,"addra":1}
,"data_width-1:0":{"din":1,"dout":1,"mem":1,"dina":1,"douta":1}
,"output":{"data_width-1:0":1}
,"reg":{"data_width-1:0":1}
,"mem":{"addr_width":1,"waddr":1,"raddr":1,"addra":1,"addrb":1,"mem_type":1,"signal":1,"conv_integer":1}
,"addr_width":{"-1:0":1,"natural":1,"downto":1}
,"synthesis":{"syn_ramstyle":1}
,"always":{"posedge":1}
,"posedge":{"wclk":1,"rclk":1,"clka":1,"clkb":1}
,"using":{"write":1,"read":1,"port":1,"address":1}
,"dout":{"mem":1,"std_logic_vector":1}
,"dina":{"write_ena":1,"dinb":1,"using":1,"std_logic_vector":1}
,"write_ena":{"addra":1,"clka":1,"std_logic":1}
,"addra":{"clka":1,"addrb":1,"dina":1,"std_logic_vector":1}
,"clka":{"douta":1,"write_enb":1,"using":1,"std_logic":1}
,"dinb":{"write_enb":1,"using":1,"std_logic_vector":1}
,"write_enb":{"addrb":1,"clkb":1,"std_logic":1}
,"addrb":{"clkb":1,"dinb":1,"std_logic_vector":1}
,"clkb":{"doutb":1,"using":1,"std_logic":1}
,"douta":{"doutb":1,"mem":1,"std_logic_vector":1}
,"doutb":{"mem":1,"std_logic_vector":1}
,"vhdl":{"examples":1}
,"library":{"ieee":1}
,"entity":{"ram":1}
,"data_width":{"natural":1,"downto":1}
,"std_logic_vector":{"addr_width":1,"data_width":1}
,"end":{"ram":1,"process":1,"rtl":1}
,"architecture":{"rtl":1}
,"rtl":{"ram":1}
,"type":{"mem_type":1}
,"mem_type":{"array":1}
,"array":{"addr_width":1}
,"signal":{"mem":1,"no_rw_check":1}
,"process":{"wclk":1,"rclk":1,"clka":1,"clkb":1}
,"wclk\u0027event":{"wclk":1}
,"conv_integer":{"waddr":1,"raddr":1,"addra":1,"addrb":1}
,"rclk\u0027event":{"rclk":1}
,"clka\u0027event":{"clka":1}
,"clkb\u0027event":{"clkb":1}
}
;Search.control.loadWordPairs(pairs);
