<pre>name: sva_extnets
description: Tests imported from yosys
files: <a href="../../../../tests/sva/extnets.sv" target="file-frame">tests/sva/extnets.sv</a>
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../../tests/sva/extnets.sv" target="file-frame">tests/sva/extnets.sv</a>' to AST representation.
Generating RTLIL representation for module `\top'.
Warning: Identifier `\A.i' is implicitly declared at <a href="../../../../tests/sva/extnets.sv" target="file-frame">tests/sva/extnets.sv</a>:4.
Warning: Identifier `\B.o' is implicitly declared at <a href="../../../../tests/sva/extnets.sv" target="file-frame">tests/sva/extnets.sv</a>:5.
Generating RTLIL representation for module `\A'.
Warning: Identifier `\B.x' is implicitly declared at <a href="../../../../tests/sva/extnets.sv" target="file-frame">tests/sva/extnets.sv</a>:14.
Warning: Identifier `\B.y' is implicitly declared at <a href="../../../../tests/sva/extnets.sv" target="file-frame">tests/sva/extnets.sv</a>:16.
Generating RTLIL representation for module `\B'.
Warning: Identifier `\A.y' is implicitly declared at <a href="../../../../tests/sva/extnets.sv" target="file-frame">tests/sva/extnets.sv</a>:21.
Successfully finished Verilog frontend.
</pre>