#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov  6 20:46:23 2025
# Process ID: 3440841
# Current directory: /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.runs/synth_1
# Command line: vivado -log fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl
# Log file: /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.runs/synth_1/fpga.vds
# Journal file: /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fpga.tcl -notrace
Command: synth_design -top fpga -part xcku035-fbva676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3441078 
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_addr with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_addr.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_addr with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_addr.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_addr with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_addr.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_rd.v:109]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_rd.v:110]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_rd.v:111]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_rd.v:112]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_wr with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_wr.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_wr with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_wr.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_wr with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_wr.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_wr with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_wr.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_interconnect with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_interconnect.v:116]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_interconnect with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_interconnect.v:117]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_interconnect with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_interconnect.v:144]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_ram with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_ram.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_ram with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_ram.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_ram with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_ram.v:72]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_reg_if_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_reg_if_rd.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_reg_if_wr with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_reg_if_wr.v:75]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_arb_mux with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_arb_mux with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:145]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:147]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_demux with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_demux.v:97]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_demux with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_demux.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_pipeline_fifo with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_pipeline_fifo.v:88]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_xgmii_tx_32 with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_xgmii_tx_32.v:90]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_xgmii_tx_32 with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_xgmii_tx_32.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_xgmii_tx_64 with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_xgmii_tx_64.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_xgmii_tx_64 with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_xgmii_tx_64.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_op_mux with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/cpl_op_mux.v:76]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/cpl_queue_manager.v:115]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/cpl_queue_manager.v:117]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/cpl_queue_manager.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/cpl_queue_manager.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/cpl_queue_manager.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_write with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/cpl_write.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_write with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/cpl_write.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_write with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/cpl_write.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/desc_fetch.v:160]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/desc_fetch.v:161]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/desc_fetch.v:163]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/desc_fetch.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_op_mux with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/desc_op_mux.v:108]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:127]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:129]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:138]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:142]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:143]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:127]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:129]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:136]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:138]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_source.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_desc_mux with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_desc_mux.v:110]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_desc_mux with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_desc_mux.v:112]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_desc_mux with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_desc_mux.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:179]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:180]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:181]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:183]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:184]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:186]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:187]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:189]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:190]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:191]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:192]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:193]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:195]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:196]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:198]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:200]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:201]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:203]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:204]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:206]
INFO: [Common 17-14] Message 'Synth 8-2507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:01 . Memory (MB): peak = 1443.422 ; gain = 87.527 ; free physical = 18486 ; free virtual = 33995
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_k35.v:15]
	Parameter FPGA_ID bound to: 58863763 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 484704259 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1762433129 - type: integer 
	Parameter GIT_HASH bound to: 0 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter TDMA_BER_ENABLE bound to: 0 - type: integer 
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_MASK bound to: 0 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 1 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 5 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 12 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 3 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 1 - type: integer 
	Parameter LFC_ENABLE bound to: 1 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter ENABLE_DIC bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 65536 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 32768 - type: integer 
	Parameter RX_RAM_SIZE bound to: 32768 - type: integer 
	Parameter APP_ID bound to: 0 - type: integer 
	Parameter APP_ENABLE bound to: 0 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIS_ETH_TX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_ETH_TX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_ETH_TX_TS_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_ETH_RX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_ETH_RX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_DMA_ENABLE bound to: 1 - type: integer 
	Parameter STAT_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 10 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter IF_PTP_PERIOD_NS bound to: 6'b000110 
	Parameter IF_PTP_PERIOD_FNS bound to: 16'b0110011001100110 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter RQ_STRADDLE bound to: 1'b0 
	Parameter CQ_STRADDLE bound to: 1'b0 
	Parameter CC_STRADDLE bound to: 1'b0 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 4 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter XGMII_DATA_WIDTH bound to: 64 - type: integer 
	Parameter XGMII_CTRL_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_ETH_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ETH_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_ETH_SYNC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ETH_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_ETH_RX_USER_WIDTH bound to: 97 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_k35.v:657]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_k35.v:659]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/home/chenxun/SoftWare/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [/home/chenxun/SoftWare/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
INFO: [Synth 8-6157] synthesizing module 'MMCME3_BASE' [/home/chenxun/SoftWare/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27035]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME3_BASE' (2#1) [/home/chenxun/SoftWare/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27035]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/chenxun/SoftWare/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home/chenxun/SoftWare/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/sync_reset.v:35]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/sync_reset.v:47]
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (4#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/sync_reset.v:35]
INFO: [Synth 8-6157] synthesizing module 'sync_signal' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/sync_signal.v:35]
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal' (5#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/sync_signal.v:35]
INFO: [Synth 8-6157] synthesizing module 'sync_signal__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/sync_signal.v:35]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal__parameterized0' (5#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/sync_signal.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_k35.v:508]
INFO: [Synth 8-6157] synthesizing module 'ICAPE3' [/home/chenxun/SoftWare/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22224]
	Parameter DEVICE_ID bound to: 56787091 - type: integer 
	Parameter ICAP_AUTO_SWITCH bound to: DISABLE - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAPE3' (6#1) [/home/chenxun/SoftWare/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22224]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [/home/chenxun/SoftWare/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20580]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (7#1) [/home/chenxun/SoftWare/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20580]
INFO: [Synth 8-6157] synthesizing module 'pcie3_ultrascale_0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.runs/synth_1/.Xil/Vivado-3440841-chenxun-Z790-UD-AC/realtime/pcie3_ultrascale_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_ultrascale_0' (8#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.runs/synth_1/.Xil/Vivado-3440841-chenxun-Z790-UD-AC/realtime/pcie3_ultrascale_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_rq_tready' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_k35.v:685]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_cc_tready' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_k35.v:706]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_interrupt_msix_enable' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_k35.v:797]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_interrupt_msix_mask' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_k35.v:798]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3__parameterized0' [/home/chenxun/SoftWare/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20580]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3__parameterized0' (8#1) [/home/chenxun/SoftWare/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20580]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/home/chenxun/SoftWare/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (9#1) [/home/chenxun/SoftWare/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6157] synthesizing module 'eth_xcvr_phy_10g_gty_quad_wrapper' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:15]
	Parameter COUNT bound to: 2 - type: integer 
	Parameter GT_GTH bound to: 1 - type: integer 
	Parameter GT_USP bound to: 0 - type: integer 
	Parameter QPLL0_PD bound to: 1'b0 
	Parameter QPLL1_PD bound to: 1'b1 
	Parameter QPLL0_EXT_CTRL bound to: 0 - type: integer 
	Parameter QPLL1_EXT_CTRL bound to: 0 - type: integer 
	Parameter GT_1_TX_PD bound to: 1'b0 
	Parameter GT_1_TX_QPLL_SEL bound to: 1'b0 
	Parameter GT_1_TX_POLARITY bound to: 1'b1 
	Parameter GT_1_TX_ELECIDLE bound to: 1'b0 
	Parameter GT_1_TX_INHIBIT bound to: 1'b0 
	Parameter GT_1_TX_DIFFCTRL bound to: 5'b10000 
	Parameter GT_1_TX_MAINCURSOR bound to: 7'b1000000 
	Parameter GT_1_TX_POSTCURSOR bound to: 5'b00000 
	Parameter GT_1_TX_PRECURSOR bound to: 5'b00000 
	Parameter GT_1_RX_PD bound to: 1'b0 
	Parameter GT_1_RX_QPLL_SEL bound to: 1'b0 
	Parameter GT_1_RX_LPM_EN bound to: 1'b0 
	Parameter GT_1_RX_POLARITY bound to: 1'b0 
	Parameter GT_2_TX_PD bound to: 1'b0 
	Parameter GT_2_TX_QPLL_SEL bound to: 1'b0 
	Parameter GT_2_TX_POLARITY bound to: 1'b1 
	Parameter GT_2_TX_ELECIDLE bound to: 1'b0 
	Parameter GT_2_TX_INHIBIT bound to: 1'b0 
	Parameter GT_2_TX_DIFFCTRL bound to: 5'b10000 
	Parameter GT_2_TX_MAINCURSOR bound to: 7'b1000000 
	Parameter GT_2_TX_POSTCURSOR bound to: 5'b00000 
	Parameter GT_2_TX_PRECURSOR bound to: 5'b00000 
	Parameter GT_2_RX_PD bound to: 1'b0 
	Parameter GT_2_RX_QPLL_SEL bound to: 1'b0 
	Parameter GT_2_RX_LPM_EN bound to: 1'b0 
	Parameter GT_2_RX_POLARITY bound to: 1'b0 
	Parameter GT_3_TX_PD bound to: 1'b0 
	Parameter GT_3_TX_QPLL_SEL bound to: 1'b0 
	Parameter GT_3_TX_POLARITY bound to: 1'b0 
	Parameter GT_3_TX_ELECIDLE bound to: 1'b0 
	Parameter GT_3_TX_INHIBIT bound to: 1'b0 
	Parameter GT_3_TX_DIFFCTRL bound to: 5'b10000 
	Parameter GT_3_TX_MAINCURSOR bound to: 7'b1000000 
	Parameter GT_3_TX_POSTCURSOR bound to: 5'b00000 
	Parameter GT_3_TX_PRECURSOR bound to: 5'b00000 
	Parameter GT_3_RX_PD bound to: 1'b0 
	Parameter GT_3_RX_QPLL_SEL bound to: 1'b0 
	Parameter GT_3_RX_LPM_EN bound to: 1'b0 
	Parameter GT_3_RX_POLARITY bound to: 1'b0 
	Parameter GT_4_TX_PD bound to: 1'b0 
	Parameter GT_4_TX_QPLL_SEL bound to: 1'b0 
	Parameter GT_4_TX_POLARITY bound to: 1'b0 
	Parameter GT_4_TX_ELECIDLE bound to: 1'b0 
	Parameter GT_4_TX_INHIBIT bound to: 1'b0 
	Parameter GT_4_TX_DIFFCTRL bound to: 5'b10000 
	Parameter GT_4_TX_MAINCURSOR bound to: 7'b1000000 
	Parameter GT_4_TX_POSTCURSOR bound to: 5'b00000 
	Parameter GT_4_TX_PRECURSOR bound to: 5'b00000 
	Parameter GT_4_RX_PD bound to: 1'b0 
	Parameter GT_4_RX_QPLL_SEL bound to: 1'b0 
	Parameter GT_4_RX_LPM_EN bound to: 1'b0 
	Parameter GT_4_RX_POLARITY bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter TX_SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter RX_SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter BITSLIP_HIGH_CYCLES bound to: 1 - type: integer 
	Parameter BITSLIP_LOW_CYCLES bound to: 8 - type: integer 
	Parameter COUNT_125US bound to: 19531.250000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'eth_xcvr_phy_10g_gty_wrapper' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:15]
	Parameter INDEX bound to: 0 - type: integer 
	Parameter HAS_COMMON bound to: 1 - type: integer 
	Parameter GT_GTH bound to: 1 - type: integer 
	Parameter GT_USP bound to: 0 - type: integer 
	Parameter QPLL0_PD bound to: 1'b0 
	Parameter QPLL1_PD bound to: 1'b1 
	Parameter QPLL0_EXT_CTRL bound to: 0 - type: integer 
	Parameter QPLL1_EXT_CTRL bound to: 0 - type: integer 
	Parameter GT_TX_PD bound to: 1'b0 
	Parameter GT_TX_QPLL_SEL bound to: 1'b0 
	Parameter GT_TX_POLARITY bound to: 1'b1 
	Parameter GT_TX_ELECIDLE bound to: 1'b0 
	Parameter GT_TX_INHIBIT bound to: 1'b0 
	Parameter GT_TX_DIFFCTRL bound to: 5'b10000 
	Parameter GT_TX_MAINCURSOR bound to: 7'b1000000 
	Parameter GT_TX_POSTCURSOR bound to: 5'b00000 
	Parameter GT_TX_PRECURSOR bound to: 5'b00000 
	Parameter GT_RX_PD bound to: 1'b0 
	Parameter GT_RX_QPLL_SEL bound to: 1'b0 
	Parameter GT_RX_LPM_EN bound to: 1'b0 
	Parameter GT_RX_POLARITY bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter TX_SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter RX_SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter BITSLIP_HIGH_CYCLES bound to: 1 - type: integer 
	Parameter BITSLIP_LOW_CYCLES bound to: 8 - type: integer 
	Parameter COUNT_125US bound to: 19531.250000 - type: float 
	Parameter TX_RESET_STATE_RESET bound to: 2'b00 
	Parameter TX_RESET_STATE_WAIT_LOCK bound to: 2'b01 
	Parameter TX_RESET_STATE_WAIT_USRCLK bound to: 2'b10 
	Parameter TX_RESET_STATE_DONE bound to: 2'b11 
	Parameter RX_RESET_STATE_RESET bound to: 3'b000 
	Parameter RX_RESET_STATE_WAIT_LOCK bound to: 3'b001 
	Parameter RX_RESET_STATE_WAIT_CDR bound to: 3'b010 
	Parameter RX_RESET_STATE_WAIT_USRCLK bound to: 3'b011 
	Parameter RX_RESET_STATE_DONE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'eth_xcvr_gth_full' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.runs/synth_1/.Xil/Vivado-3440841-chenxun-Z790-UD-AC/realtime/eth_xcvr_gth_full_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_xcvr_gth_full' (10#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.runs/synth_1/.Xil/Vivado-3440841-chenxun-Z790-UD-AC/realtime/eth_xcvr_gth_full_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'drpaddr_common_in' does not match port width (9) of module 'eth_xcvr_gth_full' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1409]
WARNING: [Synth 8-689] width (24) of port connection 'drpaddr_in' does not match port width (9) of module 'eth_xcvr_gth_full' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1417]
WARNING: [Synth 8-689] width (5) of port connection 'txdiffctrl_in' does not match port width (4) of module 'eth_xcvr_gth_full' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1471]
WARNING: [Synth 8-689] width (16) of port connection 'dmonitorout_out' does not match port width (17) of module 'eth_xcvr_gth_full' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1509]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1806]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1808]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1832]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1834]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:538]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:748]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:765]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:793]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:847]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter TX_SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter RX_SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter BITSLIP_HIGH_CYCLES bound to: 1 - type: integer 
	Parameter BITSLIP_LOW_CYCLES bound to: 8 - type: integer 
	Parameter COUNT_125US bound to: 19531.250000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_rx' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter BITSLIP_HIGH_CYCLES bound to: 1 - type: integer 
	Parameter BITSLIP_LOW_CYCLES bound to: 8 - type: integer 
	Parameter COUNT_125US bound to: 19531.250000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_rx_if' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_if.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter BITSLIP_HIGH_CYCLES bound to: 1 - type: integer 
	Parameter BITSLIP_LOW_CYCLES bound to: 8 - type: integer 
	Parameter COUNT_125US bound to: 19531.250000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 58 - type: integer 
	Parameter LFSR_POLY bound to: 58'b0000000000000000001000000000000000000000000000000000000001 
	Parameter LFSR_CONFIG bound to: FIBONACCI - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 1 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (11#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 31 - type: integer 
	Parameter LFSR_POLY bound to: 31'b0010000000000000000000000000001 
	Parameter LFSR_CONFIG bound to: FIBONACCI - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 1 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (11#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_rx_frame_sync' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_frame_sync.v:34]
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BITSLIP_HIGH_CYCLES bound to: 1 - type: integer 
	Parameter BITSLIP_LOW_CYCLES bound to: 8 - type: integer 
	Parameter BITSLIP_MAX_CYCLES bound to: 8 - type: integer 
	Parameter BITSLIP_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter SYNC_DATA bound to: 2'b10 
	Parameter SYNC_CTRL bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_rx_frame_sync' (12#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_frame_sync.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_rx_ber_mon' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_ber_mon.v:34]
WARNING: [Synth 8-639] system function call 'rtoi' not supported [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_ber_mon.v:62]
WARNING: [Synth 8-639] system function call 'rtoi' not supported [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_ber_mon.v:62]
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter COUNT_125US bound to: 19531.250000 - type: float 
	Parameter COUNT_WIDTH bound to: 0 - type: integer 
	Parameter SYNC_DATA bound to: 2'b10 
	Parameter SYNC_CTRL bound to: 2'b01 
WARNING: [Synth 8-639] system function call 'rtoi' not supported [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_ber_mon.v:62]
WARNING: [Synth 8-639] system function call 'rtoi' not supported [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_ber_mon.v:62]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_rx_ber_mon' (13#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_ber_mon.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_rx_watchdog' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_watchdog.v:34]
WARNING: [Synth 8-639] system function call 'rtoi' not supported [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_watchdog.v:71]
WARNING: [Synth 8-639] system function call 'rtoi' not supported [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_watchdog.v:71]
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter COUNT_125US bound to: 19531.250000 - type: float 
	Parameter COUNT_WIDTH bound to: 0 - type: integer 
	Parameter SYNC_DATA bound to: 2'b10 
	Parameter SYNC_CTRL bound to: 2'b01 
WARNING: [Synth 8-639] system function call 'rtoi' not supported [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_watchdog.v:71]
WARNING: [Synth 8-639] system function call 'rtoi' not supported [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_watchdog.v:71]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_rx_watchdog' (14#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_watchdog.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_rx_if' (15#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'xgmii_baser_dec_64' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/xgmii_baser_dec_64.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter XGMII_IDLE bound to: 8'b00000111 
	Parameter XGMII_LPI bound to: 8'b00000110 
	Parameter XGMII_START bound to: 8'b11111011 
	Parameter XGMII_TERM bound to: 8'b11111101 
	Parameter XGMII_ERROR bound to: 8'b11111110 
	Parameter XGMII_SEQ_OS bound to: 8'b10011100 
	Parameter XGMII_RES_0 bound to: 8'b00011100 
	Parameter XGMII_RES_1 bound to: 8'b00111100 
	Parameter XGMII_RES_2 bound to: 8'b01111100 
	Parameter XGMII_RES_3 bound to: 8'b10111100 
	Parameter XGMII_RES_4 bound to: 8'b11011100 
	Parameter XGMII_RES_5 bound to: 8'b11110111 
	Parameter XGMII_SIG_OS bound to: 8'b01011100 
	Parameter CTRL_IDLE bound to: 7'b0000000 
	Parameter CTRL_LPI bound to: 7'b0000110 
	Parameter CTRL_ERROR bound to: 7'b0011110 
	Parameter CTRL_RES_0 bound to: 7'b0101101 
	Parameter CTRL_RES_1 bound to: 7'b0110011 
	Parameter CTRL_RES_2 bound to: 7'b1001011 
	Parameter CTRL_RES_3 bound to: 7'b1010101 
	Parameter CTRL_RES_4 bound to: 7'b1100110 
	Parameter CTRL_RES_5 bound to: 7'b1111000 
	Parameter O_SEQ_OS bound to: 4'b0000 
	Parameter O_SIG_OS bound to: 4'b1111 
	Parameter SYNC_DATA bound to: 2'b10 
	Parameter SYNC_CTRL bound to: 2'b01 
	Parameter BLOCK_TYPE_CTRL bound to: 8'b00011110 
	Parameter BLOCK_TYPE_OS_4 bound to: 8'b00101101 
	Parameter BLOCK_TYPE_START_4 bound to: 8'b00110011 
	Parameter BLOCK_TYPE_OS_START bound to: 8'b01100110 
	Parameter BLOCK_TYPE_OS_04 bound to: 8'b01010101 
	Parameter BLOCK_TYPE_START_0 bound to: 8'b01111000 
	Parameter BLOCK_TYPE_OS_0 bound to: 8'b01001011 
	Parameter BLOCK_TYPE_TERM_0 bound to: 8'b10000111 
	Parameter BLOCK_TYPE_TERM_1 bound to: 8'b10011001 
	Parameter BLOCK_TYPE_TERM_2 bound to: 8'b10101010 
	Parameter BLOCK_TYPE_TERM_3 bound to: 8'b10110100 
	Parameter BLOCK_TYPE_TERM_4 bound to: 8'b11001100 
	Parameter BLOCK_TYPE_TERM_5 bound to: 8'b11010010 
	Parameter BLOCK_TYPE_TERM_6 bound to: 8'b11100001 
	Parameter BLOCK_TYPE_TERM_7 bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'xgmii_baser_dec_64' (16#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/xgmii_baser_dec_64.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_rx' (17#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_tx' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_tx.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter SERDES_PIPELINE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xgmii_baser_enc_64' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/xgmii_baser_enc_64.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter XGMII_IDLE bound to: 8'b00000111 
	Parameter XGMII_LPI bound to: 8'b00000110 
	Parameter XGMII_START bound to: 8'b11111011 
	Parameter XGMII_TERM bound to: 8'b11111101 
	Parameter XGMII_ERROR bound to: 8'b11111110 
	Parameter XGMII_SEQ_OS bound to: 8'b10011100 
	Parameter XGMII_RES_0 bound to: 8'b00011100 
	Parameter XGMII_RES_1 bound to: 8'b00111100 
	Parameter XGMII_RES_2 bound to: 8'b01111100 
	Parameter XGMII_RES_3 bound to: 8'b10111100 
	Parameter XGMII_RES_4 bound to: 8'b11011100 
	Parameter XGMII_RES_5 bound to: 8'b11110111 
	Parameter XGMII_SIG_OS bound to: 8'b01011100 
	Parameter CTRL_IDLE bound to: 7'b0000000 
	Parameter CTRL_LPI bound to: 7'b0000110 
	Parameter CTRL_ERROR bound to: 7'b0011110 
	Parameter CTRL_RES_0 bound to: 7'b0101101 
	Parameter CTRL_RES_1 bound to: 7'b0110011 
	Parameter CTRL_RES_2 bound to: 7'b1001011 
	Parameter CTRL_RES_3 bound to: 7'b1010101 
	Parameter CTRL_RES_4 bound to: 7'b1100110 
	Parameter CTRL_RES_5 bound to: 7'b1111000 
	Parameter O_SEQ_OS bound to: 4'b0000 
	Parameter O_SIG_OS bound to: 4'b1111 
	Parameter SYNC_DATA bound to: 2'b10 
	Parameter SYNC_CTRL bound to: 2'b01 
	Parameter BLOCK_TYPE_CTRL bound to: 8'b00011110 
	Parameter BLOCK_TYPE_OS_4 bound to: 8'b00101101 
	Parameter BLOCK_TYPE_START_4 bound to: 8'b00110011 
	Parameter BLOCK_TYPE_OS_START bound to: 8'b01100110 
	Parameter BLOCK_TYPE_OS_04 bound to: 8'b01010101 
	Parameter BLOCK_TYPE_START_0 bound to: 8'b01111000 
	Parameter BLOCK_TYPE_OS_0 bound to: 8'b01001011 
	Parameter BLOCK_TYPE_TERM_0 bound to: 8'b10000111 
	Parameter BLOCK_TYPE_TERM_1 bound to: 8'b10011001 
	Parameter BLOCK_TYPE_TERM_2 bound to: 8'b10101010 
	Parameter BLOCK_TYPE_TERM_3 bound to: 8'b10110100 
	Parameter BLOCK_TYPE_TERM_4 bound to: 8'b11001100 
	Parameter BLOCK_TYPE_TERM_5 bound to: 8'b11010010 
	Parameter BLOCK_TYPE_TERM_6 bound to: 8'b11100001 
	Parameter BLOCK_TYPE_TERM_7 bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'xgmii_baser_enc_64' (18#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/xgmii_baser_enc_64.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_tx_if' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_tx_if.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter SERDES_PIPELINE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized1' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 58 - type: integer 
	Parameter LFSR_POLY bound to: 58'b0000000000000000001000000000000000000000000000000000000001 
	Parameter LFSR_CONFIG bound to: FIBONACCI - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized1' (18#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized2' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 31 - type: integer 
	Parameter LFSR_POLY bound to: 31'b0010000000000000000000000000001 
	Parameter LFSR_CONFIG bound to: FIBONACCI - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized2' (18#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_tx_if' (19#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_tx_if.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_tx' (20#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g' (21#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_phy_10g.v:34]
WARNING: [Synth 8-689] width (6) of port connection 'serdes_tx_hdr' does not match port width (2) of module 'eth_phy_10g' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1866]
WARNING: [Synth 8-689] width (6) of port connection 'serdes_rx_hdr' does not match port width (2) of module 'eth_phy_10g' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1868]
INFO: [Synth 8-6155] done synthesizing module 'eth_xcvr_phy_10g_gty_wrapper' (22#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:15]
INFO: [Synth 8-6157] synthesizing module 'eth_xcvr_phy_10g_gty_wrapper__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:15]
	Parameter INDEX bound to: 0 - type: integer 
	Parameter HAS_COMMON bound to: 0 - type: integer 
	Parameter GT_GTH bound to: 1 - type: integer 
	Parameter GT_USP bound to: 0 - type: integer 
	Parameter QPLL0_PD bound to: 1'b0 
	Parameter QPLL1_PD bound to: 1'b1 
	Parameter QPLL0_EXT_CTRL bound to: 0 - type: integer 
	Parameter QPLL1_EXT_CTRL bound to: 0 - type: integer 
	Parameter GT_TX_PD bound to: 1'b0 
	Parameter GT_TX_QPLL_SEL bound to: 1'b0 
	Parameter GT_TX_POLARITY bound to: 1'b1 
	Parameter GT_TX_ELECIDLE bound to: 1'b0 
	Parameter GT_TX_INHIBIT bound to: 1'b0 
	Parameter GT_TX_DIFFCTRL bound to: 5'b10000 
	Parameter GT_TX_MAINCURSOR bound to: 7'b1000000 
	Parameter GT_TX_POSTCURSOR bound to: 5'b00000 
	Parameter GT_TX_PRECURSOR bound to: 5'b00000 
	Parameter GT_RX_PD bound to: 1'b0 
	Parameter GT_RX_QPLL_SEL bound to: 1'b0 
	Parameter GT_RX_LPM_EN bound to: 1'b0 
	Parameter GT_RX_POLARITY bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter PRBS31_ENABLE bound to: 0 - type: integer 
	Parameter TX_SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter RX_SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter BITSLIP_HIGH_CYCLES bound to: 1 - type: integer 
	Parameter BITSLIP_LOW_CYCLES bound to: 8 - type: integer 
	Parameter COUNT_125US bound to: 19531.250000 - type: float 
	Parameter TX_RESET_STATE_RESET bound to: 2'b00 
	Parameter TX_RESET_STATE_WAIT_LOCK bound to: 2'b01 
	Parameter TX_RESET_STATE_WAIT_USRCLK bound to: 2'b10 
	Parameter TX_RESET_STATE_DONE bound to: 2'b11 
	Parameter RX_RESET_STATE_RESET bound to: 3'b000 
	Parameter RX_RESET_STATE_WAIT_LOCK bound to: 3'b001 
	Parameter RX_RESET_STATE_WAIT_CDR bound to: 3'b010 
	Parameter RX_RESET_STATE_WAIT_USRCLK bound to: 3'b011 
	Parameter RX_RESET_STATE_DONE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'eth_xcvr_gth_channel' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.runs/synth_1/.Xil/Vivado-3440841-chenxun-Z790-UD-AC/realtime/eth_xcvr_gth_channel_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_xcvr_gth_channel' (23#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.runs/synth_1/.Xil/Vivado-3440841-chenxun-Z790-UD-AC/realtime/eth_xcvr_gth_channel_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'drpaddr_in' does not match port width (9) of module 'eth_xcvr_gth_channel' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1671]
WARNING: [Synth 8-689] width (5) of port connection 'txdiffctrl_in' does not match port width (4) of module 'eth_xcvr_gth_channel' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1713]
WARNING: [Synth 8-689] width (16) of port connection 'dmonitorout_out' does not match port width (17) of module 'eth_xcvr_gth_channel' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1751]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:538]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:793]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:847]
WARNING: [Synth 8-689] width (6) of port connection 'serdes_tx_hdr' does not match port width (2) of module 'eth_phy_10g' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1866]
WARNING: [Synth 8-689] width (6) of port connection 'serdes_rx_hdr' does not match port width (2) of module 'eth_phy_10g' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:1868]
WARNING: [Synth 8-6014] Unused sequential element qpll0_pd_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:244]
WARNING: [Synth 8-6014] Unused sequential element qpll0_reset_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:245]
WARNING: [Synth 8-6014] Unused sequential element qpll0_reset_counter_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:247]
WARNING: [Synth 8-6014] Unused sequential element qpll1_pd_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:284]
WARNING: [Synth 8-6014] Unused sequential element qpll1_reset_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:285]
WARNING: [Synth 8-6014] Unused sequential element qpll1_reset_counter_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:287]
WARNING: [Synth 8-6014] Unused sequential element drp_en_reg_2_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:729]
WARNING: [Synth 8-6014] Unused sequential element qpll0_reset_drp_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:949]
WARNING: [Synth 8-6014] Unused sequential element qpll0_pd_drp_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:950]
WARNING: [Synth 8-6014] Unused sequential element qpll1_reset_drp_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:951]
WARNING: [Synth 8-6014] Unused sequential element qpll1_pd_drp_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:952]
INFO: [Synth 8-6155] done synthesizing module 'eth_xcvr_phy_10g_gty_wrapper__parameterized0' (23#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:15]
WARNING: [Synth 8-6014] Unused sequential element drp_en_reg_3_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:240]
WARNING: [Synth 8-6014] Unused sequential element drp_en_reg_4_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:241]
WARNING: [Synth 8-3848] Net phy_3_tx_clk in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:176]
WARNING: [Synth 8-3848] Net phy_3_tx_rst in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:177]
WARNING: [Synth 8-3848] Net phy_3_rx_clk in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:180]
WARNING: [Synth 8-3848] Net phy_3_rx_rst in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:181]
WARNING: [Synth 8-3848] Net phy_3_xgmii_rxd in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:182]
WARNING: [Synth 8-3848] Net phy_3_xgmii_rxc in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:183]
WARNING: [Synth 8-3848] Net phy_3_tx_bad_block in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:184]
WARNING: [Synth 8-3848] Net phy_3_rx_error_count in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:185]
WARNING: [Synth 8-3848] Net phy_3_rx_bad_block in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:186]
WARNING: [Synth 8-3848] Net phy_3_rx_sequence_error in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:187]
WARNING: [Synth 8-3848] Net phy_3_rx_block_lock in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:188]
WARNING: [Synth 8-3848] Net phy_3_rx_high_ber in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:189]
WARNING: [Synth 8-3848] Net phy_3_rx_status in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:190]
WARNING: [Synth 8-3848] Net phy_4_tx_clk in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:194]
WARNING: [Synth 8-3848] Net phy_4_tx_rst in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:195]
WARNING: [Synth 8-3848] Net phy_4_rx_clk in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:198]
WARNING: [Synth 8-3848] Net phy_4_rx_rst in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:199]
WARNING: [Synth 8-3848] Net phy_4_xgmii_rxd in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:200]
WARNING: [Synth 8-3848] Net phy_4_xgmii_rxc in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:201]
WARNING: [Synth 8-3848] Net phy_4_tx_bad_block in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:202]
WARNING: [Synth 8-3848] Net phy_4_rx_error_count in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:203]
WARNING: [Synth 8-3848] Net phy_4_rx_bad_block in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:204]
WARNING: [Synth 8-3848] Net phy_4_rx_sequence_error in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:205]
WARNING: [Synth 8-3848] Net phy_4_rx_block_lock in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:206]
WARNING: [Synth 8-3848] Net phy_4_rx_high_ber in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:207]
WARNING: [Synth 8-3848] Net phy_4_rx_status in module/entity eth_xcvr_phy_10g_gty_quad_wrapper does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:208]
INFO: [Synth 8-6155] done synthesizing module 'eth_xcvr_phy_10g_gty_quad_wrapper' (24#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:15]
WARNING: [Synth 8-350] instance 'sfp_phy_quad_inst' of module 'eth_xcvr_phy_10g_gty_quad_wrapper' requires 97 connections, but only 63 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_k35.v:915]
INFO: [Synth 8-6157] synthesizing module 'fpga_core' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:15]
	Parameter FPGA_ID bound to: 58863763 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 484704259 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1762433129 - type: integer 
	Parameter GIT_HASH bound to: 0 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter TDMA_BER_ENABLE bound to: 0 - type: integer 
	Parameter XCVR_DRP_INFO bound to: 134348802 - type: integer 
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_MASK bound to: 0 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 1 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter IF_PTP_PERIOD_NS bound to: 6'b000010 
	Parameter IF_PTP_PERIOD_FNS bound to: 16'b1000111101011100 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 5 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 12 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 3 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 1 - type: integer 
	Parameter LFC_ENABLE bound to: 1 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter ENABLE_DIC bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 65536 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 32768 - type: integer 
	Parameter RX_RAM_SIZE bound to: 32768 - type: integer 
	Parameter APP_ID bound to: 0 - type: integer 
	Parameter APP_ENABLE bound to: 0 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter RQ_STRADDLE bound to: 1'b0 
	Parameter CQ_STRADDLE bound to: 1'b0 
	Parameter CC_STRADDLE bound to: 1'b0 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 4 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter XGMII_DATA_WIDTH bound to: 64 - type: integer 
	Parameter XGMII_CTRL_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_ETH_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ETH_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_ETH_SYNC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ETH_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_ETH_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_ETH_TX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_ETH_TX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_ETH_TX_TS_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_ETH_RX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_ETH_RX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_DMA_ENABLE bound to: 1 - type: integer 
	Parameter STAT_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 10 - type: integer 
	Parameter PORT_COUNT bound to: 2 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter AXIL_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_IF_CTRL_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter RB_BASE_ADDR bound to: 16'b0001000000000000 
	Parameter RBB bound to: 24'b000000000001000000000000 
	Parameter RB_DRP_SFP_BASE bound to: 16'b0001000001010000 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_10g' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_mac_10g.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter ENABLE_DIC bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_PERIOD_NS bound to: 6'b000010 
	Parameter PTP_PERIOD_FNS bound to: 16'b1000111101011100 
	Parameter TX_PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_PTP_TS_CTRL_IN_TUSER bound to: 0 - type: integer 
	Parameter TX_PTP_TAG_ENABLE bound to: 1 - type: integer 
	Parameter TX_PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter RX_PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter RX_PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter PFC_ENABLE bound to: 1 - type: integer 
	Parameter PAUSE_ENABLE bound to: 1 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 1'b1 
	Parameter TX_USER_WIDTH_INT bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_xgmii_rx_64' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_xgmii_rx_64.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter PTP_PERIOD_NS bound to: 6'b000010 
	Parameter PTP_PERIOD_FNS bound to: 16'b1000111101011100 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter XGMII_IDLE bound to: 8'b00000111 
	Parameter XGMII_START bound to: 8'b11111011 
	Parameter XGMII_TERM bound to: 8'b11111101 
	Parameter XGMII_ERROR bound to: 8'b11111110 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_PAYLOAD bound to: 2'b01 
	Parameter STATE_LAST bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized3' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized3' (24#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
INFO: [Synth 8-226] default block is never used [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_xgmii_rx_64.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_xgmii_rx_64.v:273]
INFO: [Synth 8-6155] done synthesizing module 'axis_xgmii_rx_64' (25#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_xgmii_rx_64.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_xgmii_tx_64' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_xgmii_tx_64.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter ENABLE_DIC bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_PERIOD_NS bound to: 6'b000010 
	Parameter PTP_PERIOD_FNS bound to: 16'b1000111101011100 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_CTRL_IN_TUSER bound to: 1 - type: integer 
	Parameter PTP_TAG_ENABLE bound to: 1 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 18 - type: integer 
	Parameter EMPTY_WIDTH bound to: 3 - type: integer 
	Parameter MIN_LEN_WIDTH bound to: 6 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter XGMII_IDLE bound to: 8'b00000111 
	Parameter XGMII_START bound to: 8'b11111011 
	Parameter XGMII_TERM bound to: 8'b11111101 
	Parameter XGMII_ERROR bound to: 8'b11111110 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_PAYLOAD bound to: 3'b001 
	Parameter STATE_PAD bound to: 3'b010 
	Parameter STATE_FCS_1 bound to: 3'b011 
	Parameter STATE_FCS_2 bound to: 3'b100 
	Parameter STATE_IFG bound to: 3'b101 
	Parameter STATE_WAIT_END bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized4' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized4' (25#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized5' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized5' (25#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized6' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized6' (25#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized7' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized7' (25#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized8' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized8' (25#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized9' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized9' (25#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized10' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 56 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized10' (25#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/lfsr.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_xgmii_tx_64.v:334]
INFO: [Synth 8-6155] done synthesizing module 'axis_xgmii_tx_64' (26#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_xgmii_tx_64.v:34]
INFO: [Synth 8-6157] synthesizing module 'mac_ctrl_tx' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_tx.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 18 - type: integer 
	Parameter MCF_PARAMS_SIZE bound to: 18 - type: integer 
	Parameter BYTE_LANES bound to: 8 - type: integer 
	Parameter HDR_SIZE bound to: 60 - type: integer 
	Parameter CYCLE_COUNT bound to: 8 - type: integer 
	Parameter PTR_WIDTH bound to: 3 - type: integer 
	Parameter OFFSET bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_tx.v:391]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_tx.v:392]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_tx.v:398]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_tx.v:399]
INFO: [Synth 8-6155] done synthesizing module 'mac_ctrl_tx' (27#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_tx.v:34]
INFO: [Synth 8-6157] synthesizing module 'mac_ctrl_rx' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_rx.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter USE_READY bound to: 0 - type: integer 
	Parameter MCF_PARAMS_SIZE bound to: 18 - type: integer 
	Parameter BYTE_LANES bound to: 8 - type: integer 
	Parameter HDR_SIZE bound to: 60 - type: integer 
	Parameter CYCLE_COUNT bound to: 8 - type: integer 
	Parameter PTR_WIDTH bound to: 3 - type: integer 
	Parameter OFFSET bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_rx.v:418]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_rx.v:419]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_rx.v:425]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_rx.v:426]
INFO: [Synth 8-4471] merging register 'stat_rx_mcf_reg_reg' into 'mcf_valid_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_rx.v:194]
WARNING: [Synth 8-6014] Unused sequential element stat_rx_mcf_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_rx.v:194]
INFO: [Synth 8-6155] done synthesizing module 'mac_ctrl_rx' (28#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'mac_pause_ctrl_tx' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_pause_ctrl_tx.v:34]
	Parameter MCF_PARAMS_SIZE bound to: 18 - type: integer 
	Parameter PFC_ENABLE bound to: 1 - type: integer 
	Parameter QFB bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac_pause_ctrl_tx' (29#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_pause_ctrl_tx.v:34]
INFO: [Synth 8-6157] synthesizing module 'mac_pause_ctrl_rx' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_pause_ctrl_rx.v:34]
	Parameter MCF_PARAMS_SIZE bound to: 18 - type: integer 
	Parameter PFC_ENABLE bound to: 1 - type: integer 
	Parameter QFB bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac_pause_ctrl_rx' (30#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_pause_ctrl_rx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_10g' (31#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_mac_10g.v:34]
INFO: [Synth 8-6157] synthesizing module 'i2c_single_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/i2c_single_reg.v:34]
	Parameter FILTER_LEN bound to: 4 - type: integer 
	Parameter DEV_ADDR bound to: 7'b1110100 
	Parameter STATE_IDLE bound to: 5'b00000 
	Parameter STATE_ADDRESS bound to: 5'b00001 
	Parameter STATE_ACK bound to: 5'b00010 
	Parameter STATE_WRITE_1 bound to: 5'b00011 
	Parameter STATE_WRITE_2 bound to: 5'b00100 
	Parameter STATE_READ_1 bound to: 5'b00101 
	Parameter STATE_READ_2 bound to: 5'b00110 
	Parameter STATE_READ_3 bound to: 5'b00111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/i2c_single_reg.v:117]
WARNING: [Synth 8-6090] variable 'state_reg' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/i2c_single_reg.v:260]
WARNING: [Synth 8-6090] variable 'sda_o_reg' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/i2c_single_reg.v:261]
INFO: [Synth 8-6155] done synthesizing module 'i2c_single_reg' (32#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/i2c_single_reg.v:34]
INFO: [Synth 8-6157] synthesizing module 'rb_drp' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/rb_drp.v:15]
	Parameter DRP_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter DRP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DRP_INFO bound to: 134348802 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_TYPE bound to: 49488 - type: integer 
	Parameter RB_BASE_ADDR bound to: 16'b0001000001010000 
	Parameter RB_NEXT_PTR bound to: 0 - type: integer 
	Parameter RBB bound to: 18'b000001000001010000 
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/rb_drp.v:92]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/rb_drp.v:94]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/rb_drp.v:99]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/rb_drp.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/rb_drp.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/rb_drp.v:191]
INFO: [Synth 8-6155] done synthesizing module 'rb_drp' (33#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/rb_drp.v:15]
INFO: [Synth 8-6157] synthesizing module 'mqnic_port_map_phy_xgmii' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_port_map_phy_xgmii.v:15]
	Parameter PHY_COUNT bound to: 2 - type: integer 
	Parameter PORT_MASK bound to: 0 - type: integer 
	Parameter PORT_GROUP_SIZE bound to: 1 - type: integer 
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter PORT_COUNT bound to: 2 - type: integer 
	Parameter XGMII_DATA_WIDTH bound to: 64 - type: integer 
	Parameter XGMII_CTRL_WIDTH bound to: 8 - type: integer 
	Parameter PORT_MASK_INT bound to: 3 - type: integer 
	Parameter IND bound to: 16'b0000000100000000 
INFO: [Synth 8-6155] done synthesizing module 'mqnic_port_map_phy_xgmii' (34#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_port_map_phy_xgmii.v:15]
INFO: [Synth 8-6157] synthesizing module 'mqnic_core_pcie_us' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core_pcie_us.v:15]
	Parameter FPGA_ID bound to: 58863763 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 484704259 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1762433129 - type: integer 
	Parameter GIT_HASH bound to: 0 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_COUNT bound to: 2 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_TX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_RX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 1 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 5 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 12 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 3 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 1 - type: integer 
	Parameter LFC_ENABLE bound to: 1 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 65536 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 32768 - type: integer 
	Parameter RX_RAM_SIZE bound to: 32768 - type: integer 
	Parameter APP_ID bound to: 0 - type: integer 
	Parameter APP_ENABLE bound to: 0 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter APP_GPIO_IN_WIDTH bound to: 32 - type: integer 
	Parameter APP_GPIO_OUT_WIDTH bound to: 32 - type: integer 
	Parameter DDR_CH bound to: 1 - type: integer 
	Parameter DDR_ENABLE bound to: 0 - type: integer 
	Parameter DDR_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_DDR_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_DDR_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DDR_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DDR_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_DDR_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_DDR_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_WRAP_BURST bound to: 0 - type: integer 
	Parameter HBM_CH bound to: 1 - type: integer 
	Parameter HBM_ENABLE bound to: 0 - type: integer 
	Parameter HBM_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_HBM_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_HBM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_HBM_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_HBM_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_WRAP_BURST bound to: 0 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter RQ_STRADDLE bound to: 1'b0 
	Parameter CQ_STRADDLE bound to: 1'b0 
	Parameter CC_STRADDLE bound to: 1'b0 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 4 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter PCIE_DMA_READ_OP_TABLE_SIZE bound to: 64 - type: integer 
	Parameter PCIE_DMA_READ_TX_LIMIT bound to: 8 - type: integer 
	Parameter PCIE_DMA_READ_CPLH_FC_LIMIT bound to: 64 - type: integer 
	Parameter PCIE_DMA_READ_CPLD_FC_LIMIT bound to: 960 - type: integer 
	Parameter PCIE_DMA_WRITE_OP_TABLE_SIZE bound to: 8 - type: integer 
	Parameter PCIE_DMA_WRITE_TX_LIMIT bound to: 8 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_IF_CTRL_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_CSR_PASSTHROUGH_ENABLE bound to: 0 - type: integer 
	Parameter RB_NEXT_PTR bound to: 16'b0001000000000000 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIS_ETH_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ETH_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_ETH_SYNC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ETH_IF_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ETH_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_ETH_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_ETH_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_ETH_TX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_ETH_TX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_ETH_TX_TS_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_ETH_RX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_ETH_RX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_DMA_ENABLE bound to: 1 - type: integer 
	Parameter STAT_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 10 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter RQ_STRADDLE bound to: 1'b0 
	Parameter CQ_STRADDLE bound to: 1'b0 
	Parameter CC_STRADDLE bound to: 1'b0 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 4 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 3 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter READ_EXT_TAG_ENABLE bound to: 1 - type: integer 
	Parameter READ_MAX_READ_REQ_SIZE bound to: 1 - type: integer 
	Parameter READ_MAX_PAYLOAD_SIZE bound to: 1 - type: integer 
	Parameter MSIX_ENABLE bound to: 1 - type: integer 
	Parameter MSI_ENABLE bound to: 0 - type: integer 
	Parameter MSI_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_us_cfg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_cfg.v:34]
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter VF_OFFSET bound to: 64 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter READ_EXT_TAG_ENABLE bound to: 1 - type: integer 
	Parameter READ_MAX_READ_REQ_SIZE bound to: 1 - type: integer 
	Parameter READ_MAX_PAYLOAD_SIZE bound to: 1 - type: integer 
	Parameter PCIE_CAP_OFFSET bound to: 12'b000011000000 
	Parameter READ_REV_CTRL bound to: 1'b1 
	Parameter DEV_CTRL_OFFSET bound to: 12'b000011001000 
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_cfg' (35#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_cfg.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_rc' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_rc.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter INT_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter INT_TLP_SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter INT_TLP_SEG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter RC_ERROR_NORMAL_TERMINATION bound to: 4'b0000 
	Parameter RC_ERROR_POISONED bound to: 4'b0001 
	Parameter RC_ERROR_BAD_STATUS bound to: 4'b0010 
	Parameter RC_ERROR_INVALID_LENGTH bound to: 4'b0011 
	Parameter RC_ERROR_MISMATCH bound to: 4'b0100 
	Parameter RC_ERROR_INVALID_ADDRESS bound to: 4'b0101 
	Parameter RC_ERROR_INVALID_TAG bound to: 4'b0110 
	Parameter RC_ERROR_TIMEOUT bound to: 4'b1001 
	Parameter RC_ERROR_FLR bound to: 4'b1000 
	Parameter PCIE_ERROR_NONE bound to: 4'b0000 
	Parameter PCIE_ERROR_POISONED bound to: 4'b0001 
	Parameter PCIE_ERROR_BAD_STATUS bound to: 4'b0010 
	Parameter PCIE_ERROR_MISMATCH bound to: 4'b0011 
	Parameter PCIE_ERROR_INVALID_LEN bound to: 4'b0100 
	Parameter PCIE_ERROR_INVALID_ADDR bound to: 4'b0101 
	Parameter PCIE_ERROR_INVALID_TAG bound to: 4'b0110 
	Parameter PCIE_ERROR_FLR bound to: 4'b1000 
	Parameter PCIE_ERROR_TIMEOUT bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter INT_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter IN_TLP_SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter IN_TLP_SEG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter INT_TLP_SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter INT_TLP_SEG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter OUT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter OUT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter SEG_RATIO bound to: 2 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 1 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter CTRL_OUT_EN bound to: 1'b1 
	Parameter IN_TLP_SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter IN_TLP_SEG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter OUT_TLP_SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter OUT_TLP_SEG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter SEG_RATIO bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter PTR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:267]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:269]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:271]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:273]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:275]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:277]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:279]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:281]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:283]
INFO: [Synth 8-4471] merging register 'watermark_reg_reg' into 'half_full_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:258]
INFO: [Synth 8-4471] merging register 'watermark_ctrl_reg_reg' into 'half_full_ctrl_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:258]
WARNING: [Synth 8-6014] Unused sequential element watermark_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:258]
WARNING: [Synth 8-6014] Unused sequential element watermark_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:258]
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw' (36#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:34]
WARNING: [Synth 8-6014] Unused sequential element out_fifo_out_tlp_valid_reg was removed. 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo' (37#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo.v:34]
WARNING: [Synth 8-6014] Unused sequential element tlp_frame_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_rc.v:472]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_rc' (38#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_rc.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_rq' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_rq.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter RQ_STRADDLE bound to: 1'b0 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 4 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 3 - type: integer 
	Parameter TLP_DATA_WIDTH_BYTES bound to: 32 - type: integer 
	Parameter TLP_DATA_WIDTH_DWORDS bound to: 8 - type: integer 
	Parameter INT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter INT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter INT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 0 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter SEQ_NUM_MASK bound to: 3'b111 
	Parameter SEQ_NUM_FLAG bound to: 4'b1000 
	Parameter REQ_MEM_READ bound to: 4'b0000 
	Parameter REQ_MEM_WRITE bound to: 4'b0001 
	Parameter REQ_IO_READ bound to: 4'b0010 
	Parameter REQ_IO_WRITE bound to: 4'b0011 
	Parameter REQ_MEM_FETCH_ADD bound to: 4'b0100 
	Parameter REQ_MEM_SWAP bound to: 4'b0101 
	Parameter REQ_MEM_CAS bound to: 4'b0110 
	Parameter REQ_MEM_READ_LOCKED bound to: 4'b0111 
	Parameter REQ_CFG_READ_0 bound to: 4'b1000 
	Parameter REQ_CFG_READ_1 bound to: 4'b1001 
	Parameter REQ_CFG_WRITE_0 bound to: 4'b1010 
	Parameter REQ_CFG_WRITE_1 bound to: 4'b1011 
	Parameter REQ_MSG bound to: 4'b1100 
	Parameter REQ_MSG_VENDOR bound to: 4'b1101 
	Parameter REQ_MSG_ATS bound to: 4'b1110 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 3 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 0 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter CTRL_OUT_EN bound to: 0 - type: integer 
	Parameter IN_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter IN_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter OUT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter OUT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter SEG_RATIO bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter PTR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element full_cur_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:381]
WARNING: [Synth 8-6014] Unused sequential element half_full_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:382]
WARNING: [Synth 8-6014] Unused sequential element watermark_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:383]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:767]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:768]
WARNING: [Synth 8-6014] Unused sequential element count_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:769]
WARNING: [Synth 8-6014] Unused sequential element seg_ctrl_mem_rd_addr_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:772]
WARNING: [Synth 8-6014] Unused sequential element ctrl_mem_rd_data_valid_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:775]
WARNING: [Synth 8-6014] Unused sequential element out_ctrl_tlp_ready_int_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:797]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_strb_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:799]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_hdr_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:800]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_valid_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:801]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_sop_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:802]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_eop_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:803]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_strb_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:805]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_hdr_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:806]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_valid_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:807]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_sop_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:808]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_eop_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:809]
INFO: [Synth 8-4471] merging register 'watermark_reg_reg' into 'half_full_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:258]
WARNING: [Synth 8-6014] Unused sequential element watermark_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:258]
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw__parameterized0' (38#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:34]
WARNING: [Synth 8-6014] Unused sequential element tlp_hdr2_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_rq.v:877]
WARNING: [Synth 8-3936] Found unconnected internal register 'out_tlp_be_reg' and it is trimmed from '8' to '4' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_rq.v:645]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_rq' (39#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_rq.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_cq' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_cq.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter CQ_STRADDLE bound to: 1'b0 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TLP_DATA_WIDTH_BYTES bound to: 32 - type: integer 
	Parameter TLP_DATA_WIDTH_DWORDS bound to: 8 - type: integer 
	Parameter INT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter INT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter INT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter REQ_MEM_READ bound to: 4'b0000 
	Parameter REQ_MEM_WRITE bound to: 4'b0001 
	Parameter REQ_IO_READ bound to: 4'b0010 
	Parameter REQ_IO_WRITE bound to: 4'b0011 
	Parameter REQ_MEM_FETCH_ADD bound to: 4'b0100 
	Parameter REQ_MEM_SWAP bound to: 4'b0101 
	Parameter REQ_MEM_CAS bound to: 4'b0110 
	Parameter REQ_MEM_READ_LOCKED bound to: 4'b0111 
	Parameter REQ_CFG_READ_0 bound to: 4'b1000 
	Parameter REQ_CFG_READ_1 bound to: 4'b1001 
	Parameter REQ_CFG_WRITE_0 bound to: 4'b1010 
	Parameter REQ_CFG_WRITE_1 bound to: 4'b1011 
	Parameter REQ_MSG bound to: 4'b1100 
	Parameter REQ_MSG_VENDOR bound to: 4'b1101 
	Parameter REQ_MSG_ATS bound to: 4'b1110 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter INT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter IN_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter INT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter INT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter OUT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter OUT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter SEG_RATIO bound to: 1 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 0 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw__parameterized1' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 0 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter CTRL_OUT_EN bound to: 1'b0 
	Parameter IN_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter IN_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter OUT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter OUT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter SEG_RATIO bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter PTR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element full_cur_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:381]
WARNING: [Synth 8-6014] Unused sequential element half_full_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:382]
WARNING: [Synth 8-6014] Unused sequential element watermark_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:383]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:767]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:768]
WARNING: [Synth 8-6014] Unused sequential element count_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:769]
WARNING: [Synth 8-6014] Unused sequential element seg_ctrl_mem_rd_addr_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:772]
WARNING: [Synth 8-6014] Unused sequential element ctrl_mem_rd_data_valid_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:775]
WARNING: [Synth 8-6014] Unused sequential element out_ctrl_tlp_ready_int_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:797]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_strb_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:799]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_hdr_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:800]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_valid_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:801]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_sop_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:802]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_eop_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:803]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_strb_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:805]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_hdr_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:806]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_valid_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:807]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_sop_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:808]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_eop_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:809]
INFO: [Synth 8-4471] merging register 'watermark_reg_reg' into 'half_full_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:258]
WARNING: [Synth 8-6014] Unused sequential element watermark_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:258]
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw__parameterized1' (39#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo__parameterized0' (39#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo.v:34]
WARNING: [Synth 8-6014] Unused sequential element tlp_frame_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_cq.v:500]
WARNING: [Synth 8-3936] Found unconnected internal register 'cq_strb_sop_reg' and it is trimmed from '8' to '1' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_cq.v:311]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_cq' (40#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_cq.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_cc' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_cc.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter CC_STRADDLE bound to: 1'b0 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TLP_DATA_WIDTH_BYTES bound to: 32 - type: integer 
	Parameter TLP_DATA_WIDTH_DWORDS bound to: 8 - type: integer 
	Parameter INT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter INT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter INT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 0 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw__parameterized2' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 0 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter CTRL_OUT_EN bound to: 0 - type: integer 
	Parameter IN_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter IN_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter OUT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter OUT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter SEG_RATIO bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter PTR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element full_cur_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:381]
WARNING: [Synth 8-6014] Unused sequential element half_full_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:382]
WARNING: [Synth 8-6014] Unused sequential element watermark_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:383]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:767]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:768]
WARNING: [Synth 8-6014] Unused sequential element count_ctrl_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:769]
WARNING: [Synth 8-6014] Unused sequential element seg_ctrl_mem_rd_addr_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:772]
WARNING: [Synth 8-6014] Unused sequential element ctrl_mem_rd_data_valid_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:775]
WARNING: [Synth 8-6014] Unused sequential element out_ctrl_tlp_ready_int_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:797]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_strb_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:799]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_hdr_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:800]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_valid_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:801]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_sop_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:802]
WARNING: [Synth 8-6014] Unused sequential element temp_out_ctrl_tlp_eop_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:803]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_strb_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:805]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_hdr_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:806]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_valid_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:807]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_sop_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:808]
WARNING: [Synth 8-6014] Unused sequential element pipe_out_ctrl_tlp_eop_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:809]
INFO: [Synth 8-4471] merging register 'watermark_reg_reg' into 'half_full_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:258]
WARNING: [Synth 8-6014] Unused sequential element watermark_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:258]
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw__parameterized2' (40#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:34]
WARNING: [Synth 8-6014] Unused sequential element tlp_hdr2_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_cc.v:540]
WARNING: [Synth 8-3936] Found unconnected internal register 'seg_tlp_hdr_reg' and it is trimmed from '128' to '119' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_cc.v:389]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_cc' (41#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if_cc.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if' (42#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'mqnic_core_pcie' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core_pcie.v:15]
	Parameter FPGA_ID bound to: 58863763 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 484704259 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1762433129 - type: integer 
	Parameter GIT_HASH bound to: 0 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_COUNT bound to: 2 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_TX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_RX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 1 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 5 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 12 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 3 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 1 - type: integer 
	Parameter LFC_ENABLE bound to: 1 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 65536 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 32768 - type: integer 
	Parameter RX_RAM_SIZE bound to: 32768 - type: integer 
	Parameter DDR_CH bound to: 1 - type: integer 
	Parameter DDR_ENABLE bound to: 0 - type: integer 
	Parameter DDR_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_DDR_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_DDR_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DDR_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DDR_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_DDR_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_DDR_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_WRAP_BURST bound to: 0 - type: integer 
	Parameter HBM_CH bound to: 1 - type: integer 
	Parameter HBM_ENABLE bound to: 0 - type: integer 
	Parameter HBM_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_HBM_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_HBM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_HBM_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_HBM_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_WRAP_BURST bound to: 0 - type: integer 
	Parameter APP_ID bound to: 0 - type: integer 
	Parameter APP_ENABLE bound to: 0 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter APP_GPIO_IN_WIDTH bound to: 32 - type: integer 
	Parameter APP_GPIO_OUT_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 3 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter PCIE_DMA_READ_OP_TABLE_SIZE bound to: 64 - type: integer 
	Parameter PCIE_DMA_READ_TX_LIMIT bound to: 8 - type: integer 
	Parameter PCIE_DMA_READ_CPLH_FC_LIMIT bound to: 64 - type: integer 
	Parameter PCIE_DMA_READ_CPLD_FC_LIMIT bound to: 960 - type: integer 
	Parameter PCIE_DMA_WRITE_OP_TABLE_SIZE bound to: 8 - type: integer 
	Parameter PCIE_DMA_WRITE_TX_LIMIT bound to: 8 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter CHECK_BUS_NUMBER bound to: 0 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_IF_CTRL_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_CSR_PASSTHROUGH_ENABLE bound to: 0 - type: integer 
	Parameter RB_NEXT_PTR bound to: 16'b0001000000000000 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_IF_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_DMA_ENABLE bound to: 1 - type: integer 
	Parameter STAT_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 10 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IF_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter AXIL_MSIX_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter AXIL_APP_CTRL_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stats_pcie_if' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_pcie_if.v:34]
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 5 - type: integer 
	Parameter UPDATE_PERIOD bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stats_pcie_tlp' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_pcie_tlp.v:34]
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_pcie_tlp.v:151]
WARNING: [Synth 8-6014] Unused sequential element tlp_eop_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_pcie_tlp.v:132]
INFO: [Synth 8-6155] done synthesizing module 'stats_pcie_tlp' (43#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_pcie_tlp.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_collect' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_collect.v:34]
	Parameter COUNT bound to: 32 - type: integer 
	Parameter INC_WIDTH bound to: 11 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 5 - type: integer 
	Parameter UPDATE_PERIOD bound to: 1024 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PERIOD_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter ACC_WIDTH bound to: 17 - type: integer 
	Parameter STATE_READ bound to: 2'b00 
	Parameter STATE_WRITE bound to: 2'b01 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_collect.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_collect.v:154]
INFO: [Synth 8-6155] done synthesizing module 'stats_collect' (44#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_collect.v:34]
INFO: [Synth 8-6155] done synthesizing module 'stats_pcie_if' (45#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_pcie_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_dma_if_pcie' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_dma_if_pcie.v:34]
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter READ_OP_TABLE_SIZE bound to: 64 - type: integer 
	Parameter WRITE_OP_TABLE_SIZE bound to: 8 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 5 - type: integer 
	Parameter UPDATE_PERIOD bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stats_dma_latency' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_dma_latency.v:34]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 6 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter STATUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_dma_latency.v:84]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_dma_latency.v:86]
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_latency' (46#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_dma_latency.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_dma_latency__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_dma_latency.v:34]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 6 - type: integer 
	Parameter LEN_WIDTH bound to: 13 - type: integer 
	Parameter STATUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_latency__parameterized0' (46#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_dma_latency.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_dma_latency__parameterized1' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_dma_latency.v:34]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 3 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter STATUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_latency__parameterized1' (46#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_dma_latency.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_dma_latency__parameterized2' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_dma_latency.v:34]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 3 - type: integer 
	Parameter LEN_WIDTH bound to: 13 - type: integer 
	Parameter STATUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_latency__parameterized2' (46#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_dma_latency.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_collect__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_collect.v:34]
	Parameter COUNT bound to: 32 - type: integer 
	Parameter INC_WIDTH bound to: 16 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 5 - type: integer 
	Parameter UPDATE_PERIOD bound to: 1024 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PERIOD_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter ACC_WIDTH bound to: 22 - type: integer 
	Parameter STATE_READ bound to: 2'b00 
	Parameter STATE_WRITE bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_collect.v:154]
INFO: [Synth 8-6155] done synthesizing module 'stats_collect__parameterized0' (46#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_collect.v:34]
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_if_pcie' (47#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_dma_if_pcie.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_arb_mux' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:34]
	Parameter S_COUNT bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 3 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter S_ID_WIDTH bound to: 10 - type: integer 
	Parameter M_ID_WIDTH bound to: 10 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter UPDATE_TID bound to: 0 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter CL_S_COUNT bound to: 2 - type: integer 
	Parameter S_ID_WIDTH_INT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/arbiter.v:34]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/priority_encoder.v:34]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter LEVELS bound to: 2 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (48#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (49#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/arbiter.v:34]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tkeep_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:145]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tlast_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:148]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tdest_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:150]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tuser_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:151]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tkeep_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:278]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tlast_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:279]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:281]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tuser_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:282]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tkeep_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:285]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tlast_reg_reg was removed.  [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:286]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'axis_arb_mux' (50#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_axil_master' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:34]
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter TLP_DATA_WIDTH_BYTES bound to: 32 - type: integer 
	Parameter TLP_DATA_WIDTH_DWORDS bound to: 8 - type: integer 
	Parameter CHUNK_WIDTH bound to: 3 - type: integer 
	Parameter RESP_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter REQ_STATE_IDLE bound to: 3'b000 
	Parameter REQ_STATE_READ_1 bound to: 3'b001 
	Parameter REQ_STATE_READ_2 bound to: 3'b010 
	Parameter REQ_STATE_WRITE_1 bound to: 3'b011 
	Parameter REQ_STATE_WRITE_2 bound to: 3'b100 
	Parameter REQ_STATE_WAIT_END bound to: 3'b101 
	Parameter RESP_STATE_IDLE bound to: 2'b00 
	Parameter RESP_STATE_READ bound to: 2'b01 
	Parameter RESP_STATE_WRITE bound to: 2'b10 
	Parameter RESP_STATE_CPL bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:222]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:224]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:226]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:228]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:230]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:232]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:234]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:236]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:238]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:240]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:242]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:244]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:428]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_req_tlp_hdr_fmt_reg' and it is trimmed from '3' to '2' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:351]
INFO: [Synth 8-6155] done synthesizing module 'pcie_axil_master' (51#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_axil_master.v:34]
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie.v:34]
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 3 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 16 - type: integer 
	Parameter READ_OP_TABLE_SIZE bound to: 64 - type: integer 
	Parameter READ_TX_LIMIT bound to: 8 - type: integer 
	Parameter READ_CPLH_FC_LIMIT bound to: 64 - type: integer 
	Parameter READ_CPLD_FC_LIMIT bound to: 960 - type: integer 
	Parameter WRITE_OP_TABLE_SIZE bound to: 8 - type: integer 
	Parameter WRITE_TX_LIMIT bound to: 8 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter CHECK_BUS_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie_rd' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:34]
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 3 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 16 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 64 - type: integer 
	Parameter TX_LIMIT bound to: 8 - type: integer 
	Parameter CPLH_FC_LIMIT bound to: 64 - type: integer 
	Parameter CPLD_FC_LIMIT bound to: 960 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter CHECK_BUS_NUMBER bound to: 0 - type: integer 
	Parameter RAM_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 32 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter TLP_DATA_WIDTH_BYTES bound to: 32 - type: integer 
	Parameter TLP_DATA_WIDTH_DWORDS bound to: 8 - type: integer 
	Parameter OFFSET_WIDTH bound to: 5 - type: integer 
	Parameter RAM_OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter PCIE_TAG_WIDTH bound to: 6 - type: integer 
	Parameter PCIE_TAG_COUNT_1 bound to: 32 - type: integer 
	Parameter PCIE_TAG_WIDTH_1 bound to: 5 - type: integer 
	Parameter PCIE_TAG_COUNT_2 bound to: 32 - type: integer 
	Parameter PCIE_TAG_WIDTH_2 bound to: 5 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter OP_TABLE_READ_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter TX_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter CL_CPLH_FC_LIMIT bound to: 6 - type: integer 
	Parameter CL_CPLD_FC_LIMIT bound to: 10 - type: integer 
	Parameter STATUS_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter INIT_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter PCIE_ERROR_NONE bound to: 4'b0000 
	Parameter PCIE_ERROR_POISONED bound to: 4'b0001 
	Parameter PCIE_ERROR_BAD_STATUS bound to: 4'b0010 
	Parameter PCIE_ERROR_MISMATCH bound to: 4'b0011 
	Parameter PCIE_ERROR_INVALID_LEN bound to: 4'b0100 
	Parameter PCIE_ERROR_INVALID_ADDR bound to: 4'b0101 
	Parameter PCIE_ERROR_INVALID_TAG bound to: 4'b0110 
	Parameter PCIE_ERROR_FLR bound to: 4'b1000 
	Parameter PCIE_ERROR_TIMEOUT bound to: 4'b1111 
	Parameter DMA_ERROR_NONE bound to: 4'b0000 
	Parameter DMA_ERROR_TIMEOUT bound to: 4'b0001 
	Parameter DMA_ERROR_PARITY bound to: 4'b0010 
	Parameter DMA_ERROR_AXI_RD_SLVERR bound to: 4'b0100 
	Parameter DMA_ERROR_AXI_RD_DECERR bound to: 4'b0101 
	Parameter DMA_ERROR_AXI_WR_SLVERR bound to: 4'b0110 
	Parameter DMA_ERROR_AXI_WR_DECERR bound to: 4'b0111 
	Parameter DMA_ERROR_PCIE_FLR bound to: 4'b1000 
	Parameter DMA_ERROR_PCIE_CPL_POISONED bound to: 4'b1001 
	Parameter DMA_ERROR_PCIE_CPL_STATUS_UR bound to: 4'b1010 
	Parameter DMA_ERROR_PCIE_CPL_STATUS_CA bound to: 4'b1011 
	Parameter REQ_STATE_IDLE bound to: 1'b0 
	Parameter REQ_STATE_START bound to: 1'b1 
	Parameter TLP_STATE_IDLE bound to: 2'b00 
	Parameter TLP_STATE_WRITE bound to: 2'b01 
	Parameter TLP_STATE_WAIT_END bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:389]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:391]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:393]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:395]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:528]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:530]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:532]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:534]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:536]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:538]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:540]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:542]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:549]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:555]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:572]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:574]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:576]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:578]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:580]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:582]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:584]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:586]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:588]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:593]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:1687]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:1689]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:1691]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:1693]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:995]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_cpl_tlp_hdr_tag_reg' and it is trimmed from '10' to '6' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:973]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_cpl_tlp_hdr_requester_id_reg' and it is trimmed from '16' to '8' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:990]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_cpl_tlp_hdr_lower_addr_reg' and it is trimmed from '7' to '2' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:992]
INFO: [Synth 8-4471] merging register 'stat_rd_req_start_valid_reg_reg' into 'pcie_tag_table_start_en_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:505]
INFO: [Synth 8-4471] merging register 'stat_rd_req_finish_valid_reg_reg' into 'finish_tag_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:508]
INFO: [Synth 8-4471] merging register 'm_axis_read_desc_status_valid_reg_reg' into 'stat_rd_op_finish_valid_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:491]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie_rd' (52#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:34]
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie_wr' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:34]
	Parameter TLP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 3 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 16 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 8 - type: integer 
	Parameter TX_LIMIT bound to: 8 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter RAM_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 32 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter TLP_DATA_WIDTH_BYTES bound to: 32 - type: integer 
	Parameter TLP_DATA_WIDTH_DWORDS bound to: 8 - type: integer 
	Parameter OFFSET_WIDTH bound to: 5 - type: integer 
	Parameter RAM_OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter WORD_LEN_WIDTH bound to: 13 - type: integer 
	Parameter CYCLE_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter MASK_FIFO_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 3 - type: integer 
	Parameter TX_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter REQ_STATE_IDLE bound to: 1'b0 
	Parameter REQ_STATE_START bound to: 1'b1 
	Parameter READ_STATE_IDLE bound to: 1'b0 
	Parameter READ_STATE_READ bound to: 1'b1 
	Parameter TLP_STATE_IDLE bound to: 1'b0 
	Parameter TLP_STATE_TRANSFER bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:323]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:433]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:435]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:437]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:439]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:441]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:443]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:445]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:447]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:449]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:451]
INFO: [Synth 8-4471] merging register 'm_axis_write_desc_status_valid_reg_reg' into 'stat_wr_op_finish_valid_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:385]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie_wr' (53#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie' (54#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_msix' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_msix.v:34]
	Parameter IRQ_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter TBL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter PBA_ADDR_WIDTH bound to: 0 - type: integer 
	Parameter PBA_ADDR_WIDTH_INT bound to: 1 - type: integer 
	Parameter INDEX_SHIFT bound to: 3 - type: integer 
	Parameter WORD_SELECT_SHIFT bound to: 2 - type: integer 
	Parameter WORD_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_READ_TBL_1 bound to: 2'b01 
	Parameter STATE_READ_TBL_2 bound to: 2'b10 
	Parameter STATE_SEND_TLP bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_msix.v:195]
INFO: [Synth 8-4471] merging register 's_axil_wready_reg_reg' into 's_axil_awready_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_msix.v:213]
WARNING: [Synth 8-4767] Trying to implement RAM 'pba_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "pba_mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'pcie_msix' (55#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_msix.v:34]
INFO: [Synth 8-6157] synthesizing module 'pulse_merge' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pulse_merge.v:34]
	Parameter INPUT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_merge' (56#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pulse_merge.v:34]
INFO: [Synth 8-6157] synthesizing module 'mqnic_core' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core.v:15]
	Parameter FPGA_ID bound to: 58863763 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 484704259 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1762433129 - type: integer 
	Parameter GIT_HASH bound to: 0 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_COUNT bound to: 2 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_TX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_RX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 1 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 5 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 12 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 3 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 1 - type: integer 
	Parameter LFC_ENABLE bound to: 1 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 65536 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 32768 - type: integer 
	Parameter RX_RAM_SIZE bound to: 32768 - type: integer 
	Parameter DDR_CH bound to: 1 - type: integer 
	Parameter DDR_ENABLE bound to: 0 - type: integer 
	Parameter DDR_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_DDR_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_DDR_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DDR_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DDR_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_DDR_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_DDR_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_WRAP_BURST bound to: 0 - type: integer 
	Parameter HBM_CH bound to: 1 - type: integer 
	Parameter HBM_ENABLE bound to: 0 - type: integer 
	Parameter HBM_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_HBM_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_HBM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_HBM_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_HBM_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_WRAP_BURST bound to: 0 - type: integer 
	Parameter APP_ID bound to: 0 - type: integer 
	Parameter APP_ENABLE bound to: 0 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter APP_GPIO_IN_WIDTH bound to: 32 - type: integer 
	Parameter APP_GPIO_OUT_WIDTH bound to: 32 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter IF_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter MSIX_ENABLE bound to: 1 - type: integer 
	Parameter AXIL_MSIX_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_IF_CTRL_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_CSR_PASSTHROUGH_ENABLE bound to: 0 - type: integer 
	Parameter RB_NEXT_PTR bound to: 16'b0001000000000000 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_APP_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_IF_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 10 - type: integer 
	Parameter IF_COUNT_INT bound to: 2 - type: integer 
	Parameter IF_DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter AXIS_TX_ID_WIDTH bound to: 11 - type: integer 
	Parameter AXIS_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_IF_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_IF_TX_ID_WIDTH bound to: 11 - type: integer 
	Parameter AXIS_IF_RX_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_IF_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_IF_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_IF_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_IF_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter CLK_CYCLES_PER_US bound to: 250 - type: integer 
	Parameter PHC_RB_BASE_ADDR bound to: 256 - type: integer 
	Parameter CLK_RB_BASE_ADDR bound to: 512 - type: integer 
	Parameter CLK_CNT bound to: 4 - type: integer 
	Parameter CTRL_XBAR_MAIN_OFFSET bound to: 0 - type: integer 
	Parameter CTRL_XBAR_APP_OFFSET bound to: 1 - type: integer 
	Parameter CTRL_XBAR_S_COUNT bound to: 1 - type: integer 
	Parameter CSR_XBAR_CSR_OFFSET bound to: 0 - type: integer 
	Parameter CSR_XBAR_MSIX_OFFSET bound to: 1 - type: integer 
	Parameter CSR_XBAR_STAT_OFFSET bound to: 2 - type: integer 
	Parameter CSR_XBAR_PASSTHROUGH_OFFSET bound to: 3 - type: integer 
	Parameter CSR_XBAR_M_COUNT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stats_counter' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_counter.v:34]
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 10 - type: integer 
	Parameter STAT_COUNT_WIDTH bound to: 64 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter PIPELINE bound to: 2 - type: integer 
	Parameter ID_SHIFT bound to: 3 - type: integer 
	Parameter WORD_SELECT_SHIFT bound to: 2 - type: integer 
	Parameter WORD_SELECT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 's_axil_wready_reg_reg' into 's_axil_awready_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_counter.v:144]
INFO: [Synth 8-6155] done synthesizing module 'stats_counter' (57#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/stats_counter.v:34]
WARNING: [Synth 8-689] width (18) of port connection 's_axil_awaddr' does not match port width (16) of module 'stats_counter' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core.v:1420]
WARNING: [Synth 8-689] width (18) of port connection 's_axil_araddr' does not match port width (16) of module 'stats_counter' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core.v:1431]
INFO: [Synth 8-6157] synthesizing module 'dma_if_mux' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_mux.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 14 - type: integer 
	Parameter M_TAG_WIDTH bound to: 15 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_if_mux_rd' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_mux_rd.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 14 - type: integer 
	Parameter M_TAG_WIDTH bound to: 15 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_if_desc_mux' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_desc_mux.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter EXTEND_RAM_SEL bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 14 - type: integer 
	Parameter M_TAG_WIDTH bound to: 15 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 1 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/arbiter.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/priority_encoder.v:34]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter LEVELS bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized0' (57#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter__parameterized0' (57#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_desc_mux' (58#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_desc_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'dma_ram_demux_wr' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_wr.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 1 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_wr.v:103]
INFO: [Synth 8-6155] done synthesizing module 'dma_ram_demux_wr' (59#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_wr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_mux_rd' (60#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_mux_rd.v:34]
INFO: [Synth 8-6157] synthesizing module 'dma_if_mux_wr' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_mux_wr.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 14 - type: integer 
	Parameter M_TAG_WIDTH bound to: 15 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_ram_demux_rd' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_rd.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 1 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_rd.v:102]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_rd.v:306]
INFO: [Synth 8-6155] done synthesizing module 'dma_ram_demux_rd' (61#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_rd.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_mux_wr' (62#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_mux_wr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_mux' (63#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_arb_mux__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter S_ID_WIDTH bound to: 8 - type: integer 
	Parameter M_ID_WIDTH bound to: 9 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter UPDATE_TID bound to: 0 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
	Parameter S_ID_WIDTH_INT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_arb_mux__parameterized0' (63#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ptp_td_leaf' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:34]
	Parameter TS_REL_EN bound to: 0 - type: integer 
	Parameter TS_TOD_EN bound to: 1 - type: integer 
	Parameter TS_FNS_W bound to: 16 - type: integer 
	Parameter TS_REL_NS_W bound to: 48 - type: integer 
	Parameter TS_TOD_S_W bound to: 48 - type: integer 
	Parameter TS_REL_W bound to: 64 - type: integer 
	Parameter TS_TOD_W bound to: 96 - type: integer 
	Parameter TD_SDI_PIPELINE bound to: 0 - type: integer 
	Parameter SYNC_DELAY bound to: 30 - type: integer 
	Parameter TS_NS_W bound to: 48 - type: integer 
	Parameter TS_TOD_NS_W bound to: 30 - type: integer 
	Parameter PERIOD_NS_W bound to: 8 - type: integer 
	Parameter FNS_W bound to: 16 - type: integer 
	Parameter CMP_FNS_W bound to: 4 - type: integer 
	Parameter SRC_FNS_W bound to: 12 - type: integer 
	Parameter LOG_RATE bound to: 3 - type: integer 
	Parameter PHASE_CNT_W bound to: 3 - type: integer 
	Parameter PHASE_ACC_W bound to: 19 - type: integer 
	Parameter LOAD_CNT_W bound to: 4 - type: integer 
	Parameter LOG_SAMPLE_SYNC_RATE bound to: 4 - type: integer 
	Parameter SAMPLE_ACC_W bound to: 6 - type: integer 
	Parameter LOG_PHASE_ERR_RATE bound to: 3 - type: integer 
	Parameter PHASE_ERR_ACC_W bound to: 5 - type: integer 
	Parameter DST_SYNC_LOCK_W bound to: 5 - type: integer 
	Parameter FREQ_LOCK_W bound to: 5 - type: integer 
	Parameter PTP_LOCK_W bound to: 8 - type: integer 
	Parameter TIME_ERR_INT_W bound to: 24 - type: integer 
	Parameter NS_PER_S bound to: 31'b0111011100110101100101000000000 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:188]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:190]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:192]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:307]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:309]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:311]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:313]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:315]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:317]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:320]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:322]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:324]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:326]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:328]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:330]
INFO: [Synth 8-226] default block is never used [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:430]
INFO: [Synth 8-226] default block is never used [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:858]
INFO: [Synth 8-6155] done synthesizing module 'ptp_td_leaf' (64#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:34]
INFO: [Synth 8-6157] synthesizing module 'mqnic_interface' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:15]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter SCHEDULERS bound to: 1 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 1 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 5 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 12 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 3 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter TX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter TX_DESC_FIFO_SIZE bound to: 128 - type: integer 
	Parameter RX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter RX_DESC_FIFO_SIZE bound to: 128 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 3 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 1 - type: integer 
	Parameter LFC_ENABLE bound to: 1 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 65536 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 32768 - type: integer 
	Parameter RX_RAM_SIZE bound to: 32768 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_IF_ENABLE bound to: 1'b0 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_SYNC_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_SYNC_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_IF_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_IF_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_IF_TX_ID_WIDTH bound to: 11 - type: integer 
	Parameter AXIS_IF_RX_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_IF_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_IF_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_IF_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_IF_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter EVENT_SIZE bound to: 32 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter EVENT_SOURCE_WIDTH bound to: 16 - type: integer 
	Parameter EVENT_TYPE_WIDTH bound to: 16 - type: integer 
	Parameter MAX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter REQ_TAG_WIDTH_INT bound to: 5 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH_INT bound to: 5 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH_INT bound to: 5 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter CPL_QUEUE_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_RX_INDIR_TBL_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_EQM_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_CQM_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_TX_QM_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_RX_QM_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_SCHED_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_CSR_BASE_ADDR bound to: 0 - type: integer 
	Parameter AXIL_CTRL_BASE_ADDR bound to: 262144 - type: integer 
	Parameter AXIL_RX_INDIR_TBL_BASE_ADDR bound to: 524288 - type: integer 
	Parameter AXIL_EQM_BASE_ADDR bound to: 786432 - type: integer 
	Parameter AXIL_CQM_BASE_ADDR bound to: 1048576 - type: integer 
	Parameter AXIL_TX_QM_BASE_ADDR bound to: 2097152 - type: integer 
	Parameter AXIL_RX_QM_BASE_ADDR bound to: 3145728 - type: integer 
	Parameter AXIL_SCHED_BASE_ADDR bound to: 4194304 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 262144 - type: integer 
	Parameter RBB bound to: 0 - type: integer 
	Parameter RX_RB_BASE_ADDR bound to: 262400 - type: integer 
	Parameter PORT_RB_BASE_ADDR bound to: 266240 - type: integer 
	Parameter PORT_RB_STRIDE bound to: 16'b0001000000000000 
	Parameter SCHED_RB_BASE_ADDR bound to: 270336 - type: integer 
	Parameter SCHED_RB_STRIDE bound to: 16'b0001000000000000 
	Parameter TX_FIFO_DEPTH_WIDTH bound to: 16 - type: integer 
	Parameter RX_FIFO_DEPTH_WIDTH bound to: 17 - type: integer 
	Parameter AXIL_S_COUNT bound to: 1 - type: integer 
	Parameter AXIL_M_COUNT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mqnic_tx_scheduler_block' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_tx_scheduler_block_rr.v:15]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter INDEX bound to: 0 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 1 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 3 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter TX_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 270336 - type: integer 
	Parameter RB_NEXT_PTR bound to: 0 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_OFFSET bound to: 4194304 - type: integer 
	Parameter AXIS_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter SCHED_COUNT bound to: 1 - type: integer 
	Parameter AXIL_SCHED_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter RBB bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tx_scheduler_rr' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:15]
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter SCHED_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter QUEUE_COUNT bound to: 2048 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 2 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:189]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:191]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:193]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:195]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:197]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:217]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:219]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:34]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 11 - type: integer 
	Parameter LAST_OFFSET bound to: 11 - type: integer 
	Parameter ID_OFFSET bound to: 11 - type: integer 
	Parameter DEST_OFFSET bound to: 11 - type: integer 
	Parameter USER_OFFSET bound to: 11 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:256]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:257]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (65#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:34]
WARNING: [Synth 8-350] instance 'doorbell_fifo' of module 'axis_fifo' requires 25 connections, but only 21 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:270]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:34]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 11 - type: integer 
	Parameter LAST_OFFSET bound to: 11 - type: integer 
	Parameter ID_OFFSET bound to: 11 - type: integer 
	Parameter DEST_OFFSET bound to: 11 - type: integer 
	Parameter USER_OFFSET bound to: 11 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:256]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:257]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized0' (65#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:34]
WARNING: [Synth 8-350] instance 'rr_fifo' of module 'axis_fifo' requires 25 connections, but only 21 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:319]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized1' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/priority_encoder.v:34]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter LEVELS bound to: 5 - type: integer 
	Parameter W bound to: 32 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized1' (65#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/priority_encoder.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'write_data_pipeline_reg_reg[2]' and it is trimmed from '32' to '2' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:824]
WARNING: [Synth 8-3936] Found unconnected internal register 'write_data_pipeline_next_reg[2]' and it is trimmed from '32' to '2' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:396]
WARNING: [Synth 8-3936] Found unconnected internal register 'write_data_pipeline_reg_reg[1]' and it is trimmed from '32' to '2' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:824]
WARNING: [Synth 8-3936] Found unconnected internal register 'write_data_pipeline_next_reg[1]' and it is trimmed from '32' to '2' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:396]
WARNING: [Synth 8-3936] Found unconnected internal register 'write_data_pipeline_reg_reg[0]' and it is trimmed from '32' to '2' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:824]
WARNING: [Synth 8-3936] Found unconnected internal register 'write_strobe_pipeline_reg_reg[2]' and it is trimmed from '4' to '1' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:825]
WARNING: [Synth 8-3936] Found unconnected internal register 'write_strobe_pipeline_next_reg[2]' and it is trimmed from '4' to '1' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:397]
WARNING: [Synth 8-3936] Found unconnected internal register 'write_strobe_pipeline_reg_reg[1]' and it is trimmed from '4' to '1' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:825]
WARNING: [Synth 8-3936] Found unconnected internal register 'write_strobe_pipeline_next_reg[1]' and it is trimmed from '4' to '1' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:397]
WARNING: [Synth 8-3936] Found unconnected internal register 'write_strobe_pipeline_reg_reg[0]' and it is trimmed from '4' to '1' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:825]
INFO: [Synth 8-4471] merging register 's_axil_wready_reg_reg' into 's_axil_awready_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:240]
WARNING: [Synth 8-4767] Trying to implement RAM 'op_table_doorbell_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "op_table_doorbell_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'tx_scheduler_rr' (66#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_scheduler_rr.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mqnic_tx_scheduler_block' (67#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_tx_scheduler_block_rr.v:15]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (20) of module 'mqnic_tx_scheduler_block' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:2314]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (20) of module 'mqnic_tx_scheduler_block' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:2325]
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter PFC_ENABLE bound to: 1 - type: integer 
	Parameter LFC_ENABLE bound to: 1 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 65536 - type: integer 
	Parameter TX_FIFO_DEPTH_WIDTH bound to: 16 - type: integer 
	Parameter RX_FIFO_DEPTH_WIDTH bound to: 17 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1'b0 
	Parameter REG_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 266240 - type: integer 
	Parameter RB_NEXT_PTR bound to: 270336 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_SYNC_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_SYNC_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter RBB bound to: 4096 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter PFC_ENABLE bound to: 1 - type: integer 
	Parameter LFC_ENABLE bound to: 1 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1'b0 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_SYNC_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 12 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 16 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 96 - type: integer 
	Parameter LAST_OFFSET bound to: 96 - type: integer 
	Parameter ID_OFFSET bound to: 96 - type: integer 
	Parameter DEST_OFFSET bound to: 112 - type: integer 
	Parameter USER_OFFSET bound to: 112 - type: integer 
	Parameter WIDTH bound to: 112 - type: integer 
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:346]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:347]
INFO: [Synth 8-4471] merging register 'm_depth_commit_reg_reg[5:0]' into 'm_depth_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:350]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (68#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:34]
WARNING: [Synth 8-350] instance 'tx_cpl_fifo_inst' of module 'axis_async_fifo' requires 34 connections, but only 26 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_port_tx.v:238]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 12 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 16 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter LENGTH bound to: 0 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_pipeline_fifo' (69#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_pipeline_fifo.v:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter LENGTH bound to: 0 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_pipeline_fifo__parameterized0' (69#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_pipeline_fifo.v:34]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 0 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 1 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter S_BYTE_LANES bound to: 8 - type: integer 
	Parameter M_BYTE_LANES bound to: 8 - type: integer 
	Parameter S_BYTE_SIZE bound to: 8 - type: integer 
	Parameter M_BYTE_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 0 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 1 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 64 - type: integer 
	Parameter LAST_OFFSET bound to: 72 - type: integer 
	Parameter ID_OFFSET bound to: 73 - type: integer 
	Parameter DEST_OFFSET bound to: 73 - type: integer 
	Parameter USER_OFFSET bound to: 73 - type: integer 
	Parameter WIDTH bound to: 90 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (69#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (70#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo_adapter.v:34]
	Parameter PFC_ENABLE bound to: 1 - type: integer 
	Parameter LFC_ENABLE bound to: 1 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mqnic_l2_egress' (71#1) [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_l2_egress.v:15]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 1 - type: integer 
	Parameter LFC_ENABLE bound to: 1 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1'b0 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 0 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_SYNC_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter PFC_ENABLE bound to: 1 - type: integer 
	Parameter LFC_ENABLE bound to: 1 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_USE_READY bound to: 0 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 0 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 1'b1 
	Parameter PAUSE_ENABLE bound to: 1 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter S_BYTE_LANES bound to: 8 - type: integer 
	Parameter M_BYTE_LANES bound to: 8 - type: integer 
	Parameter S_BYTE_SIZE bound to: 8 - type: integer 
	Parameter M_BYTE_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 0 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 1'b1 
	Parameter PAUSE_ENABLE bound to: 1 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 64 - type: integer 
	Parameter LAST_OFFSET bound to: 72 - type: integer 
	Parameter ID_OFFSET bound to: 73 - type: integer 
	Parameter DEST_OFFSET bound to: 73 - type: integer 
	Parameter USER_OFFSET bound to: 73 - type: integer 
	Parameter WIDTH bound to: 170 - type: integer 
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'bad_frame_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:347]
INFO: [Synth 8-4471] merging register 'm_depth_commit_reg_reg[5:0]' into 'm_depth_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:350]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter LENGTH bound to: 0 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-4471] merging register 'rx_pfc_ack_reg_reg[7:0]' into 'tx_pfc_req_reg_reg[7:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_port.v:458]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 5 - type: integer 
	Parameter LAST_OFFSET bound to: 5 - type: integer 
	Parameter ID_OFFSET bound to: 5 - type: integer 
	Parameter DEST_OFFSET bound to: 5 - type: integer 
	Parameter USER_OFFSET bound to: 5 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:256]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:257]
WARNING: [Synth 8-350] instance 'irq_fifo' of module 'axis_fifo' requires 25 connections, but only 21 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:944]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
	Parameter TIMEOUT_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
	Parameter TIMEOUT_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (18) of module 'axil_reg_if' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1000]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (18) of module 'axil_reg_if' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1011]
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010 
	Parameter M_CONNECT_READ bound to: 8'b11111111 
	Parameter M_CONNECT_WRITE bound to: 8'b11111111 
	Parameter M_ISSUE bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter S_AW_REG_TYPE bound to: 2'b00 
	Parameter S_W_REG_TYPE bound to: 2'b00 
	Parameter S_B_REG_TYPE bound to: 2'b01 
	Parameter S_AR_REG_TYPE bound to: 2'b00 
	Parameter S_R_REG_TYPE bound to: 2'b10 
	Parameter M_AW_REG_TYPE bound to: 16'b0101010101010101 
	Parameter M_W_REG_TYPE bound to: 16'b1010101010101010 
	Parameter M_B_REG_TYPE bound to: 16'b0000000000000000 
	Parameter M_AR_REG_TYPE bound to: 16'b0101010101010101 
	Parameter M_R_REG_TYPE bound to: 16'b0000000000000000 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010 
	Parameter M_CONNECT bound to: 8'b11111111 
	Parameter M_ISSUE bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter S_AW_REG_TYPE bound to: 2'b00 
	Parameter S_W_REG_TYPE bound to: 2'b00 
	Parameter S_B_REG_TYPE bound to: 2'b01 
	Parameter M_AW_REG_TYPE bound to: 16'b0101010101010101 
	Parameter M_W_REG_TYPE bound to: 16'b1010101010101010 
	Parameter M_B_REG_TYPE bound to: 16'b0000000000000000 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 3 - type: integer 
	Parameter M_COUNT_P1 bound to: 9 - type: integer 
	Parameter CL_M_COUNT_P1 bound to: 4 - type: integer 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010 
	Parameter M_CONNECT bound to: 8'b11111111 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter WC_OUTPUT bound to: 1 - type: integer 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 3 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 184'b1000000000000000000000001100000000000000000000010000000000000000000000010000000000000000000000011000000000000000000000100000000000000000000000100000000000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b00 
	Parameter W_REG_TYPE bound to: 2'b00 
	Parameter B_REG_TYPE bound to: 2'b01 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter LEVELS bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b01 
	Parameter W_REG_TYPE bound to: 2'b10 
	Parameter B_REG_TYPE bound to: 2'b00 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010 
	Parameter M_CONNECT bound to: 8'b11111111 
	Parameter M_ISSUE bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter S_AR_REG_TYPE bound to: 2'b00 
	Parameter S_R_REG_TYPE bound to: 2'b10 
	Parameter M_AR_REG_TYPE bound to: 16'b0101010101010101 
	Parameter M_R_REG_TYPE bound to: 16'b0000000000000000 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 3 - type: integer 
	Parameter M_COUNT_P1 bound to: 9 - type: integer 
	Parameter CL_M_COUNT_P1 bound to: 4 - type: integer 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010 
	Parameter M_CONNECT bound to: 8'b11111111 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter WC_OUTPUT bound to: 0 - type: integer 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 3 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 184'b1000000000000000000000001100000000000000000000010000000000000000000000010000000000000000000000011000000000000000000000100000000000000000000000100000000000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b00 
	Parameter R_REG_TYPE bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b01 
	Parameter R_REG_TYPE bound to: 2'b00 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 0 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 13 - type: integer 
	Parameter M_TAG_WIDTH bound to: 14 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter EXTEND_RAM_SEL bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 0 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 13 - type: integer 
	Parameter M_TAG_WIDTH bound to: 14 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 1 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 0 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 1 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-689] width (4) of port connection 's_axis_write_desc_ram_sel' does not match port width (2) of module 'dma_if_mux_wr__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1330]
WARNING: [Synth 8-689] width (4) of port connection 'ram_rd_cmd_sel' does not match port width (2) of module 'dma_if_mux_wr__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1360]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter EVENT_WIDTH bound to: 5 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter QUEUE_COUNT bound to: 32 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter CL_CPL_SIZE bound to: 5 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-4471] merging register 's_axil_wready_reg_reg' into 's_axil_awready_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/cpl_queue_manager.v:255]
WARNING: [Synth 8-689] width (12) of port connection 's_axis_enqueue_req_queue' does not match port width (5) of module 'cpl_queue_manager' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1392]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (18) of module 'cpl_queue_manager' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1430]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (18) of module 'cpl_queue_manager' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1441]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 13 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CL_DESC_TABLE_SIZE bound to: 5 - type: integer 
	Parameter DESC_PTR_MASK bound to: 5'b11111 
	Parameter CL_PORTS bound to: 0 - type: integer 
WARNING: [Synth 8-689] width (12) of port connection 's_axis_req_queue' does not match port width (5) of module 'cpl_write' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1483]
WARNING: [Synth 8-689] width (5) of port connection 'm_axis_req_status_tag' does not match port width (7) of module 'cpl_write' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1492]
WARNING: [Synth 8-689] width (12) of port connection 'm_axis_cpl_enqueue_req_queue' does not match port width (5) of module 'cpl_write' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1500]
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 3 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 21 - type: integer 
	Parameter LAST_OFFSET bound to: 21 - type: integer 
	Parameter ID_OFFSET bound to: 21 - type: integer 
	Parameter DEST_OFFSET bound to: 21 - type: integer 
	Parameter USER_OFFSET bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:256]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:257]
WARNING: [Synth 8-350] instance 'event_fifo' of module 'axis_fifo' requires 25 connections, but only 21 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1575]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 12 - type: integer 
	Parameter EVENT_WIDTH bound to: 5 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter QUEUE_COUNT bound to: 4096 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter CL_CPL_SIZE bound to: 5 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-4471] merging register 's_axil_wready_reg_reg' into 's_axil_awready_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/cpl_queue_manager.v:255]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_event_source' does not match port width (12) of module 'cpl_queue_manager__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1659]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (20) of module 'cpl_queue_manager__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1666]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (20) of module 'cpl_queue_manager__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1677]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 12 - type: integer 
	Parameter S_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter M_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 13 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 12 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CL_DESC_TABLE_SIZE bound to: 5 - type: integer 
	Parameter DESC_PTR_MASK bound to: 5'b11111 
	Parameter CL_PORTS bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter CPL_INDEX_WIDTH bound to: 12 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter QUEUE_COUNT bound to: 2048 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter CL_DESC_SIZE bound to: 4 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/queue_manager.v:469]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/queue_manager.v:545]
INFO: [Synth 8-4471] merging register 's_axil_wready_reg_reg' into 's_axil_awready_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/queue_manager.v:255]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (20) of module 'queue_manager' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1904]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (20) of module 'queue_manager' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1915]
WARNING: [Synth 8-350] instance 'tx_qm_inst' of module 'queue_manager' requires 43 connections, but only 42 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1861]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CPL_INDEX_WIDTH bound to: 12 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter QUEUE_COUNT bound to: 256 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter CL_DESC_SIZE bound to: 4 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/queue_manager.v:469]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/queue_manager.v:545]
INFO: [Synth 8-4471] merging register 's_axil_wready_reg_reg' into 's_axil_awready_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/queue_manager.v:255]
WARNING: [Synth 8-689] width (11) of port connection 's_axis_dequeue_req_queue' does not match port width (8) of module 'queue_manager__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1953]
WARNING: [Synth 8-689] width (11) of port connection 'm_axis_dequeue_resp_queue' does not match port width (8) of module 'queue_manager__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1961]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (20) of module 'queue_manager__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1989]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (20) of module 'queue_manager__parameterized0' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:2000]
WARNING: [Synth 8-350] instance 'rx_qm_inst' of module 'queue_manager' requires 43 connections, but only 42 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:1946]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter CPL_QUEUE_INDEX_WIDTH bound to: 12 - type: integer 
	Parameter S_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter M_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter CPL_QUEUE_INDEX_WIDTH bound to: 12 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter CL_DESC_TABLE_SIZE bound to: 5 - type: integer 
	Parameter DESC_PTR_MASK bound to: 5'b11111 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter CL_DESC_SIZE bound to: 4 - type: integer 
	Parameter SIZE bound to: 4096 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE bound to: 2 - type: integer 
	Parameter INT_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 32 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 16 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter PART_COUNT bound to: 4 - type: integer 
	Parameter PART_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter PART_OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter PARTS_PER_SEG bound to: 2 - type: integer 
	Parameter SEGS_PER_PART bound to: 1 - type: integer 
	Parameter OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter OFFSET_MASK bound to: 15 - type: integer 
	Parameter ADDR_MASK bound to: 15'b111111111110000 
	Parameter CYCLE_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter READ_STATE_IDLE bound to: 1'b0 
	Parameter READ_STATE_READ bound to: 1'b1 
	Parameter AXIS_STATE_IDLE bound to: 1'b0 
	Parameter AXIS_STATE_READ bound to: 1'b1 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter CQN_WIDTH bound to: 12 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter TX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter TX_DESC_FIFO_SIZE bound to: 128 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 32768 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_TX_ID_WIDTH bound to: 11 - type: integer 
	Parameter AXIS_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter DMA_CLIENT_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_OFFSET bound to: 128 - type: integer 
	Parameter LAST_OFFSET bound to: 144 - type: integer 
	Parameter ID_OFFSET bound to: 145 - type: integer 
	Parameter DEST_OFFSET bound to: 150 - type: integer 
	Parameter USER_OFFSET bound to: 150 - type: integer 
	Parameter WIDTH bound to: 150 - type: integer 
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:256]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:257]
WARNING: [Synth 8-350] instance 'tx_desc_fifo' of module 'axis_fifo' requires 25 connections, but only 21 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface_tx.v:214]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter DMA_CLIENT_TAG_WIDTH bound to: 5 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter CQN_WIDTH bound to: 12 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter TX_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter TX_BUFFER_SIZE bound to: 32768 - type: integer 
	Parameter TX_BUFFER_STEP_SIZE bound to: 64 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_TX_ID_WIDTH bound to: 11 - type: integer 
	Parameter AXIS_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter CL_DESC_TABLE_SIZE bound to: 5 - type: integer 
	Parameter DESC_PTR_MASK bound to: 5'b11111 
	Parameter CL_MAX_TX_SIZE bound to: 14 - type: integer 
	Parameter CL_TX_BUFFER_SIZE bound to: 15 - type: integer 
	Parameter TX_BUFFER_PTR_MASK bound to: 15'b111111111111111 
	Parameter TX_BUFFER_PTR_MASK_LOWER bound to: 6'b111111 
	Parameter TX_BUFFER_PTR_MASK_UPPER bound to: 15'b111111111000000 
	Parameter CL_MAX_DESC_REQ bound to: 4 - type: integer 
	Parameter SIZE bound to: 32768 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE bound to: 2 - type: integer 
	Parameter INT_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 11 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 17 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 32 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter PART_COUNT bound to: 8 - type: integer 
	Parameter PART_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter PART_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter PARTS_PER_SEG bound to: 4 - type: integer 
	Parameter SEGS_PER_PART bound to: 1 - type: integer 
	Parameter OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter OFFSET_MASK bound to: 7 - type: integer 
	Parameter ADDR_MASK bound to: 15'b111111111111000 
	Parameter CYCLE_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter READ_STATE_IDLE bound to: 1'b0 
	Parameter READ_STATE_READ bound to: 1'b1 
	Parameter AXIS_STATE_IDLE bound to: 1'b0 
	Parameter AXIS_STATE_READ bound to: 1'b1 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 11 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 17 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 3 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 17 - type: integer 
	Parameter LAST_OFFSET bound to: 17 - type: integer 
	Parameter ID_OFFSET bound to: 17 - type: integer 
	Parameter DEST_OFFSET bound to: 17 - type: integer 
	Parameter USER_OFFSET bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:256]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:257]
WARNING: [Synth 8-350] instance 'tx_csum_cmd_fifo' of module 'axis_fifo' requires 25 connections, but only 21 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_egress.v:90]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 11 - type: integer 
	Parameter DEST_ENABLE bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter USE_INIT_VALUE bound to: 0 - type: integer 
	Parameter DATA_FIFO_DEPTH bound to: 9214 - type: integer 
	Parameter CHECKSUM_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter LEVELS bound to: 3 - type: integer 
	Parameter DEPTH bound to: 9214 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 11 - type: integer 
	Parameter DEST_ENABLE bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 64 - type: integer 
	Parameter LAST_OFFSET bound to: 72 - type: integer 
	Parameter ID_OFFSET bound to: 73 - type: integer 
	Parameter DEST_OFFSET bound to: 84 - type: integer 
	Parameter USER_OFFSET bound to: 88 - type: integer 
	Parameter WIDTH bound to: 105 - type: integer 
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:256]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:257]
WARNING: [Synth 8-350] instance 'data_fifo' of module 'axis_fifo' requires 25 connections, but only 21 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_checksum.v:183]
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 25 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 25 - type: integer 
	Parameter LAST_OFFSET bound to: 25 - type: integer 
	Parameter ID_OFFSET bound to: 25 - type: integer 
	Parameter DEST_OFFSET bound to: 25 - type: integer 
	Parameter USER_OFFSET bound to: 25 - type: integer 
	Parameter WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:256]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:257]
WARNING: [Synth 8-350] instance 'csum_fifo' of module 'axis_fifo' requires 25 connections, but only 21 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_checksum.v:221]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 11 - type: integer 
	Parameter CQN_WIDTH bound to: 12 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter RX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter RX_DESC_FIFO_SIZE bound to: 128 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter RX_RAM_SIZE bound to: 32768 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 262400 - type: integer 
	Parameter RB_NEXT_PTR bound to: 266240 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_BASE_ADDR bound to: 524288 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_RX_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter DMA_CLIENT_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter RX_HASH_WIDTH bound to: 32 - type: integer 
	Parameter RX_HASH_TYPE_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_HASH_OFFSET bound to: 97 - type: integer 
	Parameter TUSER_HASH_TYPE_OFFSET bound to: 129 - type: integer 
	Parameter INT_AXIS_RX_USER_WIDTH bound to: 133 - type: integer 
WARNING: [Synth 8-350] instance 'rx_desc_fifo' of module 'axis_fifo' requires 25 connections, but only 21 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface_rx.v:250]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter DMA_CLIENT_TAG_WIDTH bound to: 5 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter CQN_WIDTH bound to: 12 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter RX_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter RX_BUFFER_SIZE bound to: 32768 - type: integer 
	Parameter RX_BUFFER_STEP_SIZE bound to: 64 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 262400 - type: integer 
	Parameter RB_NEXT_PTR bound to: 266240 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_BASE_ADDR bound to: 524288 - type: integer 
	Parameter AXIS_RX_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 133 - type: integer 
	Parameter CL_DESC_TABLE_SIZE bound to: 5 - type: integer 
	Parameter DESC_PTR_MASK bound to: 5'b11111 
	Parameter CL_MAX_RX_SIZE bound to: 14 - type: integer 
	Parameter CL_RX_BUFFER_SIZE bound to: 15 - type: integer 
	Parameter RX_BUFFER_PTR_MASK bound to: 15'b111111111111111 
	Parameter RX_BUFFER_PTR_MASK_LOWER bound to: 6'b111111 
	Parameter RX_BUFFER_PTR_MASK_UPPER bound to: 15'b111111111000000 
	Parameter CL_MAX_DESC_REQ bound to: 4 - type: integer 
	Parameter RX_HASH_WIDTH bound to: 32 - type: integer 
	Parameter RX_HASH_TYPE_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_PTP_TS_OFFSET bound to: 1 - type: integer 
	Parameter TUSER_HASH_OFFSET bound to: 97 - type: integer 
	Parameter TUSER_HASH_TYPE_OFFSET bound to: 129 - type: integer 
	Parameter INT_TUSER_WIDTH bound to: 133 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 9 - type: integer 
	Parameter HASH_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 6 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 262400 - type: integer 
	Parameter RB_NEXT_PTR bound to: 266240 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_BASE_ADDR bound to: 524288 - type: integer 
	Parameter CL_PORTS bound to: 0 - type: integer 
	Parameter FULL_TABLE_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter RBB bound to: 256 - type: integer 
INFO: [Synth 8-4471] merging register 's_axil_wready_reg_reg' into 's_axil_awready_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_rx_queue_map.v:319]
WARNING: [Synth 8-689] width (133) of port connection 'req_hash' does not match port width (32) of module 'mqnic_rx_queue_map' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/rx_engine.v:557]
WARNING: [Synth 8-689] width (11) of port connection 'm_axis_desc_req_queue' does not match port width (8) of module 'rx_engine' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface_rx.v:432]
WARNING: [Synth 8-689] width (11) of port connection 's_axis_desc_req_status_queue' does not match port width (8) of module 'rx_engine' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface_rx.v:440]
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 9 - type: integer 
	Parameter S_AXIS_USER_WIDTH bound to: 97 - type: integer 
	Parameter M_AXIS_USER_WIDTH bound to: 133 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter RX_HASH_WIDTH bound to: 32 - type: integer 
	Parameter RX_HASH_TYPE_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_HASH_OFFSET bound to: 97 - type: integer 
	Parameter TUSER_HASH_TYPE_OFFSET bound to: 129 - type: integer 
	Parameter INT_TUSER_WIDTH bound to: 133 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CYCLE_COUNT bound to: 5 - type: integer 
	Parameter PTR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 5 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 36 - type: integer 
	Parameter LAST_OFFSET bound to: 36 - type: integer 
	Parameter ID_OFFSET bound to: 36 - type: integer 
	Parameter DEST_OFFSET bound to: 36 - type: integer 
	Parameter USER_OFFSET bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:256]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:257]
WARNING: [Synth 8-350] instance 'rx_hash_fifo' of module 'axis_fifo' requires 25 connections, but only 21 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_ingress.v:123]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter START_OFFSET bound to: 14 - type: integer 
	Parameter LEVELS bound to: 3 - type: integer 
	Parameter OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 2 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 16 - type: integer 
	Parameter LAST_OFFSET bound to: 16 - type: integer 
	Parameter ID_OFFSET bound to: 16 - type: integer 
	Parameter DEST_OFFSET bound to: 16 - type: integer 
	Parameter USER_OFFSET bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:256]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:257]
WARNING: [Synth 8-350] instance 'rx_csum_fifo' of module 'axis_fifo' requires 25 connections, but only 21 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_ingress.v:190]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 9 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 64 - type: integer 
	Parameter LAST_OFFSET bound to: 72 - type: integer 
	Parameter ID_OFFSET bound to: 73 - type: integer 
	Parameter DEST_OFFSET bound to: 74 - type: integer 
	Parameter USER_OFFSET bound to: 83 - type: integer 
	Parameter WIDTH bound to: 180 - type: integer 
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:256]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:257]
WARNING: [Synth 8-350] instance 'rx_hash_data_fifo' of module 'axis_fifo' requires 25 connections, but only 21 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_ingress.v:252]
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 133 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 32 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter PART_COUNT bound to: 8 - type: integer 
	Parameter PART_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter PART_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter PARTS_PER_SEG bound to: 4 - type: integer 
	Parameter SEGS_PER_PART bound to: 1 - type: integer 
	Parameter OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter OFFSET_MASK bound to: 7 - type: integer 
	Parameter ADDR_MASK bound to: 15'b111111111111000 
	Parameter CYCLE_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter STATUS_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WRITE bound to: 2'b01 
	Parameter STATE_DROP_DATA bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:314]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (18) of module 'mqnic_interface_rx' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:2745]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (18) of module 'mqnic_interface_rx' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:2756]
	Parameter FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter FIFO_DEPTH_WIDTH bound to: 16 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 11 - type: integer 
	Parameter M_DEST_WIDTH bound to: 4 - type: integer 
	Parameter S_DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
	Parameter S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 11 - type: integer 
	Parameter DEST_ENABLE bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter S_BYTE_LANES bound to: 8 - type: integer 
	Parameter M_BYTE_LANES bound to: 8 - type: integer 
	Parameter S_BYTE_SIZE bound to: 8 - type: integer 
	Parameter M_BYTE_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 11 - type: integer 
	Parameter DEST_ENABLE bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_OFFSET bound to: 64 - type: integer 
	Parameter LAST_OFFSET bound to: 72 - type: integer 
	Parameter ID_OFFSET bound to: 73 - type: integer 
	Parameter DEST_OFFSET bound to: 84 - type: integer 
	Parameter USER_OFFSET bound to: 88 - type: integer 
	Parameter WIDTH bound to: 105 - type: integer 
WARNING: [Synth 8-689] width (17) of port connection 'status_depth' does not match port width (16) of module 'tx_fifo' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_interface.v:3061]
	Parameter FIFO_DEPTH bound to: 65536 - type: integer 
	Parameter FIFO_DEPTH_WIDTH bound to: 17 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter S_ID_WIDTH bound to: 1 - type: integer 
	Parameter M_ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 9 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter DEPTH bound to: 65536 - type: integer 
	Parameter S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 9 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter S_BYTE_LANES bound to: 8 - type: integer 
	Parameter M_BYTE_LANES bound to: 8 - type: integer 
	Parameter S_BYTE_SIZE bound to: 8 - type: integer 
	Parameter M_BYTE_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 65536 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 9 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_OFFSET bound to: 64 - type: integer 
	Parameter LAST_OFFSET bound to: 72 - type: integer 
	Parameter ID_OFFSET bound to: 73 - type: integer 
	Parameter DEST_OFFSET bound to: 74 - type: integer 
	Parameter USER_OFFSET bound to: 74 - type: integer 
	Parameter WIDTH bound to: 171 - type: integer 
WARNING: [Synth 8-689] width (24) of port connection 's_axil_awaddr' does not match port width (23) of module 'mqnic_interface' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core.v:3240]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_araddr' does not match port width (23) of module 'mqnic_interface' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core.v:3251]
WARNING: [Synth 8-689] width (18) of port connection 'm_axil_csr_awaddr' does not match port width (23) of module 'mqnic_interface' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core.v:3263]
WARNING: [Synth 8-689] width (18) of port connection 'm_axil_csr_araddr' does not match port width (23) of module 'mqnic_interface' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core.v:3274]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_awaddr' does not match port width (23) of module 'mqnic_interface' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core.v:3240]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_araddr' does not match port width (23) of module 'mqnic_interface' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core.v:3251]
WARNING: [Synth 8-689] width (18) of port connection 'm_axil_csr_awaddr' does not match port width (23) of module 'mqnic_interface' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core.v:3263]
WARNING: [Synth 8-689] width (18) of port connection 'm_axil_csr_araddr' does not match port width (23) of module 'mqnic_interface' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core.v:3274]
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 1 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 256 - type: integer 
	Parameter RB_NEXT_PTR bound to: 512 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 384 - type: integer 
	Parameter RB_NEXT_PTR bound to: 512 - type: integer 
	Parameter RBB bound to: 384 - type: integer 
	Parameter FNS_ENABLE bound to: 0 - type: integer 
	Parameter OUT_START_S bound to: 0 - type: integer 
	Parameter OUT_START_NS bound to: 0 - type: integer 
	Parameter OUT_START_FNS bound to: 0 - type: integer 
	Parameter OUT_PERIOD_S bound to: 1 - type: integer 
	Parameter OUT_PERIOD_NS bound to: 0 - type: integer 
	Parameter OUT_PERIOD_FNS bound to: 0 - type: integer 
	Parameter OUT_WIDTH_S bound to: 0 - type: integer 
	Parameter OUT_WIDTH_NS bound to: 500000000 - type: integer 
	Parameter OUT_WIDTH_FNS bound to: 0 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_UPDATE_RISE_1 bound to: 3'b001 
	Parameter STATE_UPDATE_RISE_2 bound to: 3'b010 
	Parameter STATE_UPDATE_FALL_1 bound to: 3'b011 
	Parameter STATE_UPDATE_FALL_2 bound to: 3'b100 
	Parameter STATE_WAIT_EDGE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_perout.v:157]
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 256 - type: integer 
	Parameter RB_NEXT_PTR bound to: 384 - type: integer 
	Parameter PTP_FNS_WIDTH bound to: 32 - type: integer 
	Parameter PTP_CLK_PERIOD_NS bound to: 6 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_REM bound to: 34 - type: integer 
	Parameter PTP_CLK_PERIOD_FNS bound to: 64'b0000000000000000000000000000000000110100110000000110001101001100 
	Parameter PTP_CLK_PERIOD_FNS_REM bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter RBB bound to: 256 - type: integer 
	Parameter PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter INC_NS_W bound to: 17 - type: integer 
	Parameter FNS_W bound to: 32 - type: integer 
	Parameter PERIOD_NS bound to: 6 - type: integer 
	Parameter PERIOD_NS_REM bound to: 34 - type: integer 
	Parameter PERIOD_FNS bound to: 64'b0000000000000000000000000000000000110100110000000110001101001100 
	Parameter PERIOD_FNS_REM bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter NS_PER_S bound to: 31'b0111011100110101100101000000000 
INFO: [Synth 8-226] default block is never used [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_phc.v:270]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_phc.v:522]
	Parameter TS_REL_EN bound to: 1 - type: integer 
	Parameter TS_TOD_EN bound to: 1 - type: integer 
	Parameter TS_FNS_W bound to: 16 - type: integer 
	Parameter TS_REL_NS_W bound to: 48 - type: integer 
	Parameter TS_TOD_S_W bound to: 48 - type: integer 
	Parameter TS_REL_W bound to: 64 - type: integer 
	Parameter TS_TOD_W bound to: 96 - type: integer 
	Parameter TD_SDI_PIPELINE bound to: 0 - type: integer 
	Parameter SYNC_DELAY bound to: 30 - type: integer 
	Parameter TS_NS_W bound to: 48 - type: integer 
	Parameter TS_TOD_NS_W bound to: 30 - type: integer 
	Parameter PERIOD_NS_W bound to: 8 - type: integer 
	Parameter FNS_W bound to: 16 - type: integer 
	Parameter CMP_FNS_W bound to: 4 - type: integer 
	Parameter SRC_FNS_W bound to: 12 - type: integer 
	Parameter LOG_RATE bound to: 3 - type: integer 
	Parameter PHASE_CNT_W bound to: 3 - type: integer 
	Parameter PHASE_ACC_W bound to: 19 - type: integer 
	Parameter LOAD_CNT_W bound to: 4 - type: integer 
	Parameter LOG_SAMPLE_SYNC_RATE bound to: 4 - type: integer 
	Parameter SAMPLE_ACC_W bound to: 6 - type: integer 
	Parameter LOG_PHASE_ERR_RATE bound to: 3 - type: integer 
	Parameter PHASE_ERR_ACC_W bound to: 5 - type: integer 
	Parameter DST_SYNC_LOCK_W bound to: 5 - type: integer 
	Parameter FREQ_LOCK_W bound to: 5 - type: integer 
	Parameter PTP_LOCK_W bound to: 8 - type: integer 
	Parameter TIME_ERR_INT_W bound to: 24 - type: integer 
	Parameter NS_PER_S bound to: 31'b0111011100110101100101000000000 
INFO: [Synth 8-226] default block is never used [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:430]
INFO: [Synth 8-226] default block is never used [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:858]
WARNING: [Synth 8-689] width (97) of port connection 'ptp_sync_ts_tod' does not match port width (96) of module 'mqnic_ptp' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core.v:868]
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter REF_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter REF_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter CH_CNT bound to: 4 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_TYPE bound to: 49160 - type: integer 
	Parameter RB_BASE_ADDR bound to: 512 - type: integer 
	Parameter RB_NEXT_PTR bound to: 16'b0001000000000000 
	Parameter SHIFT bound to: 8 - type: integer 
	Parameter RESOLUTION bound to: 30 - type: integer 
	Parameter REF_CLK_CYCLES_PER_SEC bound to: 64'b0000000000000000000000000000000000001001100110101011000100001100 
	Parameter REF_CNT_WIDTH bound to: 20 - type: integer 
	Parameter CH_PRESCALE_WIDTH bound to: 3 - type: integer 
	Parameter CNT_WIDTH bound to: 22 - type: integer 
	Parameter CH_CNT_WIDTH bound to: 19 - type: integer 
	Parameter RBB bound to: 512 - type: integer 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001011100000000000000000000000000010111 
	Parameter M_CONNECT_READ bound to: 2'b11 
	Parameter M_CONNECT_WRITE bound to: 2'b11 
	Parameter M_ISSUE bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 2'b00 
	Parameter S_AW_REG_TYPE bound to: 2'b00 
	Parameter S_W_REG_TYPE bound to: 2'b00 
	Parameter S_B_REG_TYPE bound to: 2'b01 
	Parameter S_AR_REG_TYPE bound to: 2'b00 
	Parameter S_R_REG_TYPE bound to: 2'b10 
	Parameter M_AW_REG_TYPE bound to: 4'b0101 
	Parameter M_W_REG_TYPE bound to: 4'b1010 
	Parameter M_B_REG_TYPE bound to: 4'b0000 
	Parameter M_AR_REG_TYPE bound to: 4'b0101 
	Parameter M_R_REG_TYPE bound to: 4'b0000 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001011100000000000000000000000000010111 
	Parameter M_CONNECT bound to: 2'b11 
	Parameter M_ISSUE bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 2'b00 
	Parameter S_AW_REG_TYPE bound to: 2'b00 
	Parameter S_W_REG_TYPE bound to: 2'b00 
	Parameter S_B_REG_TYPE bound to: 2'b01 
	Parameter M_AW_REG_TYPE bound to: 4'b0101 
	Parameter M_W_REG_TYPE bound to: 4'b1010 
	Parameter M_B_REG_TYPE bound to: 4'b0000 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT_P1 bound to: 3 - type: integer 
	Parameter CL_M_COUNT_P1 bound to: 2 - type: integer 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001011100000000000000000000000000010111 
	Parameter M_CONNECT bound to: 2'b11 
	Parameter M_SECURE bound to: 2'b00 
	Parameter WC_OUTPUT bound to: 1 - type: integer 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 1 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 48'b100000000000000000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b00 
	Parameter W_REG_TYPE bound to: 2'b00 
	Parameter B_REG_TYPE bound to: 2'b01 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b01 
	Parameter W_REG_TYPE bound to: 2'b10 
	Parameter B_REG_TYPE bound to: 2'b00 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001011100000000000000000000000000010111 
	Parameter M_CONNECT bound to: 2'b11 
	Parameter M_ISSUE bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 2'b00 
	Parameter S_AR_REG_TYPE bound to: 2'b00 
	Parameter S_R_REG_TYPE bound to: 2'b10 
	Parameter M_AR_REG_TYPE bound to: 4'b0101 
	Parameter M_R_REG_TYPE bound to: 4'b0000 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT_P1 bound to: 3 - type: integer 
	Parameter CL_M_COUNT_P1 bound to: 2 - type: integer 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001011100000000000000000000000000010111 
	Parameter M_CONNECT bound to: 2'b11 
	Parameter M_SECURE bound to: 2'b00 
	Parameter WC_OUTPUT bound to: 0 - type: integer 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 1 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 48'b100000000000000000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b00 
	Parameter R_REG_TYPE bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b01 
	Parameter R_REG_TYPE bound to: 2'b00 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT_READ bound to: 6'b111111 
	Parameter M_CONNECT_WRITE bound to: 6'b111111 
	Parameter M_ISSUE bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 3'b000 
	Parameter S_AW_REG_TYPE bound to: 4'b0000 
	Parameter S_W_REG_TYPE bound to: 4'b0000 
	Parameter S_B_REG_TYPE bound to: 4'b0101 
	Parameter S_AR_REG_TYPE bound to: 4'b0000 
	Parameter S_R_REG_TYPE bound to: 4'b1010 
	Parameter M_AW_REG_TYPE bound to: 6'b010101 
	Parameter M_W_REG_TYPE bound to: 6'b101010 
	Parameter M_B_REG_TYPE bound to: 6'b000000 
	Parameter M_AR_REG_TYPE bound to: 6'b010101 
	Parameter M_R_REG_TYPE bound to: 6'b000000 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 6'b111111 
	Parameter M_ISSUE bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 3'b000 
	Parameter S_AW_REG_TYPE bound to: 4'b0000 
	Parameter S_W_REG_TYPE bound to: 4'b0000 
	Parameter S_B_REG_TYPE bound to: 4'b0101 
	Parameter M_AW_REG_TYPE bound to: 6'b010101 
	Parameter M_W_REG_TYPE bound to: 6'b101010 
	Parameter M_B_REG_TYPE bound to: 6'b000000 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
	Parameter CL_M_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT_P1 bound to: 4 - type: integer 
	Parameter CL_M_COUNT_P1 bound to: 2 - type: integer 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 6'b111111 
	Parameter M_SECURE bound to: 3'b000 
	Parameter WC_OUTPUT bound to: 1 - type: integer 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
	Parameter CL_M_COUNT bound to: 2 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 54'b100000000000000000010000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b00 
	Parameter W_REG_TYPE bound to: 2'b00 
	Parameter B_REG_TYPE bound to: 2'b01 
	Parameter S bound to: 1 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 6'b111111 
	Parameter M_SECURE bound to: 3'b000 
	Parameter WC_OUTPUT bound to: 1 - type: integer 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
	Parameter CL_M_COUNT bound to: 2 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 54'b100000000000000000010000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b01 
	Parameter W_REG_TYPE bound to: 2'b10 
	Parameter B_REG_TYPE bound to: 2'b00 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 6'b111111 
	Parameter M_ISSUE bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 3'b000 
	Parameter S_AR_REG_TYPE bound to: 4'b0000 
	Parameter S_R_REG_TYPE bound to: 4'b1010 
	Parameter M_AR_REG_TYPE bound to: 6'b010101 
	Parameter M_R_REG_TYPE bound to: 6'b000000 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
	Parameter CL_M_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT_P1 bound to: 4 - type: integer 
	Parameter CL_M_COUNT_P1 bound to: 2 - type: integer 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 6'b111111 
	Parameter M_SECURE bound to: 3'b000 
	Parameter WC_OUTPUT bound to: 0 - type: integer 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
	Parameter CL_M_COUNT bound to: 2 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 54'b100000000000000000010000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b00 
	Parameter R_REG_TYPE bound to: 2'b10 
	Parameter S bound to: 1 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 6'b111111 
	Parameter M_SECURE bound to: 3'b000 
	Parameter WC_OUTPUT bound to: 0 - type: integer 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
	Parameter CL_M_COUNT bound to: 2 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 54'b100000000000000000010000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b01 
	Parameter R_REG_TYPE bound to: 2'b00 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter EXTEND_RAM_SEL bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 2 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 2 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 32 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 2 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter STATE_INIT bound to: 2'b00 
	Parameter STATE_IDLE bound to: 2'b01 
	Parameter STATE_IRQ_IN bound to: 2'b10 
	Parameter STATE_IRQ_OUT bound to: 2'b11 
WARNING: [Synth 8-689] width (4) of port connection 'rcb_128b' does not match port width (1) of module 'mqnic_core_pcie' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_core_pcie_us.v:1158]
WARNING: [Synth 8-689] width (96) of port connection 'ptp_sync_ts_tod' does not match port width (97) of module 'mqnic_core_pcie_us' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1379]
WARNING: [Synth 8-3848] Net axil_csr_awready in module/entity fpga_core does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:369]
WARNING: [Synth 8-3848] Net axil_csr_wready in module/entity fpga_core does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:373]
WARNING: [Synth 8-3848] Net axil_csr_bresp in module/entity fpga_core does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:374]
WARNING: [Synth 8-3848] Net axil_csr_bvalid in module/entity fpga_core does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:375]
WARNING: [Synth 8-3848] Net axil_csr_arready in module/entity fpga_core does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:380]
WARNING: [Synth 8-3848] Net axil_csr_rdata in module/entity fpga_core does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:381]
WARNING: [Synth 8-3848] Net axil_csr_rresp in module/entity fpga_core does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:382]
WARNING: [Synth 8-3848] Net axil_csr_rvalid in module/entity fpga_core does not have driver. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:383]
WARNING: [Synth 8-689] width (4) of port connection 'cfg_interrupt_msi_function_number' does not match port width (8) of module 'fpga_core' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_k35.v:1253]
WARNING: [Synth 8-350] instance 'core_inst' of module 'fpga_core' requires 140 connections, but only 138 given [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_k35.v:1155]
WARNING: [Synth 8-3917] design fpga has port sfp_1_led[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sfp_2_led[1] driven by constant 0
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[47]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[46]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[45]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[44]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[43]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[42]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[41]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[40]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[39]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[38]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[37]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[36]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[35]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[34]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[33]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[32]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[31]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[30]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[29]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[28]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[27]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[26]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[25]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[24]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[23]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[22]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[21]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[20]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[19]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[18]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[17]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[16]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[15]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[14]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[13]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[12]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[11]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[10]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[9]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[8]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[7]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[6]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[5]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[4]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[3]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[2]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[1]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_dst[0]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[47]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[46]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[45]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[44]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[43]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[42]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[41]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[40]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[39]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[38]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[37]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[36]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[35]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[34]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[33]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[32]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[31]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[30]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[29]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[28]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[27]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[26]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[25]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[24]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[23]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[22]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[21]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[20]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[19]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[18]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[17]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[16]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[15]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[14]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[13]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[12]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[11]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[10]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[9]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[8]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[7]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[6]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[5]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[4]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[3]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[2]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[1]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_src[0]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_type[15]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_type[14]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_type[13]
WARNING: [Synth 8-3331] design mac_pause_ctrl_rx has unconnected port mcf_eth_type[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:02 ; elapsed = 00:03:04 . Memory (MB): peak = 2726.336 ; gain = 1370.441 ; free physical = 18002 ; free virtual = 33524
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_awready to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_wready to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_bresp[1] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_bresp[0] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_bvalid to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_arready to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[31] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[30] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[29] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[28] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[27] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[26] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[25] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[24] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[23] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[22] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[21] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[20] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[19] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[18] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[17] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[16] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[15] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[14] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[13] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[12] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[11] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[10] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[9] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[8] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[7] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[6] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[5] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[4] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[3] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[2] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[1] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rdata[0] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rresp[1] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rresp[0] to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
WARNING: [Synth 8-3295] tying undriven pin core_inst:m_axil_csr_rvalid to constant 0 [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/fpga_core.v:1225]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:04 ; elapsed = 00:03:06 . Memory (MB): peak = 2726.336 ; gain = 1370.441 ; free physical = 17927 ; free virtual = 33453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:04 ; elapsed = 00:03:06 . Memory (MB): peak = 2726.336 ; gain = 1370.441 ; free physical = 17927 ; free virtual = 33453
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku035-fbva676-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_channel/eth_xcvr_gth_channel/eth_xcvr_gth_channel_in_context.xdc] for cell 'sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst'
Finished Parsing XDC File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_channel/eth_xcvr_gth_channel/eth_xcvr_gth_channel_in_context.xdc] for cell 'sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst'
Parsing XDC File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_full/eth_xcvr_gth_full/eth_xcvr_gth_full_in_context.xdc] for cell 'sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst'
Finished Parsing XDC File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_full/eth_xcvr_gth_full/eth_xcvr_gth_full_in_context.xdc] for cell 'sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst'
Parsing XDC File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc] for cell 'pcie3_ultrascale_inst'
Finished Parsing XDC File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc] for cell 'pcie3_ultrascale_inst'
Parsing XDC File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc:28]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc:43]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc:45]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc:74]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc:76]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc:79]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc:81]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc:88]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc:90]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc:133]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc:182]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc:184]
Finished Parsing XDC File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/boot.xdc]
Finished Parsing XDC File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/boot.xdc]
Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst
INFO: [Timing 38-2] Deriving generated clocks [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl:23]
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst
Finished Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl]
Inserting timing constraints for eth_xcvr_phy_10g_gty_wrapper instance sfp_phy_quad_inst/phy1.eth_xcvr_phy_1
Inserting timing constraints for eth_xcvr_phy_10g_gty_wrapper instance sfp_phy_quad_inst/phy2.eth_xcvr_phy_2
Finished Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl]
Inserting timing constraints for mqnic_port instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst
WARNING: [Vivado 12-180] No cells matched 'tx_fc_quanta_step_sync_1_reg_reg[*]'. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_fc_quanta_step_sync_2_reg_reg[*]'. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_fc_quanta_step_sync_1_reg_reg[*]'. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_fc_quanta_step_sync_2_reg_reg[*]'. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl:6]
Inserting timing constraints for mqnic_port instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst
WARNING: [Vivado 12-180] No cells matched 'tx_fc_quanta_step_sync_1_reg_reg[*]'. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_fc_quanta_step_sync_2_reg_reg[*]'. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_fc_quanta_step_sync_1_reg_reg[*]'. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_fc_quanta_step_sync_2_reg_reg[*]'. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl:6]
Finished Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl]
Inserting timing constraints for mqnic_ptp_clock instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst
Finished Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl]
Inserting timing constraints for mqnic_rb_clk_info instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst
Finished Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl]
Inserting timing constraints for ptp_td_leaf instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst
Inserting timing constraints for ptp_td_leaf instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst
Inserting timing constraints for ptp_td_leaf instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst
Inserting timing constraints for ptp_td_leaf instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst
Inserting timing constraints for ptp_td_leaf instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst
Finished Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/rb_drp.tcl]
Inserting timing constraints for rb_drp instance core_inst/sfp_rb_drp_inst
Finished Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/rb_drp.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/rb_drp.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sfp_sync_reset_inst
Inserting timing constraints for sync_reset instance sync_reset_125mhz_inst
Inserting timing constraints for sync_reset instance sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reset_common_reset_inst
Inserting timing constraints for sync_reset instance sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst
Inserting timing constraints for sync_reset instance sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/sync_reset_common_reset_inst
Inserting timing constraints for sync_reset instance sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst
Finished Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/tdma_ber_ch.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == tdma_ber_ch || REF_NAME == tdma_ber_ch)}'. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/tdma_ber_ch.tcl:6]
Finished Sourcing Tcl File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/tdma_ber_ch.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/tdma_ber_ch.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.742 ; gain = 0.000 ; free physical = 17086 ; free virtual = 32610
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.742 ; gain = 0.000 ; free physical = 17090 ; free virtual = 32614
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCME3_BASE => MMCME3_ADV: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.742 ; gain = 0.000 ; free physical = 17090 ; free virtual = 32614
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3089.742 ; gain = 0.000 ; free physical = 17089 ; free virtual = 32613
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:31 ; elapsed = 00:03:29 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 17565 ; free virtual = 33089
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku035-fbva676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:31 ; elapsed = 00:03:29 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 17565 ; free virtual = 33089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sfp_2_rx_n. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_channel/eth_xcvr_gth_channel/eth_xcvr_gth_channel_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_2_rx_n. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_channel/eth_xcvr_gth_channel/eth_xcvr_gth_channel_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_2_rx_p. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_channel/eth_xcvr_gth_channel/eth_xcvr_gth_channel_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_2_rx_p. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_channel/eth_xcvr_gth_channel/eth_xcvr_gth_channel_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_2_tx_n. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_channel/eth_xcvr_gth_channel/eth_xcvr_gth_channel_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_2_tx_n. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_channel/eth_xcvr_gth_channel/eth_xcvr_gth_channel_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_2_tx_p. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_channel/eth_xcvr_gth_channel/eth_xcvr_gth_channel_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_2_tx_p. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_channel/eth_xcvr_gth_channel/eth_xcvr_gth_channel_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_1_rx_n. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_full/eth_xcvr_gth_full/eth_xcvr_gth_full_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_1_rx_n. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_full/eth_xcvr_gth_full/eth_xcvr_gth_full_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_1_rx_p. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_full/eth_xcvr_gth_full/eth_xcvr_gth_full_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_1_rx_p. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_full/eth_xcvr_gth_full/eth_xcvr_gth_full_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_1_tx_n. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_full/eth_xcvr_gth_full/eth_xcvr_gth_full_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_1_tx_n. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_full/eth_xcvr_gth_full/eth_xcvr_gth_full_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_1_tx_p. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_full/eth_xcvr_gth_full/eth_xcvr_gth_full_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_1_tx_p. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/eth_xcvr_gth_full/eth_xcvr_gth_full/eth_xcvr_gth_full_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[0]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[0]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[1]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[1]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[2]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[2]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[3]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[3]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[4]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[4]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[5]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[5]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[6]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[6]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[7]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[7]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[0]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[0]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[1]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[1]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[2]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[2]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[3]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[3]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[4]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[4]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[5]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[5]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[6]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[6]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[7]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[7]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[0]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[0]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[1]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[1]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[2]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[2]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[3]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[3]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[4]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[4]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[5]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[5]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[6]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[6]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[7]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[7]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[0]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[0]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[1]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[1]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[2]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[2]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[3]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[3]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[4]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[4]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[5]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[5]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[6]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[6]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[7]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[7]. (constraint file  /home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 69).
Applied set_property ASYNC_REG = true for fpga_boot_sync_reg_0_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/boot.xdc}, line 3).
Applied set_property ASYNC_REG = true for fpga_boot_sync_reg_1_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/boot.xdc}, line 3).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync1_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync2_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync3_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync1_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync2_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync3_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/s_rst_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/s_rst_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/m_rst_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/m_rst_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync1_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync2_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync3_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync1_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync2_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync3_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync1_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync2_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync3_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync1_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync2_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync3_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/s_rst_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/s_rst_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/m_rst_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/m_rst_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync1_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync2_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync3_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync1_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync2_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync3_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /qpll0_lock_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /qpll0_lock_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /qpll1_lock_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /qpll1_lock_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_tx_reset_done_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_tx_reset_done_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_tx_reset_done_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_userclk_tx_active_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_userclk_tx_active_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_userclk_tx_active_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rx_reset_done_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rx_reset_done_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rx_reset_done_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rx_pma_reset_done_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rx_pma_reset_done_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rx_prgdiv_reset_done_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rx_prgdiv_reset_done_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_userclk_rx_active_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_userclk_rx_active_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_userclk_rx_active_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxcdrlock_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxcdrlock_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txprbsforceerr_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txprbsforceerr_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txprbsforceerr_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txpolarity_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txpolarity_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txinhibit_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_txinhibit_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxpolarity_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxpolarity_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbscntreset_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbscntreset_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbscntreset_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbserr_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbserr_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbserr_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbserr_sync_4_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbserr_sync_5_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbslocked_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbslocked_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /gt_rxprbslocked_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /phy_rx_reset_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /phy_rx_reset_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /phy_rx_reset_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /phy_rx_block_lock_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /phy_rx_block_lock_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /phy_rx_block_lock_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /phy_rx_high_ber_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /phy_rx_high_ber_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /phy_rx_high_ber_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /phy_rx_status_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /phy_rx_status_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /phy_rx_status_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /qpll0_lock_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /qpll0_lock_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /qpll1_lock_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /qpll1_lock_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_tx_reset_done_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_tx_reset_done_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_tx_reset_done_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_userclk_tx_active_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_userclk_tx_active_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_userclk_tx_active_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rx_reset_done_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rx_reset_done_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rx_reset_done_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rx_pma_reset_done_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rx_pma_reset_done_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rx_prgdiv_reset_done_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rx_prgdiv_reset_done_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_userclk_rx_active_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_userclk_rx_active_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_userclk_rx_active_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxcdrlock_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxcdrlock_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txprbsforceerr_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txprbsforceerr_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txprbsforceerr_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txpolarity_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txpolarity_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txinhibit_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_txinhibit_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxpolarity_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxpolarity_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbssel_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbssel_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbscntreset_drp_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbscntreset_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbscntreset_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbserr_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbserr_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbserr_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbserr_sync_4_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbserr_sync_5_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbslocked_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbslocked_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /gt_rxprbslocked_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /phy_rx_reset_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /phy_rx_reset_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /phy_rx_reset_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /phy_rx_block_lock_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /phy_rx_block_lock_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /phy_rx_block_lock_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /phy_rx_high_ber_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /phy_rx_high_ber_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /phy_rx_high_ber_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /phy_rx_status_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /phy_rx_status_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /phy_rx_status_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/eth_xcvr_phy_10g_gty_wrapper.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_enable_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_enable_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_lfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_lfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_lfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_lfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_rst_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_rst_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_status_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_status_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_enable_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_enable_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_lfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_lfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_lfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_lfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_rst_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_rst_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_status_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_status_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_lfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_lfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_enable_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_enable_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_lfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_lfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_lfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_lfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_rst_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_rst_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_status_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_status_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_enable_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_enable_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_lfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_lfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_lfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_lfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_en_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_ack_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_rst_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_rst_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_status_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_status_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_lfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_lfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_pfc_req_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_tod_ack_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_tod_ack_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_tod_req_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_tod_req_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ack_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ack_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_req_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_req_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_rel_ack_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_rel_ack_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_rel_req_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_rel_req_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ack_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ack_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_req_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_req_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_period_ack_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_period_ack_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_period_req_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_period_req_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_ack_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_ack_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_req_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_req_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_ptp_clock.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/ref_strb_sync_1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/ref_strb_sync_2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/ref_strb_sync_3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[0].ch_flag_sync_1_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[0].ch_flag_sync_2_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[0].ch_flag_sync_3_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[1].ch_flag_sync_1_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[1].ch_flag_sync_2_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[1].ch_flag_sync_3_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[2].ch_flag_sync_1_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[2].ch_flag_sync_2_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[2].ch_flag_sync_3_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[3].ch_flag_sync_1_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[3].ch_flag_sync_2_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[3].ch_flag_sync_3_reg_reg . (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_rb_clk_info.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /td_sync_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /td_sync_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_sync_sample_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_sync_sample_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_sync_sample_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_sync_sample_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /sample_update_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /sample_update_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /sample_update_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_sync_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_sync_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_marker_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_marker_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /td_sync_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /td_sync_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_sync_sample_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_sync_sample_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_sync_sample_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_sync_sample_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /sample_update_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /sample_update_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /sample_update_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_sync_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_sync_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_marker_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_marker_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /td_sync_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /td_sync_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_sync_sample_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_sync_sample_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_sync_sample_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /dst_sync_sample_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /sample_update_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /sample_update_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /sample_update_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_sync_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_sync_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_marker_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_td_leaf_inst /src_marker_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /td_sync_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /td_sync_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_sync_sample_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_sync_sample_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_sync_sample_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /dst_sync_sample_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /sample_update_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /sample_update_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /sample_update_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_sync_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_sync_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_marker_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_td_leaf_inst /src_marker_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_sync_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_sync_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_sample_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_update_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_update_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_update_sync3_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_marker_sync1_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_marker_sync2_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/ptp_td_leaf.tcl}, line 23).
Applied set_property ASYNC_REG = true for core_inst/sfp_rb_drp_inst/drp_flag_sync_reg_1_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/rb_drp.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/sfp_rb_drp_inst/drp_flag_sync_reg_2_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/rb_drp.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/sfp_rb_drp_inst/rb_flag_sync_reg_1_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/rb_drp.tcl}, line 6).
Applied set_property ASYNC_REG = true for core_inst/sfp_rb_drp_inst/rb_flag_sync_reg_2_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/rb_drp.tcl}, line 6).
Applied set_property ASYNC_REG = true for sfp_sync_reset_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_sync_reset_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_sync_reset_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_sync_reset_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sync_reset_125mhz_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sync_reset_125mhz_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sync_reset_125mhz_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sync_reset_125mhz_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /rx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /rx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /rx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /rx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /sync_reset_common_reset_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /sync_reset_common_reset_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /sync_reset_common_reset_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /sync_reset_common_reset_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /tx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /tx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /tx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /tx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /rx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /rx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /rx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /rx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /sync_reset_common_reset_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /sync_reset_common_reset_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /sync_reset_common_reset_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /sync_reset_common_reset_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /tx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /tx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /tx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property ASYNC_REG = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /tx_reset_sync_inst/sync_reg_reg. (constraint file  {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}, line 23).
Applied set_property DONT_TOUCH = true for sfp_phy_quad_inst/\phy2.eth_xcvr_phy_2 /\xcvr_gth.eth_xcvr_gth_channel_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sfp_phy_quad_inst/\phy1.eth_xcvr_phy_1 /\xcvr_gth_com_us.eth_xcvr_gth_full_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pcie3_ultrascale_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:32 ; elapsed = 00:03:30 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 17505 ; free virtual = 33029
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ber_count_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_high_ber_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_high_ber_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "saw_ctrl_sh_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "saw_ctrl_sh_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_rxd_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_rxd_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "xgmii_rxc_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "xgmii_rxc_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_rxc_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_bad_block_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "frame_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "decode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_tx_hdr_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_bad_block_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_tx_hdr_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_bad_block_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encode_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'tx_reset_state_reg_reg' in module 'eth_xcvr_phy_10g_gty_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'rx_reset_state_reg_reg' in module 'eth_xcvr_phy_10g_gty_wrapper'
INFO: [Synth 8-5546] ROM "qpll0_reset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qpll0_pd_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qpll1_reset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qpll1_pd_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_tx_reset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_tx_pd_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txpolarity_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txdiffctrl_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txmaincursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprecursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txpostcursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprbssel_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprbsforceerr_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rx_reset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rx_pd_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_loopback_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxpolarity_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxcdrhold_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxlpmen_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxprbssel_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxprbscntreset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy_rx_reset_req_en_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gt_tx_userrdy_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt_tx_reset_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_reset_state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_reset_state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt_rx_userrdy_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt_rx_prgdiv_reset_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt_rx_reset_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_reset_state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_reset_state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_reset_state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_reset_state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tx_reset_state_reg_reg' in module 'eth_xcvr_phy_10g_gty_wrapper__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rx_reset_state_reg_reg' in module 'eth_xcvr_phy_10g_gty_wrapper__parameterized0'
INFO: [Synth 8-5546] ROM "gt_tx_reset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_tx_pd_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txpolarity_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txdiffctrl_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txmaincursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprecursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txpostcursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprbssel_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprbsforceerr_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rx_reset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rx_pd_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_loopback_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxpolarity_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxcdrhold_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxlpmen_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxprbssel_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxprbscntreset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy_rx_reset_req_en_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gt_tx_userrdy_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt_tx_reset_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_reset_state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_reset_state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt_rx_userrdy_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt_rx_prgdiv_reset_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt_rx_reset_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_reset_state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_reset_state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_reset_state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_reset_state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_en_reg_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_rdy_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "scl_i_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl_i_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sda_i_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sda_i_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'drp_state_reg_reg' in module 'rb_drp'
INFO: [Synth 8-802] inferred FSM for state register 'rb_state_reg_reg' in module 'rb_drp'
INFO: [Synth 8-5546] ROM "reg_wr_ack_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_rd_ack_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rb_ctrl_we_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rb_ctrl_addr_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rb_ctrl_di_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_mgmt_function_number_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_mgmt_function_number_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'out_sel_data_seg_reg_reg[0][1:0]' into 'out_sel_seg_reg_reg[0][1:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo.v:378]
INFO: [Synth 8-5544] ROM "tlp_hdr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_req_tlp_hdr_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "update_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "update_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_cpl_tlp_strb_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_cpl_tlp_sop_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'init_pcie_tag_reg_reg' into 'init_op_tag_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:1399]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:995]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:995]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:1730]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_rd.v:1730]
INFO: [Synth 8-5546] ROM "req_op_count_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "status_error_uncor_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_fifo_error_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "req_op_count_next" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "status_error_uncor_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_fifo_error_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlp_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_pcie_addr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_pcie_addr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tlp_len_reg_reg' and it is trimmed from '12' to '2' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:1057]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_cmd_pcie_addr_reg_reg' and it is trimmed from '64' to '2' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_if_pcie_wr.v:1067]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'pcie_msix'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pulse_merge.v:60]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_wr.v:288]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_wr.v:288]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_wr.v:288]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_wr.v:288]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_phc.v:195]
INFO: [Synth 8-802] inferred FSM for state register 'update_state_reg_reg' in module 'ptp_td_phc'
INFO: [Synth 8-802] inferred FSM for state register 'td_msg_i_reg_reg' in module 'ptp_td_phc'
INFO: [Synth 8-5544] ROM "adder_a_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ts_fns_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ts_tod_offset_ns_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ts_tod_alt_offset_ns_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ts_tod_alt_s_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update_state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update_state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "td_msg_i_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:388]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:567]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:834]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:473]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:913]
INFO: [Synth 8-5544] ROM "td_msg_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "src_ns_shadow_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "src_ns_shadow_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "src_ns_shadow_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "src_period_shadow_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "src_period_shadow_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "src_period_shadow_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phase_err_out_valid_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "period_ns_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ts_tod_s_next" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "dst_rel_step_shadow_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dst_rel_ns_shadow_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dst_rel_ns_shadow_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dst_rel_ns_shadow_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dst_rel_shadow_valid_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dst_tod_shadow_valid_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_22_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "reg_wr_ack_reg" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_rd_ack_reg" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_ptp_ts_tod_reg" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'width_fns_reg_reg[15:0]' into 'period_fns_reg_reg[15:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_perout.v:304]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ptp_perout'
INFO: [Synth 8-5544] ROM "next_rise_s_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fall_s_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ts_96_ns_inc_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "reg_wr_ack_reg" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_rd_ack_reg" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "set_ptp_perout_start_valid_reg" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "set_ptp_perout_period_valid_reg" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "set_ptp_perout_width_valid_reg" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ptp_perout_enable_reg" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "set_ptp_perout_start_reg" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "set_ptp_perout_period_reg" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "set_ptp_perout_width_reg" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_in" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized6'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_wr.v:288]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_wr.v:288]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_wr.v:288]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_ram_demux_wr.v:288]
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[7:0]' into 'wr_ptr_reg_reg[7:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:201]
INFO: [Synth 8-4471] merging register 'depth_commit_reg_reg[7:0]' into 'depth_reg_reg[7:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:254]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized0'
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_enqueue_resp_op_tag_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[10:0]' into 'wr_ptr_reg_reg[10:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:201]
INFO: [Synth 8-4471] merging register 'depth_commit_reg_reg[10:0]' into 'depth_reg_reg[10:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:254]
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_enqueue_resp_op_tag_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_dequeue_resp_op_tag_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "queue_ram_be" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_dequeue_resp_op_tag_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[7:0]' into 'wr_ptr_reg_reg[7:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:201]
INFO: [Synth 8-4471] merging register 'depth_commit_reg_reg[7:0]' into 'depth_reg_reg[7:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:254]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_engine.v:934]
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[5:0]' into 'wr_ptr_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:201]
INFO: [Synth 8-4471] merging register 'depth_commit_reg_reg[5:0]' into 'depth_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:254]
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[11:0]' into 'wr_ptr_reg_reg[11:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:201]
INFO: [Synth 8-4471] merging register 'depth_commit_reg_reg[11:0]' into 'depth_reg_reg[11:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:254]
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[6:0]' into 'wr_ptr_reg_reg[6:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:201]
INFO: [Synth 8-4471] merging register 'depth_commit_reg_reg[6:0]' into 'depth_reg_reg[6:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:254]
INFO: [Synth 8-4471] merging register 's_axis_desc_tready_reg_reg' into 'm_axis_dma_write_desc_ready_int_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/rx_engine.v:439]
INFO: [Synth 8-5544] ROM "eth_type_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hash_data_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[5:0]' into 'wr_ptr_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:201]
INFO: [Synth 8-4471] merging register 'depth_commit_reg_reg[5:0]' into 'depth_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:254]
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[5:0]' into 'wr_ptr_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:201]
INFO: [Synth 8-4471] merging register 'depth_commit_reg_reg[5:0]' into 'depth_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:254]
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[5:0]' into 'wr_ptr_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:201]
INFO: [Synth 8-4471] merging register 'depth_commit_reg_reg[5:0]' into 'depth_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:254]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:612]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:612]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/dma_client_axis_sink.v:528]
INFO: [Synth 8-5545] ROM "status_fifo_rd_ptr_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "status_fifo_rd_ptr_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[8:0]' into 'wr_ptr_reg_reg[8:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:201]
INFO: [Synth 8-4471] merging register 'depth_commit_reg_reg[8:0]' into 'depth_reg_reg[8:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:254]
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[11:0]' into 'wr_ptr_reg_reg[11:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:201]
INFO: [Synth 8-4471] merging register 'depth_commit_reg_reg[11:0]' into 'depth_reg_reg[11:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:254]
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[5:0]' into 'wr_ptr_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:268]
INFO: [Synth 8-4471] merging register 's_depth_commit_reg_reg[5:0]' into 's_depth_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:344]
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[5:0]' into 'wr_ptr_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:268]
INFO: [Synth 8-4471] merging register 's_depth_commit_reg_reg[5:0]' into 's_depth_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:344]
INFO: [Synth 8-4471] merging register 'rx_fc_quanta_step_reg_reg[9:0]' into 'tx_fc_quanta_step_reg_reg[9:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_port.v:596]
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[5:0]' into 'wr_ptr_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:268]
INFO: [Synth 8-4471] merging register 's_depth_commit_reg_reg[5:0]' into 's_depth_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:344]
INFO: [Synth 8-4471] merging register 'wr_ptr_commit_reg_reg[5:0]' into 'wr_ptr_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:268]
INFO: [Synth 8-4471] merging register 's_depth_commit_reg_reg[5:0]' into 's_depth_reg_reg[5:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:344]
INFO: [Synth 8-4471] merging register 'rx_fc_quanta_step_reg_reg[9:0]' into 'tx_fc_quanta_step_reg_reg[9:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mqnic_port.v:596]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:388]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:567]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:834]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:473]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:913]
INFO: [Synth 8-5545] ROM "period_ns_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ts_tod_s_next" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:388]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:567]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:834]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:473]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:913]
INFO: [Synth 8-5545] ROM "period_ns_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ts_tod_s_next" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:388]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:567]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:834]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:473]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:913]
INFO: [Synth 8-5545] ROM "period_ns_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ts_tod_s_next" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:388]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:567]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:834]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:473]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:913]
INFO: [Synth 8-5545] ROM "period_ns_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ts_tod_s_next" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_xgmii_rx_64'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_xgmii_tx_64'
INFO: [Synth 8-4471] merging register 's_axis_tready_reg_reg' into 'm_axis_tready_int_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/mac_ctrl_rx.v:182]
INFO: [Synth 8-802] inferred FSM for state register 'icap_state_reg' in module 'fpga'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TX_RESET_STATE_RESET |                               00 |                               00
TX_RESET_STATE_WAIT_LOCK |                               01 |                               01
TX_RESET_STATE_WAIT_USRCLK |                               10 |                               10
     TX_RESET_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_reset_state_reg_reg' using encoding 'sequential' in module 'eth_xcvr_phy_10g_gty_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RX_RESET_STATE_RESET |                            00001 |                              000
RX_RESET_STATE_WAIT_LOCK |                            00010 |                              001
 RX_RESET_STATE_WAIT_CDR |                            00100 |                              010
RX_RESET_STATE_WAIT_USRCLK |                            01000 |                              011
     RX_RESET_STATE_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_reset_state_reg_reg' using encoding 'one-hot' in module 'eth_xcvr_phy_10g_gty_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TX_RESET_STATE_RESET |                               00 |                               00
TX_RESET_STATE_WAIT_LOCK |                               01 |                               01
TX_RESET_STATE_WAIT_USRCLK |                               10 |                               10
     TX_RESET_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_reset_state_reg_reg' using encoding 'sequential' in module 'eth_xcvr_phy_10g_gty_wrapper__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RX_RESET_STATE_RESET |                            00001 |                              000
RX_RESET_STATE_WAIT_LOCK |                            00010 |                              001
 RX_RESET_STATE_WAIT_CDR |                            00100 |                              010
RX_RESET_STATE_WAIT_USRCLK |                            01000 |                              011
     RX_RESET_STATE_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_reset_state_reg_reg' using encoding 'one-hot' in module 'eth_xcvr_phy_10g_gty_wrapper__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'drp_state_reg_reg' using encoding 'sequential' in module 'rb_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rb_state_reg_reg' using encoding 'sequential' in module 'rb_drp'
INFO: [Synth 8-3971] The signal tbl_mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
        STATE_READ_TBL_1 |                               01 |                               01
        STATE_READ_TBL_2 |                               10 |                               10
          STATE_SEND_TLP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'pcie_msix'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0000 |                             0000
                 iSTATE6 |                             0001 |                             0001
                 iSTATE2 |                             0010 |                             0010
                 iSTATE0 |                             0011 |                             0011
                  iSTATE |                             0100 |                             0100
                iSTATE14 |                             0101 |                             0101
                iSTATE10 |                             0110 |                             0110
                 iSTATE8 |                             0111 |                             0111
                iSTATE11 |                             1000 |                             1000
                 iSTATE9 |                             1001 |                             1001
                 iSTATE5 |                             1010 |                             1010
                 iSTATE4 |                             1011 |                             1011
                 iSTATE3 |                             1100 |                             1100
                 iSTATE1 |                             1101 |                             1101
                iSTATE13 |                             1110 |                             1110
                iSTATE12 |                             1111 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'update_state_reg_reg' using encoding 'sequential' in module 'ptp_td_phc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'td_msg_i_reg_reg' using encoding 'one-hot' in module 'ptp_td_phc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                           000001 |                              000
     STATE_UPDATE_FALL_1 |                           000010 |                              011
     STATE_UPDATE_FALL_2 |                           000100 |                              100
         STATE_WAIT_EDGE |                           001000 |                              101
     STATE_UPDATE_RISE_1 |                           010000 |                              001
     STATE_UPDATE_RISE_2 |                           100000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ptp_perout'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized0'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM mem_reg
INFO: [Synth 8-3971] The signal indir_tbl_mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM mem_reg
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
           STATE_PAYLOAD |                               01 |                               01
              STATE_LAST |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_xgmii_rx_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
           STATE_PAYLOAD |                              001 |                              001
               STATE_PAD |                              010 |                              010
             STATE_FCS_1 |                              011 |                              011
             STATE_FCS_2 |                              100 |                              100
          STATE_WAIT_END |                              101 |                              110
               STATE_IFG |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_xgmii_tx_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                           000001 |                              000
                 iSTATE4 |                           000010 |                              001
                  iSTATE |                           000100 |                              010
                 iSTATE0 |                           001000 |                              011
                 iSTATE1 |                           010000 |                              100
                 iSTATE2 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icap_state_reg' using encoding 'one-hot' in module 'fpga'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:47 ; elapsed = 00:03:46 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 14328 ; free virtual = 29867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |pcie_tlp_fifo_raw__GB0           |           1|     32768|
|2     |pcie_tlp_fifo_raw__GB1           |           1|     32768|
|3     |pcie_tlp_fifo_raw__GB2           |           1|       132|
|4     |pcie_tlp_fifo_raw__GB3           |           1|       128|
|5     |pcie_tlp_fifo_raw__GB4           |           1|     32641|
|6     |pcie_tlp_fifo_raw__GB5           |           1|      2437|
|7     |pcie_tlp_fifo_raw__GB6           |           1|     33664|
|8     |pcie_tlp_fifo_raw__GB7           |           1|      2098|
|9     |pcie_tlp_fifo__GC0               |           1|       713|
|10    |pcie_us_if_rc__GC0               |           1|      1980|
|11    |pcie_us_if_rq__GB0               |           1|     32641|
|12    |pcie_us_if_rq__GB1               |           1|     12399|
|13    |pcie_us_if_rq__GB2               |           1|     34333|
|14    |pcie_us_if_rq__GB3               |           1|       333|
|15    |pcie_us_if_rq__GB4               |           1|     32768|
|16    |pcie_us_if_rq__GB5               |           1|     32642|
|17    |pcie_us_if_rq__GB6               |           1|      1252|
|18    |pcie_us_if__GC0                  |           1|      4646|
|19    |desc_fetch                       |           2|     27275|
|20    |dma_psdpram__parameterized0      |           2|     23906|
|21    |mqnic_interface_tx__GC0          |           1|     10028|
|22    |mqnic_interface_rx__GCM0         |           1|     16122|
|23    |mqnic_interface__xdcDup__1__GCB0 |           1|     26951|
|24    |mqnic_interface__xdcDup__1__GCB1 |           1|     16606|
|25    |mqnic_interface__xdcDup__1__GCB2 |           1|     19898|
|26    |mqnic_interface__GCB0            |           1|     26951|
|27    |mqnic_interface__GCB1            |           1|     16606|
|28    |mqnic_interface__GCB2            |           1|     19898|
|29    |mqnic_core__GCB0                 |           1|     26172|
|30    |mqnic_core__GCB1                 |           1|     18032|
|31    |mqnic_core__GCB2                 |           1|     23206|
|32    |mqnic_core_pcie__GCB0            |           1|     32068|
|33    |mqnic_core_pcie__GCB1            |           1|      7164|
|34    |mqnic_core_pcie__GCB2            |           1|     10062|
|35    |eth_mac_10g                      |           2|     30840|
|36    |fpga_core__GC0                   |           1|      1819|
|37    |fpga__GC0                        |           1|     19551|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 21    
	   2 Input     52 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 9     
	   3 Input     48 Bit       Adders := 2     
	   3 Input     47 Bit       Adders := 2     
	   2 Input     46 Bit       Adders := 10    
	   2 Input     32 Bit       Adders := 22    
	   3 Input     32 Bit       Adders := 5     
	   2 Input     31 Bit       Adders := 5     
	   2 Input     26 Bit       Adders := 5     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 3     
	   3 Input     24 Bit       Adders := 36    
	   2 Input     22 Bit       Adders := 35    
	   2 Input     21 Bit       Adders := 10    
	   2 Input     20 Bit       Adders := 7     
	   2 Input     19 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 4     
	   3 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 48    
	   2 Input     16 Bit       Adders := 31    
	   3 Input     16 Bit       Adders := 30    
	   2 Input     15 Bit       Adders := 29    
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 13    
	   3 Input     14 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 11    
	   3 Input     13 Bit       Adders := 15    
	   2 Input     12 Bit       Adders := 14    
	   3 Input     12 Bit       Adders := 4     
	   4 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 12    
	   3 Input     11 Bit       Adders := 3     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 18    
	   3 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 55    
	   3 Input      8 Bit       Adders := 11    
	   5 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 29    
	   3 Input      7 Bit       Adders := 13    
	   4 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 318   
	   3 Input      6 Bit       Adders := 109   
	   5 Input      6 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 56    
	   5 Input      5 Bit       Adders := 4     
	   4 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 48    
	   3 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   5 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 93    
	   2 Input      2 Bit       Adders := 52    
	   2 Input      1 Bit       Adders := 8     
+---XORs : 
	   2 Input     97 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 207   
	   2 Input     17 Bit         XORs := 2     
	   2 Input     14 Bit         XORs := 4     
	   2 Input     13 Bit         XORs := 4     
	   2 Input     12 Bit         XORs := 4     
	   2 Input     11 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 6     
	   2 Input      7 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 51    
	   2 Input      1 Bit         XORs := 1425  
	   4 Input      1 Bit         XORs := 170   
	   5 Input      1 Bit         XORs := 92    
	   6 Input      1 Bit         XORs := 116   
	   3 Input      1 Bit         XORs := 542   
	  10 Input      1 Bit         XORs := 40    
	   9 Input      1 Bit         XORs := 58    
	   7 Input      1 Bit         XORs := 82    
	   8 Input      1 Bit         XORs := 68    
	  11 Input      1 Bit         XORs := 42    
	  12 Input      1 Bit         XORs := 34    
	  17 Input      1 Bit         XORs := 62    
	  18 Input      1 Bit         XORs := 58    
	  16 Input      1 Bit         XORs := 44    
	  20 Input      1 Bit         XORs := 42    
	  19 Input      1 Bit         XORs := 46    
	  21 Input      1 Bit         XORs := 38    
	  15 Input      1 Bit         XORs := 42    
	  24 Input      1 Bit         XORs := 44    
	  26 Input      1 Bit         XORs := 32    
	  25 Input      1 Bit         XORs := 24    
	  22 Input      1 Bit         XORs := 44    
	  27 Input      1 Bit         XORs := 24    
	  28 Input      1 Bit         XORs := 28    
	  29 Input      1 Bit         XORs := 8     
	  35 Input      1 Bit         XORs := 8     
	  30 Input      1 Bit         XORs := 6     
	  34 Input      1 Bit         XORs := 4     
	  33 Input      1 Bit         XORs := 4     
	  23 Input      1 Bit         XORs := 18    
	  32 Input      1 Bit         XORs := 14    
	  31 Input      1 Bit         XORs := 8     
	  43 Input      1 Bit         XORs := 4     
	  37 Input      1 Bit         XORs := 4     
	  13 Input      1 Bit         XORs := 14    
	  14 Input      1 Bit         XORs := 18    
+---XORs : 
	                6 Bit    Wide XORs := 60    
+---Registers : 
	              512 Bit    Registers := 2     
	              288 Bit    Registers := 2     
	              256 Bit    Registers := 97    
	              255 Bit    Registers := 4     
	              238 Bit    Registers := 1     
	              180 Bit    Registers := 4     
	              171 Bit    Registers := 6     
	              170 Bit    Registers := 2     
	              150 Bit    Registers := 12    
	              144 Bit    Registers := 2     
	              133 Bit    Registers := 2     
	              128 Bit    Registers := 68    
	              112 Bit    Registers := 4     
	              105 Bit    Registers := 10    
	               97 Bit    Registers := 8     
	               96 Bit    Registers := 13    
	               90 Bit    Registers := 2     
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 89    
	               60 Bit    Registers := 1     
	               58 Bit    Registers := 4     
	               48 Bit    Registers := 34    
	               41 Bit    Registers := 5     
	               40 Bit    Registers := 10    
	               36 Bit    Registers := 4     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 222   
	               31 Bit    Registers := 7     
	               30 Bit    Registers := 26    
	               28 Bit    Registers := 4     
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 68    
	               23 Bit    Registers := 34    
	               22 Bit    Registers := 36    
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 24    
	               18 Bit    Registers := 21    
	               17 Bit    Registers := 49    
	               16 Bit    Registers := 169   
	               15 Bit    Registers := 68    
	               14 Bit    Registers := 34    
	               13 Bit    Registers := 45    
	               12 Bit    Registers := 42    
	               11 Bit    Registers := 71    
	               10 Bit    Registers := 22    
	                9 Bit    Registers := 58    
	                8 Bit    Registers := 227   
	                7 Bit    Registers := 53    
	                6 Bit    Registers := 457   
	                5 Bit    Registers := 151   
	                4 Bit    Registers := 203   
	                3 Bit    Registers := 203   
	                2 Bit    Registers := 369   
	                1 Bit    Registers := 2515  
+---RAMs : 
	            1368K Bit         RAMs := 2     
	             512K Bit         RAMs := 2     
	             420K Bit         RAMs := 2     
	             256K Bit         RAMs := 2     
	             210K Bit         RAMs := 2     
	             128K Bit         RAMs := 8     
	              64K Bit         RAMs := 1     
	              32K Bit         RAMs := 4     
	              22K Bit         RAMs := 2     
	              21K Bit         RAMs := 2     
	              18K Bit         RAMs := 4     
	              16K Bit         RAMs := 4     
	               8K Bit         RAMs := 3     
	               5K Bit         RAMs := 4     
	               4K Bit         RAMs := 6     
	               3K Bit         RAMs := 2     
	               2K Bit         RAMs := 4     
	               1K Bit         RAMs := 4     
	              640 Bit         RAMs := 2     
	              608 Bit         RAMs := 1     
	              544 Bit         RAMs := 2     
	              512 Bit         RAMs := 4     
	              288 Bit         RAMs := 2     
	              256 Bit         RAMs := 2     
	              160 Bit         RAMs := 2     
	              128 Bit         RAMs := 1     
	               96 Bit         RAMs := 1     
	               32 Bit         RAMs := 5     
+---Muxes : 
	   2 Input    288 Bit        Muxes := 10    
	   2 Input    256 Bit        Muxes := 774   
	   4 Input    256 Bit        Muxes := 6     
	   2 Input    238 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 8     
	   2 Input    128 Bit        Muxes := 292   
	   4 Input    128 Bit        Muxes := 3     
	   3 Input    128 Bit        Muxes := 5     
	  12 Input    128 Bit        Muxes := 1     
	   7 Input    128 Bit        Muxes := 4     
	   9 Input    128 Bit        Muxes := 4     
	   3 Input    125 Bit        Muxes := 1     
	   4 Input    120 Bit        Muxes := 1     
	   2 Input    119 Bit        Muxes := 1     
	   2 Input     97 Bit        Muxes := 12    
	   3 Input     97 Bit        Muxes := 4     
	   3 Input     96 Bit        Muxes := 3     
	   2 Input     96 Bit        Muxes := 10    
	  15 Input     96 Bit        Muxes := 3     
	   7 Input     96 Bit        Muxes := 2     
	   3 Input     85 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 117   
	   4 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 6     
	   7 Input     64 Bit        Muxes := 4     
	  16 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 49    
	  16 Input     48 Bit        Muxes := 4     
	  11 Input     48 Bit        Muxes := 2     
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 5     
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 403   
	  12 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 3     
	  13 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 24    
	  33 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	  34 Input     32 Bit        Muxes := 1     
	  20 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	  16 Input     31 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 3     
	   6 Input     31 Bit        Muxes := 2     
	  16 Input     30 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 6     
	   6 Input     30 Bit        Muxes := 1     
	  12 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 225   
	  16 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 5     
	   7 Input     24 Bit        Muxes := 2     
	   4 Input     23 Bit        Muxes := 32    
	  37 Input     22 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 66    
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 25    
	   2 Input     20 Bit        Muxes := 14    
	   3 Input     20 Bit        Muxes := 4     
	   5 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 15    
	   5 Input     19 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 26    
	   4 Input     17 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 74    
	   2 Input     16 Bit        Muxes := 294   
	   4 Input     16 Bit        Muxes := 8     
	   6 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	  21 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 36    
	   4 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 27    
	   4 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 31    
	   7 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 13    
	   3 Input     12 Bit        Muxes := 2     
	   7 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 63    
	   7 Input     11 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   4 Input     10 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 34    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 488   
	   4 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 12    
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 16    
	  16 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 26    
	   7 Input      7 Bit        Muxes := 5     
	   9 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 4     
	  11 Input      7 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 90    
	   3 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 68    
	   5 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 3     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 129   
	  13 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 109   
	   5 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 5     
	  12 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 8     
	   9 Input      3 Bit        Muxes := 2     
	  21 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 563   
	   4 Input      2 Bit        Muxes := 24    
	   6 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 11    
	   7 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3039  
	   4 Input      1 Bit        Muxes := 111   
	   3 Input      1 Bit        Muxes := 60    
	   8 Input      1 Bit        Muxes := 13    
	  12 Input      1 Bit        Muxes := 3     
	  20 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 22    
	  13 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 70    
	   7 Input      1 Bit        Muxes := 42    
	   9 Input      1 Bit        Muxes := 21    
	  37 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 23    
	  33 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 5     
	  17 Input      1 Bit        Muxes := 1     
	  34 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpga 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module pcie_tlp_fifo_raw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 7     
	   3 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 5     
+---Registers : 
	              256 Bit    Registers := 5     
	              128 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 18    
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 38    
Module pcie_tlp_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	              256 Bit         RAMs := 2     
	              128 Bit         RAMs := 1     
	               96 Bit         RAMs := 1     
	               32 Bit         RAMs := 3     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_us_if_rc 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    125 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 30    
Module pcie_tlp_fifo_raw__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pcie_tlp_fifo_raw__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pcie_us_if_rq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
Module pcie_us_cfg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_tlp_fifo_raw__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pcie_us_if_cq 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	  12 Input    128 Bit        Muxes := 1     
	   4 Input    120 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_tlp_fifo_raw__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pcie_us_if_cc 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    119 Bit        Muxes := 1     
	   3 Input     96 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module pcie_us_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dma_psdpram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 124   
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
Module dma_client_axis_source 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
Module desc_fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   5 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module dma_psdpram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 124   
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
Module axis_fifo__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              150 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module tx_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
Module dma_client_axis_source__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 1     
Module axis_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              544 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	              105 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	             210K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
+---Registers : 
	               25 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module tx_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 4     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
Module axis_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              150 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mqnic_rx_queue_map 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 1     
Module rx_engine 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 5     
	   3 Input      6 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module rx_hash 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 95    
+---Registers : 
	              288 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    288 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 95    
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module rx_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
Module axis_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	              180 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     97 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module dma_client_axis_sink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 10    
	   3 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	              133 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---RAMs : 
	               4K Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
	              288 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module mqnic_interface_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axis_async_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                6 Bit    Wide XORs := 10    
+---Registers : 
	              112 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module axis_async_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 4     
+---XORs : 
	   2 Input      6 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 7     
+---XORs : 
	                6 Bit    Wide XORs := 10    
+---Registers : 
	               90 Bit    Registers := 1     
	                6 Bit    Registers := 17    
	                1 Bit    Registers := 44    
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 34    
Module axis_async_fifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                6 Bit    Wide XORs := 10    
+---Registers : 
	              170 Bit    Registers := 1     
	                6 Bit    Registers := 12    
	                1 Bit    Registers := 35    
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     97 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module mqnic_port__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                1 Bit    Registers := 37    
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 3     
	  20 Input      1 Bit        Muxes := 1     
Module axis_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              22K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module priority_encoder__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
Module tx_scheduler_rr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 44    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   3 Input     12 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 61    
	   5 Input      1 Bit        Muxes := 2     
Module mqnic_tx_scheduler_block__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 1     
Module axil_crossbar_addr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module axil_register_wr__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axil_crossbar_wr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 18    
	   3 Input      6 Bit       Adders := 9     
+---Registers : 
	                6 Bit    Registers := 18    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 29    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 8     
	   4 Input     23 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axil_crossbar_addr__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module axil_register_rd__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module arbiter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axil_crossbar_rd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 18    
	   3 Input      6 Bit       Adders := 9     
+---Registers : 
	                6 Bit    Registers := 18    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module dma_if_desc_mux__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module dma_ram_demux_rd__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axis_fifo__parameterized11__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 2     
+---XORs : 
	   2 Input     97 Bit         XORs := 1     
	   2 Input     14 Bit         XORs := 2     
+---Registers : 
	              171 Bit    Registers := 3     
	               14 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	            1368K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     97 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module cpl_write__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	              255 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module arbiter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module desc_op_mux__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module cpl_write__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	              255 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module arbiter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module cpl_op_mux__2 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	              256 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module queue_manager__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 33    
	   7 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module queue_manager__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 33    
	   7 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module cpl_queue_manager__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 33    
	   9 Input    128 Bit        Muxes := 1     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 2     
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 2     
+---Registers : 
	              105 Bit    Registers := 3     
	               13 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	             420K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module cpl_queue_manager__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 33    
	   9 Input    128 Bit        Muxes := 1     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module axil_reg_if_wr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axil_reg_if_rd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mqnic_interface__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  37 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
	  37 Input      1 Bit        Muxes := 1     
Module axis_async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                6 Bit    Wide XORs := 10    
+---Registers : 
	              112 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module axis_async_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 4     
+---XORs : 
	   2 Input      6 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 7     
+---XORs : 
	                6 Bit    Wide XORs := 10    
+---Registers : 
	               90 Bit    Registers := 1     
	                6 Bit    Registers := 17    
	                1 Bit    Registers := 44    
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 34    
Module axis_async_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                6 Bit    Wide XORs := 10    
+---Registers : 
	              170 Bit    Registers := 1     
	                6 Bit    Registers := 12    
	                1 Bit    Registers := 35    
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     97 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module mqnic_port 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                1 Bit    Registers := 37    
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 3     
	  20 Input      1 Bit        Muxes := 1     
Module axis_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              22K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module priority_encoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
Module tx_scheduler_rr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 44    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   3 Input     12 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 61    
	   5 Input      1 Bit        Muxes := 2     
Module mqnic_tx_scheduler_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 1     
Module axil_crossbar_addr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module axil_register_wr 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axil_crossbar_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 18    
	   3 Input      6 Bit       Adders := 9     
+---Registers : 
	                6 Bit    Registers := 18    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 29    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 8     
	   4 Input     23 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axil_crossbar_addr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module axil_register_rd 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module arbiter__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axil_crossbar_rd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 18    
	   3 Input      6 Bit       Adders := 9     
+---Registers : 
	                6 Bit    Registers := 18    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module dma_if_desc_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module dma_ram_demux_rd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axis_fifo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 2     
+---XORs : 
	   2 Input     97 Bit         XORs := 1     
	   2 Input     14 Bit         XORs := 2     
+---Registers : 
	              171 Bit    Registers := 3     
	               14 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	            1368K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     97 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module cpl_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	              255 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module arbiter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module desc_op_mux 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module cpl_write__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	              255 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module arbiter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module cpl_op_mux 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	              256 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module queue_manager__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 33    
	   7 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module queue_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 33    
	   7 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module cpl_queue_manager__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 33    
	   9 Input    128 Bit        Muxes := 1     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              21K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 2     
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 2     
+---Registers : 
	              105 Bit    Registers := 3     
	               13 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	             420K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module cpl_queue_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 33    
	   9 Input    128 Bit        Muxes := 1     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module axil_reg_if_wr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axil_reg_if_rd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mqnic_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  37 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
	  37 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axis_arb_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axil_reg_if_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axil_reg_if_rd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ptp_td_phc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     49 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              238 Bit    Registers := 1     
	               48 Bit    Registers := 6     
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input    238 Bit        Muxes := 1     
	   3 Input     85 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 5     
	  16 Input     48 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 1     
	  16 Input     31 Bit        Muxes := 1     
	  16 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  16 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 3     
Module ptp_td_leaf__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 4     
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 60    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 39    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module mqnic_ptp_clock 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               30 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 44    
+---Muxes : 
	  11 Input     48 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 4     
	  33 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	  11 Input      1 Bit        Muxes := 7     
	  33 Input      1 Bit        Muxes := 1     
Module ptp_perout 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 2     
	   3 Input     47 Bit       Adders := 2     
	   2 Input     46 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 6     
	               31 Bit    Registers := 6     
	               30 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   6 Input     31 Bit        Muxes := 2     
	   6 Input     30 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 8     
Module mqnic_ptp_perout 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  15 Input     96 Bit        Muxes := 3     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  14 Input      1 Bit        Muxes := 5     
	  17 Input      1 Bit        Muxes := 1     
Module mqnic_rb_clk_info 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 8     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     30 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module irq_rate_limit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              608 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 9     
Module ptp_td_leaf__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 3     
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 32    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module ptp_td_leaf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 3     
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 32    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module ptp_td_leaf__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 3     
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 32    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module ptp_td_leaf__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 3     
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 32    
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module dma_if_desc_mux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dma_ram_demux_wr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 10    
Module arbiter__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module dma_if_desc_mux__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dma_ram_demux_rd__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module axil_crossbar_addr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axil_crossbar_addr__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axil_register_wr__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axil_register_wr__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axil_register_wr__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axil_crossbar_wr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 10    
	   3 Input      6 Bit       Adders := 5     
+---Registers : 
	                6 Bit    Registers := 10    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
Module axil_crossbar_addr__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axil_crossbar_addr__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module arbiter__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axil_register_rd__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axil_register_rd__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axil_register_rd__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axil_crossbar_rd__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 10    
	   3 Input      6 Bit       Adders := 5     
+---Registers : 
	                6 Bit    Registers := 10    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module axil_crossbar_addr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module axil_register_wr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arbiter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_wr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axil_crossbar_wr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axil_crossbar_addr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module axil_register_rd__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module arbiter__parameterized1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axil_register_rd__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axil_crossbar_rd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module arbiter__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module dma_if_desc_mux__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dma_ram_demux_wr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 14    
Module arbiter__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module dma_if_desc_mux__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dma_ram_demux_rd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module arbiter__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module dma_if_desc_mux 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dma_ram_demux_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 14    
Module arbiter__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module dma_if_desc_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dma_ram_demux_rd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module stats_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module mqnic_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  34 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  34 Input      1 Bit        Muxes := 1     
Module pcie_axil_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 7     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   7 Input     12 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   7 Input      6 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   7 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   7 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module dma_if_pcie_rd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 7     
	   3 Input      7 Bit       Adders := 5     
	   4 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 9     
	   4 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 10    
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 54    
Module dma_if_pcie_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 51    
	   3 Input      1 Bit        Muxes := 1     
Module stats_pcie_tlp__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 9     
Module stats_pcie_tlp__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 9     
Module stats_pcie_tlp__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 9     
Module stats_pcie_tlp__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 9     
Module stats_pcie_tlp 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 9     
Module stats_collect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 32    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               17 Bit    Registers := 32    
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 64    
	   2 Input     11 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 71    
	   3 Input      1 Bit        Muxes := 1     
Module stats_pcie_if 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
Module priority_encoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axis_arb_mux 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module pcie_msix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 14    
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
Module pulse_merge__1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulse_merge 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module stats_dma_latency 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module stats_dma_latency__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module stats_dma_latency__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module stats_dma_latency__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module stats_collect__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 32    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 32    
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 71    
	   3 Input      1 Bit        Muxes := 1     
Module lfsr__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 96    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 21    
	  10 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 5     
	   8 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 3     
	  17 Input      1 Bit         XORs := 3     
	  18 Input      1 Bit         XORs := 4     
	  16 Input      1 Bit         XORs := 2     
	  20 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 4     
	  21 Input      1 Bit         XORs := 5     
	  15 Input      1 Bit         XORs := 1     
	  24 Input      1 Bit         XORs := 6     
	  26 Input      1 Bit         XORs := 5     
	  25 Input      1 Bit         XORs := 4     
	  22 Input      1 Bit         XORs := 4     
	  27 Input      1 Bit         XORs := 5     
	  28 Input      1 Bit         XORs := 4     
	  29 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 2     
	  30 Input      1 Bit         XORs := 1     
	  34 Input      1 Bit         XORs := 1     
	  33 Input      1 Bit         XORs := 1     
	  23 Input      1 Bit         XORs := 2     
	  32 Input      1 Bit         XORs := 3     
	  31 Input      1 Bit         XORs := 2     
	  43 Input      1 Bit         XORs := 1     
	  37 Input      1 Bit         XORs := 1     
Module axis_xgmii_rx_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     46 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               97 Bit    Registers := 1     
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     97 Bit        Muxes := 1     
	   3 Input     97 Bit        Muxes := 2     
	   3 Input     96 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 5     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 19    
	   9 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 6     
Module lfsr__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 7     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 3     
Module lfsr__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 31    
	   3 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 7     
	   7 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 4     
	  11 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 6     
Module lfsr__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
	   3 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 4     
	   8 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 6     
	  16 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 3     
	  11 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 3     
	  13 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
Module lfsr__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 51    
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 15    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 4     
	   8 Input      1 Bit         XORs := 5     
	  10 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 4     
	  13 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 6     
	  20 Input      1 Bit         XORs := 4     
	  21 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 5     
	  19 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 2     
	  24 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 2     
Module lfsr__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 61    
	   3 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 11    
	   6 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 4     
	  10 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 6     
	  18 Input      1 Bit         XORs := 8     
	  13 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 4     
	  16 Input      1 Bit         XORs := 5     
	  15 Input      1 Bit         XORs := 5     
	  26 Input      1 Bit         XORs := 3     
	  22 Input      1 Bit         XORs := 1     
	  23 Input      1 Bit         XORs := 1     
	  20 Input      1 Bit         XORs := 3     
	  29 Input      1 Bit         XORs := 1     
	  21 Input      1 Bit         XORs := 1     
Module lfsr__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 78    
	   3 Input      1 Bit         XORs := 14    
	   6 Input      1 Bit         XORs := 9     
	   7 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 3     
	  17 Input      1 Bit         XORs := 7     
	  15 Input      1 Bit         XORs := 5     
	  14 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 3     
	  18 Input      1 Bit         XORs := 6     
	  16 Input      1 Bit         XORs := 3     
	  20 Input      1 Bit         XORs := 5     
	  22 Input      1 Bit         XORs := 5     
	  25 Input      1 Bit         XORs := 2     
	  29 Input      1 Bit         XORs := 1     
	  21 Input      1 Bit         XORs := 2     
	  28 Input      1 Bit         XORs := 1     
	  23 Input      1 Bit         XORs := 1     
	  24 Input      1 Bit         XORs := 3     
	  26 Input      1 Bit         XORs := 1     
	  30 Input      1 Bit         XORs := 1     
Module lfsr__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 99    
	   3 Input      1 Bit         XORs := 14    
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 8     
	   7 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 4     
	  10 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 3     
	  13 Input      1 Bit         XORs := 2     
	  14 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 3     
	  17 Input      1 Bit         XORs := 5     
	  18 Input      1 Bit         XORs := 3     
	  16 Input      1 Bit         XORs := 1     
	  20 Input      1 Bit         XORs := 5     
	  19 Input      1 Bit         XORs := 7     
	  21 Input      1 Bit         XORs := 5     
	  22 Input      1 Bit         XORs := 6     
	  24 Input      1 Bit         XORs := 6     
	  25 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 2     
	  28 Input      1 Bit         XORs := 5     
	  27 Input      1 Bit         XORs := 2     
	  26 Input      1 Bit         XORs := 2     
	  32 Input      1 Bit         XORs := 1     
Module lfsr__parameterized3__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 96    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 21    
	  10 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 5     
	   8 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 3     
	  17 Input      1 Bit         XORs := 3     
	  18 Input      1 Bit         XORs := 4     
	  16 Input      1 Bit         XORs := 2     
	  20 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 4     
	  21 Input      1 Bit         XORs := 5     
	  15 Input      1 Bit         XORs := 1     
	  24 Input      1 Bit         XORs := 6     
	  26 Input      1 Bit         XORs := 5     
	  25 Input      1 Bit         XORs := 4     
	  22 Input      1 Bit         XORs := 4     
	  27 Input      1 Bit         XORs := 5     
	  28 Input      1 Bit         XORs := 4     
	  29 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 2     
	  30 Input      1 Bit         XORs := 1     
	  34 Input      1 Bit         XORs := 1     
	  33 Input      1 Bit         XORs := 1     
	  23 Input      1 Bit         XORs := 2     
	  32 Input      1 Bit         XORs := 3     
	  31 Input      1 Bit         XORs := 2     
	  43 Input      1 Bit         XORs := 1     
	  37 Input      1 Bit         XORs := 1     
Module axis_xgmii_tx_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     46 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   5 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   7 Input     96 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 5     
	   7 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 17    
	   8 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 12    
Module mac_ctrl_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 65    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 224   
Module mac_ctrl_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	               97 Bit    Registers := 3     
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 3     
	   2 Input     97 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 10    
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 16    
Module mac_pause_ctrl_tx 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 9     
+---Registers : 
	               24 Bit    Registers := 9     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 45    
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 51    
Module mac_pause_ctrl_rx 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 9     
+---Registers : 
	               24 Bit    Registers := 9     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 51    
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 61    
Module eth_mac_10g 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module i2c_single_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 6     
Module rb_drp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 21    
	   9 Input      1 Bit        Muxes := 1     
Module fpga_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 16    
	  20 Input      1 Bit        Muxes := 1     
Module sync_reset__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sync_signal 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module sync_signal__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module sync_reset__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sync_reset__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sync_reset__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sync_reset__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
Module lfsr__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 66    
Module eth_phy_10g_rx_frame_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module eth_phy_10g_rx_ber_mon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module eth_phy_10g_rx_watchdog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module eth_phy_10g_rx_if 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xgmii_baser_dec_64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  16 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 1     
Module xgmii_baser_enc_64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	  11 Input      7 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 8     
Module lfsr__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 38    
	   3 Input      1 Bit         XORs := 20    
	   4 Input      1 Bit         XORs := 19    
	   5 Input      1 Bit         XORs := 6     
Module lfsr__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 62    
	   4 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 1     
Module eth_phy_10g_tx_if 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module eth_xcvr_phy_10g_gty_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 116   
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   5 Input     20 Bit        Muxes := 1     
	  21 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 7     
Module sync_reset__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sync_reset 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sync_reset__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module lfsr__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
Module lfsr__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 66    
Module eth_phy_10g_rx_frame_sync__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module eth_phy_10g_rx_ber_mon__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module eth_phy_10g_rx_watchdog__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module eth_phy_10g_rx_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xgmii_baser_dec_64__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  16 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 1     
Module xgmii_baser_enc_64__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	  11 Input      7 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 8     
Module lfsr__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 38    
	   3 Input      1 Bit         XORs := 20    
	   4 Input      1 Bit         XORs := 19    
	   5 Input      1 Bit         XORs := 6     
Module lfsr__parameterized2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 62    
	   4 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 1     
Module eth_phy_10g_tx_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module eth_xcvr_phy_10g_gty_wrapper__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 107   
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   5 Input     20 Bit        Muxes := 1     
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module eth_xcvr_phy_10g_gty_quad_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1700 (col length:120)
BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rd_ptr_reg_reg[7:0]' into 'rd_ptr_reg_reg[7:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:766]
INFO: [Synth 8-4471] merging register 'rd_ptr_ctrl_reg_reg[7:0]' into 'rd_ptr_ctrl_reg_reg[7:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:767]
INFO: [Synth 8-4471] merging register 'out_sel_seg_reg_reg[0][0:0]' into 'out_sel_seg_reg_reg[0][0:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo.v:374]
INFO: [Synth 8-4471] merging register 'out_sel_seg_reg_reg[0][0:0]' into 'out_sel_seg_reg_reg[0][0:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo.v:374]
INFO: [Synth 8-4471] merging register 'pcie_us_cfg_inst/func_cnt_reg_reg[7:0]' into 'pcie_us_cfg_inst/func_cnt_reg_reg[7:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_us_cfg.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'pcie_us_if_cc_inst/cpl_fifo_inst/out_tlp_hdr_reg_reg' and it is trimmed from '128' to '119' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:779]
WARNING: [Synth 8-3936] Found unconnected internal register 'pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].rd_hdr_reg_reg' and it is trimmed from '128' to '119' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/pcie_tlp_fifo_raw.v:311]
WARNING: [Synth 8-3917] design fpga has port sfp_1_led[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sfp_2_led[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sma_led[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sma_out_en driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sma_term_en driven by constant 0
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[0]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[1]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[2]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[3]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[4]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[5]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[6]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[7]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[8]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[9]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[10]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[11]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[12]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[13]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[14]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[15]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[16]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[17]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[18]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[19]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[20]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[21]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[22]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[23]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[24]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[25]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[26]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[27]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[28]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[29]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[30]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[31]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[39]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[39]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[76]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[76]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[106]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[106]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[107]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[107]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[111]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[111]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[112]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[112]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[113]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[113]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[115]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[115]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[119]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[119]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[122]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[121]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[123]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[122]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[124]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[124]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[125]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[125]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[127]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_insti_10/\rx_cpl_tlp_hdr_reg_reg[127] )
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[128]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[129]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[129]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[130]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[130]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[131]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[131]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[132]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[132]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[133]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[133]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[134]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[134]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[135]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[135]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[136]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[136]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[137]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[137]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[138]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[138]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[139]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[139]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[140]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[140]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[141]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[141]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[142]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[142]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[143]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[143]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[144]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[144]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[145]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[145]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[146]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[146]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[147]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[147]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[148]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[148]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[149]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[149]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[150]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[150]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[151]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[151]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[152]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[152]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[153]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[153]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[154]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[154]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[155]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[155]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[156]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[156]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[157]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[157]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[158]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[158]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[159]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[159]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[167]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[167]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[204]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[204]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[234]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[234]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[235]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[235]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[239]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[239]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[240]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[240]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[241]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[241]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[243]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[243]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[247]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[247]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[250]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[249]' (FDSE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[251]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[250]' (FDRE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[252]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_insti_10/\rx_cpl_tlp_hdr_reg_reg[252] )
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[253]' (FDE) to 'pcie_us_if_rc_insti_10/rx_cpl_tlp_hdr_reg_reg[255]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_insti_10/\rx_cpl_tlp_hdr_reg_reg[255] )
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rq_insti_14/max_payload_size_fc_reg_reg[0]' (FD) to 'pcie_us_if_rq_insti_14/max_payload_size_fc_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rq_insti_14/max_payload_size_fc_reg_reg[1]' (FD) to 'pcie_us_if_rq_insti_14/max_payload_size_fc_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rq_insti_14/\max_payload_size_fc_reg_reg[2] )
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[8]' (FDRE) to 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[59]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[9]' (FDRE) to 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[59]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[10]' (FDRE) to 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[59]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[11]' (FDRE) to 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[59]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[12]' (FDRE) to 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[59]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[13]' (FDRE) to 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[59]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[14]' (FDRE) to 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[59]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[15]' (FDRE) to 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[59]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[16]' (FDRE) to 'pcie_us_if_rq_insti_14/m_axis_rq_tuser_reg_reg[59]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rq_insti_14/\m_axis_rq_tuser_reg_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rq_insti_14/tlp_hdr1_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rq_insti_17/\wr_req_fifo_inst/out_seg_offset_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_if_insti_18/\pcie_us_if_cq_inst/rx_req_tlp_hdr_reg_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_if_insti_18/\pcie_us_if_cq_inst/rx_req_tlp_hdr_reg_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_if_insti_18/\pcie_us_if_cc_inst/tlp_hdr1_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_if_insti_18/\pcie_us_if_cc_inst/cpl_fifo_inst/out_seg_offset_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_if_insti_18/\pcie_us_if_cc_inst/m_axis_cc_tuser_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_if_insti_18/\pcie_us_cfg_inst/cfg_mgmt_addr_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_insti_35/\qsfp_i2c_select_inst/state_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_insti_35/\ctrl_reg_rd_data_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_insti_35/\sfp_rb_drp_inst/reg_rd_data_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_insti_35/ctrl_reg_wr_ack_reg_reg)
WARNING: [Synth 8-3917] design pcie_tlp_fifo_raw__GB4 has port P[8] driven by constant 0
WARNING: [Synth 8-3917] design pcie_tlp_fifo_raw__GB4 has port P[6] driven by constant 0
WARNING: [Synth 8-3917] design pcie_tlp_fifo_raw__GB4 has port P[5] driven by constant 0
WARNING: [Synth 8-3917] design pcie_tlp_fifo_raw__GB4 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design pcie_tlp_fifo_raw__GB4 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design pcie_tlp_fifo_raw__GB4 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design pcie_tlp_fifo_raw__GB4 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design pcie_tlp_fifo_raw__GB4 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB0 has port P[7] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB0 has port P[6] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB0 has port P[5] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB0 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB0 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB0 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB0 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB0 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB1 has port P[7] driven by constant 1
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB1 has port P[6] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB1 has port P[5] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB1 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB1 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB1 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB1 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design pcie_us_if_rq__GB1 has port P[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rd_req_fifo_inst/\out_seg_offset_reg_reg[-1] )
WARNING: [Synth 8-3917] design desc_fetch has port m_axis_dma_read_desc_tag[13] driven by constant 0
WARNING: [Synth 8-3917] design desc_fetch has port m_axis_dma_read_desc_tag[12] driven by constant 0
WARNING: [Synth 8-3917] design desc_fetch has port m_axis_dma_read_desc_tag[11] driven by constant 0
WARNING: [Synth 8-3917] design desc_fetch has port m_axis_dma_read_desc_tag[10] driven by constant 0
WARNING: [Synth 8-3917] design desc_fetch has port m_axis_dma_read_desc_tag[9] driven by constant 0
WARNING: [Synth 8-3917] design desc_fetch has port m_axis_dma_read_desc_tag[8] driven by constant 0
WARNING: [Synth 8-3917] design desc_fetch has port m_axis_dma_read_desc_tag[7] driven by constant 0
WARNING: [Synth 8-3917] design desc_fetch has port m_axis_dma_read_desc_tag[6] driven by constant 0
WARNING: [Synth 8-3917] design desc_fetch has port m_axis_dma_read_desc_tag[5] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_read_desc_user_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_read_desc_ram_addr_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_axis_dma_read_desc_ram_addr_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_client_axis_source_inst/axis_cmd_axis_user_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_client_axis_source_inst/axis_cmd_addr_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_client_axis_source_inst/last_cycle_offset_reg_reg[0] )
WARNING: [Synth 8-3917] design dma_psdpram__parameterized0 has port wr_cmd_ready[1] driven by constant 1
WARNING: [Synth 8-3917] design dma_psdpram__parameterized0 has port wr_cmd_ready[0] driven by constant 1
INFO: [Synth 8-4471] merging register 'csum_offset_reg_reg[7:0]' into 'csum_offset_reg_reg[7:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_checksum.v:435]
INFO: [Synth 8-4471] merging register 'csum_offset_reg_reg[7:0]' into 'csum_offset_reg_reg[7:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/tx_checksum.v:435]
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM data_fifo/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM data_fifo/mem_reg
INFO: [Synth 8-4471] merging register 'ingress_inst/rx_hash_data_fifo/mark_frame_reg_reg' into 'rx_desc_fifo/mark_frame_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_fifo.v:223]
INFO: [Synth 8-3971] The signal rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ingress_inst/rx_hash_inst /\hash_data_type_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_desc_fifo/mark_frame_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/m_axis_rx_desc_len_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/buf_rd_ptr_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/buf_wr_ptr_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/m_axis_cpl_req_data_reg_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/mqnic_rx_queue_map_inst/reg_rd_data_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/mqnic_rx_queue_map_inst/reg_rd_data_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/mqnic_rx_queue_map_inst/reg_rd_data_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/mqnic_rx_queue_map_inst/reg_rd_data_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/mqnic_rx_queue_map_inst/reg_rd_data_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/mqnic_rx_queue_map_inst/reg_rd_data_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/mqnic_rx_queue_map_inst/reg_rd_data_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/mqnic_rx_queue_map_inst/reg_rd_data_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/mqnic_rx_queue_map_inst/reg_rd_data_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/mqnic_rx_queue_map_inst/reg_rd_data_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/mqnic_rx_queue_map_inst/reg_rd_data_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/mqnic_rx_queue_map_inst/reg_rd_data_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ingress_inst/rx_hash_inst /\hash_part_type_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_engine_inst/m_axis_rx_desc_addr_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ingress_inst/rx_hash_inst /\hash_part_type_reg_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:371]
INFO: [Synth 8-4471] merging register 'port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/s_rst_sync2_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:378]
INFO: [Synth 8-4471] merging register 'port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync3_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/s_rst_sync3_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:379]
INFO: [Synth 8-4471] merging register 'port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync1_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:358]
INFO: [Synth 8-4471] merging register 'port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/m_rst_sync2_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:365]
INFO: [Synth 8-4471] merging register 'port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync3_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/m_rst_sync3_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:306]
INFO: [Synth 8-4471] merging register 'port_tx_inst/tx_async_fifo_inst/fifo_inst/mark_frame_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/m_drop_frame_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:313]
INFO: [Synth 8-4471] merging register 'port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync1_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axis_async_fifo.v:358]
INFO: [Synth 8-4471] merging register 's_ifaces[0].fifo_rd_select_reg_reg[2:0]' into 's_ifaces[0].fifo_rd_select_reg_reg[2:0]' [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/axil_crossbar_wr.v:208]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "fifo[0].fifo_inst/fifo_inst/mem_reg" due to constant propagation. Old ram width 171 bits, new ram width 170 bits.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\port[0].port_inst /\port_rx_inst/rx_async_fifo_inst/fifo_inst/pause.s_pause_req_sync1_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_fifo_inst/\fifo[0].fifo_inst/fifo_inst/mark_frame_reg_reg )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpl_write_inst/\genblk1[1].dma_ram_rd_resp_data_pipe_reg_reg[0][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_write_inst/\genblk1[1].dma_ram_rd_resp_data_pipe_reg_reg[0][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpl_write_inst/\m_axis_dma_write_desc_len_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_write_inst/\m_axis_dma_write_desc_len_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpl_write_inst/\m_axis_dma_write_desc_ram_addr_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_write_inst/\m_axis_dma_write_desc_ram_addr_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[7].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[6].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[5].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[4].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[3].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[2].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[1].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[0].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sched[0].scheduler_block /\tx_scheduler_inst/op_ctrl_pipe_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[7].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[6].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[5].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[4].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[3].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[2].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[1].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[0].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpl_op_mux_inst/\arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (desc_op_mux_inst/\arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (desc_op_mux_inst/\s_axis_req_sel_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cq_eq_dma_if_mux_wr_inst/\dma_if_desc_mux_inst/s_axis_desc_tag_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cq_eq_dma_if_mux_wr_inst/\dma_if_desc_mux_inst/s_axis_desc_tag_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sched[0].scheduler_block /\tx_scheduler_inst/s_axil_rdata_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[7].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[6].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[5].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[4].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[3].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[2].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[1].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[0].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[7].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[6].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[5].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[4].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[3].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[2].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[1].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_wr_inst /\m_ifaces[0].a_arb_inst/grant_encoded_reg_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\port[0].port_inst /\port_tx_inst/tx_cpl_fifo_inst/m_drop_frame_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sched[0].scheduler_block /\ctrl_reg_rd_data_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\port[0].port_inst /\ctrl_reg_rd_data_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\port[0].port_inst /\port_rx_inst/rx_async_fifo_inst/fifo_inst/pause.s_pause_req_sync2_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpl_write_inst/\genblk1[1].dma_ram_rd_resp_data_pipe_reg_reg[1][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_write_inst/\genblk1[1].dma_ram_rd_resp_data_pipe_reg_reg[1][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sched[0].scheduler_block /\tx_scheduler_inst/op_ctrl_pipe_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cq_eq_dma_if_mux_wr_inst/\dma_if_desc_mux_inst/temp_m_axis_desc_tag_reg_reg[12] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design mqnic_interface__xdcDup__1__GCB2 has port m_axil_bresp[1] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__xdcDup__1__GCB2 has port m_axil_bresp[0] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__xdcDup__1__GCB2 has port m_axil_rresp[1] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__xdcDup__1__GCB2 has port m_axil_rresp[0] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__xdcDup__1__GCB2 has port status_depth[2] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__xdcDup__1__GCB2 has port status_depth[1] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__xdcDup__1__GCB2 has port status_depth[0] driven by constant 0
INFO: [Synth 8-5784] Optimized 4 bits of RAM "event_fifo/mem_reg" due to constant propagation. Old ram width 21 bits, new ram width 17 bits.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "fifo[0].fifo_inst/fifo_inst/mem_reg" due to constant propagation. Old ram width 171 bits, new ram width 170 bits.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design mqnic_interface__GCB2 has port m_axil_bresp[1] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCB2 has port m_axil_bresp[0] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCB2 has port m_axil_rresp[1] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCB2 has port m_axil_rresp[0] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCB2 has port status_depth[2] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCB2 has port status_depth[1] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCB2 has port status_depth[0] driven by constant 0
INFO: [Synth 8-5784] Optimized 4 bits of RAM "event_fifo/mem_reg" due to constant propagation. Old ram width 21 bits, new ram width 17 bits.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg
WARNING: [Synth 8-3936] Found unconnected internal register 'src_period_reg_reg' and it is trimmed from '40' to '38' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:235]
INFO: [Synth 8-5545] ROM "period_ns_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ts_tod_s_next" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design mqnic_core__GCB0 has port s_axil_bresp[1] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_core__GCB0 has port s_axil_bresp[0] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_core__GCB0 has port s_axil_rresp[1] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_core__GCB0 has port s_axil_rresp[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'src_period_reg_reg' and it is trimmed from '40' to '38' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:235]
INFO: [Synth 8-5545] ROM "period_ns_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ts_tod_s_next" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'src_period_reg_reg' and it is trimmed from '40' to '38' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:235]
INFO: [Synth 8-5545] ROM "period_ns_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ts_tod_s_next" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'src_period_reg_reg' and it is trimmed from '40' to '38' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:235]
INFO: [Synth 8-5545] ROM "period_ns_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ts_tod_s_next" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'src_period_reg_reg' and it is trimmed from '40' to '38' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/ptp_td_leaf.v:235]
INFO: [Synth 8-5545] ROM "period_ns_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ts_tod_s_next" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal tbl_mem_reg was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3936] Found unconnected internal register 'sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/gt_txdiffctrl_reg_reg' and it is trimmed from '5' to '4' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:688]
WARNING: [Synth 8-3936] Found unconnected internal register 'sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/gt_txdiffctrl_reg_reg' and it is trimmed from '5' to '4' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:688]
WARNING: [Synth 8-3936] Found unconnected internal register 'sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/drp_addr_reg_reg' and it is trimmed from '24' to '9' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:739]
WARNING: [Synth 8-3936] Found unconnected internal register 'sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/drp_addr_reg_reg' and it is trimmed from '24' to '9' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_wrapper.v:739]
WARNING: [Synth 8-3936] Found unconnected internal register 'sfp_phy_quad_inst/drp_addr_reg_reg' and it is trimmed from '24' to '20' bits. [/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/sources_1/imports/source/eth_xcvr_phy_10g_gty_quad_wrapper.v:247]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:33 ; elapsed = 00:04:34 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 14180 ; free virtual = 29866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                 | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|pcie_tlp_fifo:                              | out_fifo_out_tlp_data_reg | 32 x 256(READ_FIRST)   | W |   | 32 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|pcie_tlp_fifo:                              | out_fifo_out_tlp_hdr_reg  | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|dma_psdpram:                                | genblk1[0].mem_reg_reg    | 64 x 256(READ_FIRST)   | W |   | 64 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|dma_psdpram:                                | genblk1[1].mem_reg_reg    | 64 x 256(READ_FIRST)   | W |   | 64 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|dma_psdpram__parameterized0:                | genblk1[0].mem_reg_reg    | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|dma_psdpram__parameterized0:                | genblk1[1].mem_reg_reg    | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|axis_fifo__parameterized3:                  | mem_reg                   | 128 x 150(READ_FIRST)  | W |   | 128 x 150(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                 | 
|axis_fifo__parameterized5:                  | mem_reg                   | 2 K x 105(READ_FIRST)  | W |   | 2 K x 105(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 2,2             | 
|axis_fifo__parameterized6:                  | mem_reg                   | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|axis_fifo__parameterized3:                  | mem_reg                   | 128 x 150(READ_FIRST)  | W |   | 128 x 150(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                 | 
|axis_fifo__parameterized7:                  | mem_reg                   | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|axis_fifo__parameterized9:                  | mem_reg                   | 32 x 180(READ_FIRST)   | W |   | 32 x 180(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      |                 | 
|dma_client_axis_sink:                       | status_fifo_user_reg      | 32 x 133(READ_FIRST)   | W |   | 32 x 133(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|axis_async_fifo__xdcDup__1:                 | mem_reg                   | 32 x 112(NO_CHANGE)    | W |   | 32 x 112(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|axis_async_fifo__parameterized0__xdcDup__1: | mem_reg                   | 32 x 90(NO_CHANGE)     | W |   | 32 x 90(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      |                 | 
|axis_async_fifo__parameterized1__xdcDup__1: | mem_reg                   | 32 x 170(NO_CHANGE)    | W |   | 32 x 170(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      |                 | 
|axis_fifo:                                  | mem_reg                   | 256 x 11(READ_FIRST)   | W |   | 256 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|axis_fifo__parameterized0:                  | mem_reg                   | 2 K x 11(READ_FIRST)   | W |   | 2 K x 11(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|tx_scheduler_rr:                            | queue_ram_reg             | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|axis_fifo__parameterized11:                 | mem_reg                   | 8 K x 171(READ_FIRST)  | W |   | 8 K x 171(WRITE_FIRST) |   | R | Port A and B     | 0      | 38     | 8,8,8,8,4,2     | 
|queue_manager__parameterized0:              | queue_ram_reg             | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|queue_manager:                              | queue_ram_reg             | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|cpl_queue_manager__parameterized0:          | queue_ram_reg             | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
|mqnic_interface__xdcDup__1__GCB2            | event_fifo/mem_reg        | 1 K x 21(READ_FIRST)   | W |   | 1 K x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|axis_fifo__parameterized10:                 | mem_reg                   | 4 K x 105(READ_FIRST)  | W |   | 4 K x 105(WRITE_FIRST) |   | R | Port A and B     | 0      | 12     | 4,4,2           | 
|cpl_queue_manager:                          | queue_ram_reg             | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|axis_async_fifo:                            | mem_reg                   | 32 x 112(NO_CHANGE)    | W |   | 32 x 112(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|axis_async_fifo__parameterized0:            | mem_reg                   | 32 x 90(NO_CHANGE)     | W |   | 32 x 90(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      |                 | 
|axis_async_fifo__parameterized1:            | mem_reg                   | 32 x 170(NO_CHANGE)    | W |   | 32 x 170(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      |                 | 
|axis_fifo:                                  | mem_reg                   | 256 x 11(READ_FIRST)   | W |   | 256 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|axis_fifo__parameterized0:                  | mem_reg                   | 2 K x 11(READ_FIRST)   | W |   | 2 K x 11(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|tx_scheduler_rr:                            | queue_ram_reg             | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|axis_fifo__parameterized11:                 | mem_reg                   | 8 K x 171(READ_FIRST)  | W |   | 8 K x 171(WRITE_FIRST) |   | R | Port A and B     | 0      | 38     | 8,8,8,8,4,2     | 
|queue_manager__parameterized0:              | queue_ram_reg             | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|queue_manager:                              | queue_ram_reg             | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|cpl_queue_manager__parameterized0:          | queue_ram_reg             | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
|mqnic_interface__GCB2                       | event_fifo/mem_reg        | 1 K x 21(READ_FIRST)   | W |   | 1 K x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|axis_fifo__parameterized10:                 | mem_reg                   | 4 K x 105(READ_FIRST)  | W |   | 4 K x 105(WRITE_FIRST) |   | R | Port A and B     | 0      | 12     | 4,4,2           | 
|cpl_queue_manager:                          | queue_ram_reg             | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|stats_counter_inst                          | mem_reg                   | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                | RTL Object                                                                               | Inference      | Size (Depth x Width) | Primitives      | 
+-------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|pcie_tlp_fifo_raw__GB1                     | seg_ram[1].seg_mem_hdr_reg                                                               | User Attribute | 64 x 128             | RAM64M8 x 38    | 
|fpga                                       | seg_ram[0].seg_mem_hdr_reg                                                               | User Attribute | 64 x 128             | RAM64M8 x 38    | 
|pcie_tlp_fifo_raw__GB6                     | seg_ram[0].seg_mem_data_reg                                                              | User Attribute | 64 x 128             | RAM64M8 x 19    | 
|pcie_tlp_fifo_raw__GB6                     | seg_ram[1].seg_mem_data_reg                                                              | User Attribute | 64 x 128             | RAM64M8 x 19    | 
|fpga                                       | seg_ram[0].seg_mem_error_reg                                                             | User Attribute | 64 x 4               | RAM64M8 x 1     | 
|fpga                                       | seg_ram[1].seg_mem_error_reg                                                             | User Attribute | 64 x 4               | RAM64M8 x 1     | 
|fpga                                       | seg_ram[0].seg_mem_sop_reg                                                               | User Attribute | 64 x 1               | RAM64X1D x 2    | 
|fpga                                       | seg_ram[1].seg_mem_sop_reg                                                               | User Attribute | 64 x 1               | RAM64X1D x 2    | 
|fpga                                       | seg_ram[0].seg_mem_eop_reg                                                               | User Attribute | 64 x 1               | RAM64X1D x 2    | 
|fpga                                       | seg_ram[1].seg_mem_eop_reg                                                               | User Attribute | 64 x 1               | RAM64X1D x 2    | 
|fpga                                       | out_fifo_out_tlp_error_reg                                                               | Implied        | 32 x 4               | RAM32M16 x 1    | 
|fpga                                       | out_fifo_out_tlp_sop_reg                                                                 | Implied        | 32 x 1               | RAM32X1D x 1    | 
|fpga                                       | out_fifo_out_tlp_eop_reg                                                                 | Implied        | 32 x 1               | RAM32X1D x 1    | 
|rd_req_fifo_inst                           | seg_ram[0].seg_mem_hdr_reg                                                               | User Attribute | 64 x 128             | RAM64M8 x 19    | 
|rd_req_fifo_inst                           | seg_ram[0].seg_mem_seq_reg                                                               | User Attribute | 64 x 3               | RAM64M8 x 1     | 
|rd_req_fifo_inst                           | seg_ram[0].seg_mem_eop_reg                                                               | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|fpga                                       | wr_req_fifo_inst/seg_ram[0].seg_mem_data_reg                                             | User Attribute | 64 x 256             | RAM64M8 x 37    | 
|fpga                                       | wr_req_fifo_inst/seg_ram[0].seg_mem_strb_reg                                             | User Attribute | 64 x 8               | RAM64M8 x 2     | 
|fpga                                       | wr_req_fifo_inst/seg_ram[0].seg_mem_hdr_reg                                              | User Attribute | 64 x 128             | RAM64M8 x 19    | 
|fpga                                       | wr_req_fifo_inst/seg_ram[0].seg_mem_seq_reg                                              | User Attribute | 64 x 3               | RAM64M8 x 1     | 
|fpga                                       | wr_req_fifo_inst/seg_ram[0].seg_mem_eop_reg                                              | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|fpga                                       | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_data_reg | User Attribute | 64 x 256             | RAM64M8 x 37    | 
|fpga                                       | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_hdr_reg  | User Attribute | 64 x 128             | RAM64M8 x 19    | 
|fpga                                       | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_sop_reg  | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|fpga                                       | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_eop_reg  | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|fpga                                       | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_eop_reg                              | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|fpga                                       | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_strb_reg                             | User Attribute | 64 x 8               | RAM64M8 x 2     | 
|fpga                                       | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_hdr_reg                              | User Attribute | 64 x 119             | RAM64M8 x 17    | 
|fpga                                       | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_data_reg                             | User Attribute | 64 x 256             | RAM64M8 x 37    | 
|desc_fetch                                 | dma_client_axis_source_inst/out_fifo_tdata_reg                                           | User Attribute | 32 x 128             | RAM32M16 x 10   | 
|desc_fetch                                 | dma_client_axis_source_inst/out_fifo_tkeep_reg                                           | User Attribute | 32 x 16              | RAM32M16 x 2    | 
|desc_fetch                                 | dma_client_axis_source_inst/out_fifo_tlast_reg                                           | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|desc_fetch                                 | dma_client_axis_source_inst/out_fifo_tid_reg                                             | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|desc_fetch                                 | dma_client_axis_source_inst/out_fifo_tuser_reg                                           | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|desc_fetch                                 | desc_table_sel_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|desc_fetch                                 | desc_table_log_desc_block_size_reg                                                       | User Attribute | 32 x 2               | RAM32X1D x 2    | 
|desc_fetch                                 | desc_table_queue_op_tag_reg                                                              | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|desc_fetch                                 | desc_table_tag_reg                                                                       | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|tx_engine_inst                             | desc_table_len_reg                                                                       | User Attribute | 32 x 16              | RAM32M16 x 8    | 
|tx_engine_inst                             | desc_table_buf_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|tx_engine_inst                             | desc_table_read_commit_reg                                                               | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|tx_engine_inst                             | desc_table_read_count_finish_reg                                                         | User Attribute | 32 x 4               | RAM32M16 x 2    | 
|tx_engine_inst                             | desc_table_read_count_start_reg                                                          | User Attribute | 32 x 4               | RAM32X1D x 4    | 
|tx_engine_inst                             | desc_table_tx_done_a_reg                                                                 | User Attribute | 32 x 1               | RAM32X1D x 2    | 
|tx_engine_inst                             | desc_table_tx_done_b_reg                                                                 | User Attribute | 32 x 1               | RAM32X1D x 2    | 
|tx_engine_inst                             | desc_table_tag_reg                                                                       | User Attribute | 32 x 5               | RAM32M16 x 2    | 
|tx_engine_inst                             | desc_table_queue_reg                                                                     | User Attribute | 32 x 11              | RAM32M16 x 2    | 
|tx_engine_inst                             | desc_table_queue_ptr_reg                                                                 | User Attribute | 32 x 16              | RAM32M16 x 2    | 
|tx_engine_inst                             | desc_table_ptp_ts_reg                                                                    | User Attribute | 32 x 64              | RAM32M16 x 5    | 
|tx_engine_inst                             | desc_table_dest_reg                                                                      | User Attribute | 32 x 4               | RAM32M16 x 2    | 
|tx_engine_inst                             | desc_table_csum_start_reg                                                                | User Attribute | 32 x 7               | RAM32M16 x 1    | 
|tx_engine_inst                             | desc_table_csum_offset_reg                                                               | User Attribute | 32 x 7               | RAM32M16 x 1    | 
|tx_engine_inst                             | desc_table_cpl_queue_reg                                                                 | User Attribute | 32 x 12              | RAM32M16 x 1    | 
|tx_engine_inst                             | desc_table_csum_enable_reg                                                               | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|mqnic_interface_tx__GC0                    | egress_inst/tx_csum_cmd_fifo/mem_reg                                                     | Implied        | 32 x 17              | RAM32M16 x 2    | 
|mqnic_interface_tx__GC0                    | dma_client_axis_source_inst/out_fifo_tdata_reg                                           | User Attribute | 32 x 64              | RAM32M16 x 5    | 
|mqnic_interface_tx__GC0                    | dma_client_axis_source_inst/out_fifo_tkeep_reg                                           | User Attribute | 32 x 8               | RAM32M16 x 1    | 
|mqnic_interface_tx__GC0                    | dma_client_axis_source_inst/out_fifo_tlast_reg                                           | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|mqnic_interface_tx__GC0                    | dma_client_axis_source_inst/out_fifo_tid_reg                                             | User Attribute | 32 x 11              | RAM32M16 x 1    | 
|mqnic_interface_tx__GC0                    | dma_client_axis_source_inst/out_fifo_tdest_reg                                           | User Attribute | 32 x 4               | RAM32M16 x 1    | 
|mqnic_interface_tx__GC0                    | dma_client_axis_source_inst/out_fifo_tuser_reg                                           | User Attribute | 32 x 17              | RAM32M16 x 2    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_dma_len_reg                                                    | User Attribute | 32 x 16              | RAM32M16 x 6    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_buf_ptr_reg                                                    | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_queue_reg                                                      | User Attribute | 32 x 8               | RAM32M16 x 2    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_queue_ptr_reg                                                  | User Attribute | 32 x 16              | RAM32M16 x 2    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_ptp_ts_reg                                                     | User Attribute | 32 x 64              | RAM32M16 x 5    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_csum_reg                                                       | User Attribute | 32 x 16              | RAM32M16 x 2    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_hash_reg                                                       | User Attribute | 32 x 32              | RAM32M16 x 3    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_hash_type_reg                                                  | User Attribute | 32 x 4               | RAM32M16 x 1    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_id_reg                                                         | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_cpl_queue_reg                                                  | User Attribute | 32 x 12              | RAM32M16 x 1    | 
|mqnic_interface_rx__GCM0                   | ingress_inst/rx_csum_fifo/mem_reg                                                        | Implied        | 32 x 16              | RAM32M16 x 2    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/status_fifo_mask_reg                                           | Implied        | 32 x 2               | RAM32X1D x 2    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/status_fifo_last_reg                                           | Implied        | 32 x 1               | RAM32X1D x 1    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/status_fifo_len_reg                                            | Implied        | 32 x 16              | RAM32M16 x 2    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/status_fifo_tag_reg                                            | Implied        | 32 x 5               | RAM32M16 x 1    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/status_fifo_id_reg                                             | Implied        | 32 x 1               | RAM32X1D x 1    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/status_fifo_dest_reg                                           | Implied        | 32 x 9               | RAM32M16 x 1    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/genblk1[0].out_fifo_wr_cmd_be_reg                              | User Attribute | 32 x 32              | RAM32M16 x 3    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/genblk1[1].out_fifo_wr_cmd_be_reg                              | User Attribute | 32 x 32              | RAM32M16 x 3    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/genblk1[0].out_fifo_wr_cmd_addr_reg                            | User Attribute | 32 x 9               | RAM32M16 x 1    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/genblk1[1].out_fifo_wr_cmd_addr_reg                            | User Attribute | 32 x 9               | RAM32M16 x 1    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/genblk1[0].out_fifo_wr_cmd_data_reg                            | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/genblk1[1].out_fifo_wr_cmd_data_reg                            | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_queue_reg                                                     | User Attribute | 32 x 11              | RAM32M16 x 2    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_prev_index_reg                                                | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_next_index_reg                                                | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_is_head_reg                                                   | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/finish_fifo_tag_reg                                                    | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/finish_fifo_status_reg                                                 | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\axil_crossbar_inst/axil_crossbar_wr_inst  | s_ifaces[0].fifo_select_reg                                                              | User Attribute | 32 x 3               | RAM32M16 x 1    | 
|\axil_crossbar_inst/axil_crossbar_wr_inst  | s_ifaces[0].fifo_decerr_reg                                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\axil_crossbar_inst/axil_crossbar_rd_inst  | s_ifaces[0].fifo_select_reg                                                              | User Attribute | 32 x 3               | RAM32M16 x 1    | 
|\axil_crossbar_inst/axil_crossbar_rd_inst  | s_ifaces[0].fifo_decerr_reg                                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[0].fifo_sel_reg                                               | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[1].fifo_sel_reg                                               | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg                                  | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg                                  | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|event_write_inst                           | desc_table_sel_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 2    | 
|event_write_inst                           | desc_table_queue_op_tag_reg                                                              | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|event_write_inst                           | desc_table_data_reg                                                                      | User Attribute | 32 x 255             | RAM32M16 x 19   | 
|event_write_inst                           | desc_table_phase_reg                                                                     | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cpl_write_inst                             | desc_table_sel_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 2    | 
|cpl_write_inst                             | desc_table_tag_reg                                                                       | User Attribute | 32 x 7               | RAM32M16 x 1    | 
|cpl_write_inst                             | desc_table_queue_op_tag_reg                                                              | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|cpl_write_inst                             | desc_table_data_reg                                                                      | User Attribute | 32 x 255             | RAM32M16 x 19   | 
|cpl_write_inst                             | desc_table_phase_reg                                                                     | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|rx_qm_inst                                 | op_table_queue_reg                                                                       | User Attribute | 32 x 8               | RAM32M16 x 2    | 
|rx_qm_inst                                 | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|tx_qm_inst                                 | op_table_queue_reg                                                                       | User Attribute | 32 x 11              | RAM32M16 x 2    | 
|tx_qm_inst                                 | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|cqm_inst                                   | op_table_queue_reg                                                                       | User Attribute | 32 x 12              | RAM32M16 x 2    | 
|cqm_inst                                   | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|event_queue_manager_inst                   | op_table_queue_reg                                                                       | User Attribute | 32 x 5               | RAM32M16 x 2    | 
|event_queue_manager_inst                   | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|mqnic_interface__xdcDup__1__GCB2           | irq_fifo/mem_reg                                                                         | Implied        | 128 x 5              | RAM64M8 x 2     | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_queue_reg                                                     | User Attribute | 32 x 11              | RAM32M16 x 2    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_prev_index_reg                                                | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_next_index_reg                                                | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_is_head_reg                                                   | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/finish_fifo_tag_reg                                                    | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/finish_fifo_status_reg                                                 | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\axil_crossbar_inst/axil_crossbar_wr_inst  | s_ifaces[0].fifo_select_reg                                                              | User Attribute | 32 x 3               | RAM32M16 x 1    | 
|\axil_crossbar_inst/axil_crossbar_wr_inst  | s_ifaces[0].fifo_decerr_reg                                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\axil_crossbar_inst/axil_crossbar_rd_inst  | s_ifaces[0].fifo_select_reg                                                              | User Attribute | 32 x 3               | RAM32M16 x 1    | 
|\axil_crossbar_inst/axil_crossbar_rd_inst  | s_ifaces[0].fifo_decerr_reg                                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[0].fifo_sel_reg                                               | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[1].fifo_sel_reg                                               | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg                                  | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg                                  | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|event_write_inst                           | desc_table_sel_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 2    | 
|event_write_inst                           | desc_table_queue_op_tag_reg                                                              | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|event_write_inst                           | desc_table_data_reg                                                                      | User Attribute | 32 x 255             | RAM32M16 x 19   | 
|event_write_inst                           | desc_table_phase_reg                                                                     | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cpl_write_inst                             | desc_table_sel_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 2    | 
|cpl_write_inst                             | desc_table_tag_reg                                                                       | User Attribute | 32 x 7               | RAM32M16 x 1    | 
|cpl_write_inst                             | desc_table_queue_op_tag_reg                                                              | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|cpl_write_inst                             | desc_table_data_reg                                                                      | User Attribute | 32 x 255             | RAM32M16 x 19   | 
|cpl_write_inst                             | desc_table_phase_reg                                                                     | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|rx_qm_inst                                 | op_table_queue_reg                                                                       | User Attribute | 32 x 8               | RAM32M16 x 2    | 
|rx_qm_inst                                 | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|tx_qm_inst                                 | op_table_queue_reg                                                                       | User Attribute | 32 x 11              | RAM32M16 x 2    | 
|tx_qm_inst                                 | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|cqm_inst                                   | op_table_queue_reg                                                                       | User Attribute | 32 x 12              | RAM32M16 x 2    | 
|cqm_inst                                   | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|event_queue_manager_inst                   | op_table_queue_reg                                                                       | User Attribute | 32 x 5               | RAM32M16 x 2    | 
|event_queue_manager_inst                   | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|mqnic_interface__GCB2                      | irq_fifo/mem_reg                                                                         | Implied        | 128 x 5              | RAM64M8 x 2     | 
|mqnic_core__GCB0                           | irq_rate_limit_inst/mem_reg_reg                                                          | Implied        | 32 x 19              | RAM32X1S x 19   | 
|dma_if_mux_inst                            | dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[0].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|dma_if_mux_inst                            | dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[1].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|dma_if_mux_inst                            | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[0].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|dma_if_mux_inst                            | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[1].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|dma_if_mux_inst                            | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg               | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|dma_if_mux_inst                            | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg               | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|axil_csr_crossbar_inst                     | axil_crossbar_wr_inst/m_ifaces[0].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_wr_inst/m_ifaces[1].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_wr_inst/m_ifaces[2].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_wr_inst/s_ifaces[0].fifo_select_reg                                        | User Attribute | 32 x 2               | RAM32X1D x 2    | 
|axil_csr_crossbar_inst                     | axil_crossbar_wr_inst/s_ifaces[1].fifo_select_reg                                        | User Attribute | 32 x 2               | RAM32X1D x 2    | 
|axil_csr_crossbar_inst                     | axil_crossbar_wr_inst/s_ifaces[1].fifo_decerr_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_wr_inst/s_ifaces[0].fifo_decerr_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_rd_inst/m_ifaces[0].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_rd_inst/m_ifaces[1].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_rd_inst/m_ifaces[2].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_rd_inst/s_ifaces[0].fifo_select_reg                                        | User Attribute | 32 x 2               | RAM32X1D x 2    | 
|axil_csr_crossbar_inst                     | axil_crossbar_rd_inst/s_ifaces[0].fifo_decerr_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_rd_inst/s_ifaces[1].fifo_select_reg                                        | User Attribute | 32 x 2               | RAM32X1D x 2    | 
|axil_csr_crossbar_inst                     | axil_crossbar_rd_inst/s_ifaces[1].fifo_decerr_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_crossbar_inst                         | axil_crossbar_wr_inst/s_ifaces[0].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_crossbar_inst                         | axil_crossbar_rd_inst/s_ifaces[0].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_crossbar_inst                         | axil_crossbar_wr_inst/s_ifaces[0].fifo_decerr_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_crossbar_inst                         | axil_crossbar_rd_inst/s_ifaces[0].fifo_decerr_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_data_inst           | dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[0].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_data_inst           | dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[1].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_data_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[0].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_data_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[1].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_data_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg               | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|\dma_if_mux.dma_if_mux_data_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg               | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|\dma_if_mux.dma_if_mux_ctrl_inst           | dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[0].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_ctrl_inst           | dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[1].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_ctrl_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[0].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_ctrl_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[1].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_ctrl_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg               | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|\dma_if_mux.dma_if_mux_ctrl_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg               | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|pcie_axil_master_inst                      | resp_fifo_op_read_reg                                                                    | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|pcie_axil_master_inst                      | resp_fifo_op_write_reg                                                                   | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|pcie_axil_master_inst                      | resp_fifo_first_reg                                                                      | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|pcie_axil_master_inst                      | resp_fifo_last_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|pcie_axil_master_inst                      | resp_fifo_lower_addr_reg                                                                 | User Attribute | 32 x 7               | RAM32M16 x 1    | 
|pcie_axil_master_inst                      | resp_fifo_tag_reg                                                                        | User Attribute | 32 x 10              | RAM32M16 x 1    | 
|pcie_axil_master_inst                      | resp_fifo_requester_id_reg                                                               | User Attribute | 32 x 16              | RAM32M16 x 2    | 
|pcie_axil_master_inst                      | resp_fifo_byte_count_reg                                                                 | User Attribute | 32 x 12              | RAM32M16 x 1    | 
|pcie_axil_master_inst                      | resp_fifo_cpl_status_reg                                                                 | User Attribute | 32 x 1               | RAM32M16 x 1    | 
|pcie_axil_master_inst                      | resp_fifo_dword_count_reg                                                                | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|pcie_axil_master_inst                      | resp_fifo_attr_reg                                                                       | User Attribute | 32 x 3               | RAM32M16 x 1    | 
|pcie_axil_master_inst                      | resp_fifo_tc_reg                                                                         | User Attribute | 32 x 3               | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_read_commit_reg                                                                 | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_read_count_finish_reg                                                           | User Attribute | 64 x 7               | RAM64M8 x 2     | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_read_init_b_reg                                                                 | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_read_init_a_reg                                                                 | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_read_count_start_reg                                                            | User Attribute | 64 x 7               | RAM64M8 x 2     | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_table_cpld_fc_reg                                                               | User Attribute | 64 x 9               | RAM64M8 x 2     | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_table_cplh_fc_reg                                                               | User Attribute | 64 x 7               | RAM64M8 x 1     | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_fifo_2_mem_reg                                                                  | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_fifo_1_mem_reg                                                                  | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_table_active_b_reg                                                              | User Attribute | 64 x 1               | RAM64X1D x 3    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_table_active_a_reg                                                              | User Attribute | 64 x 1               | RAM64X1D x 3    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_table_ram_addr_reg                                                              | User Attribute | 64 x 15              | RAM64M8 x 3     | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_table_zero_len_reg                                                              | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_error_a_reg                                                                     | User Attribute | 64 x 1               | RAM64X1D x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_error_b_reg                                                                     | User Attribute | 64 x 1               | RAM64X1D x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_error_code_reg                                                                  | User Attribute | 64 x 4               | RAM64X1S x 4    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | status_fifo_finish_reg                                                                   | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_table_op_tag_reg                                                                | User Attribute | 64 x 6               | RAM64M8 x 1     | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | status_fifo_op_tag_reg                                                                   | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_tag_fifo_mem_reg                                                                      | User Attribute | 64 x 6               | RAM64M8 x 1     | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | status_fifo_mask_reg                                                                     | User Attribute | 32 x 2               | RAM32X1D x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_tag_reg                                                                         | User Attribute | 64 x 16              | RAM64M8 x 3     | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | status_fifo_error_reg                                                                    | User Attribute | 32 x 4               | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | genblk1[0].out_fifo_wr_cmd_sel_reg                                                       | User Attribute | 32 x 3               | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | genblk1[1].out_fifo_wr_cmd_sel_reg                                                       | User Attribute | 32 x 3               | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | genblk1[0].out_fifo_wr_cmd_be_reg                                                        | User Attribute | 32 x 32              | RAM32M16 x 3    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | genblk1[1].out_fifo_wr_cmd_be_reg                                                        | User Attribute | 32 x 32              | RAM32M16 x 3    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | genblk1[0].out_fifo_wr_cmd_addr_reg                                                      | User Attribute | 32 x 9               | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | genblk1[1].out_fifo_wr_cmd_addr_reg                                                      | User Attribute | 32 x 9               | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | genblk1[0].out_fifo_wr_cmd_data_reg                                                      | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | genblk1[1].out_fifo_wr_cmd_data_reg                                                      | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_table_ram_sel_reg                                                               | User Attribute | 64 x 3               | RAM64M8 x 1     | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_cycle_count_reg                                                                 | User Attribute | 8 x 8                | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_offset_reg                                                                      | User Attribute | 8 x 6                | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_dword_len_reg                                                                   | User Attribute | 8 x 10               | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_last_reg                                                                        | User Attribute | 8 x 1                | RAM16X1D x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | mask_fifo_mask_reg                                                                       | User Attribute | 16 x 2               | RAM16X1D x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_len_reg                                                                         | User Attribute | 8 x 2                | RAM16X1D x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_pcie_addr_reg                                                                   | User Attribute | 8 x 64               | RAM32M16 x 5    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_zero_len_reg                                                                    | User Attribute | 8 x 1                | RAM16X1D x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_tag_reg                                                                         | User Attribute | 8 x 16               | RAM32M16 x 2    | 
|fpga                                       | stats_pcie_if.stats_pcie_if_inst/stats_collect_inst/mem_reg_reg                          | User Attribute | 32 x 24              | RAM32X1S x 24   | 
|\stats_dma_if_pcie.stats_dma_if_pcie_inst  | stats_collect_tx_inst/mem_reg_reg                                                        | User Attribute | 32 x 24              | RAM32X1S x 24   | 
|\stats_dma_if_pcie.stats_dma_if_pcie_inst  | stats_dma_latency_rd_op_inst/len_mem_reg_reg                                             | User Attribute | 64 x 16              | RAM64M8 x 3     | 
|\stats_dma_if_pcie.stats_dma_if_pcie_inst  | stats_dma_latency_rd_op_inst/count_mem_reg_reg                                           | User Attribute | 64 x 16              | RAM64M8 x 3     | 
|\stats_dma_if_pcie.stats_dma_if_pcie_inst  | stats_dma_latency_rd_req_inst/count_mem_reg_reg                                          | User Attribute | 64 x 16              | RAM64M8 x 3     | 
|\stats_dma_if_pcie.stats_dma_if_pcie_inst  | stats_dma_latency_wr_op_inst/len_mem_reg_reg                                             | User Attribute | 8 x 16               | RAM32M16 x 2    | 
|\stats_dma_if_pcie.stats_dma_if_pcie_inst  | stats_dma_latency_wr_op_inst/count_mem_reg_reg                                           | User Attribute | 8 x 16               | RAM32M16 x 2    | 
|\stats_dma_if_pcie.stats_dma_if_pcie_inst  | stats_dma_latency_wr_req_inst/count_mem_reg_reg                                          | User Attribute | 8 x 16               | RAM32M16 x 2    | 
+-------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance pcie_tlp_fifo_insti_9/i_8/out_fifo_out_tlp_data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_tlp_fifo_insti_9/i_8/out_fifo_out_tlp_data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_tlp_fifo_insti_9/i_8/out_fifo_out_tlp_data_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_tlp_fifo_insti_9/i_8/out_fifo_out_tlp_data_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_tlp_fifo_insti_9/i_11/out_fifo_out_tlp_hdr_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_tlp_fifo_insti_9/i_11/out_fifo_out_tlp_hdr_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mqnic_interface_rx__GCM0:/i_4/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mqnic_interface_rx__GCM0:/i_66/dma_client_axis_sink_inst/status_fifo_user_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mqnic_interface_rx__GCM0:/i_66/dma_client_axis_sink_inst/status_fifo_user_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[0].interface_insti_21/port[0].port_inst/i_4/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[0].interface_insti_21/port[0].port_inst/i_4/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[0].interface_insti_21/port[0].port_inst/i_6/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[0].interface_insti_21/port[0].port_inst/i_6/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[0].interface_insti_21/port[0].port_inst/i_6/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[1].interface_insti_26/port[0].port_inst/i_4/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[1].interface_insti_26/port[0].port_inst/i_4/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[1].interface_insti_26/port[0].port_inst/i_6/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[1].interface_insti_26/port[0].port_inst/i_6/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[1].interface_insti_26/port[0].port_inst/i_6/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_pcie_insti_34/pcie_msix_inst/i_20/tbl_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_pcie_insti_34/pcie_msix_inst/i_20/tbl_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |pcie_tlp_fifo_raw__GB0           |           1|      2048|
|2     |pcie_tlp_fifo_raw__GB1           |           1|      2086|
|3     |pcie_tlp_fifo_raw__GB3           |           1|       403|
|4     |pcie_tlp_fifo_raw__GB4           |           1|       128|
|5     |pcie_tlp_fifo_raw__GB6           |           1|      3238|
|6     |pcie_tlp_fifo_raw__GB7           |           1|       795|
|7     |pcie_tlp_fifo__GC0               |           1|       534|
|8     |pcie_us_if_rc__GC0               |           1|       873|
|9     |pcie_us_if_rq__GB0               |           1|         0|
|10    |pcie_us_if_rq__GB1               |           1|       244|
|11    |pcie_us_if_rq__GB2               |           1|      3279|
|12    |pcie_us_if_rq__GB3               |           1|       241|
|13    |pcie_us_if_rq__GB4               |           1|      2304|
|14    |pcie_us_if_rq__GB5               |           1|      1922|
|15    |pcie_us_if_rq__GB6               |           1|      1511|
|16    |pcie_us_if__GC0                  |           1|      3399|
|17    |desc_fetch                       |           2|      2580|
|18    |dma_psdpram__parameterized0      |           4|       548|
|19    |mqnic_interface_tx__GC0          |           2|      6071|
|20    |mqnic_interface_rx__GCM0         |           2|      7080|
|21    |mqnic_interface__xdcDup__1__GCB0 |           1|     15979|
|22    |mqnic_interface__xdcDup__1__GCB1 |           1|      5404|
|23    |mqnic_interface__xdcDup__1__GCB2 |           1|      6802|
|24    |mqnic_interface__GCB0            |           1|     15979|
|25    |mqnic_interface__GCB1            |           1|      5404|
|26    |mqnic_interface__GCB2            |           1|      6802|
|27    |mqnic_core__GCB0                 |           1|     12436|
|28    |mqnic_core__GCB1                 |           1|      7756|
|29    |mqnic_core__GCB2                 |           1|     25516|
|30    |mqnic_core_pcie__GCB0            |           1|     15570|
|31    |mqnic_core_pcie__GCB1            |           1|      2998|
|32    |mqnic_core_pcie__GCB2            |           1|      4904|
|33    |eth_mac_10g                      |           2|     14073|
|34    |fpga_core__GC0                   |           1|      1065|
|35    |fpga__GC0                        |           1|     11690|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/gtwiz_userclk_rx_srcclk_out[0]' to pin '{sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/bbstub_gtwiz_userclk_rx_srcclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/gtwiz_userclk_rx_usrclk2_out[0]' to pin '{sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/bbstub_gtwiz_userclk_rx_usrclk2_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/gtwiz_userclk_rx_usrclk_out[0]' to pin '{sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/bbstub_gtwiz_userclk_rx_usrclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/gtwiz_userclk_tx_srcclk_out[0]' to pin '{sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/bbstub_gtwiz_userclk_tx_srcclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/gtwiz_userclk_tx_usrclk2_out[0]' to pin '{sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/bbstub_gtwiz_userclk_tx_usrclk2_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/gtwiz_userclk_tx_usrclk_out[0]' to pin '{sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/bbstub_gtwiz_userclk_tx_usrclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/gtwiz_userclk_rx_srcclk_out[0]' to pin '{sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/bbstub_gtwiz_userclk_rx_srcclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/gtwiz_userclk_rx_usrclk2_out[0]' to pin '{sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/bbstub_gtwiz_userclk_rx_usrclk2_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/gtwiz_userclk_rx_usrclk_out[0]' to pin '{sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/bbstub_gtwiz_userclk_rx_usrclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/gtwiz_userclk_tx_srcclk_out[0]' to pin '{sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/bbstub_gtwiz_userclk_tx_srcclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/gtwiz_userclk_tx_usrclk2_out[0]' to pin '{sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/bbstub_gtwiz_userclk_tx_usrclk2_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/gtwiz_userclk_tx_usrclk_out[0]' to pin '{sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/bbstub_gtwiz_userclk_tx_usrclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/qpll0outclk_out[0]' to pin '{sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/bbstub_qpll0outclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/gtrefclk00_in[0]' to 'ibufds_gte3_sfp_mgt_refclk_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/qpll0outrefclk_out[0]' to pin '{sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/bbstub_qpll0outrefclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/gtrefclk00_in[0]' to 'ibufds_gte3_sfp_mgt_refclk_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie3_ultrascale_inst/user_clk' to pin 'pcie3_ultrascale_inst/bbstub_user_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie3_ultrascale_inst/int_qpll1outclk_out[0]' to pin '{pcie3_ultrascale_inst/bbstub_int_qpll1outclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'pcie3_ultrascale_inst/sys_clk_gt' to 'ibufds_gte3_pcie_mgt_refclk_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie3_ultrascale_inst/int_qpll1outclk_out[1]' to pin '{pcie3_ultrascale_inst/bbstub_int_qpll1outclk_out[1]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'pcie3_ultrascale_inst/sys_clk_gt' to 'ibufds_gte3_pcie_mgt_refclk_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie3_ultrascale_inst/int_qpll1outrefclk_out[0]' to pin '{pcie3_ultrascale_inst/bbstub_int_qpll1outrefclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'pcie3_ultrascale_inst/sys_clk_gt' to 'ibufds_gte3_pcie_mgt_refclk_inst/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie3_ultrascale_inst/int_qpll1outrefclk_out[1]' to pin '{pcie3_ultrascale_inst/bbstub_int_qpll1outrefclk_out[1]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'pcie3_ultrascale_inst/sys_clk_gt' to 'ibufds_gte3_pcie_mgt_refclk_inst/O'
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}. [{/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}. [{/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}. [{/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}. [{/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}. [{/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}. [{/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/axis_async_fifo.tcl}:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 6 of {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}. [{/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}:6]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 6 of {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}. [{/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}:6]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 6 of {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}. [{/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}:6]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 6 of {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}. [{/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/mqnic_port.tcl}:6]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of {/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}. [{/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/sync_reset.tcl}:23]
INFO: [Synth 8-5819] Moved 21 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:42 ; elapsed = 00:04:47 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 14029 ; free virtual = 29800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_hdr_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_hdr_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5556] The block RAM fifo[0].fifo_inst/fifo_inst/mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5556] The block RAM fifo[0].fifo_inst/fifo_inst/mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5556] The block RAM queue_ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5556] The block RAM data_fifo/mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM data_fifo/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM data_fifo/mem_reg
INFO: [Synth 8-5556] The block RAM queue_ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM queue_ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM queue_ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg
INFO: [Synth 8-5556] The block RAM mem_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:03 ; elapsed = 00:05:08 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 13901 ; free virtual = 29674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                 | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|dma_psdpram:                                                                                                                                | genblk1[0].mem_reg_reg                           | 64 x 256(READ_FIRST)   | W |   | 64 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|dma_psdpram:                                                                                                                                | genblk1[1].mem_reg_reg                           | 64 x 256(READ_FIRST)   | W |   | 64 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|dma_psdpram__parameterized0:                                                                                                                | genblk1[0].mem_reg_reg                           | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|dma_psdpram__parameterized0:                                                                                                                | genblk1[1].mem_reg_reg                           | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|axis_fifo__parameterized3:                                                                                                                  | mem_reg                                          | 128 x 150(READ_FIRST)  | W |   | 128 x 150(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                 | 
|interface_tx_insti_19/\core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst  | data_fifo/mem_reg                                | 2 K x 105(READ_FIRST)  | W |   | 2 K x 105(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 2,2             | 
|axis_fifo__parameterized6:                                                                                                                  | mem_reg                                          | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|axis_fifo__parameterized3:                                                                                                                  | mem_reg                                          | 128 x 150(READ_FIRST)  | W |   | 128 x 150(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      |                 | 
|axis_fifo__parameterized7:                                                                                                                  | mem_reg                                          | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|axis_fifo__parameterized9:                                                                                                                  | mem_reg                                          | 32 x 180(READ_FIRST)   | W |   | 32 x 180(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      |                 | 
|dma_client_axis_sink:                                                                                                                       | status_fifo_user_reg                             | 32 x 133(READ_FIRST)   | W |   | 32 x 133(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|axis_async_fifo__xdcDup__1:                                                                                                                 | mem_reg                                          | 32 x 112(NO_CHANGE)    | W |   | 32 x 112(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|axis_async_fifo__parameterized0__xdcDup__1:                                                                                                 | mem_reg                                          | 32 x 90(NO_CHANGE)     | W |   | 32 x 90(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      |                 | 
|axis_async_fifo__parameterized1__xdcDup__1:                                                                                                 | mem_reg                                          | 32 x 170(NO_CHANGE)    | W |   | 32 x 170(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      |                 | 
|axis_fifo:                                                                                                                                  | mem_reg                                          | 256 x 11(READ_FIRST)   | W |   | 256 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|axis_fifo__parameterized0:                                                                                                                  | mem_reg                                          | 2 K x 11(READ_FIRST)   | W |   | 2 K x 11(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|tx_scheduler_rr:                                                                                                                            | queue_ram_reg                                    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\iface[0].interface_insti_21 /\core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst                            | fifo[0].fifo_inst/fifo_inst/mem_reg              | 8 K x 171(READ_FIRST)  | W |   | 8 K x 171(WRITE_FIRST) |   | R | Port A and B     | 0      | 38     | 8,8,8,8,4,2     | 
|queue_manager__parameterized0:                                                                                                              | queue_ram_reg                                    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|\iface[0].interface_insti_22 /\core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/tx_qm_inst                              | queue_ram_reg                                    | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|\iface[0].interface_insti_23 /\core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cqm_inst                                | queue_ram_reg                                    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
|mqnic_interface__xdcDup__1__GCB2                                                                                                            | event_fifo/mem_reg                               | 1 K x 21(READ_FIRST)   | W |   | 1 K x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|fpga                                                                                                                                        | tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg | 4 K x 105(READ_FIRST)  | W |   | 4 K x 105(WRITE_FIRST) |   | R | Port A and B     | 0      | 12     | 4,4,2           | 
|cpl_queue_manager:                                                                                                                          | queue_ram_reg                                    | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|axis_async_fifo:                                                                                                                            | mem_reg                                          | 32 x 112(NO_CHANGE)    | W |   | 32 x 112(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|axis_async_fifo__parameterized0:                                                                                                            | mem_reg                                          | 32 x 90(NO_CHANGE)     | W |   | 32 x 90(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      |                 | 
|axis_async_fifo__parameterized1:                                                                                                            | mem_reg                                          | 32 x 170(NO_CHANGE)    | W |   | 32 x 170(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      |                 | 
|axis_fifo:                                                                                                                                  | mem_reg                                          | 256 x 11(READ_FIRST)   | W |   | 256 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|axis_fifo__parameterized0:                                                                                                                  | mem_reg                                          | 2 K x 11(READ_FIRST)   | W |   | 2 K x 11(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|tx_scheduler_rr:                                                                                                                            | queue_ram_reg                                    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|\iface[1].interface_insti_26 /\core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/rx_fifo_inst                            | fifo[0].fifo_inst/fifo_inst/mem_reg              | 8 K x 171(READ_FIRST)  | W |   | 8 K x 171(WRITE_FIRST) |   | R | Port A and B     | 0      | 38     | 8,8,8,8,4,2     | 
|queue_manager__parameterized0:                                                                                                              | queue_ram_reg                                    | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|\iface[1].interface_insti_27 /\core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/tx_qm_inst                              | queue_ram_reg                                    | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|\iface[1].interface_insti_28 /\core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/cqm_inst                                | queue_ram_reg                                    | 4 K x 128(READ_FIRST)  | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
|mqnic_interface__GCB2                                                                                                                       | event_fifo/mem_reg                               | 1 K x 21(READ_FIRST)   | W |   | 1 K x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|fpga                                                                                                                                        | tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg | 4 K x 105(READ_FIRST)  | W |   | 4 K x 105(WRITE_FIRST) |   | R | Port A and B     | 0      | 12     | 4,4,2           | 
|cpl_queue_manager:                                                                                                                          | queue_ram_reg                                    | 32 x 128(READ_FIRST)   | W |   | 32 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|core_insti_31/\core_inst/core_inst/core_pcie_inst/core_inst/stats_counter_inst                                                              | mem_reg                                          | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|pcie_tlp_fifo:                                                                                                                              | out_fifo_out_tlp_data_reg                        | 32 x 256(READ_FIRST)   | W |   | 32 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                | RTL Object                                                                               | Inference      | Size (Depth x Width) | Primitives      | 
+-------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|pcie_tlp_fifo_raw__GB1                     | seg_ram[1].seg_mem_hdr_reg                                                               | User Attribute | 64 x 128             | RAM64M8 x 38    | 
|fpga                                       | seg_ram[0].seg_mem_hdr_reg                                                               | User Attribute | 64 x 128             | RAM64M8 x 38    | 
|pcie_tlp_fifo_raw__GB6                     | seg_ram[0].seg_mem_data_reg                                                              | User Attribute | 64 x 128             | RAM64M8 x 19    | 
|pcie_tlp_fifo_raw__GB6                     | seg_ram[1].seg_mem_data_reg                                                              | User Attribute | 64 x 128             | RAM64M8 x 19    | 
|fpga                                       | seg_ram[0].seg_mem_error_reg                                                             | User Attribute | 64 x 4               | RAM64M8 x 1     | 
|fpga                                       | seg_ram[1].seg_mem_error_reg                                                             | User Attribute | 64 x 4               | RAM64M8 x 1     | 
|fpga                                       | seg_ram[0].seg_mem_sop_reg                                                               | User Attribute | 64 x 1               | RAM64X1D x 2    | 
|fpga                                       | seg_ram[1].seg_mem_sop_reg                                                               | User Attribute | 64 x 1               | RAM64X1D x 2    | 
|fpga                                       | seg_ram[0].seg_mem_eop_reg                                                               | User Attribute | 64 x 1               | RAM64X1D x 2    | 
|fpga                                       | seg_ram[1].seg_mem_eop_reg                                                               | User Attribute | 64 x 1               | RAM64X1D x 2    | 
|fpga                                       | wr_req_fifo_inst/seg_ram[0].seg_mem_data_reg                                             | User Attribute | 64 x 256             | RAM64M8 x 37    | 
|fpga                                       | wr_req_fifo_inst/seg_ram[0].seg_mem_strb_reg                                             | User Attribute | 64 x 8               | RAM64M8 x 2     | 
|fpga                                       | wr_req_fifo_inst/seg_ram[0].seg_mem_hdr_reg                                              | User Attribute | 64 x 128             | RAM64M8 x 19    | 
|fpga                                       | wr_req_fifo_inst/seg_ram[0].seg_mem_seq_reg                                              | User Attribute | 64 x 3               | RAM64M8 x 1     | 
|fpga                                       | wr_req_fifo_inst/seg_ram[0].seg_mem_eop_reg                                              | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|fpga                                       | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_data_reg | User Attribute | 64 x 256             | RAM64M8 x 37    | 
|fpga                                       | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_hdr_reg  | User Attribute | 64 x 128             | RAM64M8 x 19    | 
|fpga                                       | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_sop_reg  | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|fpga                                       | pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].seg_mem_eop_reg  | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|fpga                                       | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_eop_reg                              | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|fpga                                       | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_strb_reg                             | User Attribute | 64 x 8               | RAM64M8 x 2     | 
|fpga                                       | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_hdr_reg                              | User Attribute | 64 x 119             | RAM64M8 x 17    | 
|fpga                                       | pcie_us_if_cc_inst/cpl_fifo_inst/seg_ram[0].seg_mem_data_reg                             | User Attribute | 64 x 256             | RAM64M8 x 37    | 
|desc_fetch                                 | dma_client_axis_source_inst/out_fifo_tdata_reg                                           | User Attribute | 32 x 128             | RAM32M16 x 10   | 
|desc_fetch                                 | dma_client_axis_source_inst/out_fifo_tkeep_reg                                           | User Attribute | 32 x 16              | RAM32M16 x 2    | 
|desc_fetch                                 | dma_client_axis_source_inst/out_fifo_tlast_reg                                           | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|desc_fetch                                 | dma_client_axis_source_inst/out_fifo_tid_reg                                             | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|desc_fetch                                 | desc_table_sel_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|desc_fetch                                 | desc_table_log_desc_block_size_reg                                                       | User Attribute | 32 x 2               | RAM32X1D x 2    | 
|desc_fetch                                 | desc_table_queue_op_tag_reg                                                              | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|desc_fetch                                 | desc_table_tag_reg                                                                       | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|tx_engine_inst                             | desc_table_len_reg                                                                       | User Attribute | 32 x 16              | RAM32M16 x 8    | 
|tx_engine_inst                             | desc_table_buf_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|tx_engine_inst                             | desc_table_read_commit_reg                                                               | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|tx_engine_inst                             | desc_table_read_count_finish_reg                                                         | User Attribute | 32 x 4               | RAM32M16 x 2    | 
|tx_engine_inst                             | desc_table_read_count_start_reg                                                          | User Attribute | 32 x 4               | RAM32X1D x 4    | 
|tx_engine_inst                             | desc_table_tx_done_a_reg                                                                 | User Attribute | 32 x 1               | RAM32X1D x 2    | 
|tx_engine_inst                             | desc_table_tx_done_b_reg                                                                 | User Attribute | 32 x 1               | RAM32X1D x 2    | 
|tx_engine_inst                             | desc_table_tag_reg                                                                       | User Attribute | 32 x 5               | RAM32M16 x 2    | 
|tx_engine_inst                             | desc_table_queue_reg                                                                     | User Attribute | 32 x 11              | RAM32M16 x 2    | 
|tx_engine_inst                             | desc_table_queue_ptr_reg                                                                 | User Attribute | 32 x 16              | RAM32M16 x 2    | 
|tx_engine_inst                             | desc_table_ptp_ts_reg                                                                    | User Attribute | 32 x 64              | RAM32M16 x 5    | 
|tx_engine_inst                             | desc_table_dest_reg                                                                      | User Attribute | 32 x 4               | RAM32M16 x 2    | 
|tx_engine_inst                             | desc_table_csum_start_reg                                                                | User Attribute | 32 x 7               | RAM32M16 x 1    | 
|tx_engine_inst                             | desc_table_csum_offset_reg                                                               | User Attribute | 32 x 7               | RAM32M16 x 1    | 
|tx_engine_inst                             | desc_table_cpl_queue_reg                                                                 | User Attribute | 32 x 12              | RAM32M16 x 1    | 
|tx_engine_inst                             | desc_table_csum_enable_reg                                                               | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|mqnic_interface_tx__GC0                    | egress_inst/tx_csum_cmd_fifo/mem_reg                                                     | Implied        | 32 x 17              | RAM32M16 x 2    | 
|mqnic_interface_tx__GC0                    | dma_client_axis_source_inst/out_fifo_tdata_reg                                           | User Attribute | 32 x 64              | RAM32M16 x 5    | 
|mqnic_interface_tx__GC0                    | dma_client_axis_source_inst/out_fifo_tkeep_reg                                           | User Attribute | 32 x 8               | RAM32M16 x 1    | 
|mqnic_interface_tx__GC0                    | dma_client_axis_source_inst/out_fifo_tlast_reg                                           | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|mqnic_interface_tx__GC0                    | dma_client_axis_source_inst/out_fifo_tid_reg                                             | User Attribute | 32 x 11              | RAM32M16 x 1    | 
|mqnic_interface_tx__GC0                    | dma_client_axis_source_inst/out_fifo_tdest_reg                                           | User Attribute | 32 x 4               | RAM32M16 x 1    | 
|mqnic_interface_tx__GC0                    | dma_client_axis_source_inst/out_fifo_tuser_reg                                           | User Attribute | 32 x 17              | RAM32M16 x 2    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_dma_len_reg                                                    | User Attribute | 32 x 16              | RAM32M16 x 6    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_buf_ptr_reg                                                    | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_queue_reg                                                      | User Attribute | 32 x 8               | RAM32M16 x 2    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_queue_ptr_reg                                                  | User Attribute | 32 x 16              | RAM32M16 x 2    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_ptp_ts_reg                                                     | User Attribute | 32 x 64              | RAM32M16 x 5    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_csum_reg                                                       | User Attribute | 32 x 16              | RAM32M16 x 2    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_hash_reg                                                       | User Attribute | 32 x 32              | RAM32M16 x 3    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_hash_type_reg                                                  | User Attribute | 32 x 4               | RAM32M16 x 1    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_id_reg                                                         | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|mqnic_interface_rx__GCM0                   | rx_engine_inst/desc_table_cpl_queue_reg                                                  | User Attribute | 32 x 12              | RAM32M16 x 1    | 
|mqnic_interface_rx__GCM0                   | ingress_inst/rx_csum_fifo/mem_reg                                                        | Implied        | 32 x 16              | RAM32M16 x 2    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/status_fifo_mask_reg                                           | Implied        | 32 x 2               | RAM32X1D x 2    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/status_fifo_last_reg                                           | Implied        | 32 x 1               | RAM32X1D x 1    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/status_fifo_len_reg                                            | Implied        | 32 x 16              | RAM32M16 x 2    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/status_fifo_tag_reg                                            | Implied        | 32 x 5               | RAM32M16 x 1    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/status_fifo_id_reg                                             | Implied        | 32 x 1               | RAM32X1D x 1    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/status_fifo_dest_reg                                           | Implied        | 32 x 9               | RAM32M16 x 1    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/genblk1[0].out_fifo_wr_cmd_be_reg                              | User Attribute | 32 x 32              | RAM32M16 x 3    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/genblk1[1].out_fifo_wr_cmd_be_reg                              | User Attribute | 32 x 32              | RAM32M16 x 3    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/genblk1[0].out_fifo_wr_cmd_addr_reg                            | User Attribute | 32 x 9               | RAM32M16 x 1    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/genblk1[1].out_fifo_wr_cmd_addr_reg                            | User Attribute | 32 x 9               | RAM32M16 x 1    | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/genblk1[0].out_fifo_wr_cmd_data_reg                            | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|mqnic_interface_rx__GCM0                   | dma_client_axis_sink_inst/genblk1[1].out_fifo_wr_cmd_data_reg                            | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_queue_reg                                                     | User Attribute | 32 x 11              | RAM32M16 x 2    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_prev_index_reg                                                | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_next_index_reg                                                | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_is_head_reg                                                   | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/finish_fifo_tag_reg                                                    | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/finish_fifo_status_reg                                                 | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\axil_crossbar_inst/axil_crossbar_wr_inst  | s_ifaces[0].fifo_select_reg                                                              | User Attribute | 32 x 3               | RAM32M16 x 1    | 
|\axil_crossbar_inst/axil_crossbar_wr_inst  | s_ifaces[0].fifo_decerr_reg                                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\axil_crossbar_inst/axil_crossbar_rd_inst  | s_ifaces[0].fifo_select_reg                                                              | User Attribute | 32 x 3               | RAM32M16 x 1    | 
|\axil_crossbar_inst/axil_crossbar_rd_inst  | s_ifaces[0].fifo_decerr_reg                                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[0].fifo_sel_reg                                               | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[1].fifo_sel_reg                                               | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg                                  | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg                                  | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|event_write_inst                           | desc_table_sel_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 2    | 
|event_write_inst                           | desc_table_queue_op_tag_reg                                                              | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|event_write_inst                           | desc_table_data_reg                                                                      | User Attribute | 32 x 255             | RAM32M16 x 19   | 
|event_write_inst                           | desc_table_phase_reg                                                                     | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cpl_write_inst                             | desc_table_sel_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 2    | 
|cpl_write_inst                             | desc_table_tag_reg                                                                       | User Attribute | 32 x 7               | RAM32M16 x 1    | 
|cpl_write_inst                             | desc_table_queue_op_tag_reg                                                              | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|cpl_write_inst                             | desc_table_data_reg                                                                      | User Attribute | 32 x 255             | RAM32M16 x 19   | 
|cpl_write_inst                             | desc_table_phase_reg                                                                     | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|rx_qm_inst                                 | op_table_queue_reg                                                                       | User Attribute | 32 x 8               | RAM32M16 x 2    | 
|rx_qm_inst                                 | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|tx_qm_inst                                 | op_table_queue_reg                                                                       | User Attribute | 32 x 11              | RAM32M16 x 2    | 
|tx_qm_inst                                 | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|cqm_inst                                   | op_table_queue_reg                                                                       | User Attribute | 32 x 12              | RAM32M16 x 2    | 
|cqm_inst                                   | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|event_queue_manager_inst                   | op_table_queue_reg                                                                       | User Attribute | 32 x 5               | RAM32M16 x 2    | 
|event_queue_manager_inst                   | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|mqnic_interface__xdcDup__1__GCB2           | irq_fifo/mem_reg                                                                         | Implied        | 128 x 5              | RAM64M8 x 2     | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_queue_reg                                                     | User Attribute | 32 x 11              | RAM32M16 x 2    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_prev_index_reg                                                | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_next_index_reg                                                | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/op_table_is_head_reg                                                   | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/finish_fifo_tag_reg                                                    | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\sched[0].scheduler_block                  | tx_scheduler_inst/finish_fifo_status_reg                                                 | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\axil_crossbar_inst/axil_crossbar_wr_inst  | s_ifaces[0].fifo_select_reg                                                              | User Attribute | 32 x 3               | RAM32M16 x 1    | 
|\axil_crossbar_inst/axil_crossbar_wr_inst  | s_ifaces[0].fifo_decerr_reg                                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\axil_crossbar_inst/axil_crossbar_rd_inst  | s_ifaces[0].fifo_select_reg                                                              | User Attribute | 32 x 3               | RAM32M16 x 1    | 
|\axil_crossbar_inst/axil_crossbar_rd_inst  | s_ifaces[0].fifo_decerr_reg                                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[0].fifo_sel_reg                                               | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[1].fifo_sel_reg                                               | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg                                  | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|cq_eq_dma_if_mux_wr_inst                   | dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg                                  | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|event_write_inst                           | desc_table_sel_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 2    | 
|event_write_inst                           | desc_table_queue_op_tag_reg                                                              | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|event_write_inst                           | desc_table_data_reg                                                                      | User Attribute | 32 x 255             | RAM32M16 x 19   | 
|event_write_inst                           | desc_table_phase_reg                                                                     | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|cpl_write_inst                             | desc_table_sel_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 2    | 
|cpl_write_inst                             | desc_table_tag_reg                                                                       | User Attribute | 32 x 7               | RAM32M16 x 1    | 
|cpl_write_inst                             | desc_table_queue_op_tag_reg                                                              | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|cpl_write_inst                             | desc_table_data_reg                                                                      | User Attribute | 32 x 255             | RAM32M16 x 19   | 
|cpl_write_inst                             | desc_table_phase_reg                                                                     | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|rx_qm_inst                                 | op_table_queue_reg                                                                       | User Attribute | 32 x 8               | RAM32M16 x 2    | 
|rx_qm_inst                                 | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|tx_qm_inst                                 | op_table_queue_reg                                                                       | User Attribute | 32 x 11              | RAM32M16 x 2    | 
|tx_qm_inst                                 | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|cqm_inst                                   | op_table_queue_reg                                                                       | User Attribute | 32 x 12              | RAM32M16 x 2    | 
|cqm_inst                                   | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|event_queue_manager_inst                   | op_table_queue_reg                                                                       | User Attribute | 32 x 5               | RAM32M16 x 2    | 
|event_queue_manager_inst                   | op_table_queue_ptr_reg                                                                   | User Attribute | 32 x 16              | RAM32M16 x 4    | 
|mqnic_interface__GCB2                      | irq_fifo/mem_reg                                                                         | Implied        | 128 x 5              | RAM64M8 x 2     | 
|mqnic_core__GCB0                           | irq_rate_limit_inst/mem_reg_reg                                                          | Implied        | 32 x 19              | RAM32X1S x 19   | 
|dma_if_mux_inst                            | dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[0].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|dma_if_mux_inst                            | dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[1].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|dma_if_mux_inst                            | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[0].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|dma_if_mux_inst                            | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[1].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|dma_if_mux_inst                            | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg               | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|dma_if_mux_inst                            | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg               | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|axil_csr_crossbar_inst                     | axil_crossbar_wr_inst/m_ifaces[0].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_wr_inst/m_ifaces[1].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_wr_inst/m_ifaces[2].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_wr_inst/s_ifaces[0].fifo_select_reg                                        | User Attribute | 32 x 2               | RAM32X1D x 2    | 
|axil_csr_crossbar_inst                     | axil_crossbar_wr_inst/s_ifaces[1].fifo_select_reg                                        | User Attribute | 32 x 2               | RAM32X1D x 2    | 
|axil_csr_crossbar_inst                     | axil_crossbar_wr_inst/s_ifaces[1].fifo_decerr_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_wr_inst/s_ifaces[0].fifo_decerr_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_rd_inst/m_ifaces[0].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_rd_inst/m_ifaces[1].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_rd_inst/m_ifaces[2].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_rd_inst/s_ifaces[0].fifo_select_reg                                        | User Attribute | 32 x 2               | RAM32X1D x 2    | 
|axil_csr_crossbar_inst                     | axil_crossbar_rd_inst/s_ifaces[0].fifo_decerr_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_csr_crossbar_inst                     | axil_crossbar_rd_inst/s_ifaces[1].fifo_select_reg                                        | User Attribute | 32 x 2               | RAM32X1D x 2    | 
|axil_csr_crossbar_inst                     | axil_crossbar_rd_inst/s_ifaces[1].fifo_decerr_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_crossbar_inst                         | axil_crossbar_wr_inst/s_ifaces[0].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_crossbar_inst                         | axil_crossbar_rd_inst/s_ifaces[0].fifo_select_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_crossbar_inst                         | axil_crossbar_wr_inst/s_ifaces[0].fifo_decerr_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|axil_crossbar_inst                         | axil_crossbar_rd_inst/s_ifaces[0].fifo_decerr_reg                                        | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_data_inst           | dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[0].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_data_inst           | dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[1].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_data_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[0].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_data_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[1].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_data_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg               | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|\dma_if_mux.dma_if_mux_data_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg               | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|\dma_if_mux.dma_if_mux_ctrl_inst           | dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[0].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_ctrl_inst           | dma_if_mux_rd_inst/dma_ram_demux_inst/genblk1[1].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_ctrl_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[0].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_ctrl_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[1].fifo_sel_reg                            | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|\dma_if_mux.dma_if_mux_ctrl_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg               | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|\dma_if_mux.dma_if_mux_ctrl_inst           | dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg               | User Attribute | 32 x 256             | RAM32M16 x 19   | 
|fpga                                       | stats_pcie_if.stats_pcie_if_inst/stats_collect_inst/mem_reg_reg                          | User Attribute | 32 x 24              | RAM32X1S x 24   | 
|\stats_dma_if_pcie.stats_dma_if_pcie_inst  | stats_collect_tx_inst/mem_reg_reg                                                        | User Attribute | 32 x 24              | RAM32X1S x 24   | 
|\stats_dma_if_pcie.stats_dma_if_pcie_inst  | stats_dma_latency_rd_op_inst/len_mem_reg_reg                                             | User Attribute | 64 x 16              | RAM64M8 x 3     | 
|\stats_dma_if_pcie.stats_dma_if_pcie_inst  | stats_dma_latency_rd_op_inst/count_mem_reg_reg                                           | User Attribute | 64 x 16              | RAM64M8 x 3     | 
|\stats_dma_if_pcie.stats_dma_if_pcie_inst  | stats_dma_latency_rd_req_inst/count_mem_reg_reg                                          | User Attribute | 64 x 16              | RAM64M8 x 3     | 
|\stats_dma_if_pcie.stats_dma_if_pcie_inst  | stats_dma_latency_wr_op_inst/len_mem_reg_reg                                             | User Attribute | 8 x 16               | RAM32M16 x 2    | 
|\stats_dma_if_pcie.stats_dma_if_pcie_inst  | stats_dma_latency_wr_op_inst/count_mem_reg_reg                                           | User Attribute | 8 x 16               | RAM32M16 x 2    | 
|\stats_dma_if_pcie.stats_dma_if_pcie_inst  | stats_dma_latency_wr_req_inst/count_mem_reg_reg                                          | User Attribute | 8 x 16               | RAM32M16 x 2    | 
|fpga                                       | out_fifo_out_tlp_error_reg                                                               | Implied        | 32 x 4               | RAM32M16 x 1    | 
|fpga                                       | out_fifo_out_tlp_sop_reg                                                                 | Implied        | 32 x 1               | RAM32X1D x 1    | 
|fpga                                       | out_fifo_out_tlp_eop_reg                                                                 | Implied        | 32 x 1               | RAM32X1D x 1    | 
|pcie_axil_master_inst                      | resp_fifo_op_read_reg                                                                    | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|pcie_axil_master_inst                      | resp_fifo_op_write_reg                                                                   | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|pcie_axil_master_inst                      | resp_fifo_first_reg                                                                      | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|pcie_axil_master_inst                      | resp_fifo_last_reg                                                                       | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|pcie_axil_master_inst                      | resp_fifo_lower_addr_reg                                                                 | User Attribute | 32 x 7               | RAM32M16 x 1    | 
|pcie_axil_master_inst                      | resp_fifo_tag_reg                                                                        | User Attribute | 32 x 10              | RAM32M16 x 1    | 
|pcie_axil_master_inst                      | resp_fifo_requester_id_reg                                                               | User Attribute | 32 x 16              | RAM32M16 x 2    | 
|pcie_axil_master_inst                      | resp_fifo_byte_count_reg                                                                 | User Attribute | 32 x 12              | RAM32M16 x 1    | 
|pcie_axil_master_inst                      | resp_fifo_cpl_status_reg                                                                 | User Attribute | 32 x 1               | RAM32M16 x 1    | 
|pcie_axil_master_inst                      | resp_fifo_dword_count_reg                                                                | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|pcie_axil_master_inst                      | resp_fifo_attr_reg                                                                       | User Attribute | 32 x 3               | RAM32M16 x 1    | 
|pcie_axil_master_inst                      | resp_fifo_tc_reg                                                                         | User Attribute | 32 x 3               | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_read_commit_reg                                                                 | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_read_count_finish_reg                                                           | User Attribute | 64 x 7               | RAM64M8 x 2     | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_read_init_b_reg                                                                 | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_read_init_a_reg                                                                 | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_read_count_start_reg                                                            | User Attribute | 64 x 7               | RAM64M8 x 2     | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_table_cpld_fc_reg                                                               | User Attribute | 64 x 9               | RAM64M8 x 2     | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_table_cplh_fc_reg                                                               | User Attribute | 64 x 7               | RAM64M8 x 1     | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_fifo_2_mem_reg                                                                  | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_fifo_1_mem_reg                                                                  | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_table_active_b_reg                                                              | User Attribute | 64 x 1               | RAM64X1D x 3    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_table_active_a_reg                                                              | User Attribute | 64 x 1               | RAM64X1D x 3    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_table_ram_addr_reg                                                              | User Attribute | 64 x 15              | RAM64M8 x 3     | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | pcie_tag_table_zero_len_reg                                                              | User Attribute | 64 x 1               | RAM64X1D x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_error_a_reg                                                                     | User Attribute | 64 x 1               | RAM64X1D x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_error_b_reg                                                                     | User Attribute | 64 x 1               | RAM64X1D x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_rd_inst      | op_table_error_code_reg                                                                  | User Attribute | 64 x 4               | RAM64X1S x 4    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_cycle_count_reg                                                                 | User Attribute | 8 x 8                | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_offset_reg                                                                      | User Attribute | 8 x 6                | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_dword_len_reg                                                                   | User Attribute | 8 x 10               | RAM32M16 x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_last_reg                                                                        | User Attribute | 8 x 1                | RAM16X1D x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | mask_fifo_mask_reg                                                                       | User Attribute | 16 x 2               | RAM16X1D x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_len_reg                                                                         | User Attribute | 8 x 2                | RAM16X1D x 2    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_pcie_addr_reg                                                                   | User Attribute | 8 x 64               | RAM32M16 x 5    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_zero_len_reg                                                                    | User Attribute | 8 x 1                | RAM16X1D x 1    | 
|\dma_if_pcie_inst/dma_if_pcie_wr_inst      | op_table_tag_reg                                                                         | User Attribute | 8 x 16               | RAM32M16 x 2    | 
+-------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |pcie_tlp_fifo_raw__GB0           |           1|       256|
|2     |pcie_tlp_fifo_raw__GB1           |           1|       180|
|3     |pcie_tlp_fifo_raw__GB3           |           1|        19|
|4     |pcie_tlp_fifo_raw__GB6           |           1|       892|
|5     |pcie_tlp_fifo_raw__GB7           |           1|       795|
|6     |pcie_us_if_rc__GC0               |           1|       873|
|7     |pcie_us_if_rq__GB5               |           1|         2|
|8     |pcie_us_if_rq__GB6               |           1|      1473|
|9     |pcie_us_if__GC0                  |           1|      3230|
|10    |desc_fetch                       |           2|      2545|
|11    |dma_psdpram__parameterized0      |           4|       548|
|12    |mqnic_interface_tx__GC0          |           2|      6070|
|13    |mqnic_interface_rx__GCM0         |           2|      7070|
|14    |mqnic_interface__xdcDup__1__GCB0 |           1|     14507|
|15    |mqnic_interface__xdcDup__1__GCB1 |           1|      5385|
|16    |mqnic_interface__xdcDup__1__GCB2 |           1|      6676|
|17    |mqnic_interface__GCB0            |           1|     14507|
|18    |mqnic_interface__GCB1            |           1|      5385|
|19    |mqnic_interface__GCB2            |           1|      6676|
|20    |mqnic_core__GCB0                 |           1|     12418|
|21    |mqnic_core__GCB1                 |           1|      7744|
|22    |mqnic_core__GCB2                 |           1|     21196|
|23    |mqnic_core_pcie__GCB1            |           1|      2934|
|24    |mqnic_core_pcie__GCB2            |           1|      4749|
|25    |eth_mac_10g                      |           2|     10811|
|26    |fpga_core__GC0                   |           1|      1057|
|27    |fpga__GC0                        |           1|     11685|
|28    |fpga_GT0                         |           1|     16141|
|29    |fpga_GT0__1                      |           1|      1590|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance interface_rx_insti_20/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance interface_rx_insti_20/dma_client_axis_sink_inst/status_fifo_user_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance interface_rx_insti_20/dma_client_axis_sink_inst/status_fifo_user_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance interface_rx_inst__0i_25/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance interface_rx_inst__0i_25/dma_client_axis_sink_inst/status_fifo_user_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance interface_rx_inst__0i_25/dma_client_axis_sink_inst/status_fifo_user_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst__0i_34/pcie_msix_inst/tbl_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst__0i_34/pcie_msix_inst/tbl_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[0].interface_insti_21/core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[0].interface_insti_21/core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[0].interface_insti_21/core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[0].interface_insti_21/core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[0].interface_insti_21/core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[1].interface_insti_26/core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[1].interface_insti_26/core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[1].interface_insti_26/core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[1].interface_insti_26/core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iface[1].interface_insti_26/core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:11 ; elapsed = 00:05:23 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 12461 ; free virtual = 28245
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |pcie_tlp_fifo_raw__GB0           |           1|       256|
|2     |pcie_tlp_fifo_raw__GB1           |           1|       180|
|3     |pcie_tlp_fifo_raw__GB3           |           1|        16|
|4     |pcie_tlp_fifo_raw__GB6           |           1|       892|
|5     |pcie_tlp_fifo_raw__GB7           |           1|       452|
|6     |pcie_us_if_rc__GC0               |           1|       747|
|7     |pcie_us_if_rq__GB5               |           1|         2|
|8     |pcie_us_if_rq__GB6               |           1|      1128|
|9     |pcie_us_if__GC0                  |           1|      2709|
|10    |desc_fetch                       |           1|      1182|
|11    |dma_psdpram__parameterized0      |           1|        24|
|12    |mqnic_interface_tx__GC0          |           1|      3218|
|13    |mqnic_interface_rx__GCM0         |           1|      3908|
|14    |mqnic_interface__xdcDup__1__GCB0 |           1|      8079|
|15    |mqnic_interface__xdcDup__1__GCB1 |           1|      2430|
|16    |mqnic_interface__xdcDup__1__GCB2 |           1|      2970|
|17    |mqnic_interface__GCB0            |           1|      8079|
|18    |mqnic_interface__GCB1            |           1|      2430|
|19    |mqnic_interface__GCB2            |           1|      2970|
|20    |mqnic_core__GCB0                 |           1|      6872|
|21    |mqnic_core__GCB1                 |           1|      5176|
|22    |mqnic_core__GCB2                 |           1|     13182|
|23    |mqnic_core_pcie__GCB1            |           1|      1509|
|24    |mqnic_core_pcie__GCB2            |           1|      2268|
|25    |eth_mac_10g                      |           2|      5189|
|26    |fpga_core__GC0                   |           1|       567|
|27    |fpga__GC0                        |           1|      5472|
|28    |fpga_GT0                         |           1|      9381|
|29    |fpga_GT0__1                      |           1|       927|
|30    |desc_fetch__2                    |           1|      1182|
|31    |dma_psdpram__parameterized0__2   |           1|        24|
|32    |mqnic_interface_tx__GC0__1       |           1|      3218|
|33    |dma_psdpram__parameterized0__3   |           1|        24|
|34    |mqnic_interface_rx__GCM0__1      |           1|      3908|
|35    |dma_psdpram__parameterized0__4   |           1|        24|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_client_axis_sink_inst/status_fifo_user_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_client_axis_sink_inst/status_fifo_user_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/dma_client_axis_sink_inst/status_fifo_user_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/dma_client_axis_sink_inst/status_fifo_user_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core_inst/core_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/read_len_reg_reg[15] is being inverted and renamed to core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/read_len_reg_reg[15]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:18 ; elapsed = 00:05:31 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 12467 ; free virtual = 28326
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:18 ; elapsed = 00:05:31 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 12487 ; free virtual = 28346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:27 ; elapsed = 00:05:40 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 12574 ; free virtual = 28434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:27 ; elapsed = 00:05:40 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 12574 ; free virtual = 28434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:28 ; elapsed = 00:05:41 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 12562 ; free virtual = 28422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:28 ; elapsed = 00:05:41 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 12562 ; free virtual = 28422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fpga        | core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/resp_tag_reg_reg[4]       | 3      | 140   | NO           | NO                 | YES               | 140    | 0       | 
|fpga        | core_inst/core_inst/core_pcie_inst/core_inst/dma_if_mux.dma_if_mux_ctrl_inst/dma_if_mux_wr_inst/dma_if_desc_mux_inst/m_axis_desc_status_tag_reg_reg[13] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fpga        | core_inst/core_inst/core_pcie_inst/core_inst/dma_if_mux.dma_if_mux_data_inst/dma_if_mux_wr_inst/dma_if_desc_mux_inst/m_axis_desc_status_tag_reg_reg[0]  | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|fpga        | core_inst/core_inst/core_pcie_inst/core_inst/dma_if_mux.dma_if_mux_data_inst/dma_if_mux_rd_inst/dma_if_desc_mux_inst/m_axis_desc_status_tag_reg_reg[0]  | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |pcie3_ultrascale_0   |         1|
|2     |eth_xcvr_gth_full    |         1|
|3     |eth_xcvr_gth_channel |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |eth_xcvr_gth_channel |     1|
|2     |eth_xcvr_gth_full    |     1|
|3     |pcie3_ultrascale_0   |     1|
|4     |BUFG                 |     2|
|5     |BUFG_GT              |     1|
|6     |CARRY8               |  1081|
|7     |IBUFDS_GTE3          |     2|
|8     |ICAPE3               |     1|
|9     |LUT1                 |  1194|
|10    |LUT2                 |  7128|
|11    |LUT3                 |  9973|
|12    |LUT4                 |  5875|
|13    |LUT5                 |  8123|
|14    |LUT6                 | 17116|
|15    |MMCME3_BASE          |     1|
|16    |MUXF7                |   792|
|17    |MUXF8                |   134|
|18    |RAM16X1D             |     6|
|19    |RAM32M16             |   573|
|20    |RAM32X1D             |   103|
|21    |RAM32X1S             |    67|
|22    |RAM64M8              |   275|
|23    |RAM64X1D             |    23|
|24    |RAM64X1S             |     4|
|25    |RAMB18E2             |     2|
|26    |RAMB18E2_1           |     4|
|27    |RAMB18E2_3           |    12|
|28    |RAMB18E2_4           |     4|
|29    |RAMB36E2             |     6|
|30    |RAMB36E2_13          |    16|
|31    |RAMB36E2_14          |    56|
|32    |RAMB36E2_16          |     4|
|33    |RAMB36E2_17          |     4|
|34    |RAMB36E2_19          |     2|
|35    |RAMB36E2_26          |    72|
|36    |RAMB36E2_27          |    16|
|37    |RAMB36E2_28          |     4|
|38    |RAMB36E2_29          |    16|
|39    |RAMB36E2_30          |    28|
|40    |RAMB36E2_31          |     4|
|41    |RAMB36E2_32          |     4|
|42    |RAMB36E2_33          |     4|
|43    |RAMB36E2_34          |     4|
|44    |RAMB36E2_35          |     2|
|45    |RAMB36E2_36          |     2|
|46    |RAMB36E2_4           |     6|
|47    |SRL16E               |   151|
|48    |FDCE                 |    34|
|49    |FDPE                 |    38|
|50    |FDRE                 | 49714|
|51    |FDSE                 |  1016|
|52    |IBUF                 |     5|
|53    |IBUFGDS              |     1|
|54    |IOBUF                |    21|
|55    |OBUF                 |    40|
|56    |OBUFT                |     1|
+------+---------------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+---------------------------------------------------+-------+
|      |Instance                                             |Module                                             |Cells  |
+------+-----------------------------------------------------+---------------------------------------------------+-------+
|1     |top                                                  |                                                   | 105126|
|2     |  core_inst                                          |fpga_core                                          | 100045|
|3     |    core_inst                                        |mqnic_core_pcie_us                                 |  89260|
|4     |      core_pcie_inst                                 |mqnic_core_pcie                                    |  80669|
|5     |        core_inst                                    |mqnic_core                                         |  69328|
|6     |          axil_crossbar_inst                         |axil_crossbar__parameterized0                      |    723|
|7     |            axil_crossbar_rd_inst                    |axil_crossbar_rd__parameterized0                   |    282|
|8     |              \m_ifaces[0].a_arb_inst                |arbiter__parameterized1_186                        |      1|
|9     |              \m_ifaces[0].reg_inst                  |axil_register_rd__parameterized2                   |     29|
|10    |              \m_ifaces[1].a_arb_inst                |arbiter__parameterized1_187                        |      1|
|11    |              \m_ifaces[1].reg_inst                  |axil_register_rd__parameterized2_188               |     29|
|12    |              \s_ifaces[0].addr_inst                 |axil_crossbar_addr__parameterized2                 |     18|
|13    |              \s_ifaces[0].reg_inst                  |axil_register_rd__parameterized1                   |    113|
|14    |            axil_crossbar_wr_inst                    |axil_crossbar_wr__parameterized0                   |    435|
|15    |              \m_ifaces[0].a_arb_inst                |arbiter__parameterized1_183                        |      3|
|16    |              \m_ifaces[0].reg_inst                  |axil_register_wr__parameterized2                   |    147|
|17    |              \m_ifaces[1].a_arb_inst                |arbiter__parameterized1_184                        |      3|
|18    |              \m_ifaces[1].reg_inst                  |axil_register_wr__parameterized2_185               |    148|
|19    |              \s_ifaces[0].addr_inst                 |axil_crossbar_addr__parameterized1                 |     22|
|20    |              \s_ifaces[0].reg_inst                  |axil_register_wr__parameterized1                   |     14|
|21    |          axil_csr_crossbar_inst                     |axil_crossbar__parameterized1                      |   1159|
|22    |            axil_crossbar_rd_inst                    |axil_crossbar_rd__parameterized1                   |    567|
|23    |              \m_ifaces[0].a_arb_inst                |arbiter__parameterized0_177                        |     11|
|24    |              \m_ifaces[0].reg_inst                  |axil_register_rd__parameterized4                   |     20|
|25    |              \m_ifaces[1].a_arb_inst                |arbiter__parameterized0_178                        |     10|
|26    |              \m_ifaces[1].reg_inst                  |axil_register_rd__parameterized4_179               |     13|
|27    |              \m_ifaces[2].a_arb_inst                |arbiter__parameterized0_180                        |      9|
|28    |              \m_ifaces[2].reg_inst                  |axil_register_rd__parameterized4_181               |     19|
|29    |              \s_ifaces[0].addr_inst                 |axil_crossbar_addr__parameterized5                 |     19|
|30    |              \s_ifaces[0].reg_inst                  |axil_register_rd__parameterized3                   |    143|
|31    |              \s_ifaces[1].addr_inst                 |axil_crossbar_addr__parameterized6                 |     23|
|32    |              \s_ifaces[1].reg_inst                  |axil_register_rd__parameterized3_182               |    148|
|33    |            axil_crossbar_wr_inst                    |axil_crossbar_wr__parameterized1                   |    592|
|34    |              \m_ifaces[0].a_arb_inst                |arbiter__parameterized0_171                        |     12|
|35    |              \m_ifaces[0].reg_inst                  |axil_register_wr__parameterized4                   |    138|
|36    |              \m_ifaces[1].a_arb_inst                |arbiter__parameterized0_172                        |     13|
|37    |              \m_ifaces[1].reg_inst                  |axil_register_wr__parameterized4_173               |    148|
|38    |              \m_ifaces[2].a_arb_inst                |arbiter__parameterized0_174                        |     12|
|39    |              \m_ifaces[2].reg_inst                  |axil_register_wr__parameterized4_175               |     16|
|40    |              \s_ifaces[0].addr_inst                 |axil_crossbar_addr__parameterized3                 |     27|
|41    |              \s_ifaces[0].reg_inst                  |axil_register_wr__parameterized3                   |     10|
|42    |              \s_ifaces[1].addr_inst                 |axil_crossbar_addr__parameterized4                 |     32|
|43    |              \s_ifaces[1].reg_inst                  |axil_register_wr__parameterized3_176               |     15|
|44    |          axil_reg_if_inst                           |axil_reg_if                                        |    673|
|45    |            axil_reg_if_rd_inst                      |axil_reg_if_rd_169                                 |    488|
|46    |            axil_reg_if_wr_inst                      |axil_reg_if_wr_170                                 |    185|
|47    |          \dma_if_mux.dma_if_mux_ctrl_inst           |dma_if_mux                                         |   2031|
|48    |            dma_if_mux_rd_inst                       |dma_if_mux_rd_161                                  |   1191|
|49    |              dma_if_desc_mux_inst                   |dma_if_desc_mux_166                                |    445|
|50    |                arb_inst                             |arbiter__parameterized0_168                        |    157|
|51    |              dma_ram_demux_inst                     |dma_ram_demux_wr_167                               |    746|
|52    |            dma_if_mux_wr_inst                       |dma_if_mux_wr_162                                  |    840|
|53    |              dma_if_desc_mux_inst                   |dma_if_desc_mux_163                                |    439|
|54    |                arb_inst                             |arbiter__parameterized0_165                        |    151|
|55    |              dma_ram_demux_inst                     |dma_ram_demux_rd_164                               |    401|
|56    |          \dma_if_mux.dma_if_mux_data_inst           |dma_if_mux_27                                      |   3416|
|57    |            dma_if_mux_rd_inst                       |dma_if_mux_rd                                      |   1458|
|58    |              dma_if_desc_mux_inst                   |dma_if_desc_mux_159                                |    700|
|59    |                arb_inst                             |arbiter__parameterized0_160                        |    219|
|60    |              dma_ram_demux_inst                     |dma_ram_demux_wr                                   |    758|
|61    |            dma_if_mux_wr_inst                       |dma_if_mux_wr                                      |   1958|
|62    |              dma_if_desc_mux_inst                   |dma_if_desc_mux                                    |    708|
|63    |                arb_inst                             |arbiter__parameterized0_158                        |    219|
|64    |              dma_ram_demux_inst                     |dma_ram_demux_rd                                   |   1250|
|65    |          dma_if_mux_inst                            |dma_if_mux__parameterized0                         |   5148|
|66    |            dma_if_mux_rd_inst                       |dma_if_mux_rd__parameterized0                      |   3182|
|67    |              dma_if_desc_mux_inst                   |dma_if_desc_mux__parameterized1_156                |    606|
|68    |                arb_inst                             |arbiter__parameterized2_157                        |    200|
|69    |              dma_ram_demux_inst                     |dma_ram_demux_wr__parameterized0                   |   2576|
|70    |            dma_if_mux_wr_inst                       |dma_if_mux_wr__parameterized1                      |   1966|
|71    |              dma_if_desc_mux_inst                   |dma_if_desc_mux__parameterized1                    |    686|
|72    |                arb_inst                             |arbiter__parameterized2_155                        |    207|
|73    |              dma_ram_demux_inst                     |dma_ram_demux_rd__parameterized1                   |   1280|
|74    |          \iface[0].interface_inst                   |mqnic_interface__xdcDup__1                         |  21642|
|75    |            axil_crossbar_inst                       |axil_crossbar_62                                   |   2033|
|76    |              axil_crossbar_rd_inst                  |axil_crossbar_rd_117                               |    695|
|77    |                \m_ifaces[0].a_arb_inst              |arbiter__parameterized1_137                        |      1|
|78    |                \m_ifaces[2].a_arb_inst              |arbiter__parameterized1_141                        |      1|
|79    |                \m_ifaces[3].a_arb_inst              |arbiter__parameterized1_143                        |      1|
|80    |                \m_ifaces[4].a_arb_inst              |arbiter__parameterized1_145                        |      1|
|81    |                \m_ifaces[5].a_arb_inst              |arbiter__parameterized1_147                        |      1|
|82    |                \m_ifaces[6].a_arb_inst              |arbiter__parameterized1_149                        |      1|
|83    |                \m_ifaces[0].reg_inst                |axil_register_rd__parameterized0_138               |     24|
|84    |                \m_ifaces[1].a_arb_inst              |arbiter__parameterized1_139                        |      2|
|85    |                \m_ifaces[1].reg_inst                |axil_register_rd__parameterized0_140               |     21|
|86    |                \m_ifaces[2].reg_inst                |axil_register_rd__parameterized0_142               |     13|
|87    |                \m_ifaces[3].reg_inst                |axil_register_rd__parameterized0_144               |     13|
|88    |                \m_ifaces[4].reg_inst                |axil_register_rd__parameterized0_146               |     20|
|89    |                \m_ifaces[5].reg_inst                |axil_register_rd__parameterized0_148               |     25|
|90    |                \m_ifaces[6].reg_inst                |axil_register_rd__parameterized0_150               |     27|
|91    |                \m_ifaces[7].a_arb_inst              |arbiter__parameterized1_151                        |      2|
|92    |                \m_ifaces[7].reg_inst                |axil_register_rd__parameterized0_152               |     19|
|93    |                \s_ifaces[0].addr_inst               |axil_crossbar_addr__parameterized0_153             |     39|
|94    |                \s_ifaces[0].reg_inst                |axil_register_rd_154                               |    223|
|95    |              axil_crossbar_wr_inst                  |axil_crossbar_wr_118                               |   1338|
|96    |                \m_ifaces[0].a_arb_inst              |arbiter__parameterized1_119                        |      3|
|97    |                \m_ifaces[0].reg_inst                |axil_register_wr__parameterized0_120               |    142|
|98    |                \m_ifaces[1].a_arb_inst              |arbiter__parameterized1_121                        |      3|
|99    |                \m_ifaces[1].reg_inst                |axil_register_wr__parameterized0_122               |     92|
|100   |                \m_ifaces[2].a_arb_inst              |arbiter__parameterized1_123                        |      3|
|101   |                \m_ifaces[2].reg_inst                |axil_register_wr__parameterized0_124               |    120|
|102   |                \m_ifaces[3].a_arb_inst              |arbiter__parameterized1_125                        |      3|
|103   |                \m_ifaces[3].reg_inst                |axil_register_wr__parameterized0_126               |    134|
|104   |                \m_ifaces[4].a_arb_inst              |arbiter__parameterized1_127                        |      3|
|105   |                \m_ifaces[4].reg_inst                |axil_register_wr__parameterized0_128               |    141|
|106   |                \m_ifaces[5].a_arb_inst              |arbiter__parameterized1_129                        |      3|
|107   |                \m_ifaces[5].reg_inst                |axil_register_wr__parameterized0_130               |    143|
|108   |                \m_ifaces[6].a_arb_inst              |arbiter__parameterized1_131                        |      3|
|109   |                \m_ifaces[6].reg_inst                |axil_register_wr__parameterized0_132               |    139|
|110   |                \m_ifaces[7].a_arb_inst              |arbiter__parameterized1_133                        |      3|
|111   |                \m_ifaces[7].reg_inst                |axil_register_wr__parameterized0_134               |     46|
|112   |                \s_ifaces[0].addr_inst               |axil_crossbar_addr_135                             |     48|
|113   |                \s_ifaces[0].reg_inst                |axil_register_wr_136                               |     25|
|114   |            axil_reg_if_inst                         |axil_reg_if_63                                     |    289|
|115   |              axil_reg_if_rd_inst                    |axil_reg_if_rd_115                                 |    193|
|116   |              axil_reg_if_wr_inst                    |axil_reg_if_wr_116                                 |     96|
|117   |            cpl_op_mux_inst                          |cpl_op_mux_64                                      |    984|
|118   |              arb_inst                               |arbiter__parameterized0_114                        |    296|
|119   |            cpl_write_inst                           |cpl_write__parameterized0_65                       |   1002|
|120   |            cq_eq_dma_if_mux_wr_inst                 |dma_if_mux_wr__parameterized0_66                   |    997|
|121   |              dma_if_desc_mux_inst                   |dma_if_desc_mux__parameterized0_111                |    569|
|122   |                arb_inst                             |arbiter__parameterized2_113                        |    144|
|123   |              dma_ram_demux_inst                     |dma_ram_demux_rd__parameterized0_112               |    428|
|124   |            cqm_inst                                 |cpl_queue_manager__parameterized0_67               |   1224|
|125   |            desc_fetch_inst                          |desc_fetch_68                                      |   1134|
|126   |              dma_client_axis_source_inst            |dma_client_axis_source_109                         |    394|
|127   |              dma_psdpram_inst                       |dma_psdpram_110                                    |    142|
|128   |            desc_op_mux_inst                         |desc_op_mux_69                                     |    710|
|129   |              arb_inst                               |arbiter__parameterized0_108                        |     53|
|130   |            event_fifo                               |axis_fifo__parameterized2_70                       |     61|
|131   |            event_queue_manager_inst                 |cpl_queue_manager_71                               |   1114|
|132   |            event_write_inst                         |cpl_write_72                                       |    485|
|133   |            interface_rx_inst                        |mqnic_interface_rx_73                              |   3689|
|134   |              dma_client_axis_sink_inst              |dma_client_axis_sink_97                            |   1125|
|135   |              dma_psdpram_rx_inst                    |dma_psdpram__parameterized0_98                     |     20|
|136   |              ingress_inst                           |mqnic_ingress_99                                   |    835|
|137   |                rx_checksum_inst                     |rx_checksum_103                                    |    136|
|138   |                rx_csum_fifo                         |axis_fifo__parameterized8_104                      |     68|
|139   |                rx_hash_data_fifo                    |axis_fifo__parameterized9_105                      |     45|
|140   |                rx_hash_fifo                         |axis_fifo__parameterized7_106                      |     37|
|141   |                rx_hash_inst                         |rx_hash_107                                        |    548|
|142   |              rx_desc_fifo                           |axis_fifo__parameterized3_100                      |    215|
|143   |              rx_engine_inst                         |rx_engine_101                                      |   1480|
|144   |                mqnic_rx_queue_map_inst              |mqnic_rx_queue_map_102                             |    152|
|145   |            interface_tx_inst                        |mqnic_interface_tx_74                              |   3154|
|146   |              dma_client_axis_source_inst            |dma_client_axis_source__parameterized0_88          |    455|
|147   |              dma_psdpram_tx_inst                    |dma_psdpram__parameterized0_89                     |    215|
|148   |              egress_inst                            |mqnic_egress_90                                    |    933|
|149   |                tx_checksum_inst                     |tx_checksum_93                                     |    851|
|150   |                  csum_fifo                          |axis_fifo__parameterized6_95                       |     89|
|151   |                  data_fifo                          |axis_fifo__parameterized5_96                       |    251|
|152   |                tx_csum_cmd_fifo                     |axis_fifo__parameterized4_94                       |     77|
|153   |              tx_desc_fifo                           |axis_fifo__parameterized3_91                       |    213|
|154   |              tx_engine_inst                         |tx_engine_92                                       |   1338|
|155   |            irq_fifo                                 |axis_fifo__parameterized1_75                       |     64|
|156   |            \port[0].port_inst                       |mqnic_port__xdcDup__1                              |    660|
|157   |              port_rx_inst                           |mqnic_port_rx__xdcDup__1                           |    222|
|158   |                rx_async_fifo_inst                   |axis_async_fifo_adapter__parameterized0__xdcDup__1 |    222|
|159   |                  fifo_inst                          |axis_async_fifo__parameterized1__xdcDup__1         |    222|
|160   |              port_tx_inst                           |mqnic_port_tx__xdcDup__1                           |    271|
|161   |                tx_async_fifo_inst                   |axis_async_fifo_adapter__xdcDup__1                 |    181|
|162   |                  fifo_inst                          |axis_async_fifo__parameterized0__xdcDup__1         |    181|
|163   |                tx_cpl_fifo_inst                     |axis_async_fifo__xdcDup__1                         |     90|
|164   |            rx_fifo_inst                             |rx_fifo_76                                         |    545|
|165   |              \fifo[0].fifo_inst                     |axis_fifo_adapter__parameterized0_86               |    545|
|166   |                fifo_inst                            |axis_fifo__parameterized11_87                      |    545|
|167   |            rx_qm_inst                               |queue_manager__parameterized0_77                   |   1089|
|168   |            \sched[0].scheduler_block                |mqnic_tx_scheduler_block_78                        |    804|
|169   |              tx_scheduler_inst                      |tx_scheduler_rr_83                                 |    785|
|170   |                doorbell_fifo                        |axis_fifo_84                                       |    183|
|171   |                rr_fifo                              |axis_fifo__parameterized0_85                       |    136|
|172   |            tx_fifo_inst                             |tx_fifo_79                                         |    243|
|173   |              \fifo[0].fifo_inst                     |axis_fifo_adapter_81                               |    243|
|174   |                fifo_inst                            |axis_fifo__parameterized10_82                      |    243|
|175   |            tx_qm_inst                               |queue_manager_80                                   |   1295|
|176   |          \iface[0].port[0].ptp.rx_ptp_td_leaf_inst  |ptp_td_leaf__xdcDup__1                             |   1373|
|177   |          \iface[0].port[0].ptp.tx_ptp_td_leaf_inst  |ptp_td_leaf__xdcDup__2                             |   1325|
|178   |          \iface[1].interface_inst                   |mqnic_interface                                    |  22385|
|179   |            axil_crossbar_inst                       |axil_crossbar                                      |   2195|
|180   |              axil_crossbar_rd_inst                  |axil_crossbar_rd                                   |    762|
|181   |                \m_ifaces[0].a_arb_inst              |arbiter__parameterized1_47                         |      1|
|182   |                \m_ifaces[2].a_arb_inst              |arbiter__parameterized1_50                         |      1|
|183   |                \m_ifaces[3].a_arb_inst              |arbiter__parameterized1_52                         |      1|
|184   |                \m_ifaces[4].a_arb_inst              |arbiter__parameterized1_54                         |      1|
|185   |                \m_ifaces[5].a_arb_inst              |arbiter__parameterized1_56                         |      1|
|186   |                \m_ifaces[6].a_arb_inst              |arbiter__parameterized1_58                         |      1|
|187   |                \m_ifaces[0].reg_inst                |axil_register_rd__parameterized0                   |     59|
|188   |                \m_ifaces[1].a_arb_inst              |arbiter__parameterized1_48                         |      2|
|189   |                \m_ifaces[1].reg_inst                |axil_register_rd__parameterized0_49                |     21|
|190   |                \m_ifaces[2].reg_inst                |axil_register_rd__parameterized0_51                |     13|
|191   |                \m_ifaces[3].reg_inst                |axil_register_rd__parameterized0_53                |     13|
|192   |                \m_ifaces[4].reg_inst                |axil_register_rd__parameterized0_55                |     20|
|193   |                \m_ifaces[5].reg_inst                |axil_register_rd__parameterized0_57                |     25|
|194   |                \m_ifaces[6].reg_inst                |axil_register_rd__parameterized0_59                |     27|
|195   |                \m_ifaces[7].a_arb_inst              |arbiter__parameterized1_60                         |      2|
|196   |                \m_ifaces[7].reg_inst                |axil_register_rd__parameterized0_61                |     19|
|197   |                \s_ifaces[0].addr_inst               |axil_crossbar_addr__parameterized0                 |     39|
|198   |                \s_ifaces[0].reg_inst                |axil_register_rd                                   |    255|
|199   |              axil_crossbar_wr_inst                  |axil_crossbar_wr                                   |   1433|
|200   |                \m_ifaces[0].a_arb_inst              |arbiter__parameterized1                            |      3|
|201   |                \m_ifaces[0].reg_inst                |axil_register_wr__parameterized0                   |    237|
|202   |                \m_ifaces[1].a_arb_inst              |arbiter__parameterized1_33                         |      3|
|203   |                \m_ifaces[1].reg_inst                |axil_register_wr__parameterized0_34                |     92|
|204   |                \m_ifaces[2].a_arb_inst              |arbiter__parameterized1_35                         |      3|
|205   |                \m_ifaces[2].reg_inst                |axil_register_wr__parameterized0_36                |    120|
|206   |                \m_ifaces[3].a_arb_inst              |arbiter__parameterized1_37                         |      3|
|207   |                \m_ifaces[3].reg_inst                |axil_register_wr__parameterized0_38                |    134|
|208   |                \m_ifaces[4].a_arb_inst              |arbiter__parameterized1_39                         |      3|
|209   |                \m_ifaces[4].reg_inst                |axil_register_wr__parameterized0_40                |    141|
|210   |                \m_ifaces[5].a_arb_inst              |arbiter__parameterized1_41                         |      3|
|211   |                \m_ifaces[5].reg_inst                |axil_register_wr__parameterized0_42                |    143|
|212   |                \m_ifaces[6].a_arb_inst              |arbiter__parameterized1_43                         |      3|
|213   |                \m_ifaces[6].reg_inst                |axil_register_wr__parameterized0_44                |    139|
|214   |                \m_ifaces[7].a_arb_inst              |arbiter__parameterized1_45                         |      3|
|215   |                \m_ifaces[7].reg_inst                |axil_register_wr__parameterized0_46                |     46|
|216   |                \s_ifaces[0].addr_inst               |axil_crossbar_addr                                 |     48|
|217   |                \s_ifaces[0].reg_inst                |axil_register_wr                                   |     25|
|218   |            axil_reg_if_inst                         |axil_reg_if_28                                     |    289|
|219   |              axil_reg_if_rd_inst                    |axil_reg_if_rd                                     |    193|
|220   |              axil_reg_if_wr_inst                    |axil_reg_if_wr                                     |     96|
|221   |            cpl_op_mux_inst                          |cpl_op_mux                                         |    984|
|222   |              arb_inst                               |arbiter__parameterized0_32                         |    296|
|223   |            cpl_write_inst                           |cpl_write__parameterized0                          |   1002|
|224   |            cq_eq_dma_if_mux_wr_inst                 |dma_if_mux_wr__parameterized0                      |   1062|
|225   |              dma_if_desc_mux_inst                   |dma_if_desc_mux__parameterized0                    |    420|
|226   |                arb_inst                             |arbiter__parameterized2                            |    144|
|227   |              dma_ram_demux_inst                     |dma_ram_demux_rd__parameterized0                   |    642|
|228   |            cqm_inst                                 |cpl_queue_manager__parameterized0                  |   1224|
|229   |            desc_fetch_inst                          |desc_fetch                                         |   1134|
|230   |              dma_client_axis_source_inst            |dma_client_axis_source                             |    394|
|231   |              dma_psdpram_inst                       |dma_psdpram                                        |    142|
|232   |            desc_op_mux_inst                         |desc_op_mux                                        |    710|
|233   |              arb_inst                               |arbiter__parameterized0_31                         |     53|
|234   |            event_fifo                               |axis_fifo__parameterized2                          |     61|
|235   |            event_queue_manager_inst                 |cpl_queue_manager                                  |   1114|
|236   |            event_write_inst                         |cpl_write                                          |    485|
|237   |            interface_rx_inst                        |mqnic_interface_rx                                 |   4201|
|238   |              dma_client_axis_sink_inst              |dma_client_axis_sink                               |   1125|
|239   |              dma_psdpram_rx_inst                    |dma_psdpram__parameterized0_29                     |    532|
|240   |              ingress_inst                           |mqnic_ingress                                      |    835|
|241   |                rx_checksum_inst                     |rx_checksum                                        |    136|
|242   |                rx_csum_fifo                         |axis_fifo__parameterized8                          |     68|
|243   |                rx_hash_data_fifo                    |axis_fifo__parameterized9                          |     45|
|244   |                rx_hash_fifo                         |axis_fifo__parameterized7                          |     37|
|245   |                rx_hash_inst                         |rx_hash                                            |    548|
|246   |              rx_desc_fifo                           |axis_fifo__parameterized3_30                       |    215|
|247   |              rx_engine_inst                         |rx_engine                                          |   1480|
|248   |                mqnic_rx_queue_map_inst              |mqnic_rx_queue_map                                 |    152|
|249   |            interface_tx_inst                        |mqnic_interface_tx                                 |   3154|
|250   |              dma_client_axis_source_inst            |dma_client_axis_source__parameterized0             |    455|
|251   |              dma_psdpram_tx_inst                    |dma_psdpram__parameterized0                        |    215|
|252   |              egress_inst                            |mqnic_egress                                       |    933|
|253   |                tx_checksum_inst                     |tx_checksum                                        |    851|
|254   |                  csum_fifo                          |axis_fifo__parameterized6                          |     89|
|255   |                  data_fifo                          |axis_fifo__parameterized5                          |    251|
|256   |                tx_csum_cmd_fifo                     |axis_fifo__parameterized4                          |     77|
|257   |              tx_desc_fifo                           |axis_fifo__parameterized3                          |    213|
|258   |              tx_engine_inst                         |tx_engine                                          |   1338|
|259   |            irq_fifo                                 |axis_fifo__parameterized1                          |     64|
|260   |            \port[0].port_inst                       |mqnic_port                                         |    660|
|261   |              port_rx_inst                           |mqnic_port_rx                                      |    222|
|262   |                rx_async_fifo_inst                   |axis_async_fifo_adapter__parameterized0            |    222|
|263   |                  fifo_inst                          |axis_async_fifo__parameterized1                    |    222|
|264   |              port_tx_inst                           |mqnic_port_tx                                      |    271|
|265   |                tx_async_fifo_inst                   |axis_async_fifo_adapter                            |    181|
|266   |                  fifo_inst                          |axis_async_fifo__parameterized0                    |    181|
|267   |                tx_cpl_fifo_inst                     |axis_async_fifo                                    |     90|
|268   |            rx_fifo_inst                             |rx_fifo                                            |    549|
|269   |              \fifo[0].fifo_inst                     |axis_fifo_adapter__parameterized0                  |    549|
|270   |                fifo_inst                            |axis_fifo__parameterized11                         |    549|
|271   |            rx_qm_inst                               |queue_manager__parameterized0                      |   1089|
|272   |            \sched[0].scheduler_block                |mqnic_tx_scheduler_block                           |    804|
|273   |              tx_scheduler_inst                      |tx_scheduler_rr                                    |    785|
|274   |                doorbell_fifo                        |axis_fifo                                          |    183|
|275   |                rr_fifo                              |axis_fifo__parameterized0                          |    136|
|276   |            tx_fifo_inst                             |tx_fifo                                            |    243|
|277   |              \fifo[0].fifo_inst                     |axis_fifo_adapter                                  |    243|
|278   |                fifo_inst                            |axis_fifo__parameterized10                         |    243|
|279   |            tx_qm_inst                               |queue_manager                                      |   1295|
|280   |          \iface[1].port[0].ptp.rx_ptp_td_leaf_inst  |ptp_td_leaf__xdcDup__3                             |   1366|
|281   |          \iface[1].port[0].ptp.tx_ptp_td_leaf_inst  |ptp_td_leaf                                        |   1320|
|282   |          \irq_mux.axis_irq_mux_inst                 |axis_arb_mux__parameterized0                       |     64|
|283   |            arb_inst                                 |arbiter__parameterized0                            |     28|
|284   |          irq_rate_limit_inst                        |irq_rate_limit                                     |    207|
|285   |          mqnic_ptp_inst                             |mqnic_ptp                                          |   5596|
|286   |            \perout[0].ptp_perout_inst               |mqnic_ptp_perout                                   |   1643|
|287   |              ptp_perout_inst                        |ptp_perout                                         |   1207|
|288   |            ptp_clock_inst                           |mqnic_ptp_clock                                    |   3948|
|289   |              ptp_td_leaf_inst                       |ptp_td_leaf__parameterized0                        |   1578|
|290   |              ptp_td_phc_inst                        |ptp_td_phc                                         |   1824|
|291   |          mqnic_rb_clk_info_inst                     |mqnic_rb_clk_info                                  |    435|
|292   |          stats_counter_inst                         |stats_counter                                      |    300|
|293   |        dma_if_pcie_inst                             |dma_if_pcie                                        |   6183|
|294   |          dma_if_pcie_rd_inst                        |dma_if_pcie_rd                                     |   4191|
|295   |          dma_if_pcie_wr_inst                        |dma_if_pcie_wr                                     |   1989|
|296   |        pcie_axil_master_inst                        |pcie_axil_master                                   |   1364|
|297   |        pcie_error_cor_pm_inst                       |pulse_merge                                        |     10|
|298   |        pcie_error_uncor_pm_inst                     |pulse_merge_22                                     |     10|
|299   |        pcie_msix_inst                               |pcie_msix                                          |    473|
|300   |        \stats_dma_if_pcie.stats_dma_if_pcie_inst    |stats_dma_if_pcie                                  |   1532|
|301   |          stats_collect_tx_inst                      |stats_collect__parameterized0                      |   1224|
|302   |          stats_dma_latency_rd_op_inst               |stats_dma_latency                                  |    162|
|303   |          stats_dma_latency_rd_req_inst              |stats_dma_latency__parameterized0                  |     38|
|304   |          stats_dma_latency_wr_op_inst               |stats_dma_latency__parameterized1                  |     71|
|305   |          stats_dma_latency_wr_req_inst              |stats_dma_latency__parameterized2                  |     37|
|306   |        \stats_mux.axis_stat_mux_inst                |axis_arb_mux                                       |    232|
|307   |          arb_inst                                   |arbiter                                            |     79|
|308   |        \stats_pcie_if.stats_pcie_if_inst            |stats_pcie_if                                      |   1513|
|309   |          stats_collect_inst                         |stats_collect                                      |   1222|
|310   |          stats_pcie_rx_cpl_tlp_inst                 |stats_pcie_tlp                                     |     65|
|311   |          stats_pcie_rx_req_tlp_inst                 |stats_pcie_tlp_23                                  |     92|
|312   |          stats_pcie_tx_cpl_tlp_inst                 |stats_pcie_tlp_24                                  |     38|
|313   |          stats_pcie_tx_rd_req_tlp_inst              |stats_pcie_tlp_25                                  |     48|
|314   |          stats_pcie_tx_wr_req_tlp_inst              |stats_pcie_tlp_26                                  |     48|
|315   |      pcie_if_inst                                   |pcie_us_if                                         |   8591|
|316   |        pcie_us_cfg_inst                             |pcie_us_cfg                                        |     44|
|317   |        pcie_us_if_cc_inst                           |pcie_us_if_cc                                      |   1305|
|318   |          cpl_fifo_inst                              |pcie_tlp_fifo_raw__parameterized2                  |    922|
|319   |        pcie_us_if_cq_inst                           |pcie_us_if_cq                                      |   1594|
|320   |          pcie_tlp_fifo_inst                         |pcie_tlp_fifo__parameterized0                      |   1010|
|321   |            pcie_tlp_fifo_raw_inst                   |pcie_tlp_fifo_raw__parameterized1                  |   1010|
|322   |        pcie_us_if_rc_inst                           |pcie_us_if_rc                                      |   3552|
|323   |          pcie_tlp_fifo_inst                         |pcie_tlp_fifo                                      |   2817|
|324   |            pcie_tlp_fifo_raw_inst                   |pcie_tlp_fifo_raw                                  |   2118|
|325   |        pcie_us_if_rq_inst                           |pcie_us_if_rq                                      |   2090|
|326   |          rd_req_fifo_inst                           |pcie_tlp_fifo_raw__parameterized0                  |    420|
|327   |          wr_req_fifo_inst                           |pcie_tlp_fifo_raw__parameterized0_21               |   1203|
|328   |    \mac[0].eth_mac_inst                             |eth_mac_10g                                        |   5193|
|329   |      axis_xgmii_rx_inst                             |axis_xgmii_rx_64_13                                |   1010|
|330   |        eth_crc                                      |lfsr__parameterized3_20                            |    213|
|331   |      axis_xgmii_tx_inst                             |axis_xgmii_tx_64_14                                |   2238|
|332   |        \crc[7].eth_crc                              |lfsr__parameterized3_19                            |    182|
|333   |      \mac_ctrl.mac_ctrl_rx_inst                     |mac_ctrl_rx_15                                     |    742|
|334   |      \mac_ctrl.mac_ctrl_tx_inst                     |mac_ctrl_tx_16                                     |    374|
|335   |      \mac_ctrl.mac_pause_ctrl_rx_inst               |mac_pause_ctrl_rx_17                               |    573|
|336   |      \mac_ctrl.mac_pause_ctrl_tx_inst               |mac_pause_ctrl_tx_18                               |     87|
|337   |    \mac[1].eth_mac_inst                             |eth_mac_10g_11                                     |   5193|
|338   |      axis_xgmii_rx_inst                             |axis_xgmii_rx_64                                   |   1010|
|339   |        eth_crc                                      |lfsr__parameterized3_12                            |    213|
|340   |      axis_xgmii_tx_inst                             |axis_xgmii_tx_64                                   |   2238|
|341   |        \crc[7].eth_crc                              |lfsr__parameterized3                               |    182|
|342   |      \mac_ctrl.mac_ctrl_rx_inst                     |mac_ctrl_rx                                        |    742|
|343   |      \mac_ctrl.mac_ctrl_tx_inst                     |mac_ctrl_tx                                        |    374|
|344   |      \mac_ctrl.mac_pause_ctrl_rx_inst               |mac_pause_ctrl_rx                                  |    573|
|345   |      \mac_ctrl.mac_pause_ctrl_tx_inst               |mac_pause_ctrl_tx                                  |     87|
|346   |    qsfp_i2c_select_inst                             |i2c_single_reg                                     |     95|
|347   |    sfp_rb_drp_inst                                  |rb_drp                                             |    219|
|348   |  flash_sync_signal_inst                             |sync_signal__parameterized0                        |     32|
|349   |  sfp_phy_quad_inst                                  |eth_xcvr_phy_10g_gty_quad_wrapper                  |   3739|
|350   |    \phy1.eth_xcvr_phy_1                             |eth_xcvr_phy_10g_gty_wrapper                       |   1892|
|351   |      phy_inst                                       |eth_phy_10g_0                                      |   1165|
|352   |        eth_phy_10g_rx_inst                          |eth_phy_10g_rx_1                                   |    911|
|353   |          eth_phy_10g_rx_if_inst                     |eth_phy_10g_rx_if_5                                |    692|
|354   |            descrambler_inst                         |lfsr_7                                             |     64|
|355   |            eth_phy_10g_rx_ber_mon_inst              |eth_phy_10g_rx_ber_mon_8                           |     17|
|356   |            eth_phy_10g_rx_frame_sync_inst           |eth_phy_10g_rx_frame_sync_9                        |     43|
|357   |            eth_phy_10g_rx_watchdog_inst             |eth_phy_10g_rx_watchdog_10                         |     60|
|358   |          xgmii_baser_dec_inst                       |xgmii_baser_dec_64_6                               |    219|
|359   |        eth_phy_10g_tx_inst                          |eth_phy_10g_tx_2                                   |    254|
|360   |          eth_phy_10g_tx_if_inst                     |eth_phy_10g_tx_if_3                                |    182|
|361   |          xgmii_baser_enc_inst                       |xgmii_baser_enc_64_4                               |     72|
|362   |      rx_reset_sync_inst                             |sync_reset__xdcDup__3                              |      5|
|363   |      sync_reset_common_reset_inst                   |sync_reset__xdcDup__4                              |      6|
|364   |      tx_reset_sync_inst                             |sync_reset__xdcDup__5                              |      5|
|365   |    \phy2.eth_xcvr_phy_2                             |eth_xcvr_phy_10g_gty_wrapper__parameterized0       |   1793|
|366   |      phy_inst                                       |eth_phy_10g                                        |   1165|
|367   |        eth_phy_10g_rx_inst                          |eth_phy_10g_rx                                     |    911|
|368   |          eth_phy_10g_rx_if_inst                     |eth_phy_10g_rx_if                                  |    692|
|369   |            descrambler_inst                         |lfsr                                               |     64|
|370   |            eth_phy_10g_rx_ber_mon_inst              |eth_phy_10g_rx_ber_mon                             |     17|
|371   |            eth_phy_10g_rx_frame_sync_inst           |eth_phy_10g_rx_frame_sync                          |     43|
|372   |            eth_phy_10g_rx_watchdog_inst             |eth_phy_10g_rx_watchdog                            |     60|
|373   |          xgmii_baser_dec_inst                       |xgmii_baser_dec_64                                 |    219|
|374   |        eth_phy_10g_tx_inst                          |eth_phy_10g_tx                                     |    254|
|375   |          eth_phy_10g_tx_if_inst                     |eth_phy_10g_tx_if                                  |    182|
|376   |          xgmii_baser_enc_inst                       |xgmii_baser_enc_64                                 |     72|
|377   |      rx_reset_sync_inst                             |sync_reset__xdcDup__6                              |      5|
|378   |      tx_reset_sync_inst                             |sync_reset                                         |      5|
|379   |  sfp_sync_reset_inst                                |sync_reset__xdcDup__1                              |      4|
|380   |  sync_reset_125mhz_inst                             |sync_reset__xdcDup__2                              |      6|
|381   |  sync_signal_inst                                   |sync_signal                                        |     19|
+------+-----------------------------------------------------+---------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:28 ; elapsed = 00:05:41 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 12560 ; free virtual = 28419
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 546 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:04 ; elapsed = 00:05:23 . Memory (MB): peak = 3089.742 ; gain = 1370.441 ; free physical = 17048 ; free virtual = 32907
Synthesis Optimization Complete : Time (s): cpu = 00:05:29 ; elapsed = 00:05:44 . Memory (MB): peak = 3089.742 ; gain = 1733.848 ; free physical = 17069 ; free virtual = 32910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3088 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC for BUFG_GT bufg_gt_sfp_mgt_refclk_inst
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.754 ; gain = 0.000 ; free physical = 16929 ; free virtual = 32770
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1081 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 21 instances
  MMCME3_BASE => MMCME3_ADV: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 573 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 103 instances
  RAM32X1S => RAM32X1S (RAMS32): 67 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 275 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 23 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
1199 Infos, 573 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:36 ; elapsed = 00:05:51 . Memory (MB): peak = 3113.754 ; gain = 1757.859 ; free physical = 17148 ; free virtual = 32989
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.754 ; gain = 0.000 ; free physical = 17150 ; free virtual = 32991
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.runs/synth_1/fpga.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3137.766 ; gain = 24.012 ; free physical = 17099 ; free virtual = 32958
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 20:52:29 2025...
