#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug 17 12:27:00 2022
# Process ID: 17812
# Current directory: C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.runs/synth_1
# Command line: vivado.exe -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.runs/synth_1/CPU.vds
# Journal file: C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 382.004 ; gain = 97.742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:35]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'StartUp' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/StartUp.vhd:34' bound to instance 'StartUpCPU' of component 'StartUp' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:203]
INFO: [Synth 8-638] synthesizing module 'StartUp' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/StartUp.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'StartUp' (2#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/StartUp.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Instruction_Decoder.vhd:24' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:210]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Instruction_Decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (3#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Instruction_Decoder.vhd:39]
INFO: [Synth 8-3491] module 'ProgramROM' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ProgramROM.vhd:25' bound to instance 'P_ROM' of component 'ProgramROM' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ProgramROM' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ProgramROM.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ProgramROM' (4#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ProgramROM.vhd:30]
INFO: [Synth 8-3491] module 'ProCounter' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ProCounter.vhd:24' bound to instance 'Program_Counter' of component 'ProCounter' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:232]
INFO: [Synth 8-638] synthesizing module 'ProCounter' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ProCounter.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'ProCounter' (5#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ProCounter.vhd:31]
INFO: [Synth 8-3491] module 'Adder_3_bit' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Adder_3_bit.vhd:24' bound to instance 'Adder_3_bit_0' of component 'Adder_3_bit' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:240]
INFO: [Synth 8-638] synthesizing module 'Adder_3_bit' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Adder_3_bit.vhd:29]
INFO: [Synth 8-3491] module 'RCA' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/RCA.vhd:34' bound to instance 'RCA_0' of component 'RCA' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Adder_3_bit.vhd:37]
INFO: [Synth 8-638] synthesizing module 'RCA' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/RCA.vhd:40]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/RCA.vhd:59]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (6#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/RCA.vhd:65]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:54]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FA' (7#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'RCA' (8#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/RCA.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_bit' (9#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Adder_3_bit.vhd:29]
INFO: [Synth 8-3491] module 'Mux_2_way_3_bit' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_2_way_3_bit.vhd:33' bound to instance 'Mux_PCounterSel' of component 'Mux_2_way_3_bit' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:246]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_bit' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_2_way_3_bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_bit' (10#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_2_way_3_bit.vhd:40]
INFO: [Synth 8-3491] module 'Mux_2_way_4_bit' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_2_way_4_bit.vhd:34' bound to instance 'Mux_DataSelector' of component 'Mux_2_way_4_bit' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:254]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_4_bit' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_4_bit' (11#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_ASU_In_A' of component 'Mux_8_way_4_bit' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:262]
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_4_bit' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'bit_0_mux' of component 'Mux_8_to_1' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_3_to_8.vhd:23' bound to instance 'Decoder_3_to_8_Mux' of component 'Decoder_3_to_8' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_3_to_8.vhd:29]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_3_to_8.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (12#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_3_to_8.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_3_to_8.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (14#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'bit_1_mux' of component 'Mux_8_to_1' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:71]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'bit_2_mux' of component 'Mux_8_to_1' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:85]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'bit_3_mux' of component 'Mux_8_to_1' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_4_bit' (15#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_ASU_In_B' of component 'Mux_8_way_4_bit' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:277]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:25' bound to instance 'Gen_Registers' of component 'Register_Bank' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:292]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Decoder_3_to_8.vhd:23' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:58]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (16#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:74]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:83]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:92]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:101]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:110]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:119]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (17#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Register_Bank.vhd:40]
INFO: [Synth 8-3491] module 'ASU_4' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd:24' bound to instance 'ArithmeticUnit' of component 'ASU_4' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:308]
INFO: [Synth 8-638] synthesizing module 'ASU_4' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd:34]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd:73]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'ASU_4' (18#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/ASU_4.vhd:34]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'S7Segment' of component 'LUT_16_7' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:319]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (19#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/LUT_16_7.vhd:40]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[0] with 1st driver pin 'CPU:/Gen_Registers/Q0[0]' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:262]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[0] with 2nd driver pin 'GND' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:262]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[0] is connected to constant driver, other driver is ignored [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:262]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[1] with 1st driver pin 'CPU:/Gen_Registers/Q0[1]' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:262]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[1] with 2nd driver pin 'GND' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:262]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[1] is connected to constant driver, other driver is ignored [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:262]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[2] with 1st driver pin 'CPU:/Gen_Registers/Q0[2]' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:262]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[2] with 2nd driver pin 'GND' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:262]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[2] is connected to constant driver, other driver is ignored [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:262]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[3] with 1st driver pin 'CPU:/Gen_Registers/Q0[3]' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:262]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[3] with 2nd driver pin 'GND' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:262]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[3] is connected to constant driver, other driver is ignored [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:262]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[0] with 1st driver pin 'CPU:/Gen_Registers/Q0[0]' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:277]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[0] with 2nd driver pin 'GND' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:277]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[0] is connected to constant driver, other driver is ignored [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:277]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[1] with 1st driver pin 'CPU:/Gen_Registers/Q0[1]' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:277]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[1] with 2nd driver pin 'GND' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:277]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[1] is connected to constant driver, other driver is ignored [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:277]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[2] with 1st driver pin 'CPU:/Gen_Registers/Q0[2]' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:277]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[2] with 2nd driver pin 'GND' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:277]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[2] is connected to constant driver, other driver is ignored [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:277]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[3] with 1st driver pin 'CPU:/Gen_Registers/Q0[3]' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:277]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg_0[3] with 2nd driver pin 'GND' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:277]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Reg_0[3] is connected to constant driver, other driver is ignored [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'CPU' (20#1) [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/CPU.vhd:35]
WARNING: [Synth 8-3917] design CPU has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 438.375 ; gain = 154.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 438.375 ; gain = 154.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 438.375 ; gain = 154.113
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/constrs_1/imports/project_1/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/constrs_1/imports/project_1/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/constrs_1/imports/project_1/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 770.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 770.379 ; gain = 486.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 770.379 ; gain = 486.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 770.379 ; gain = 486.117
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "instruct_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 770.379 ; gain = 486.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     13 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module StartUp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ProgramROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     13 Bit        Muxes := 1     
Module ProCounter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module RCA 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design CPU has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design CPU has port Anode[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_0/Q_reg[3]) is unused and will be removed from module CPU.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q0[3] with 1st driver pin 'Gen_Registers/Reg_0/Q_reg[3]/Q' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:48]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q0[3] with 2nd driver pin 'GND' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:48]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q0[3] is connected to constant driver, other driver is ignored [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:48]
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_0/Q_reg[2]) is unused and will be removed from module CPU.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q0[2] with 1st driver pin 'Gen_Registers/Reg_0/Q_reg[2]/Q' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:48]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q0[2] with 2nd driver pin 'GND' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:48]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q0[2] is connected to constant driver, other driver is ignored [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:48]
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_0/Q_reg[1]) is unused and will be removed from module CPU.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q0[1] with 1st driver pin 'Gen_Registers/Reg_0/Q_reg[1]/Q' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:48]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q0[1] with 2nd driver pin 'GND' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:48]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q0[1] is connected to constant driver, other driver is ignored [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:48]
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_0/Q_reg[0]) is unused and will be removed from module CPU.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q0[0] with 1st driver pin 'Gen_Registers/Reg_0/Q_reg[0]/Q' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:48]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q0[0] with 2nd driver pin 'GND' [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:48]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q0[0] is connected to constant driver, other driver is ignored [C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/Reg.vhd:48]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 770.379 ; gain = 486.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 770.379 ; gain = 486.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 785.062 ; gain = 500.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_3/Q_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_3/Q_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_3/Q_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_3/Q_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_4/Q_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_4/Q_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_4/Q_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_4/Q_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_5/Q_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_5/Q_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_5/Q_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_5/Q_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_6/Q_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_6/Q_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_6/Q_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Gen_Registers/Reg_6/Q_reg[0]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 788.727 ; gain = 504.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 788.727 ; gain = 504.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 788.727 ; gain = 504.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 788.727 ; gain = 504.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 788.727 ; gain = 504.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 788.727 ; gain = 504.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 788.727 ; gain = 504.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     3|
|5     |LUT3   |     6|
|6     |LUT4   |    15|
|7     |LUT5   |    15|
|8     |LUT6   |    14|
|9     |FDRE   |    52|
|10    |IBUF   |     2|
|11    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |   135|
|2     |  Gen_Registers   |Register_Bank |    26|
|3     |    Reg_1         |Reg           |     4|
|4     |    Reg_2         |Reg_0         |    11|
|5     |    Reg_7         |Reg_1         |    11|
|6     |  Program_Counter |ProCounter    |    29|
|7     |  Slow_Clk_0      |Slow_Clk      |    54|
|8     |  StartUpCPU      |StartUp       |     5|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 788.727 ; gain = 504.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 788.727 ; gain = 172.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 788.727 ; gain = 504.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 28 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 788.727 ; gain = 516.594
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Navindu DS/Downloads/Please_final/Microprocessor_Group_33/Microprocessor_Group_33.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 788.727 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug 17 12:27:28 2022...
