<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MagicLight Controller: FSMC_Private_Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MagicLight Controller
   &#160;<span id="projectnumber">1.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__FSMC__Private__Functions.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">FSMC_Private_Functions<div class="ingroups"><a class="el" href="group__FSMC.html">FSMC</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for FSMC_Private_Functions:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__FSMC__Private__Functions.png" border="0" alt="" usemap="#group____FSMC____Private____Functions"/>
<map name="group____FSMC____Private____Functions" id="group____FSMC____Private____Functions">
<area shape="rect" id="node1" href="group__FSMC.html" title="FSMC driver modules. " alt="" coords="6,5,66,32"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaab3e6648e8a584e73785361ac960eded"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a> (uint32_t FSMC_Bank)</td></tr>
<tr class="memdesc:gaab3e6648e8a584e73785361ac960eded"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the FSMC NOR/SRAM Banks registers to their default reset values.  <a href="#gaab3e6648e8a584e73785361ac960eded">More...</a><br/></td></tr>
<tr class="separator:gaab3e6648e8a584e73785361ac960eded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb749503293474a68555961bd8f120e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a> (uint32_t FSMC_Bank)</td></tr>
<tr class="memdesc:gafb749503293474a68555961bd8f120e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the FSMC NAND Banks registers to their default reset values.  <a href="#gafb749503293474a68555961bd8f120e1">More...</a><br/></td></tr>
<tr class="separator:gafb749503293474a68555961bd8f120e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a> (void)</td></tr>
<tr class="memdesc:ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the FSMC PCCARD Bank registers to their default reset values.  <a href="#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">More...</a><br/></td></tr>
<tr class="separator:ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c27816e8b17394c9ee1ce9298917b4a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a> (<a class="el" href="structFSMC__NORSRAMInitTypeDef.html">FSMC_NORSRAMInitTypeDef</a> *FSMC_NORSRAMInitStruct)</td></tr>
<tr class="memdesc:ga9c27816e8b17394c9ee1ce9298917b4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStruct.  <a href="#ga9c27816e8b17394c9ee1ce9298917b4a">More...</a><br/></td></tr>
<tr class="separator:ga9c27816e8b17394c9ee1ce9298917b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f81ccc4e126c11f1eb33077b1a68e6f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a> (<a class="el" href="structFSMC__NANDInitTypeDef.html">FSMC_NANDInitTypeDef</a> *FSMC_NANDInitStruct)</td></tr>
<tr class="memdesc:ga9f81ccc4e126c11f1eb33077b1a68e6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct.  <a href="#ga9f81ccc4e126c11f1eb33077b1a68e6f">More...</a><br/></td></tr>
<tr class="separator:ga9f81ccc4e126c11f1eb33077b1a68e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee1351363e7700a296faa1734a910aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a> (<a class="el" href="structFSMC__PCCARDInitTypeDef.html">FSMC_PCCARDInitTypeDef</a> *FSMC_PCCARDInitStruct)</td></tr>
<tr class="memdesc:gacee1351363e7700a296faa1734a910aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct.  <a href="#gacee1351363e7700a296faa1734a910aa">More...</a><br/></td></tr>
<tr class="separator:gacee1351363e7700a296faa1734a910aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33e6dfc34f62d16a0cb416de9e83d28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a> (<a class="el" href="structFSMC__NORSRAMInitTypeDef.html">FSMC_NORSRAMInitTypeDef</a> *FSMC_NORSRAMInitStruct)</td></tr>
<tr class="memdesc:gaf33e6dfc34f62d16a0cb416de9e83d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FSMC_NORSRAMInitStruct member with its default value.  <a href="#gaf33e6dfc34f62d16a0cb416de9e83d28">More...</a><br/></td></tr>
<tr class="separator:gaf33e6dfc34f62d16a0cb416de9e83d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8283ad94ad8e83d49d5b77d1c7e17862"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a> (<a class="el" href="structFSMC__NANDInitTypeDef.html">FSMC_NANDInitTypeDef</a> *FSMC_NANDInitStruct)</td></tr>
<tr class="memdesc:ga8283ad94ad8e83d49d5b77d1c7e17862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FSMC_NANDInitStruct member with its default value.  <a href="#ga8283ad94ad8e83d49d5b77d1c7e17862">More...</a><br/></td></tr>
<tr class="separator:ga8283ad94ad8e83d49d5b77d1c7e17862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a64ba0e0545b3f1913c9d1d28c05e62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a> (<a class="el" href="structFSMC__PCCARDInitTypeDef.html">FSMC_PCCARDInitTypeDef</a> *FSMC_PCCARDInitStruct)</td></tr>
<tr class="memdesc:ga7a64ba0e0545b3f1913c9d1d28c05e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FSMC_PCCARDInitStruct member with its default value.  <a href="#ga7a64ba0e0545b3f1913c9d1d28c05e62">More...</a><br/></td></tr>
<tr class="separator:ga7a64ba0e0545b3f1913c9d1d28c05e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf943f0f2680168d3a95a3c2c9f3eca2a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a> (uint32_t FSMC_Bank, FunctionalState NewState)</td></tr>
<tr class="memdesc:gaf943f0f2680168d3a95a3c2c9f3eca2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified NOR/SRAM Memory Bank.  <a href="#gaf943f0f2680168d3a95a3c2c9f3eca2a">More...</a><br/></td></tr>
<tr class="separator:gaf943f0f2680168d3a95a3c2c9f3eca2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ec7c39ea4d42e92c72c6e517d8235c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a> (uint32_t FSMC_Bank, FunctionalState NewState)</td></tr>
<tr class="memdesc:ga33ec7c39ea4d42e92c72c6e517d8235c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified NAND Memory Bank.  <a href="#ga33ec7c39ea4d42e92c72c6e517d8235c">More...</a><br/></td></tr>
<tr class="separator:ga33ec7c39ea4d42e92c72c6e517d8235c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d410151ceb3428c6a1bf374a0472cde"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a> (FunctionalState NewState)</td></tr>
<tr class="memdesc:ga2d410151ceb3428c6a1bf374a0472cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the PCCARD Memory Bank.  <a href="#ga2d410151ceb3428c6a1bf374a0472cde">More...</a><br/></td></tr>
<tr class="separator:ga2d410151ceb3428c6a1bf374a0472cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5800301fc39bbe998a18ebd9ff191cdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a> (uint32_t FSMC_Bank, FunctionalState NewState)</td></tr>
<tr class="memdesc:ga5800301fc39bbe998a18ebd9ff191cdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the FSMC NAND ECC feature.  <a href="#ga5800301fc39bbe998a18ebd9ff191cdc">More...</a><br/></td></tr>
<tr class="separator:ga5800301fc39bbe998a18ebd9ff191cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6d4f5b5a41684ce053fea55bdb98d8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a> (uint32_t FSMC_Bank)</td></tr>
<tr class="memdesc:gaad6d4f5b5a41684ce053fea55bdb98d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the error correction code register value.  <a href="#gaad6d4f5b5a41684ce053fea55bdb98d8">More...</a><br/></td></tr>
<tr class="separator:gaad6d4f5b5a41684ce053fea55bdb98d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217027ae3cd213b9076b6a1be197064c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)</td></tr>
<tr class="memdesc:ga217027ae3cd213b9076b6a1be197064c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified FSMC interrupts.  <a href="#ga217027ae3cd213b9076b6a1be197064c">More...</a><br/></td></tr>
<tr class="separator:ga217027ae3cd213b9076b6a1be197064c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00355115b078f483f0771057bb849c4"><td class="memItemLeft" align="right" valign="top">FlagStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a> (uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</td></tr>
<tr class="memdesc:gae00355115b078f483f0771057bb849c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified FSMC flag is set or not.  <a href="#gae00355115b078f483f0771057bb849c4">More...</a><br/></td></tr>
<tr class="separator:gae00355115b078f483f0771057bb849c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697618f2de0ad9a8a82461ddbebd5264"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a> (uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</td></tr>
<tr class="memdesc:ga697618f2de0ad9a8a82461ddbebd5264"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the FSMC's pending flags.  <a href="#ga697618f2de0ad9a8a82461ddbebd5264">More...</a><br/></td></tr>
<tr class="separator:ga697618f2de0ad9a8a82461ddbebd5264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fce9ca889d33cd8b8b7413875dd4d73"><td class="memItemLeft" align="right" valign="top">ITStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT)</td></tr>
<tr class="memdesc:ga7fce9ca889d33cd8b8b7413875dd4d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified FSMC interrupt has occurred or not.  <a href="#ga7fce9ca889d33cd8b8b7413875dd4d73">More...</a><br/></td></tr>
<tr class="separator:ga7fce9ca889d33cd8b8b7413875dd4d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9387e7674b8a376256a3378649e004e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Private__Functions.html#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT)</td></tr>
<tr class="memdesc:gad9387e7674b8a376256a3378649e004e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the FSMC's interrupt pending bits.  <a href="#gad9387e7674b8a376256a3378649e004e">More...</a><br/></td></tr>
<tr class="separator:gad9387e7674b8a376256a3378649e004e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga697618f2de0ad9a8a82461ddbebd5264"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_ClearFlag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_FLAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the FSMC's pending flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_FLAG</td><td>specifies the flag to clear. This parameter can be any combination of the following values: <ul>
<li>FSMC_FLAG_RisingEdge: Rising egde detection Flag. </li>
<li>FSMC_FLAG_Level: Level detection Flag. </li>
<li>FSMC_FLAG_FallingEdge: Falling egde detection Flag. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00747">747</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00260">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00261">FSMC_Bank3_NAND</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00670">IS_FSMC_CLEAR_FLAG</a>, and <a class="el" href="stm32f10x__fsmc_8h_source.html#l00282">IS_FSMC_GETFLAG_BANK</a>.</p>

</div>
</div>
<a class="anchor" id="gad9387e7674b8a376256a3378649e004e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_ClearITPendingBit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_IT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the FSMC's interrupt pending bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_IT</td><td>specifies the interrupt pending bit to clear. This parameter can be any combination of the following values: <ul>
<li>FSMC_IT_RisingEdge: Rising edge detection interrupt. </li>
<li>FSMC_IT_Level: Level edge detection interrupt. </li>
<li>FSMC_IT_FallingEdge: Falling edge detection interrupt. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00833">833</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00260">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00261">FSMC_Bank3_NAND</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00649">IS_FSMC_IT</a>, and <a class="el" href="stm32f10x__fsmc_8h_source.html#l00286">IS_FSMC_IT_BANK</a>.</p>

</div>
</div>
<a class="anchor" id="gaad6d4f5b5a41684ce053fea55bdb98d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FSMC_GetECC </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the error correction code register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>Error Correction Code (ECC) value. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00603">603</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__fsmc_8h_source.html#l00260">FSMC_Bank2_NAND</a>.</p>

</div>
</div>
<a class="anchor" id="gae00355115b078f483f0771057bb849c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FlagStatus FSMC_GetFlagStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_FLAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified FSMC flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_FLAG</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>FSMC_FLAG_RisingEdge: Rising egde detection Flag. </li>
<li>FSMC_FLAG_Level: Level detection Flag. </li>
<li>FSMC_FLAG_FallingEdge: Falling egde detection Flag. </li>
<li>FSMC_FLAG_FEMPT: Fifo empty Flag. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of FSMC_FLAG (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00697">697</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00260">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00261">FSMC_Bank3_NAND</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00665">IS_FSMC_GET_FLAG</a>, and <a class="el" href="stm32f10x__fsmc_8h_source.html#l00282">IS_FSMC_GETFLAG_BANK</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fce9ca889d33cd8b8b7413875dd4d73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ITStatus FSMC_GetITStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_IT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified FSMC interrupt has occurred or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_IT</td><td>specifies the FSMC interrupt source to check. This parameter can be one of the following values: <ul>
<li>FSMC_IT_RisingEdge: Rising edge detection interrupt. </li>
<li>FSMC_IT_Level: Level edge detection interrupt. </li>
<li>FSMC_IT_FallingEdge: Falling edge detection interrupt. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of FSMC_IT (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00782">782</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00260">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00261">FSMC_Bank3_NAND</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00650">IS_FSMC_GET_IT</a>, and <a class="el" href="stm32f10x__fsmc_8h_source.html#l00286">IS_FSMC_IT_BANK</a>.</p>

</div>
</div>
<a class="anchor" id="ga217027ae3cd213b9076b6a1be197064c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_ITConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_IT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FunctionalState&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified FSMC interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_IT</td><td>specifies the FSMC interrupt sources to be enabled or disabled. This parameter can be any combination of the following values: <ul>
<li>FSMC_IT_RisingEdge: Rising edge detection interrupt. </li>
<li>FSMC_IT_Level: Level edge detection interrupt. </li>
<li>FSMC_IT_FallingEdge: Falling edge detection interrupt. </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified FSMC interrupts. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00637">637</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00260">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00261">FSMC_Bank3_NAND</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00649">IS_FSMC_IT</a>, and <a class="el" href="stm32f10x__fsmc_8h_source.html#l00286">IS_FSMC_IT_BANK</a>.</p>

</div>
</div>
<a class="anchor" id="ga33ec7c39ea4d42e92c72c6e517d8235c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FunctionalState&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified NAND Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00501">501</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00260">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00279">IS_FSMC_NAND_BANK</a>, <a class="el" href="stm32f10x__fsmc_8c_source.html#l00055">PCR_PBKEN_Reset</a>, and <a class="el" href="stm32f10x__fsmc_8c_source.html#l00054">PCR_PBKEN_Set</a>.</p>

</div>
</div>
<a class="anchor" id="gafb749503293474a68555961bd8f120e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDDeInit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitializes the FSMC NAND Banks registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00129">129</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00260">FSMC_Bank2_NAND</a>, and <a class="el" href="stm32f10x__fsmc_8h_source.html#l00279">IS_FSMC_NAND_BANK</a>.</p>

</div>
</div>
<a class="anchor" id="ga5800301fc39bbe998a18ebd9ff191cdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDECCCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FunctionalState&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the FSMC NAND ECC feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the FSMC NAND ECC feature. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00564">564</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00260">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00279">IS_FSMC_NAND_BANK</a>, <a class="el" href="stm32f10x__fsmc_8c_source.html#l00057">PCR_ECCEN_Reset</a>, and <a class="el" href="stm32f10x__fsmc_8c_source.html#l00056">PCR_ECCEN_Set</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f81ccc4e126c11f1eb33077b1a68e6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structFSMC__NANDInitTypeDef.html">FSMC_NANDInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>FSMC_NANDInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_NANDInitStruct</td><td>: pointer to a <a class="el" href="structFSMC__NANDInitTypeDef.html" title="FSMC NAND Init structure definition. ">FSMC_NANDInitTypeDef</a> structure that contains the configuration information for the FSMC NAND specified Banks. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00262">262</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00210">FSMC_NANDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00185">FSMC_NANDInitTypeDef::FSMC_Bank</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00260">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00208">FSMC_NANDInitTypeDef::FSMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00194">FSMC_NANDInitTypeDef::FSMC_ECC</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00197">FSMC_NANDInitTypeDef::FSMC_ECCPageSize</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00172">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00165">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00191">FSMC_NANDInitTypeDef::FSMC_MemoryDataWidth</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00153">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00204">FSMC_NANDInitTypeDef::FSMC_TARSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00200">FSMC_NANDInitTypeDef::FSMC_TCLRSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00188">FSMC_NANDInitTypeDef::FSMC_Waitfeature</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00159">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00554">IS_FSMC_ECC_STATE</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00571">IS_FSMC_ECCPAGE_SIZE</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00636">IS_FSMC_HIZ_TIME</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00626">IS_FSMC_HOLD_TIME</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00328">IS_FSMC_MEMORY_WIDTH</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00279">IS_FSMC_NAND_BANK</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00606">IS_FSMC_SETUP_TIME</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00596">IS_FSMC_TAR_TIME</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00586">IS_FSMC_TCLR_TIME</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00540">IS_FSMC_WAIT_FEATURE</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00616">IS_FSMC_WAIT_TIME</a>, and <a class="el" href="stm32f10x__fsmc_8c_source.html#l00058">PCR_MemoryType_NAND</a>.</p>

</div>
</div>
<a class="anchor" id="ga8283ad94ad8e83d49d5b77d1c7e17862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structFSMC__NANDInitTypeDef.html">FSMC_NANDInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>FSMC_NANDInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FSMC_NANDInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_NANDInitStruct</td><td>pointer to a <a class="el" href="structFSMC__NANDInitTypeDef.html" title="FSMC NAND Init structure definition. ">FSMC_NANDInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00418">418</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__fsmc_8h_source.html#l00210">FSMC_NANDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00185">FSMC_NANDInitTypeDef::FSMC_Bank</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00260">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00208">FSMC_NANDInitTypeDef::FSMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00194">FSMC_NANDInitTypeDef::FSMC_ECC</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00552">FSMC_ECC_Disable</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00197">FSMC_NANDInitTypeDef::FSMC_ECCPageSize</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00565">FSMC_ECCPageSize_256Bytes</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00172">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00165">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00191">FSMC_NANDInitTypeDef::FSMC_MemoryDataWidth</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00326">FSMC_MemoryDataWidth_8b</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00153">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00204">FSMC_NANDInitTypeDef::FSMC_TARSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00200">FSMC_NANDInitTypeDef::FSMC_TCLRSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00188">FSMC_NANDInitTypeDef::FSMC_Waitfeature</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00538">FSMC_Waitfeature_Disable</a>, and <a class="el" href="stm32f10x__fsmc_8h_source.html#l00159">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a>.</p>

</div>
</div>
<a class="anchor" id="gaf943f0f2680168d3a95a3c2c9f3eca2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FunctionalState&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified NOR/SRAM Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1 </li>
<li>FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 </li>
<li>FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 </li>
<li>FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00475">475</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__fsmc_8c_source.html#l00050">BCR_MBKEN_Reset</a>, <a class="el" href="stm32f10x__fsmc_8c_source.html#l00049">BCR_MBKEN_Set</a>, and <a class="el" href="stm32f10x__fsmc_8h_source.html#l00274">IS_FSMC_NORSRAM_BANK</a>.</p>

</div>
</div>
<a class="anchor" id="gaab3e6648e8a584e73785361ac960eded"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMDeInit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitializes the FSMC NOR/SRAM Banks registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1 </li>
<li>FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 </li>
<li>FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 </li>
<li>FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00102">102</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00249">FSMC_Bank1_NORSRAM1</a>, and <a class="el" href="stm32f10x__fsmc_8h_source.html#l00274">IS_FSMC_NORSRAM_BANK</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c27816e8b17394c9ee1ce9298917b4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structFSMC__NORSRAMInitTypeDef.html">FSMC_NORSRAMInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>FSMC_NORSRAMInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_NORSRAMInitStruct</td><td>: pointer to a <a class="el" href="structFSMC__NORSRAMInitTypeDef.html" title="FSMC NOR/SRAM Init structure definition. ">FSMC_NORSRAMInitTypeDef</a> structure that contains the configuration information for the FSMC NOR/SRAM specified Banks. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00176">176</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__fsmc_8c_source.html#l00051">BCR_FACCEN_Set</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00084">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00057">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00052">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00112">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00094">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00108">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00067">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00072">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00097">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00076">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00062">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00136">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00428">FSMC_ExtendedMode_Enable</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00105">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00101">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00313">FSMC_MemoryType_NOR</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00142">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00132">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00124">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00116">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00120">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00139">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00129">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00144">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00517">IS_FSMC_ACCESS_MODE</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00463">IS_FSMC_ADDRESS_HOLD_TIME</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00453">IS_FSMC_ADDRESS_SETUP_TIME</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00352">IS_FSMC_ASYNWAIT</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00341">IS_FSMC_BURSTMODE</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00493">IS_FSMC_CLK_DIV</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00503">IS_FSMC_DATA_LATENCY</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00473">IS_FSMC_DATASETUP_TIME</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00430">IS_FSMC_EXTENDED_MODE</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00314">IS_FSMC_MEMORY</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00328">IS_FSMC_MEMORY_WIDTH</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00300">IS_FSMC_MUX</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00274">IS_FSMC_NORSRAM_BANK</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00483">IS_FSMC_TURNAROUND_TIME</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00365">IS_FSMC_WAIT_POLARITY</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00391">IS_FSMC_WAIT_SIGNAL_ACTIVE</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00417">IS_FSMC_WAITE_SIGNAL</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00378">IS_FSMC_WRAP_MODE</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00443">IS_FSMC_WRITE_BURST</a>, and <a class="el" href="stm32f10x__fsmc_8h_source.html#l00404">IS_FSMC_WRITE_OPERATION</a>.</p>

</div>
</div>
<a class="anchor" id="gaf33e6dfc34f62d16a0cb416de9e83d28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structFSMC__NORSRAMInitTypeDef.html">FSMC_NORSRAMInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>FSMC_NORSRAMInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FSMC_NORSRAMInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_NORSRAMInitStruct</td><td>pointer to a <a class="el" href="structFSMC__NORSRAMInitTypeDef.html" title="FSMC NOR/SRAM Init structure definition. ">FSMC_NORSRAMInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00380">380</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__fsmc_8h_source.html#l00084">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00513">FSMC_AccessMode_A</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00057">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00052">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00112">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00350">FSMC_AsynchronousWait_Disable</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00094">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00249">FSMC_Bank1_NORSRAM1</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00108">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00339">FSMC_BurstAccessMode_Disable</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00067">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00072">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00097">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00299">FSMC_DataAddressMux_Enable</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00076">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00062">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00136">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00427">FSMC_ExtendedMode_Disable</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00105">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00326">FSMC_MemoryDataWidth_8b</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00101">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00311">FSMC_MemoryType_SRAM</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00142">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00132">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00416">FSMC_WaitSignal_Enable</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00124">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00389">FSMC_WaitSignalActive_BeforeWaitState</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00116">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00363">FSMC_WaitSignalPolarity_Low</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00120">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00376">FSMC_WrapMode_Disable</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00139">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00441">FSMC_WriteBurst_Disable</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00129">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00403">FSMC_WriteOperation_Enable</a>, and <a class="el" href="stm32f10x__fsmc_8h_source.html#l00144">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d410151ceb3428c6a1bf374a0472cde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_PCCARDCmd </td>
          <td>(</td>
          <td class="paramtype">FunctionalState&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the PCCARD Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the PCCARD Memory Bank. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00538">538</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__fsmc_8c_source.html#l00055">PCR_PBKEN_Reset</a>, and <a class="el" href="stm32f10x__fsmc_8c_source.html#l00054">PCR_PBKEN_Set</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_PCCARDDeInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitializes the FSMC PCCARD Bank registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00158">158</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gacee1351363e7700a296faa1734a910aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_PCCARDInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structFSMC__PCCARDInitTypeDef.html">FSMC_PCCARDInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>FSMC_PCCARDInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_PCCARDInitStruct</td><td>: pointer to a <a class="el" href="structFSMC__PCCARDInitTypeDef.html" title="FSMC PCCARD Init structure definition. ">FSMC_PCCARDInitTypeDef</a> structure that contains the configuration information for the FSMC PCCARD Bank. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00328">328</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__conf_8h_source.html#l00069">assert_param</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00233">FSMC_PCCARDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00231">FSMC_PCCARDInitTypeDef::FSMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00172">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00165">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00235">FSMC_PCCARDInitTypeDef::FSMC_IOSpaceTimingStruct</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00327">FSMC_MemoryDataWidth_16b</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00153">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00226">FSMC_PCCARDInitTypeDef::FSMC_TARSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00222">FSMC_PCCARDInitTypeDef::FSMC_TCLRSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00219">FSMC_PCCARDInitTypeDef::FSMC_Waitfeature</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00159">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00636">IS_FSMC_HIZ_TIME</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00626">IS_FSMC_HOLD_TIME</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00606">IS_FSMC_SETUP_TIME</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00596">IS_FSMC_TAR_TIME</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00586">IS_FSMC_TCLR_TIME</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00540">IS_FSMC_WAIT_FEATURE</a>, and <a class="el" href="stm32f10x__fsmc_8h_source.html#l00616">IS_FSMC_WAIT_TIME</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a64ba0e0545b3f1913c9d1d28c05e62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_PCCARDStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structFSMC__PCCARDInitTypeDef.html">FSMC_PCCARDInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>FSMC_PCCARDInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FSMC_PCCARDInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_PCCARDInitStruct</td><td>pointer to a <a class="el" href="structFSMC__PCCARDInitTypeDef.html" title="FSMC PCCARD Init structure definition. ">FSMC_PCCARDInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8c_source.html#l00444">444</a> of file <a class="el" href="stm32f10x__fsmc_8c_source.html">stm32f10x_fsmc.c</a>.</p>

<p>References <a class="el" href="stm32f10x__fsmc_8h_source.html#l00233">FSMC_PCCARDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00231">FSMC_PCCARDInitTypeDef::FSMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00172">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00165">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00235">FSMC_PCCARDInitTypeDef::FSMC_IOSpaceTimingStruct</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00153">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00226">FSMC_PCCARDInitTypeDef::FSMC_TARSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00222">FSMC_PCCARDInitTypeDef::FSMC_TCLRSetupTime</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00219">FSMC_PCCARDInitTypeDef::FSMC_Waitfeature</a>, <a class="el" href="stm32f10x__fsmc_8h_source.html#l00538">FSMC_Waitfeature_Disable</a>, and <a class="el" href="stm32f10x__fsmc_8h_source.html#l00159">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Oct 24 2014 13:02:49 for MagicLight Controller by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
