

================================================================
== Vitis HLS Report for 'basic_arith_array_ap'
================================================================
* Date:           Mon Mar 31 14:51:33 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        assignment4_aptypes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.658 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       60|  0.410 us|  0.600 us|   42|   61|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_14_1  |       36|       55|        37|          1|          1|  1 ~ 20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     124|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    3651|    2776|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      56|    -|
|Register         |        -|     -|     257|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|    3908|    2956|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |sdiv_22ns_6s_22_26_1_U1  |sdiv_22ns_6s_22_26_1  |        0|   0|  1217|   922|    0|
    |srem_33ns_6s_6_37_1_U2   |srem_33ns_6s_6_37_1   |        0|   0|  2434|  1854|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |Total                    |                      |        0|   0|  3651|  2776|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    +--------------------------+-----------------------+-----------+
    |         Instance         |         Module        | Expression|
    +--------------------------+-----------------------+-----------+
    |mul_mul_12s_6s_18_4_1_U3  |mul_mul_12s_6s_18_4_1  |    i0 * i1|
    +--------------------------+-----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_177_p2            |         +|   0|  0|  71|          64|           1|
    |ret_1_fu_157_p2          |         +|   0|  0|  20|          13|          13|
    |icmp_ln14_fu_172_p2      |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 124|         144|          81|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  29|          7|    1|          7|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter36  |   9|          2|    1|          2|
    |i_fu_72                   |   9|          2|   64|        128|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  56|         13|   67|        139|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |conv_reg_237              |  64|   0|   64|          0|
    |i_fu_72                   |  64|   0|   64|          0|
    |ret_1_reg_247             |  13|   0|   13|          0|
    |ret_reg_242               |  18|   0|   18|          0|
    |sext_ln14_reg_267         |  22|   0|   22|          0|
    |sext_ln1544_reg_262       |  33|   0|   33|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 257|   0|  257|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------+-----+-----+------------+----------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  basic_arith_array_ap|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  basic_arith_array_ap|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  basic_arith_array_ap|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  basic_arith_array_ap|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  basic_arith_array_ap|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  basic_arith_array_ap|  return value|
|inA          |   in|    6|     ap_none|                   inA|       pointer|
|inB          |   in|   12|     ap_none|                   inB|       pointer|
|inC          |   in|   22|     ap_none|                   inC|       pointer|
|inD          |   in|   33|     ap_none|                   inD|       pointer|
|out1         |  out|   18|      ap_vld|                  out1|       pointer|
|out1_ap_vld  |  out|    1|      ap_vld|                  out1|       pointer|
|out2         |  out|   13|      ap_vld|                  out2|       pointer|
|out2_ap_vld  |  out|    1|      ap_vld|                  out2|       pointer|
|out3         |  out|   22|      ap_vld|                  out3|       pointer|
|out3_ap_vld  |  out|    1|      ap_vld|                  out3|       pointer|
|out4         |  out|    6|      ap_vld|                  out4|       pointer|
|out4_ap_vld  |  out|    1|      ap_vld|                  out4|       pointer|
|size         |   in|   32|     ap_none|                  size|        scalar|
+-------------+-----+-----+------------+----------------------+--------------+

