INTSTYLE=ise
INFILE=D:\Lab_4_as18181_dsw9740\Lab 1-2\Processor_Sim\top_processor_FPGA.ncd
OUTFILE=D:\Lab_4_as18181_dsw9740\Lab 1-2\Processor_Sim\top_processor_FPGA.bit
FAMILY=Spartan3E
PART=xc3s100e-4cp132
WORKINGDIR=D:\Lab_4_as18181_dsw9740\Lab 1-2\Processor_Sim
LICENSE=WebPack
USER_INFO=209294022_0_0_171
