<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Hexagon/HexagonRegisterInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_44384080de1e1933d0286d6003f85ecf.html">Hexagon</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">HexagonRegisterInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HexagonRegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==- HexagonRegisterInfo.h - Hexagon Register Information Impl --*- C++ -*-==//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the Hexagon implementation of the TargetRegisterInfo</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// class.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_HEXAGON_HEXAGONREGISTERINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_HEXAGON_HEXAGONREGISTERINFO_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="HexagonRegisterInfo_8h.html#aedf089544bf9a9a8ce4dd3bff13bcca2">   19</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_HEADER</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;HexagonGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span>Hexagon {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  <span class="comment">// Generic (pseudo) subreg indices for use with getHexagonSubRegIndex.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="namespacellvm_1_1Hexagon.html#a199ec31145c2b76ba4ccec9bffbe6263a4c96233dec1eedf779c37f230f6d8c10">   26</a></span>&#160;  <span class="keyword">enum</span> { <a class="code" href="namespacellvm_1_1Hexagon.html#a199ec31145c2b76ba4ccec9bffbe6263a4c96233dec1eedf779c37f230f6d8c10">ps_sub_lo</a> = 0, <a class="code" href="namespacellvm_1_1Hexagon.html#a199ec31145c2b76ba4ccec9bffbe6263a7e62627fded515ebb9ff5d0ec9571d95">ps_sub_hi</a> = 1 };</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;}</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonRegisterInfo.html">   29</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a> : <span class="keyword">public</span> <a class="code" href="classHexagonGenRegisterInfo.html">HexagonGenRegisterInfo</a> {</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a19e97106543e796a718db674ffc2fdba">HexagonRegisterInfo</a>(<span class="keywordtype">unsigned</span> HwMode);</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">  /// Code Generation virtual methods...</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a6554d18a9a05725d38d2168737a1f340">getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a9e38aa28c8d72dcbc987ba1d869d5efe">getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a3372d351ec7fac9fb1066e77d36f1276">getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a096fcb1d6b0da7425a8cc7dbb8ddd526">eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II, <span class="keywordtype">int</span> SPAdj,</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        <span class="keywordtype">unsigned</span> FIOperandNum, <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  /// Returns true since we may need scavenging for a temporary register</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// when generating hardware loop instructions.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonRegisterInfo.html#a96bf1237600388a91d5a693249b1922c">   46</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a96bf1237600388a91d5a693249b1922c">requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  }</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">  /// Returns true. Spill code for predicate registers might need an extra</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  /// register.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonRegisterInfo.html#a73fab65a24144e25a65033dbc676024a">   52</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a73fab65a24144e25a65033dbc676024a">requiresFrameIndexScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  }</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">  /// Returns true if the frame pointer is valid.</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a563d9b37b58d08fdb856d8035959a270">useFPForScavengingIndex</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a8a7cb54f8347286b106be184c8c125e1">shouldCoalesce</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC, <span class="keywordtype">unsigned</span> DstSubReg,</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC, <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="comment">// Debug information queries.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a0464d08b7de6a0f821a8a2324336d4f0">getFrameRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a0464d08b7de6a0f821a8a2324336d4f0">getFrameRegister</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a3c3756585ccfab9468123926391e1b76">getStackRegister</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a8528b1c4543692486b82ac9012c1617b">getHexagonSubRegIndex</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <span class="keywordtype">unsigned</span> GenIdx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="classllvm_1_1HexagonRegisterInfo.html#afb719bff41b5688bcd0e39208d11677f">getCallerSavedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html#ab3809a16f3a02acd71585809cc857dcf">getFirstCallerSavedNonParamReg</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a17916d12b32d954cdd1d65ae027be260">getPointerRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                     <span class="keywordtype">unsigned</span> Kind = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a0cce9c796fb3d5106b797de10b727775">isEHReturnCalleeSaveReg</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;};</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_a3372d351ec7fac9fb1066e77d36f1276"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a3372d351ec7fac9fb1066e77d36f1276">llvm::HexagonRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00147">HexagonRegisterInfo.cpp:147</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_a6554d18a9a05725d38d2168737a1f340"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a6554d18a9a05725d38d2168737a1f340">llvm::HexagonRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdoc">Code Generation virtual methods...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00119">HexagonRegisterInfo.cpp:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_a096fcb1d6b0da7425a8cc7dbb8ddd526"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a096fcb1d6b0da7425a8cc7dbb8ddd526">llvm::HexagonRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">bool eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00208">HexagonRegisterInfo.cpp:208</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_a0464d08b7de6a0f821a8a2324336d4f0"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a0464d08b7de6a0f821a8a2324336d4f0">llvm::HexagonRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00411">HexagonRegisterInfo.cpp:411</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_a0cce9c796fb3d5106b797de10b727775"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a0cce9c796fb3d5106b797de10b727775">llvm::HexagonRegisterInfo::isEHReturnCalleeSaveReg</a></div><div class="ttdeci">bool isEHReturnCalleeSaveReg(Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00061">HexagonRegisterInfo.cpp:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_a17916d12b32d954cdd1d65ae027be260"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a17916d12b32d954cdd1d65ae027be260">llvm::HexagonRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00451">HexagonRegisterInfo.cpp:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_afb719bff41b5688bcd0e39208d11677f"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#afb719bff41b5688bcd0e39208d11677f">llvm::HexagonRegisterInfo::getCallerSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCallerSavedRegs(const MachineFunction *MF, const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00067">HexagonRegisterInfo.cpp:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_a19e97106543e796a718db674ffc2fdba"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a19e97106543e796a718db674ffc2fdba">llvm::HexagonRegisterInfo::HexagonRegisterInfo</a></div><div class="ttdeci">HexagonRegisterInfo(unsigned HwMode)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00056">HexagonRegisterInfo.cpp:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_ab3809a16f3a02acd71585809cc857dcf"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#ab3809a16f3a02acd71585809cc857dcf">llvm::HexagonRegisterInfo::getFirstCallerSavedNonParamReg</a></div><div class="ttdeci">Register getFirstCallerSavedNonParamReg() const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00456">HexagonRegisterInfo.cpp:456</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_a3c3756585ccfab9468123926391e1b76"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a3c3756585ccfab9468123926391e1b76">llvm::HexagonRegisterInfo::getStackRegister</a></div><div class="ttdeci">Register getStackRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00416">HexagonRegisterInfo.cpp:416</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00075">BitVector.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_a73fab65a24144e25a65033dbc676024a"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a73fab65a24144e25a65033dbc676024a">llvm::HexagonRegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns true.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8h_source.html#l00052">HexagonRegisterInfo.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="aclassHexagonGenRegisterInfo_html"><div class="ttname"><a href="classHexagonGenRegisterInfo.html">HexagonGenRegisterInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_a96bf1237600388a91d5a693249b1922c"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a96bf1237600388a91d5a693249b1922c">llvm::HexagonRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns true since we may need scavenging for a temporary register when generating hardware loop inst...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8h_source.html#l00046">HexagonRegisterInfo.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Hexagon_html_a199ec31145c2b76ba4ccec9bffbe6263a7e62627fded515ebb9ff5d0ec9571d95"><div class="ttname"><a href="namespacellvm_1_1Hexagon.html#a199ec31145c2b76ba4ccec9bffbe6263a7e62627fded515ebb9ff5d0ec9571d95">llvm::Hexagon::ps_sub_hi</a></div><div class="ttdeci">@ ps_sub_hi</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8h_source.html#l00026">HexagonRegisterInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_a8a7cb54f8347286b106be184c8c125e1"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a8a7cb54f8347286b106be184c8c125e1">llvm::HexagonRegisterInfo::shouldCoalesce</a></div><div class="ttdeci">bool shouldCoalesce(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00353">HexagonRegisterInfo.cpp:353</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_a563d9b37b58d08fdb856d8035959a270"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a563d9b37b58d08fdb856d8035959a270">llvm::HexagonRegisterInfo::useFPForScavengingIndex</a></div><div class="ttdeci">bool useFPForScavengingIndex(const MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns true if the frame pointer is valid.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00445">HexagonRegisterInfo.cpp:445</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Hexagon_html_a199ec31145c2b76ba4ccec9bffbe6263a4c96233dec1eedf779c37f230f6d8c10"><div class="ttname"><a href="namespacellvm_1_1Hexagon.html#a199ec31145c2b76ba4ccec9bffbe6263a4c96233dec1eedf779c37f230f6d8c10">llvm::Hexagon::ps_sub_lo</a></div><div class="ttdeci">@ ps_sub_lo</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8h_source.html#l00026">HexagonRegisterInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00053">LiveIntervals.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_a8528b1c4543692486b82ac9012c1617b"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a8528b1c4543692486b82ac9012c1617b">llvm::HexagonRegisterInfo::getHexagonSubRegIndex</a></div><div class="ttdeci">unsigned getHexagonSubRegIndex(const TargetRegisterClass &amp;RC, unsigned GenIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00421">HexagonRegisterInfo.cpp:421</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html">llvm::HexagonRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8h_source.html#l00029">HexagonRegisterInfo.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html_a9e38aa28c8d72dcbc987ba1d869d5efe"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a9e38aa28c8d72dcbc987ba1d869d5efe">llvm::HexagonRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00141">HexagonRegisterInfo.cpp:141</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:12:11 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
