// Seed: 968883738
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_4 = 1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_7 = 32'd5
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire _id_7;
  output tri0 id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_11 = 1;
  always @(posedge 1'b0 == 1);
  assign id_6 = (-1);
  wire [-1 : -1] id_12;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_10
  );
  assign id_1 = id_9;
  logic [(  1  ) : id_7] id_13;
  ;
  assign id_1 = id_8;
endmodule
