{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717080377698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717080377699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 09:46:14 2024 " "Processing started: Thu May 30 09:46:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717080377699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080377699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArkIProcessor -c ArkIProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArkIProcessor -c ArkIProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080377699 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1717080378698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/2-core/coretestprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/2-core/coretestprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CoreTestProtocol-CoreTestProtocolArch " "Found design unit 1: CoreTestProtocol-CoreTestProtocolArch" {  } { { "VHDL/Testbench/2-Core/CoreTestProtocol.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/2-Core/CoreTestProtocol.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386134 ""} { "Info" "ISGN_ENTITY_NAME" "1 CoreTestProtocol " "Found entity 1: CoreTestProtocol" {  } { { "VHDL/Testbench/2-Core/CoreTestProtocol.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/Testbench/2-Core/CoreTestProtocol.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/arkiprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/arkiprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArkIProcessor-MainArch " "Found design unit 1: ArkIProcessor-MainArch" {  } { { "VHDL/ArkIProcessor.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/ArkIProcessor.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386139 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArkIProcessor " "Found entity 1: ArkIProcessor" {  } { { "VHDL/ArkIProcessor.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/ArkIProcessor.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/arkicore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/arkicore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArkICore-ArkICoreArch " "Found design unit 1: ArkICore-ArkICoreArch" {  } { { "VHDL/ArkICore.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/ArkICore.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386148 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArkICore " "Found entity 1: ArkICore" {  } { { "VHDL/ArkICore.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/ArkICore.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/3-memory/ramcomponent/ram2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/3-memory/ramcomponent/ram2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2port-SYN " "Found design unit 1: ram2port-SYN" {  } { { "VHDL/3-Memory/RamComponent/Ram2Port.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/3-Memory/RamComponent/Ram2Port.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386155 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram2Port " "Found entity 1: Ram2Port" {  } { { "VHDL/3-Memory/RamComponent/Ram2Port.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/3-Memory/RamComponent/Ram2Port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/3-memory/mainmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/3-memory/mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainMemory-IpInstantiation " "Found design unit 1: MainMemory-IpInstantiation" {  } { { "VHDL/3-Memory/MainMemory.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/3-Memory/MainMemory.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386161 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Found entity 1: MainMemory" {  } { { "VHDL/3-Memory/MainMemory.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/3-Memory/MainMemory.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/cachememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/cachememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheMemory-MainArch " "Found design unit 1: CacheMemory-MainArch" {  } { { "VHDL/2-Cache/CacheMemory.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/CacheMemory.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386167 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheMemory " "Found entity 1: CacheMemory" {  } { { "VHDL/2-Cache/CacheMemory.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/CacheMemory.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/instructioncache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/instructioncache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionCache-MainArch " "Found design unit 1: InstructionCache-MainArch" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386173 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionCache " "Found entity 1: InstructionCache" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/instructionmemoryslice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/instructionmemoryslice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemorySlice-MainArch " "Found design unit 1: InstructionMemorySlice-MainArch" {  } { { "VHDL/2-Cache/InstructionMemorySlice.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionMemorySlice.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386181 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemorySlice " "Found entity 1: InstructionMemorySlice" {  } { { "VHDL/2-Cache/InstructionMemorySlice.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionMemorySlice.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/datacache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/datacache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataCache-MainArch " "Found design unit 1: DataCache-MainArch" {  } { { "VHDL/2-Cache/DataCache.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386189 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataCache " "Found entity 1: DataCache" {  } { { "VHDL/2-Cache/DataCache.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/datamemoryslice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/datamemoryslice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemorySlice-MainArch " "Found design unit 1: DataMemorySlice-MainArch" {  } { { "VHDL/2-Cache/DataMemorySlice.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataMemorySlice.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386199 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemorySlice " "Found entity 1: DataMemorySlice" {  } { { "VHDL/2-Cache/DataMemorySlice.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataMemorySlice.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/selectlesser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/selectlesser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectLesser-SelectLesserArch " "Found design unit 1: SelectLesser-SelectLesserArch" {  } { { "VHDL/2-Cache/SelectLesser.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/SelectLesser.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386207 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectLesser " "Found entity 1: SelectLesser" {  } { { "VHDL/2-Cache/SelectLesser.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/SelectLesser.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/linearratecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/linearratecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LinearRateCounter-MainArch " "Found design unit 1: LinearRateCounter-MainArch" {  } { { "VHDL/2-Cache/LinearRateCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/LinearRateCounter.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386216 ""} { "Info" "ISGN_ENTITY_NAME" "1 LinearRateCounter " "Found entity 1: LinearRateCounter" {  } { { "VHDL/2-Cache/LinearRateCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/LinearRateCounter.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/grallimcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/grallimcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GralLimCounter-MainArch " "Found design unit 1: GralLimCounter-MainArch" {  } { { "VHDL/2-Cache/GralLimCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/GralLimCounter.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386224 ""} { "Info" "ISGN_ENTITY_NAME" "1 GralLimCounter " "Found entity 1: GralLimCounter" {  } { { "VHDL/2-Cache/GralLimCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/GralLimCounter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/cacheoutputdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/cacheoutputdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheOutputDecoder-MainArch " "Found design unit 1: CacheOutputDecoder-MainArch" {  } { { "VHDL/2-Cache/CacheOutputDecoder.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/CacheOutputDecoder.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386232 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheOutputDecoder " "Found entity 1: CacheOutputDecoder" {  } { { "VHDL/2-Cache/CacheOutputDecoder.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/CacheOutputDecoder.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/addressmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/addressmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressMemory-MainArch " "Found design unit 1: AddressMemory-MainArch" {  } { { "VHDL/2-Cache/AddressMemory.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/AddressMemory.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386239 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressMemory " "Found entity 1: AddressMemory" {  } { { "VHDL/2-Cache/AddressMemory.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/AddressMemory.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/2-cache/addressreplacementcontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/2-cache/addressreplacementcontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressReplacementControlUnit-MainArch " "Found design unit 1: AddressReplacementControlUnit-MainArch" {  } { { "VHDL/2-Cache/AddressReplacementControlUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/AddressReplacementControlUnit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386246 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressReplacementControlUnit " "Found entity 1: AddressReplacementControlUnit" {  } { { "VHDL/2-Cache/AddressReplacementControlUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/AddressReplacementControlUnit.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/cacheandperipheraladdresssolver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/cacheandperipheraladdresssolver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheAndPeripheralAddressSolver-MainArchitecture " "Found design unit 1: CacheAndPeripheralAddressSolver-MainArchitecture" {  } { { "VHDL/1-Core/CacheAndPeripheralAddressSolver.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/CacheAndPeripheralAddressSolver.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386252 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheAndPeripheralAddressSolver " "Found entity 1: CacheAndPeripheralAddressSolver" {  } { { "VHDL/1-Core/CacheAndPeripheralAddressSolver.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/CacheAndPeripheralAddressSolver.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/riscvcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/riscvcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RiscVCore-MainArchitecture " "Found design unit 1: RiscVCore-MainArchitecture" {  } { { "VHDL/1-Core/RiscVCore.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386260 ""} { "Info" "ISGN_ENTITY_NAME" "1 RiscVCore " "Found entity 1: RiscVCore" {  } { { "VHDL/1-Core/RiscVCore.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/9-otherblocks/localclockmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/9-otherblocks/localclockmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LocalClockModule-MainArch " "Found design unit 1: LocalClockModule-MainArch" {  } { { "VHDL/1-Core/9-OtherBlocks/LocalClockModule.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/9-OtherBlocks/LocalClockModule.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386266 ""} { "Info" "ISGN_ENTITY_NAME" "1 LocalClockModule " "Found entity 1: LocalClockModule" {  } { { "VHDL/1-Core/9-OtherBlocks/LocalClockModule.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/9-OtherBlocks/LocalClockModule.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/9-otherblocks/gralcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/9-otherblocks/gralcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GralCounter-MainArch " "Found design unit 1: GralCounter-MainArch" {  } { { "VHDL/1-Core/9-OtherBlocks/GralCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/9-OtherBlocks/GralCounter.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386272 ""} { "Info" "ISGN_ENTITY_NAME" "1 GralCounter " "Found entity 1: GralCounter" {  } { { "VHDL/1-Core/9-OtherBlocks/GralCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/9-OtherBlocks/GralCounter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/8-dataforwardingunit/dataforwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/8-dataforwardingunit/dataforwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataForwardingUnit-MainArch " "Found design unit 1: DataForwardingUnit-MainArch" {  } { { "VHDL/1-Core/8-DataForwardingUnit/DataForwardingUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/8-DataForwardingUnit/DataForwardingUnit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386281 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataForwardingUnit " "Found entity 1: DataForwardingUnit" {  } { { "VHDL/1-Core/8-DataForwardingUnit/DataForwardingUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/8-DataForwardingUnit/DataForwardingUnit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/7-branchpredictionunit/branchpredictionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/7-branchpredictionunit/branchpredictionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BranchPredictionUnit-MainArch " "Found design unit 1: BranchPredictionUnit-MainArch" {  } { { "VHDL/1-Core/7-BranchPredictionUnit/BranchPredictionUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/7-BranchPredictionUnit/BranchPredictionUnit.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386287 ""} { "Info" "ISGN_ENTITY_NAME" "1 BranchPredictionUnit " "Found entity 1: BranchPredictionUnit" {  } { { "VHDL/1-Core/7-BranchPredictionUnit/BranchPredictionUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/7-BranchPredictionUnit/BranchPredictionUnit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/7-branchpredictionunit/bpufinitestatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/7-branchpredictionunit/bpufinitestatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BpuFiniteStateMachine-MainArch " "Found design unit 1: BpuFiniteStateMachine-MainArch" {  } { { "VHDL/1-Core/7-BranchPredictionUnit/BpuFiniteStateMachine.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/7-BranchPredictionUnit/BpuFiniteStateMachine.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386295 ""} { "Info" "ISGN_ENTITY_NAME" "1 BpuFiniteStateMachine " "Found entity 1: BpuFiniteStateMachine" {  } { { "VHDL/1-Core/7-BranchPredictionUnit/BpuFiniteStateMachine.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/7-BranchPredictionUnit/BpuFiniteStateMachine.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/6-controlunit/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/6-controlunit/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-MainArch " "Found design unit 1: ControlUnit-MainArch" {  } { { "VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386303 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/6-controlunit/microprogrammemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/6-controlunit/microprogrammemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroProgramMemory-MainArch " "Found design unit 1: MicroProgramMemory-MainArch" {  } { { "VHDL/1-Core/6-ControlUnit/MicroProgramMemory.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/MicroProgramMemory.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386310 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroProgramMemory " "Found entity 1: MicroProgramMemory" {  } { { "VHDL/1-Core/6-ControlUnit/MicroProgramMemory.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/MicroProgramMemory.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/6-controlunit/controlfinitestatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/6-controlunit/controlfinitestatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlFiniteStateMachine-FsmArch " "Found design unit 1: ControlFiniteStateMachine-FsmArch" {  } { { "VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386317 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlFiniteStateMachine " "Found entity 1: ControlFiniteStateMachine" {  } { { "VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/5-writebackstage/writebackstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/5-writebackstage/writebackstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WriteBackStage-MainArchitecture " "Found design unit 1: WriteBackStage-MainArchitecture" {  } { { "VHDL/1-Core/5-WriteBackStage/WriteBackStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/5-WriteBackStage/WriteBackStage.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386323 ""} { "Info" "ISGN_ENTITY_NAME" "1 WriteBackStage " "Found entity 1: WriteBackStage" {  } { { "VHDL/1-Core/5-WriteBackStage/WriteBackStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/5-WriteBackStage/WriteBackStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/5-writebackstage/writebackselectionblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/5-writebackstage/writebackselectionblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WriteBackSelectionBlock-MainArch " "Found design unit 1: WriteBackSelectionBlock-MainArch" {  } { { "VHDL/1-Core/5-WriteBackStage/WriteBackSelectionBlock.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/5-WriteBackStage/WriteBackSelectionBlock.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386329 ""} { "Info" "ISGN_ENTITY_NAME" "1 WriteBackSelectionBlock " "Found entity 1: WriteBackSelectionBlock" {  } { { "VHDL/1-Core/5-WriteBackStage/WriteBackSelectionBlock.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/5-WriteBackStage/WriteBackSelectionBlock.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/4-memorystage/memorystage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/4-memorystage/memorystage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryStage-MainArchitecture " "Found design unit 1: MemoryStage-MainArchitecture" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386334 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryStage " "Found entity 1: MemoryStage" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/4-memorystage/memorystagetowritebackstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/4-memorystage/memorystagetowritebackstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryStageToWriteBackStage-MainArch " "Found design unit 1: MemoryStageToWriteBackStage-MainArch" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryStageToWriteBackStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryStageToWriteBackStage.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386340 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryStageToWriteBackStage " "Found entity 1: MemoryStageToWriteBackStage" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryStageToWriteBackStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryStageToWriteBackStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/4-memorystage/memorydataregisterandmemoryaddressregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/4-memorystage/memorydataregisterandmemoryaddressregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryDataRegisterAndMemoryAddressRegister-MainArch " "Found design unit 1: MemoryDataRegisterAndMemoryAddressRegister-MainArch" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryDataRegisterAndMemoryAddressRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryDataRegisterAndMemoryAddressRegister.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386346 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryDataRegisterAndMemoryAddressRegister " "Found entity 1: MemoryDataRegisterAndMemoryAddressRegister" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryDataRegisterAndMemoryAddressRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryDataRegisterAndMemoryAddressRegister.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/alustage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/3-alustage/alustage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluStage-MainArchitecture " "Found design unit 1: AluStage-MainArchitecture" {  } { { "VHDL/1-Core/3-AluStage/AluStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AluStage.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386352 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluStage " "Found entity 1: AluStage" {  } { { "VHDL/1-Core/3-AluStage/AluStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AluStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/alustagetomemorystage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/3-alustage/alustagetomemorystage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluStageToMemoryStage-MainArch " "Found design unit 1: AluStageToMemoryStage-MainArch" {  } { { "VHDL/1-Core/3-AluStage/AluStageToMemoryStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AluStageToMemoryStage.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386357 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluStageToMemoryStage " "Found entity 1: AluStageToMemoryStage" {  } { { "VHDL/1-Core/3-AluStage/AluStageToMemoryStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AluStageToMemoryStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/3-alustage/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-MainArch " "Found design unit 1: Shifter-MainArch" {  } { { "VHDL/1-Core/3-AluStage/Shifter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Shifter.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386365 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "VHDL/1-Core/3-AluStage/Shifter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Shifter.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/partialproduct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/3-alustage/partialproduct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PartialProduct-MainArch " "Found design unit 1: PartialProduct-MainArch" {  } { { "VHDL/1-Core/3-AluStage/PartialProduct.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/PartialProduct.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386371 ""} { "Info" "ISGN_ENTITY_NAME" "1 PartialProduct " "Found entity 1: PartialProduct" {  } { { "VHDL/1-Core/3-AluStage/PartialProduct.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/PartialProduct.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/3-alustage/multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-FullCombinatory " "Found design unit 1: Multiplier-FullCombinatory" {  } { { "VHDL/1-Core/3-AluStage/Multiplier.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Multiplier.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386377 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "VHDL/1-Core/3-AluStage/Multiplier.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Multiplier.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/fulladderhalfadder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/1-core/3-alustage/fulladderhalfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdderHalfAdder-FullAdder " "Found design unit 1: FullAdderHalfAdder-FullAdder" {  } { { "VHDL/1-Core/3-AluStage/FullAdderHalfAdder.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/FullAdderHalfAdder.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386384 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FullAdderHalfAdder-HalfAdder " "Found design unit 2: FullAdderHalfAdder-HalfAdder" {  } { { "VHDL/1-Core/3-AluStage/FullAdderHalfAdder.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/FullAdderHalfAdder.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386384 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdderHalfAdder " "Found entity 1: FullAdderHalfAdder" {  } { { "VHDL/1-Core/3-AluStage/FullAdderHalfAdder.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/FullAdderHalfAdder.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/arithmeticlogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/3-alustage/arithmeticlogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticLogicUnit-MainArch " "Found design unit 1: ArithmeticLogicUnit-MainArch" {  } { { "VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386390 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/addersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/3-alustage/addersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSubtractor-MainArch " "Found design unit 1: AdderSubtractor-MainArch" {  } { { "VHDL/1-Core/3-AluStage/AdderSubtractor.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AdderSubtractor.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386396 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "VHDL/1-Core/3-AluStage/AdderSubtractor.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AdderSubtractor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/3-alustage/adder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/1-core/3-alustage/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-RippleCarry " "Found design unit 1: Adder-RippleCarry" {  } { { "VHDL/1-Core/3-AluStage/Adder.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Adder.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386402 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Adder-CarryLookAhead " "Found design unit 2: Adder-CarryLookAhead" {  } { { "VHDL/1-Core/3-AluStage/Adder.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Adder.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386402 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "VHDL/1-Core/3-AluStage/Adder.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Adder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/2-registerreadstage/registerreadstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/2-registerreadstage/registerreadstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterReadStage-MainArchitecture " "Found design unit 1: RegisterReadStage-MainArchitecture" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386407 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterReadStage " "Found entity 1: RegisterReadStage" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/2-registerreadstage/registerstagetoalustage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/2-registerreadstage/registerstagetoalustage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterStageToAluStage-MainArch " "Found design unit 1: RegisterStageToAluStage-MainArch" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterStageToAluStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterStageToAluStage.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386413 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterStageToAluStage " "Found entity 1: RegisterStageToAluStage" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterStageToAluStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterStageToAluStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/2-registerreadstage/generalpurposeregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/2-registerreadstage/generalpurposeregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeneralPurposeRegisters-MainArch " "Found design unit 1: GeneralPurposeRegisters-MainArch" {  } { { "VHDL/1-Core/2-RegisterReadStage/GeneralPurposeRegisters.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/GeneralPurposeRegisters.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386419 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeneralPurposeRegisters " "Found entity 1: GeneralPurposeRegisters" {  } { { "VHDL/1-Core/2-RegisterReadStage/GeneralPurposeRegisters.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/GeneralPurposeRegisters.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/2-registerreadstage/controlandstatusregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/2-registerreadstage/controlandstatusregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlAndStatusRegisters-MainArch " "Found design unit 1: ControlAndStatusRegisters-MainArch" {  } { { "VHDL/1-Core/2-RegisterReadStage/ControlAndStatusRegisters.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/ControlAndStatusRegisters.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386425 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlAndStatusRegisters " "Found entity 1: ControlAndStatusRegisters" {  } { { "VHDL/1-Core/2-RegisterReadStage/ControlAndStatusRegisters.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/ControlAndStatusRegisters.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/2-registerreadstage/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/2-registerreadstage/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-MainArch " "Found design unit 1: Comparator-MainArch" {  } { { "VHDL/1-Core/2-RegisterReadStage/Comparator.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/Comparator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386430 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "VHDL/1-Core/2-RegisterReadStage/Comparator.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/Comparator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/1-decodestage/decodestage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/1-decodestage/decodestage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeStage-MainArchitecture " "Found design unit 1: DecodeStage-MainArchitecture" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386436 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeStage " "Found entity 1: DecodeStage" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/1-decodestage/decodestagetoregisterstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/1-decodestage/decodestagetoregisterstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeStageToRegisterStage-MainArch " "Found design unit 1: DecodeStageToRegisterStage-MainArch" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStageToRegisterStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStageToRegisterStage.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386441 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeStageToRegisterStage " "Found entity 1: DecodeStageToRegisterStage" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStageToRegisterStage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStageToRegisterStage.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/1-decodestage/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/1-decodestage/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-MainArch " "Found design unit 1: ProgramCounter-MainArch" {  } { { "VHDL/1-Core/1-DecodeStage/ProgramCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/ProgramCounter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386447 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "VHDL/1-Core/1-DecodeStage/ProgramCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/ProgramCounter.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/1-decodestage/instructionregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/1-decodestage/instructionregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister-MainArch " "Found design unit 1: InstructionRegister-MainArch" {  } { { "VHDL/1-Core/1-DecodeStage/InstructionRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/InstructionRegister.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386452 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "VHDL/1-Core/1-DecodeStage/InstructionRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/InstructionRegister.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/1-core/1-decodestage/immediateselectionblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/1-core/1-decodestage/immediateselectionblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImmediateSelectionBlock-MainArch " "Found design unit 1: ImmediateSelectionBlock-MainArch" {  } { { "VHDL/1-Core/1-DecodeStage/ImmediateSelectionBlock.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/ImmediateSelectionBlock.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386459 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImmediateSelectionBlock " "Found entity 1: ImmediateSelectionBlock" {  } { { "VHDL/1-Core/1-DecodeStage/ImmediateSelectionBlock.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/ImmediateSelectionBlock.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/0-packages/basicpackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/0-packages/basicpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BasicPackage " "Found design unit 1: BasicPackage" {  } { { "VHDL/0-Packages/BasicPackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/0-Packages/BasicPackage.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386465 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BasicPackage-body " "Found design unit 2: BasicPackage-body" {  } { { "VHDL/0-Packages/BasicPackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/0-Packages/BasicPackage.vhd" 376 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/0-packages/cachepackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/0-packages/cachepackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CachePackage " "Found design unit 1: CachePackage" {  } { { "VHDL/0-Packages/CachePackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/0-Packages/CachePackage.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386470 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CachePackage-body " "Found design unit 2: CachePackage-body" {  } { { "VHDL/0-Packages/CachePackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/0-Packages/CachePackage.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/0-packages/alupackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/0-packages/alupackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluPackage " "Found design unit 1: AluPackage" {  } { { "VHDL/0-Packages/AluPackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/0-Packages/AluPackage.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386476 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AluPackage-body " "Found design unit 2: AluPackage-body" {  } { { "VHDL/0-Packages/AluPackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/0-Packages/AluPackage.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/0-packages/processorpackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/0-packages/processorpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessorPackage " "Found design unit 1: ProcessorPackage" {  } { { "VHDL/0-Packages/ProcessorPackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/0-Packages/ProcessorPackage.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386481 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ProcessorPackage-body " "Found design unit 2: ProcessorPackage-body" {  } { { "VHDL/0-Packages/ProcessorPackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/0-Packages/ProcessorPackage.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080386481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080386481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArkIProcessor " "Elaborating entity \"ArkIProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717080387488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MainMemory MainMemory:Memory A:ipinstantiation " "Elaborating entity \"MainMemory\" using architecture \"A:ipinstantiation\" for hierarchy \"MainMemory:Memory\"" {  } { { "VHDL/ArkIProcessor.vhd" "Memory" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/ArkIProcessor.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080387501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram2Port MainMemory:Memory\|Ram2Port:Ram " "Elaborating entity \"Ram2Port\" for hierarchy \"MainMemory:Memory\|Ram2Port:Ram\"" {  } { { "VHDL/3-Memory/MainMemory.vhd" "Ram" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/3-Memory/MainMemory.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080387511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MainMemory:Memory\|Ram2Port:Ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MainMemory:Memory\|Ram2Port:Ram\|altsyncram:altsyncram_component\"" {  } { { "VHDL/3-Memory/RamComponent/Ram2Port.vhd" "altsyncram_component" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/3-Memory/RamComponent/Ram2Port.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080387623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainMemory:Memory\|Ram2Port:Ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MainMemory:Memory\|Ram2Port:Ram\|altsyncram:altsyncram_component\"" {  } { { "VHDL/3-Memory/RamComponent/Ram2Port.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/3-Memory/RamComponent/Ram2Port.vhd" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080387638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainMemory:Memory\|Ram2Port:Ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"MainMemory:Memory\|Ram2Port:Ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VHDL/3-Memory/TestbenchCode.mif " "Parameter \"init_file\" = \"./VHDL/3-Memory/TestbenchCode.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717080387638 ""}  } { { "VHDL/3-Memory/RamComponent/Ram2Port.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/3-Memory/RamComponent/Ram2Port.vhd" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717080387638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h454.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h454.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h454 " "Found entity 1: altsyncram_h454" {  } { { "db/altsyncram_h454.tdf" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/db/altsyncram_h454.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717080387709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080387709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h454 MainMemory:Memory\|Ram2Port:Ram\|altsyncram:altsyncram_component\|altsyncram_h454:auto_generated " "Elaborating entity \"altsyncram_h454\" for hierarchy \"MainMemory:Memory\|Ram2Port:Ram\|altsyncram:altsyncram_component\|altsyncram_h454:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080387713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ArkICore ArkICore:ArkI1 A:arkicorearch " "Elaborating entity \"ArkICore\" using architecture \"A:arkicorearch\" for hierarchy \"ArkICore:ArkI1\"" {  } { { "VHDL/ArkIProcessor.vhd" "ArkI1" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/ArkIProcessor.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080387834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RiscVCore ArkICore:ArkI1\|RiscVCore:ArkI A:mainarchitecture " "Elaborating entity \"RiscVCore\" using architecture \"A:mainarchitecture\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\"" {  } { { "VHDL/ArkICore.vhd" "ArkI" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/ArkICore.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080387841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DecodeStage ArkICore:ArkI1\|RiscVCore:ArkI\|DecodeStage:DS A:mainarchitecture " "Elaborating entity \"DecodeStage\" using architecture \"A:mainarchitecture\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|DecodeStage:DS\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "DS" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 142 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080387854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionRegister ArkICore:ArkI1\|RiscVCore:ArkI\|DecodeStage:DS\|InstructionRegister:IR A:mainarch " "Elaborating entity \"InstructionRegister\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|DecodeStage:DS\|InstructionRegister:IR\"" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" "IR" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080387866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ImmediateSelectionBlock ArkICore:ArkI1\|RiscVCore:ArkI\|DecodeStage:DS\|ImmediateSelectionBlock:ISB A:mainarch " "Elaborating entity \"ImmediateSelectionBlock\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|DecodeStage:DS\|ImmediateSelectionBlock:ISB\"" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" "ISB" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080387878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ProgramCounter ArkICore:ArkI1\|RiscVCore:ArkI\|DecodeStage:DS\|ProgramCounter:PCR A:mainarch " "Elaborating entity \"ProgramCounter\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|DecodeStage:DS\|ProgramCounter:PCR\"" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" "PCR" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080387890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Adder ArkICore:ArkI1\|RiscVCore:ArkI\|DecodeStage:DS\|ProgramCounter:PCR\|Adder:ImmAdder A:carrylookahead " "Elaborating entity \"Adder\" using architecture \"A:carrylookahead\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|DecodeStage:DS\|ProgramCounter:PCR\|Adder:ImmAdder\"" {  } { { "VHDL/1-Core/1-DecodeStage/ProgramCounter.vhd" "ImmAdder" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/ProgramCounter.vhd" 198 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080387900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FullAdderHalfAdder ArkICore:ArkI1\|RiscVCore:ArkI\|DecodeStage:DS\|ProgramCounter:PCR\|Adder:ImmAdder\|FullAdderHalfAdder:\\AdderGenerator:0:FA A:fulladder " "Elaborating entity \"FullAdderHalfAdder\" using architecture \"A:fulladder\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|DecodeStage:DS\|ProgramCounter:PCR\|Adder:ImmAdder\|FullAdderHalfAdder:\\AdderGenerator:0:FA\"" {  } { { "VHDL/1-Core/3-AluStage/Adder.vhd" "\\AdderGenerator:0:FA" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Adder.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080387909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DecodeStageToRegisterStage ArkICore:ArkI1\|RiscVCore:ArkI\|DecodeStage:DS\|DecodeStageToRegisterStage:DsRs A:mainarch " "Elaborating entity \"DecodeStageToRegisterStage\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|DecodeStage:DS\|DecodeStageToRegisterStage:DsRs\"" {  } { { "VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" "DsRs" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/DecodeStage.vhd" 127 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080388037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterReadStage ArkICore:ArkI1\|RiscVCore:ArkI\|RegisterReadStage:RRS A:mainarchitecture " "Elaborating entity \"RegisterReadStage\" using architecture \"A:mainarchitecture\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|RegisterReadStage:RRS\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "RRS" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 163 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080388057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "GeneralPurposeRegisters ArkICore:ArkI1\|RiscVCore:ArkI\|RegisterReadStage:RRS\|GeneralPurposeRegisters:GPR A:mainarch " "Elaborating entity \"GeneralPurposeRegisters\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|RegisterReadStage:RRS\|GeneralPurposeRegisters:GPR\"" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" "GPR" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080388071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Comparator ArkICore:ArkI1\|RiscVCore:ArkI\|RegisterReadStage:RRS\|Comparator:Cmp A:mainarch " "Elaborating entity \"Comparator\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|RegisterReadStage:RRS\|Comparator:Cmp\"" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" "Cmp" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080388089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlAndStatusRegisters ArkICore:ArkI1\|RiscVCore:ArkI\|RegisterReadStage:RRS\|ControlAndStatusRegisters:CSR A:mainarch " "Elaborating entity \"ControlAndStatusRegisters\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|RegisterReadStage:RRS\|ControlAndStatusRegisters:CSR\"" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" "CSR" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" 120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080388103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterStageToAluStage ArkICore:ArkI1\|RiscVCore:ArkI\|RegisterReadStage:RRS\|RegisterStageToAluStage:RsAs A:mainarch " "Elaborating entity \"RegisterStageToAluStage\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|RegisterReadStage:RRS\|RegisterStageToAluStage:RsAs\"" {  } { { "VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" "RsAs" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/2-RegisterReadStage/RegisterReadStage.vhd" 145 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080388140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AluStage ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS A:mainarchitecture " "Elaborating entity \"AluStage\" using architecture \"A:mainarchitecture\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "AS" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 193 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080388159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ArithmeticLogicUnit ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU A:mainarch " "Elaborating entity \"ArithmeticLogicUnit\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\"" {  } { { "VHDL/1-Core/3-AluStage/AluStage.vhd" "ALU" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AluStage.vhd" 90 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080388171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Shifter ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Shifter:Shft A:mainarch " "Elaborating entity \"Shifter\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Shifter:Shft\"" {  } { { "VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" "Shft" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" 158 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080388181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Multiplier ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult A:fullcombinatory " "Elaborating entity \"Multiplier\" using architecture \"A:fullcombinatory\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\"" {  } { { "VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" "Mult" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" 165 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080388193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PartialProduct ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|PartialProduct:PartProd A:mainarch " "Elaborating entity \"PartialProduct\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|PartialProduct:PartProd\"" {  } { { "VHDL/1-Core/3-AluStage/Multiplier.vhd" "PartProd" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Multiplier.vhd" 136 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080388206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Adder ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|Adder:\\FirstSumLayer:0:AdderA A:carrylookahead " "Elaborating entity \"Adder\" using architecture \"A:carrylookahead\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|Adder:\\FirstSumLayer:0:AdderA\"" {  } { { "VHDL/1-Core/3-AluStage/Multiplier.vhd" "\\FirstSumLayer:0:AdderA" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Multiplier.vhd" 330 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080388222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FullAdderHalfAdder ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|FullAdderHalfAdder:\\FirstExtraSumLayer:0:ExtraA A:halfadder " "Elaborating entity \"FullAdderHalfAdder\" using architecture \"A:halfadder\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|FullAdderHalfAdder:\\FirstExtraSumLayer:0:ExtraA\"" {  } { { "VHDL/1-Core/3-AluStage/Multiplier.vhd" "\\FirstExtraSumLayer:0:ExtraA" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Multiplier.vhd" 412 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Adder ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|Adder:\\SecondExtraLayer:0:ExtraB A:carrylookahead " "Elaborating entity \"Adder\" using architecture \"A:carrylookahead\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|Multiplier:Mult\|Adder:\\SecondExtraLayer:0:ExtraB\"" {  } { { "VHDL/1-Core/3-AluStage/Multiplier.vhd" "\\SecondExtraLayer:0:ExtraB" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/Multiplier.vhd" 424 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AdderSubtractor ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|AdderSubtractor:AddSub A:mainarch " "Elaborating entity \"AdderSubtractor\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|ArithmeticLogicUnit:ALU\|AdderSubtractor:AddSub\"" {  } { { "VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" "AddSub" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/ArithmeticLogicUnit.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AluStageToMemoryStage ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|AluStageToMemoryStage:AsMs A:mainarch " "Elaborating entity \"AluStageToMemoryStage\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|AluStage:AS\|AluStageToMemoryStage:AsMs\"" {  } { { "VHDL/1-Core/3-AluStage/AluStage.vhd" "AsMs" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AluStage.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MemoryStage ArkICore:ArkI1\|RiscVCore:ArkI\|MemoryStage:MS A:mainarchitecture " "Elaborating entity \"MemoryStage\" using architecture \"A:mainarchitecture\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|MemoryStage:MS\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "MS" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 211 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MemoryDataRegisterAndMemoryAddressRegister ArkICore:ArkI1\|RiscVCore:ArkI\|MemoryStage:MS\|MemoryDataRegisterAndMemoryAddressRegister:MdrMar A:mainarch " "Elaborating entity \"MemoryDataRegisterAndMemoryAddressRegister\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|MemoryStage:MS\|MemoryDataRegisterAndMemoryAddressRegister:MdrMar\"" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" "MdrMar" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MemoryStageToWriteBackStage ArkICore:ArkI1\|RiscVCore:ArkI\|MemoryStage:MS\|MemoryStageToWriteBackStage:MsWs A:mainarch " "Elaborating entity \"MemoryStageToWriteBackStage\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|MemoryStage:MS\|MemoryStageToWriteBackStage:MsWs\"" {  } { { "VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" "MsWs" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/4-MemoryStage/MemoryStage.vhd" 101 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "WriteBackStage ArkICore:ArkI1\|RiscVCore:ArkI\|WriteBackStage:WBS A:mainarchitecture " "Elaborating entity \"WriteBackStage\" using architecture \"A:mainarchitecture\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|WriteBackStage:WBS\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "WBS" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 230 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "WriteBackSelectionBlock ArkICore:ArkI1\|RiscVCore:ArkI\|WriteBackStage:WBS\|WriteBackSelectionBlock:WbSelB A:mainarch " "Elaborating entity \"WriteBackSelectionBlock\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|WriteBackStage:WBS\|WriteBackSelectionBlock:WbSelB\"" {  } { { "VHDL/1-Core/5-WriteBackStage/WriteBackStage.vhd" "WbSelB" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/5-WriteBackStage/WriteBackStage.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit ArkICore:ArkI1\|RiscVCore:ArkI\|ControlUnit:Ctrl A:mainarch " "Elaborating entity \"ControlUnit\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|ControlUnit:Ctrl\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "Ctrl" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 238 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MicroProgramMemory ArkICore:ArkI1\|RiscVCore:ArkI\|ControlUnit:Ctrl\|MicroProgramMemory:uPM A:mainarch " "Elaborating entity \"MicroProgramMemory\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|ControlUnit:Ctrl\|MicroProgramMemory:uPM\"" {  } { { "VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" "uPM" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" 122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlFiniteStateMachine ArkICore:ArkI1\|RiscVCore:ArkI\|ControlUnit:Ctrl\|ControlFiniteStateMachine:CtrlFsm A:fsmarch " "Elaborating entity \"ControlFiniteStateMachine\" using architecture \"A:fsmarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|ControlUnit:Ctrl\|ControlFiniteStateMachine:CtrlFsm\"" {  } { { "VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" "CtrlFsm" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlUnit.vhd" 165 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392382 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PrevPriority0 ControlFiniteStateMachine.vhd(134) " "Verilog HDL or VHDL warning at ControlFiniteStateMachine.vhd(134): object \"PrevPriority0\" assigned a value but never read" {  } { { "VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717080392387 "|ArkIProcessor|ArkICore:ArkI1|RiscVCore:ArkI|ControlUnit:Ctrl|ControlFiniteStateMachine:CtrlFsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PrevPriority1 ControlFiniteStateMachine.vhd(135) " "Verilog HDL or VHDL warning at ControlFiniteStateMachine.vhd(135): object \"PrevPriority1\" assigned a value but never read" {  } { { "VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717080392387 "|ArkIProcessor|ArkICore:ArkI1|RiscVCore:ArkI|ControlUnit:Ctrl|ControlFiniteStateMachine:CtrlFsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PrevPriority2 ControlFiniteStateMachine.vhd(136) " "Verilog HDL or VHDL warning at ControlFiniteStateMachine.vhd(136): object \"PrevPriority2\" assigned a value but never read" {  } { { "VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717080392387 "|ArkIProcessor|ArkICore:ArkI1|RiscVCore:ArkI|ControlUnit:Ctrl|ControlFiniteStateMachine:CtrlFsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PrevPriority3 ControlFiniteStateMachine.vhd(137) " "Verilog HDL or VHDL warning at ControlFiniteStateMachine.vhd(137): object \"PrevPriority3\" assigned a value but never read" {  } { { "VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717080392387 "|ArkIProcessor|ArkICore:ArkI1|RiscVCore:ArkI|ControlUnit:Ctrl|ControlFiniteStateMachine:CtrlFsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "GralCounter ArkICore:ArkI1\|RiscVCore:ArkI\|ControlUnit:Ctrl\|ControlFiniteStateMachine:CtrlFsm\|GralCounter:CounterBlock A:mainarch " "Elaborating entity \"GralCounter\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|ControlUnit:Ctrl\|ControlFiniteStateMachine:CtrlFsm\|GralCounter:CounterBlock\"" {  } { { "VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" "CounterBlock" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/6-ControlUnit/ControlFiniteStateMachine.vhd" 155 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BranchPredictionUnit ArkICore:ArkI1\|RiscVCore:ArkI\|BranchPredictionUnit:BPU A:mainarch " "Elaborating entity \"BranchPredictionUnit\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|BranchPredictionUnit:BPU\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "BPU" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 266 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BpuFiniteStateMachine ArkICore:ArkI1\|RiscVCore:ArkI\|BranchPredictionUnit:BPU\|BpuFiniteStateMachine:BpuFSM A:mainarch " "Elaborating entity \"BpuFiniteStateMachine\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|BranchPredictionUnit:BPU\|BpuFiniteStateMachine:BpuFSM\"" {  } { { "VHDL/1-Core/7-BranchPredictionUnit/BranchPredictionUnit.vhd" "BpuFSM" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/7-BranchPredictionUnit/BranchPredictionUnit.vhd" 270 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataForwardingUnit ArkICore:ArkI1\|RiscVCore:ArkI\|DataForwardingUnit:DFU A:mainarch " "Elaborating entity \"DataForwardingUnit\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|DataForwardingUnit:DFU\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "DFU" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 285 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LocalClockModule ArkICore:ArkI1\|RiscVCore:ArkI\|LocalClockModule:LCM A:mainarch " "Elaborating entity \"LocalClockModule\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|RiscVCore:ArkI\|LocalClockModule:LCM\"" {  } { { "VHDL/1-Core/RiscVCore.vhd" "LCM" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/RiscVCore.vhd" 300 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CacheMemory ArkICore:ArkI1\|CacheMemory:Cache A:mainarch " "Elaborating entity \"CacheMemory\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\"" {  } { { "VHDL/ArkICore.vhd" "Cache" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/ArkICore.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AddressReplacementControlUnit ArkICore:ArkI1\|CacheMemory:Cache\|AddressReplacementControlUnit:Arcu A:mainarch " "Elaborating entity \"AddressReplacementControlUnit\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|AddressReplacementControlUnit:Arcu\"" {  } { { "VHDL/2-Cache/CacheMemory.vhd" "Arcu" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/CacheMemory.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "GralLimCounter ArkICore:ArkI1\|CacheMemory:Cache\|AddressReplacementControlUnit:Arcu\|GralLimCounter:FieldCounter A:mainarch " "Elaborating entity \"GralLimCounter\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|AddressReplacementControlUnit:Arcu\|GralLimCounter:FieldCounter\"" {  } { { "VHDL/2-Cache/AddressReplacementControlUnit.vhd" "FieldCounter" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/AddressReplacementControlUnit.vhd" 102 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "GralLimCounter ArkICore:ArkI1\|CacheMemory:Cache\|AddressReplacementControlUnit:Arcu\|GralLimCounter:RdWrCounter A:mainarch " "Elaborating entity \"GralLimCounter\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|AddressReplacementControlUnit:Arcu\|GralLimCounter:RdWrCounter\"" {  } { { "VHDL/2-Cache/AddressReplacementControlUnit.vhd" "RdWrCounter" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/AddressReplacementControlUnit.vhd" 126 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionCache ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache A:mainarch " "Elaborating entity \"InstructionCache\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\"" {  } { { "VHDL/2-Cache/CacheMemory.vhd" "InsCache" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/CacheMemory.vhd" 120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SelectLesser ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|SelectLesser:GetMinRating A:selectlesserarch " "Elaborating entity \"SelectLesser\" using architecture \"A:selectlesserarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|SelectLesser:GetMinRating\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "GetMinRating" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CacheOutputDecoder ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|CacheOutputDecoder:Decoder A:mainarch " "Elaborating entity \"CacheOutputDecoder\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|CacheOutputDecoder:Decoder\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "Decoder" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:0:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AddressMemory ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|AddressMemory:AddressMem A:mainarch " "Elaborating entity \"AddressMemory\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|AddressMemory:AddressMem\"" {  } { { "VHDL/2-Cache/InstructionMemorySlice.vhd" "AddressMem" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionMemorySlice.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LinearRateCounter ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|LinearRateCounter:RatingCounter A:mainarch " "Elaborating entity \"LinearRateCounter\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|LinearRateCounter:RatingCounter\"" {  } { { "VHDL/2-Cache/InstructionMemorySlice.vhd" "RatingCounter" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionMemorySlice.vhd" 136 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AdderSubtractor ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|LinearRateCounter:RatingCounter\|AdderSubtractor:SumNextCount A:mainarch " "Elaborating entity \"AdderSubtractor\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|LinearRateCounter:RatingCounter\|AdderSubtractor:SumNextCount\"" {  } { { "VHDL/2-Cache/LinearRateCounter.vhd" "SumNextCount" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/LinearRateCounter.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Adder ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|LinearRateCounter:RatingCounter\|AdderSubtractor:SumNextCount\|Adder:Add A:carrylookahead " "Elaborating entity \"Adder\" using architecture \"A:carrylookahead\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:0:SliceN\|LinearRateCounter:RatingCounter\|AdderSubtractor:SumNextCount\|Adder:Add\"" {  } { { "VHDL/1-Core/3-AluStage/AdderSubtractor.vhd" "Add" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/3-AluStage/AdderSubtractor.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:1:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:1:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:1:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:2:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:2:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:2:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:3:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:3:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:3:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:4:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:4:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:4:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:5:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:5:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:5:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:6:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:6:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:6:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080392964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:7:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:7:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:7:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:8:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:8:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:8:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:9:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:9:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:9:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:10:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:10:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:10:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:11:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:11:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:11:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:12:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:12:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:12:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:13:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:13:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:13:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:14:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:14:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:14:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:15:SliceN A:mainarch " "Elaborating entity \"InstructionMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|InstructionCache:InsCache\|InstructionMemorySlice:\\SliceGenerate:15:SliceN\"" {  } { { "VHDL/2-Cache/InstructionCache.vhd" "\\SliceGenerate:15:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/InstructionCache.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataCache ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache A:mainarch " "Elaborating entity \"DataCache\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\"" {  } { { "VHDL/2-Cache/CacheMemory.vhd" "DatCache" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/CacheMemory.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:0:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:0:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:0:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:1:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:1:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:1:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:2:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:2:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:2:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:3:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:3:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:3:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:4:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:4:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:4:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080393965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:5:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:5:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:5:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080394034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:6:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:6:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:6:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080394105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:7:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:7:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:7:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080394175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:8:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:8:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:8:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080394246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:9:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:9:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:9:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080394316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:10:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:10:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:10:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080394389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:11:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:11:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:11:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080394459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:12:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:12:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:12:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080394528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:13:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:13:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:13:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080394596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:14:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:14:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:14:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080394663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataMemorySlice ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:15:SliceN A:mainarch " "Elaborating entity \"DataMemorySlice\" using architecture \"A:mainarch\" for hierarchy \"ArkICore:ArkI1\|CacheMemory:Cache\|DataCache:DatCache\|DataMemorySlice:\\SliceGenerate:15:SliceN\"" {  } { { "VHDL/2-Cache/DataCache.vhd" "\\SliceGenerate:15:SliceN" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/2-Cache/DataCache.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080394729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CacheAndPeripheralAddressSolver ArkICore:ArkI1\|CacheAndPeripheralAddressSolver:AddressSolver A:mainarchitecture " "Elaborating entity \"CacheAndPeripheralAddressSolver\" using architecture \"A:mainarchitecture\" for hierarchy \"ArkICore:ArkI1\|CacheAndPeripheralAddressSolver:AddressSolver\"" {  } { { "VHDL/ArkICore.vhd" "AddressSolver" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/ArkICore.vhd" 107 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080394808 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 3 1717080434939 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 2 1717080435110 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 1 1717080435188 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 8 1717080435265 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 6 1717080435392 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 15 1717080435392 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 14 1717080435392 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 7 1717080435392 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 5 1717080435392 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 13 1717080435428 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 10 1717080435428 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 0 1717080435438 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 4 1717080435438 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 11 1717080435439 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 9 1717080435439 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 12 1717080435428 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 3 1717080449469 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 0 1717080449582 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 4 1717080449707 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 11 1717080449785 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 2 1717080449943 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 10 1717080449958 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 5 1717080449958 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 12 1717080449958 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 13 1717080449974 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 1 1717080449973 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 9 1717080449973 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 7 1717080449973 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 15 1717080449974 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 6 1717080449972 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 14 1717080449974 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27800@ares " "Can't contact license server \"27800@ares\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 8 1717080449974 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VHDL/1-Core/1-DecodeStage/ProgramCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/3Semester/Thesis/3. Implementation/4. ArkI-Processor/VHDL/1-Core/1-DecodeStage/ProgramCounter.vhd" 164 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 4 1717080451504 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 4 1717080451507 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717080473508 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "424 " "424 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717080568727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717080572241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717080572241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69727 " "Implemented 69727 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717080576341 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717080576341 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69481 " "Implemented 69481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717080576341 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1717080576341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717080576341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6285 " "Peak virtual memory: 6285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717080576461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 09:49:36 2024 " "Processing ended: Thu May 30 09:49:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717080576461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:22 " "Elapsed time: 00:03:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717080576461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:57 " "Total CPU time (on all processors): 00:04:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717080576461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717080576461 ""}
