// Seed: 1091191102
module module_0 (
    id_1
);
  input id_1;
  reg id_1;
  always @(1 or posedge id_1) begin
    id_1 <= id_1;
  end
  assign id_1 = id_1 == 1;
  logic id_2;
  logic id_3;
  always @(posedge (1'h0) or negedge (1)) begin
    if (1 || 1) id_2 -= 1;
  end
endmodule
