source compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behaviour of adder
# End time: 17:16:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_2to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_2to1mux
# -- Compiling architecture structure of bN_2to1mux
# End time: 17:16:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_3to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_3to1mux
# -- Compiling architecture structure of bN_3to1mux
# End time: 17:16:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_4to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_4to1mux
# -- Compiling architecture structure of bN_4to1mux
# End time: 17:16:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_5to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_5to1mux
# -- Compiling architecture structure of bN_5to1mux
# End time: 17:16:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_6to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_6to1mux
# -- Compiling architecture structure of bN_6to1mux
# End time: 17:16:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/complement_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complement_1
# -- Compiling architecture structure of complement_1
# End time: 17:16:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/multiplier_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_n
# -- Compiling architecture behaviour of multiplier_n
# End time: 17:16:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reg_s_reset_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s_reset_enable
# -- Compiling architecture behaviour of reg_s_reset_enable
# End time: 17:16:48 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:48 on Aug 24,2023
# vcom -reportprogress 300 Sum2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsDatapath
# -- Compiling architecture behaviour of Sum2SpinsDatapath
# ** Error: Sum2SpinsDatapath.vhd(166): near "A": (vcom-1576) expecting ',' or ')'.
# ** Error: Sum2SpinsDatapath.vhd(172): Statement cannot be labeled.
# ** Note: Sum2SpinsDatapath.vhd(186): VHDL Compiler exiting
# End time: 17:16:48 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:46 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behaviour of adder
# End time: 17:17:46 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:46 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_2to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_2to1mux
# -- Compiling architecture structure of bN_2to1mux
# End time: 17:17:46 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:46 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_3to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_3to1mux
# -- Compiling architecture structure of bN_3to1mux
# End time: 17:17:46 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:46 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_4to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_4to1mux
# -- Compiling architecture structure of bN_4to1mux
# End time: 17:17:46 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:46 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_5to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_5to1mux
# -- Compiling architecture structure of bN_5to1mux
# End time: 17:17:46 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_6to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_6to1mux
# -- Compiling architecture structure of bN_6to1mux
# End time: 17:17:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/complement_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complement_1
# -- Compiling architecture structure of complement_1
# End time: 17:17:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/multiplier_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_n
# -- Compiling architecture behaviour of multiplier_n
# End time: 17:17:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reg_s_reset_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s_reset_enable
# -- Compiling architecture behaviour of reg_s_reset_enable
# End time: 17:17:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:47 on Aug 24,2023
# vcom -reportprogress 300 Sum2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsDatapath
# -- Compiling architecture behaviour of Sum2SpinsDatapath
# End time: 17:17:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:47 on Aug 24,2023
# vcom -reportprogress 300 Sum2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsCPU
# -- Compiling architecture behaviour of Sum2SpinsCPU
# End time: 17:17:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:47 on Aug 24,2023
# vcom -reportprogress 300 Sum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2Spins
# -- Compiling architecture behaviour of Sum2Spins
# End time: 17:17:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/clock_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_gen
# -- Compiling architecture behaviour of clock_gen
# End time: 17:17:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reset_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reset_gen
# -- Compiling architecture behaviour of reset_gen
# End time: 17:17:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:47 on Aug 24,2023
# vcom -reportprogress 300 TestbenchProcessorSum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture test of testbench
# End time: 17:17:48 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 17:18:00 on Aug 24,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(test)
# Loading work.sum2spins(behaviour)
# ** Fatal: (vsim-3817) Port "J12_xi" of entity "sum2spins" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT File: Sum2Spins.vhd Line: 17
# FATAL ERROR while loading design
# Error loading design
# End time: 17:18:00 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
source compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:04 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behaviour of adder
# End time: 17:20:04 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:04 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_2to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_2to1mux
# -- Compiling architecture structure of bN_2to1mux
# End time: 17:20:04 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:04 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_3to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_3to1mux
# -- Compiling architecture structure of bN_3to1mux
# End time: 17:20:04 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:04 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_4to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_4to1mux
# -- Compiling architecture structure of bN_4to1mux
# End time: 17:20:05 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:05 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_5to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_5to1mux
# -- Compiling architecture structure of bN_5to1mux
# End time: 17:20:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:05 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_6to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_6to1mux
# -- Compiling architecture structure of bN_6to1mux
# End time: 17:20:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:05 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/complement_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complement_1
# -- Compiling architecture structure of complement_1
# End time: 17:20:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:05 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/multiplier_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_n
# -- Compiling architecture behaviour of multiplier_n
# End time: 17:20:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:05 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reg_s_reset_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s_reset_enable
# -- Compiling architecture behaviour of reg_s_reset_enable
# End time: 17:20:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:05 on Aug 24,2023
# vcom -reportprogress 300 Sum2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsDatapath
# -- Compiling architecture behaviour of Sum2SpinsDatapath
# End time: 17:20:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:05 on Aug 24,2023
# vcom -reportprogress 300 Sum2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsCPU
# -- Compiling architecture behaviour of Sum2SpinsCPU
# End time: 17:20:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:05 on Aug 24,2023
# vcom -reportprogress 300 Sum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2Spins
# -- Compiling architecture behaviour of Sum2Spins
# End time: 17:20:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:05 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/clock_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_gen
# -- Compiling architecture behaviour of clock_gen
# End time: 17:20:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:05 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reset_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reset_gen
# -- Compiling architecture behaviour of reset_gen
# End time: 17:20:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:05 on Aug 24,2023
# vcom -reportprogress 300 TestbenchProcessorSum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture test of testbench
# ** Error (suppressible): TestbenchProcessorSum2Spins.vhd(117): (vcom-1272) Length of expected is 20; length of actual is 14.
# ** Error (suppressible): TestbenchProcessorSum2Spins.vhd(118): (vcom-1272) Length of expected is 20; length of actual is 14.
# ** Error (suppressible): TestbenchProcessorSum2Spins.vhd(119): (vcom-1272) Length of expected is 20; length of actual is 14.
# ** Warning: TestbenchProcessorSum2Spins.vhd(134): (vcom-1272) Length of expected is 20; length of actual is 14.
# ** Warning: TestbenchProcessorSum2Spins.vhd(135): (vcom-1272) Length of expected is 20; length of actual is 14.
# ** Note: TestbenchProcessorSum2Spins.vhd(161): VHDL Compiler exiting
# End time: 17:20:06 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:26 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behaviour of adder
# End time: 17:20:26 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:26 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_2to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_2to1mux
# -- Compiling architecture structure of bN_2to1mux
# End time: 17:20:27 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:27 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_3to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_3to1mux
# -- Compiling architecture structure of bN_3to1mux
# End time: 17:20:27 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:27 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_4to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_4to1mux
# -- Compiling architecture structure of bN_4to1mux
# End time: 17:20:27 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:27 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_5to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_5to1mux
# -- Compiling architecture structure of bN_5to1mux
# End time: 17:20:27 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:27 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_6to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_6to1mux
# -- Compiling architecture structure of bN_6to1mux
# End time: 17:20:27 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:27 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/complement_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complement_1
# -- Compiling architecture structure of complement_1
# End time: 17:20:27 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:27 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/multiplier_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_n
# -- Compiling architecture behaviour of multiplier_n
# End time: 17:20:27 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:27 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reg_s_reset_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s_reset_enable
# -- Compiling architecture behaviour of reg_s_reset_enable
# End time: 17:20:27 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:27 on Aug 24,2023
# vcom -reportprogress 300 Sum2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsDatapath
# -- Compiling architecture behaviour of Sum2SpinsDatapath
# End time: 17:20:27 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:27 on Aug 24,2023
# vcom -reportprogress 300 Sum2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsCPU
# -- Compiling architecture behaviour of Sum2SpinsCPU
# End time: 17:20:27 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:27 on Aug 24,2023
# vcom -reportprogress 300 Sum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2Spins
# -- Compiling architecture behaviour of Sum2Spins
# End time: 17:20:28 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:28 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/clock_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_gen
# -- Compiling architecture behaviour of clock_gen
# End time: 17:20:28 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:28 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reset_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reset_gen
# -- Compiling architecture behaviour of reset_gen
# End time: 17:20:28 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:28 on Aug 24,2023
# vcom -reportprogress 300 TestbenchProcessorSum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture test of testbench
# End time: 17:20:28 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 17:20:39 on Aug 24,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(test)
# Loading work.sum2spins(behaviour)
# Loading work.sum2spinsdatapath(behaviour)
# Loading work.reg_s_reset_enable(behaviour)
# Loading work.multiplier_n(behaviour)
# Loading work.sum2spinscpu(behaviour)
# Loading work.clock_gen(behaviour)
# Loading work.reset_gen(behaviour)
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/reset \
sim:/testbench/start \
sim:/testbench/NewIteration \
sim:/testbench/LastIteration \
sim:/testbench/SumsReady \
sim:/testbench/J12 \
sim:/testbench/J21 \
sim:/testbench/X0 \
sim:/testbench/X1 \
sim:/testbench/xi \
sim:/testbench/Sum0 \
sim:/testbench/Sum1
add wave -position insertpoint  \
sim:/testbench/DUT/CU/state
run
# ** Error: (vsim-3543) TEXTIO procedure READ(CHARACTER) : Parameter L designates an empty string.
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /testbench
quit -sim
# End time: 17:41:09 on Aug 24,2023, Elapsed time: 0:20:30
# Errors: 2, Warnings: 1
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project TestTot
source compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:39 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behaviour of adder
# End time: 17:41:39 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:39 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_2to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_2to1mux
# -- Compiling architecture structure of bN_2to1mux
# End time: 17:41:39 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:39 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_3to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_3to1mux
# -- Compiling architecture structure of bN_3to1mux
# End time: 17:41:39 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:39 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_4to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_4to1mux
# -- Compiling architecture structure of bN_4to1mux
# End time: 17:41:40 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_5to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_5to1mux
# -- Compiling architecture structure of bN_5to1mux
# End time: 17:41:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_6to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_6to1mux
# -- Compiling architecture structure of bN_6to1mux
# End time: 17:41:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/complement_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complement_1
# -- Compiling architecture structure of complement_1
# End time: 17:41:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behaviour of counter
# End time: 17:41:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/multiplier_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_n
# -- Compiling architecture behaviour of multiplier_n
# End time: 17:41:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reg_s_reset_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s_reset_enable
# -- Compiling architecture behaviour of reg_s_reset_enable
# End time: 17:41:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:40 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture behaviour of flipflop
# End time: 17:41:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:40 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_s
# -- Compiling architecture behaviour of flipflop_s
# End time: 17:41:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:40 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flip_flop_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flip_flop_N_level
# -- Compiling architecture structure of flip_flop_N_level
# End time: 17:41:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:40 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture behaviour of reg
# End time: 17:41:41 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s
# -- Compiling architecture behaviour of reg_s
# End time: 17:41:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_N_level
# -- Compiling architecture structure of reg_N_level
# End time: 17:41:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/A.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity A
# -- Compiling architecture behaviour of A
# End time: 17:41:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/B.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity B
# -- Compiling architecture behaviour of B
# End time: 17:41:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C
# -- Compiling architecture behaviour of C
# End time: 17:41:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM
# -- Compiling architecture behaviour of CSM
# End time: 17:41:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C_first
# -- Compiling architecture behaviour of C_first
# End time: 17:41:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM_first
# -- Compiling architecture behaviour of CSM_first
# End time: 17:41:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Init_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Init_block
# -- Compiling architecture structure of Init_block
# End time: 17:41:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block_first
# -- Compiling architecture structure of Inter_block_first
# End time: 17:41:42 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:42 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block
# -- Compiling architecture structure of Inter_block
# End time: 17:41:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:42 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Final_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Final_block
# -- Compiling architecture structure of Final_block
# End time: 17:41:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:42 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/square_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity square_generic
# -- Compiling architecture structuct of square_generic
# End time: 17:41:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:42 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticDataPath
# -- Compiling architecture behaviour of ProcessorAdiabaticDataPath
# End time: 17:41:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:42 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticCPU
# -- Compiling architecture behaviour of ProcessorAdiabaticCPU
# End time: 17:41:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:42 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabatic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabatic
# -- Compiling architecture behaviour of ProcessorAdiabatic
# End time: 17:41:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:42 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterDatapath
# -- Compiling architecture behaviour of pA0updaterDatapath
# End time: 17:41:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:42 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterCU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterCU
# -- Compiling architecture behaviour of pA0updaterCU
# End time: 17:41:43 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:43 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updater.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updater
# -- Compiling architecture behaviour of pA0updater
# End time: 17:41:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:43 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsDatapath
# -- Compiling architecture behaviour of Sum2SpinsDatapath
# End time: 17:41:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:43 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsCPU
# -- Compiling architecture behaviour of Sum2SpinsCPU
# End time: 17:41:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:43 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2Spins
# -- Compiling architecture behaviour of Sum2Spins
# End time: 17:41:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:41:43 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsCPU
# -- Compiling architecture behaviour of SimulatedBifurcation2SpinsCPU
# ** Error: SimulatedBifurcation2SpinsCPU.vhd(57): near "startAll": (vcom-1576) expecting ',' or ')'.
# ** Error: SimulatedBifurcation2SpinsCPU.vhd(59): (vcom-1136) Unknown identifier "state_type".
# ** Note: SimulatedBifurcation2SpinsCPU.vhd(67): VHDL Compiler exiting
# End time: 17:41:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:37 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behaviour of adder
# End time: 17:42:37 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:37 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_2to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_2to1mux
# -- Compiling architecture structure of bN_2to1mux
# End time: 17:42:37 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:37 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_3to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_3to1mux
# -- Compiling architecture structure of bN_3to1mux
# End time: 17:42:37 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:37 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_4to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_4to1mux
# -- Compiling architecture structure of bN_4to1mux
# End time: 17:42:37 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:37 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_5to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_5to1mux
# -- Compiling architecture structure of bN_5to1mux
# End time: 17:42:38 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:38 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_6to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_6to1mux
# -- Compiling architecture structure of bN_6to1mux
# End time: 17:42:38 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:38 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/complement_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complement_1
# -- Compiling architecture structure of complement_1
# End time: 17:42:38 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:38 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behaviour of counter
# End time: 17:42:38 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:38 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/multiplier_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_n
# -- Compiling architecture behaviour of multiplier_n
# End time: 17:42:38 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:38 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reg_s_reset_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s_reset_enable
# -- Compiling architecture behaviour of reg_s_reset_enable
# End time: 17:42:38 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:38 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture behaviour of flipflop
# End time: 17:42:38 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:38 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_s
# -- Compiling architecture behaviour of flipflop_s
# End time: 17:42:38 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:38 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flip_flop_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flip_flop_N_level
# -- Compiling architecture structure of flip_flop_N_level
# End time: 17:42:38 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:38 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture behaviour of reg
# End time: 17:42:38 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:38 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s
# -- Compiling architecture behaviour of reg_s
# End time: 17:42:39 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:39 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_N_level
# -- Compiling architecture structure of reg_N_level
# End time: 17:42:39 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:39 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/A.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity A
# -- Compiling architecture behaviour of A
# End time: 17:42:39 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:39 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/B.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity B
# -- Compiling architecture behaviour of B
# End time: 17:42:39 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:39 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C
# -- Compiling architecture behaviour of C
# End time: 17:42:39 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:39 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM
# -- Compiling architecture behaviour of CSM
# End time: 17:42:39 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:39 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C_first
# -- Compiling architecture behaviour of C_first
# End time: 17:42:39 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:39 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM_first
# -- Compiling architecture behaviour of CSM_first
# End time: 17:42:39 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:39 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Init_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Init_block
# -- Compiling architecture structure of Init_block
# End time: 17:42:39 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:39 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block_first
# -- Compiling architecture structure of Inter_block_first
# End time: 17:42:39 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:39 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block
# -- Compiling architecture structure of Inter_block
# End time: 17:42:39 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:39 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Final_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Final_block
# -- Compiling architecture structure of Final_block
# End time: 17:42:40 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:40 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/square_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity square_generic
# -- Compiling architecture structuct of square_generic
# End time: 17:42:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:40 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticDataPath
# -- Compiling architecture behaviour of ProcessorAdiabaticDataPath
# End time: 17:42:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:40 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticCPU
# -- Compiling architecture behaviour of ProcessorAdiabaticCPU
# End time: 17:42:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:40 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabatic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabatic
# -- Compiling architecture behaviour of ProcessorAdiabatic
# End time: 17:42:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:40 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterDatapath
# -- Compiling architecture behaviour of pA0updaterDatapath
# End time: 17:42:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:40 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterCU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterCU
# -- Compiling architecture behaviour of pA0updaterCU
# End time: 17:42:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:40 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updater.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updater
# -- Compiling architecture behaviour of pA0updater
# End time: 17:42:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:40 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsDatapath
# -- Compiling architecture behaviour of Sum2SpinsDatapath
# End time: 17:42:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:40 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsCPU
# -- Compiling architecture behaviour of Sum2SpinsCPU
# End time: 17:42:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:40 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2Spins
# -- Compiling architecture behaviour of Sum2Spins
# End time: 17:42:41 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:42:41 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsCPU
# -- Compiling architecture behaviour of SimulatedBifurcation2SpinsCPU
# ** Error: SimulatedBifurcation2SpinsCPU.vhd(672): Case choice "Y0Old_sample" has already been specified on line 640.
# ** Note: SimulatedBifurcation2SpinsCPU.vhd(985): VHDL Compiler exiting
# End time: 17:42:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behaviour of adder
# End time: 17:43:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_2to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_2to1mux
# -- Compiling architecture structure of bN_2to1mux
# End time: 17:43:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_3to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_3to1mux
# -- Compiling architecture structure of bN_3to1mux
# End time: 17:43:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_4to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_4to1mux
# -- Compiling architecture structure of bN_4to1mux
# End time: 17:43:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_5to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_5to1mux
# -- Compiling architecture structure of bN_5to1mux
# End time: 17:43:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_6to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_6to1mux
# -- Compiling architecture structure of bN_6to1mux
# End time: 17:43:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/complement_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complement_1
# -- Compiling architecture structure of complement_1
# End time: 17:43:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behaviour of counter
# End time: 17:43:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:40 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/multiplier_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_n
# -- Compiling architecture behaviour of multiplier_n
# End time: 17:43:41 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:41 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reg_s_reset_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s_reset_enable
# -- Compiling architecture behaviour of reg_s_reset_enable
# End time: 17:43:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture behaviour of flipflop
# End time: 17:43:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_s
# -- Compiling architecture behaviour of flipflop_s
# End time: 17:43:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flip_flop_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flip_flop_N_level
# -- Compiling architecture structure of flip_flop_N_level
# End time: 17:43:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture behaviour of reg
# End time: 17:43:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s
# -- Compiling architecture behaviour of reg_s
# End time: 17:43:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_N_level
# -- Compiling architecture structure of reg_N_level
# End time: 17:43:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/A.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity A
# -- Compiling architecture behaviour of A
# End time: 17:43:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/B.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity B
# -- Compiling architecture behaviour of B
# End time: 17:43:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C
# -- Compiling architecture behaviour of C
# End time: 17:43:41 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:41 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM
# -- Compiling architecture behaviour of CSM
# End time: 17:43:42 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C_first
# -- Compiling architecture behaviour of C_first
# End time: 17:43:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM_first
# -- Compiling architecture behaviour of CSM_first
# End time: 17:43:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Init_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Init_block
# -- Compiling architecture structure of Init_block
# End time: 17:43:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block_first
# -- Compiling architecture structure of Inter_block_first
# End time: 17:43:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block
# -- Compiling architecture structure of Inter_block
# End time: 17:43:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Final_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Final_block
# -- Compiling architecture structure of Final_block
# End time: 17:43:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/square_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity square_generic
# -- Compiling architecture structuct of square_generic
# End time: 17:43:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticDataPath
# -- Compiling architecture behaviour of ProcessorAdiabaticDataPath
# End time: 17:43:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticCPU
# -- Compiling architecture behaviour of ProcessorAdiabaticCPU
# End time: 17:43:42 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:42 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabatic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabatic
# -- Compiling architecture behaviour of ProcessorAdiabatic
# End time: 17:43:43 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:43 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterDatapath
# -- Compiling architecture behaviour of pA0updaterDatapath
# End time: 17:43:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:43 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterCU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterCU
# -- Compiling architecture behaviour of pA0updaterCU
# End time: 17:43:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:43 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updater.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updater
# -- Compiling architecture behaviour of pA0updater
# End time: 17:43:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:43 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsDatapath
# -- Compiling architecture behaviour of Sum2SpinsDatapath
# End time: 17:43:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:43 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsCPU
# -- Compiling architecture behaviour of Sum2SpinsCPU
# End time: 17:43:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:43 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2Spins
# -- Compiling architecture behaviour of Sum2Spins
# End time: 17:43:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:43 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsCPU
# -- Compiling architecture behaviour of SimulatedBifurcation2SpinsCPU
# End time: 17:43:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:43 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsDatapath
# -- Compiling architecture structure of SimulatedBifurcation2SpinsDatapath
# ** Error: SimulatedBifurcation2SpinsDatapath.vhd(200): (vcom-1294) Declaration with designator "yOld0" already exists in this region.
# ** =====> Prior declaration of "yOld0" is at SimulatedBifurcation2SpinsDatapath.vhd(53).
# ** Note: SimulatedBifurcation2SpinsDatapath.vhd(604): VHDL Compiler exiting
# End time: 17:43:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:06 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behaviour of adder
# End time: 17:45:06 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:06 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_2to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_2to1mux
# -- Compiling architecture structure of bN_2to1mux
# End time: 17:45:06 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:06 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_3to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_3to1mux
# -- Compiling architecture structure of bN_3to1mux
# End time: 17:45:06 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:06 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_4to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_4to1mux
# -- Compiling architecture structure of bN_4to1mux
# End time: 17:45:07 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:07 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_5to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_5to1mux
# -- Compiling architecture structure of bN_5to1mux
# End time: 17:45:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:07 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_6to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_6to1mux
# -- Compiling architecture structure of bN_6to1mux
# End time: 17:45:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:07 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/complement_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complement_1
# -- Compiling architecture structure of complement_1
# End time: 17:45:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:07 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behaviour of counter
# End time: 17:45:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:07 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/multiplier_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_n
# -- Compiling architecture behaviour of multiplier_n
# End time: 17:45:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:07 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reg_s_reset_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s_reset_enable
# -- Compiling architecture behaviour of reg_s_reset_enable
# End time: 17:45:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:07 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture behaviour of flipflop
# End time: 17:45:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:07 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_s
# -- Compiling architecture behaviour of flipflop_s
# End time: 17:45:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:07 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flip_flop_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flip_flop_N_level
# -- Compiling architecture structure of flip_flop_N_level
# End time: 17:45:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:07 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture behaviour of reg
# End time: 17:45:08 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:08 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s
# -- Compiling architecture behaviour of reg_s
# End time: 17:45:08 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:08 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_N_level
# -- Compiling architecture structure of reg_N_level
# End time: 17:45:08 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:08 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/A.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity A
# -- Compiling architecture behaviour of A
# End time: 17:45:08 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:08 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/B.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity B
# -- Compiling architecture behaviour of B
# End time: 17:45:08 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:08 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C
# -- Compiling architecture behaviour of C
# End time: 17:45:08 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:08 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM
# -- Compiling architecture behaviour of CSM
# End time: 17:45:08 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:08 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C_first
# -- Compiling architecture behaviour of C_first
# End time: 17:45:08 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:08 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM_first
# -- Compiling architecture behaviour of CSM_first
# End time: 17:45:08 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:08 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Init_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Init_block
# -- Compiling architecture structure of Init_block
# End time: 17:45:08 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:08 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block_first
# -- Compiling architecture structure of Inter_block_first
# End time: 17:45:09 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:09 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block
# -- Compiling architecture structure of Inter_block
# End time: 17:45:09 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:09 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Final_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Final_block
# -- Compiling architecture structure of Final_block
# End time: 17:45:09 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:09 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/square_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity square_generic
# -- Compiling architecture structuct of square_generic
# End time: 17:45:09 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:09 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticDataPath
# -- Compiling architecture behaviour of ProcessorAdiabaticDataPath
# End time: 17:45:09 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:09 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticCPU
# -- Compiling architecture behaviour of ProcessorAdiabaticCPU
# End time: 17:45:09 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:09 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabatic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabatic
# -- Compiling architecture behaviour of ProcessorAdiabatic
# End time: 17:45:09 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:09 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterDatapath
# -- Compiling architecture behaviour of pA0updaterDatapath
# End time: 17:45:09 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:09 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterCU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterCU
# -- Compiling architecture behaviour of pA0updaterCU
# End time: 17:45:09 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:09 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updater.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updater
# -- Compiling architecture behaviour of pA0updater
# End time: 17:45:10 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:10 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsDatapath
# -- Compiling architecture behaviour of Sum2SpinsDatapath
# End time: 17:45:10 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:10 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsCPU
# -- Compiling architecture behaviour of Sum2SpinsCPU
# End time: 17:45:10 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:10 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2Spins
# -- Compiling architecture behaviour of Sum2Spins
# End time: 17:45:10 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:10 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsCPU
# -- Compiling architecture behaviour of SimulatedBifurcation2SpinsCPU
# End time: 17:45:10 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:10 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsDatapath
# -- Compiling architecture structure of SimulatedBifurcation2SpinsDatapath
# ** Error: SimulatedBifurcation2SpinsDatapath.vhd(392): (vcom-1136) Unknown identifier "xOld0".
# ** Error: SimulatedBifurcation2SpinsDatapath.vhd(438): Illegal target for signal assignment.
# ** Error: SimulatedBifurcation2SpinsDatapath.vhd(438): (vcom-1136) Unknown identifier "xOld0".
# ** Note: SimulatedBifurcation2SpinsDatapath.vhd(602): VHDL Compiler exiting
# End time: 17:45:10 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:21 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behaviour of adder
# End time: 17:46:21 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:21 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_2to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_2to1mux
# -- Compiling architecture structure of bN_2to1mux
# End time: 17:46:21 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:21 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_3to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_3to1mux
# -- Compiling architecture structure of bN_3to1mux
# End time: 17:46:22 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:22 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_4to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_4to1mux
# -- Compiling architecture structure of bN_4to1mux
# End time: 17:46:22 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:22 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_5to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_5to1mux
# -- Compiling architecture structure of bN_5to1mux
# End time: 17:46:22 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:22 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_6to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_6to1mux
# -- Compiling architecture structure of bN_6to1mux
# End time: 17:46:22 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:22 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/complement_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complement_1
# -- Compiling architecture structure of complement_1
# End time: 17:46:22 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:22 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behaviour of counter
# End time: 17:46:22 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:22 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/multiplier_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_n
# -- Compiling architecture behaviour of multiplier_n
# End time: 17:46:22 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:22 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reg_s_reset_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s_reset_enable
# -- Compiling architecture behaviour of reg_s_reset_enable
# End time: 17:46:22 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:22 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture behaviour of flipflop
# End time: 17:46:22 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:22 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_s
# -- Compiling architecture behaviour of flipflop_s
# End time: 17:46:22 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:22 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flip_flop_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flip_flop_N_level
# -- Compiling architecture structure of flip_flop_N_level
# End time: 17:46:23 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:23 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture behaviour of reg
# End time: 17:46:23 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:23 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s
# -- Compiling architecture behaviour of reg_s
# End time: 17:46:23 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:23 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_N_level
# -- Compiling architecture structure of reg_N_level
# End time: 17:46:23 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:23 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/A.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity A
# -- Compiling architecture behaviour of A
# End time: 17:46:23 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:23 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/B.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity B
# -- Compiling architecture behaviour of B
# End time: 17:46:23 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:23 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C
# -- Compiling architecture behaviour of C
# End time: 17:46:23 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:23 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM
# -- Compiling architecture behaviour of CSM
# End time: 17:46:23 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:23 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C_first
# -- Compiling architecture behaviour of C_first
# End time: 17:46:23 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:24 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM_first
# -- Compiling architecture behaviour of CSM_first
# End time: 17:46:24 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:24 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Init_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Init_block
# -- Compiling architecture structure of Init_block
# End time: 17:46:24 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:24 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block_first
# -- Compiling architecture structure of Inter_block_first
# End time: 17:46:24 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:24 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block
# -- Compiling architecture structure of Inter_block
# End time: 17:46:24 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:24 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Final_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Final_block
# -- Compiling architecture structure of Final_block
# End time: 17:46:24 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:24 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/square_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity square_generic
# -- Compiling architecture structuct of square_generic
# End time: 17:46:24 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:24 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticDataPath
# -- Compiling architecture behaviour of ProcessorAdiabaticDataPath
# End time: 17:46:24 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:24 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticCPU
# -- Compiling architecture behaviour of ProcessorAdiabaticCPU
# End time: 17:46:24 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:24 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabatic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabatic
# -- Compiling architecture behaviour of ProcessorAdiabatic
# End time: 17:46:24 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:24 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterDatapath
# -- Compiling architecture behaviour of pA0updaterDatapath
# End time: 17:46:25 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:25 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterCU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterCU
# -- Compiling architecture behaviour of pA0updaterCU
# End time: 17:46:25 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:25 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updater.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updater
# -- Compiling architecture behaviour of pA0updater
# End time: 17:46:25 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:25 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsDatapath
# -- Compiling architecture behaviour of Sum2SpinsDatapath
# End time: 17:46:25 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:25 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsCPU
# -- Compiling architecture behaviour of Sum2SpinsCPU
# End time: 17:46:25 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:25 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2Spins
# -- Compiling architecture behaviour of Sum2Spins
# End time: 17:46:25 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:25 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsCPU
# -- Compiling architecture behaviour of SimulatedBifurcation2SpinsCPU
# End time: 17:46:25 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:25 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsDatapath
# -- Compiling architecture structure of SimulatedBifurcation2SpinsDatapath
# End time: 17:46:25 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:46:25 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2Spins
# -- Compiling architecture structure of SimulatedBifurcation2Spins
# ** Error: SimulatedBifurcation2Spins.vhd(249): (vcom-1035) Formal port "epsilon" has OPEN or no actual associated with it.
# ** Note: SimulatedBifurcation2Spins.vhd(299): VHDL Compiler exiting
# End time: 17:46:25 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
source compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:56 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behaviour of adder
# End time: 17:47:56 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:56 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_2to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_2to1mux
# -- Compiling architecture structure of bN_2to1mux
# End time: 17:47:56 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:56 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_3to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_3to1mux
# -- Compiling architecture structure of bN_3to1mux
# End time: 17:47:56 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:57 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_4to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_4to1mux
# -- Compiling architecture structure of bN_4to1mux
# End time: 17:47:57 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:57 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_5to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_5to1mux
# -- Compiling architecture structure of bN_5to1mux
# End time: 17:47:57 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:57 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_6to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_6to1mux
# -- Compiling architecture structure of bN_6to1mux
# End time: 17:47:57 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:57 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/complement_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complement_1
# -- Compiling architecture structure of complement_1
# End time: 17:47:57 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:57 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behaviour of counter
# End time: 17:47:57 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:57 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/multiplier_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_n
# -- Compiling architecture behaviour of multiplier_n
# End time: 17:47:57 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:57 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reg_s_reset_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s_reset_enable
# -- Compiling architecture behaviour of reg_s_reset_enable
# End time: 17:47:57 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:57 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture behaviour of flipflop
# End time: 17:47:57 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:57 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_s
# -- Compiling architecture behaviour of flipflop_s
# End time: 17:47:57 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:57 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flip_flop_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flip_flop_N_level
# -- Compiling architecture structure of flip_flop_N_level
# End time: 17:47:58 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:58 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture behaviour of reg
# End time: 17:47:58 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:58 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s
# -- Compiling architecture behaviour of reg_s
# End time: 17:47:58 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:58 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_N_level
# -- Compiling architecture structure of reg_N_level
# End time: 17:47:58 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:58 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/A.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity A
# -- Compiling architecture behaviour of A
# End time: 17:47:58 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:58 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/B.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity B
# -- Compiling architecture behaviour of B
# End time: 17:47:58 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:58 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C
# -- Compiling architecture behaviour of C
# End time: 17:47:58 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:58 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM
# -- Compiling architecture behaviour of CSM
# End time: 17:47:58 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:58 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C_first
# -- Compiling architecture behaviour of C_first
# End time: 17:47:58 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:58 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM_first
# -- Compiling architecture behaviour of CSM_first
# End time: 17:47:58 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:58 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Init_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Init_block
# -- Compiling architecture structure of Init_block
# End time: 17:47:58 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:59 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block_first
# -- Compiling architecture structure of Inter_block_first
# End time: 17:47:59 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:59 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block
# -- Compiling architecture structure of Inter_block
# End time: 17:47:59 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:59 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Final_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Final_block
# -- Compiling architecture structure of Final_block
# End time: 17:47:59 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:59 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/square_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity square_generic
# -- Compiling architecture structuct of square_generic
# End time: 17:47:59 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:59 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticDataPath
# -- Compiling architecture behaviour of ProcessorAdiabaticDataPath
# End time: 17:47:59 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:59 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticCPU
# -- Compiling architecture behaviour of ProcessorAdiabaticCPU
# End time: 17:47:59 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:59 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabatic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabatic
# -- Compiling architecture behaviour of ProcessorAdiabatic
# End time: 17:47:59 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:59 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterDatapath
# -- Compiling architecture behaviour of pA0updaterDatapath
# End time: 17:47:59 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:59 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterCU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterCU
# -- Compiling architecture behaviour of pA0updaterCU
# End time: 17:47:59 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:00 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updater.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updater
# -- Compiling architecture behaviour of pA0updater
# End time: 17:48:00 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:00 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsDatapath
# -- Compiling architecture behaviour of Sum2SpinsDatapath
# End time: 17:48:00 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:00 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsCPU
# -- Compiling architecture behaviour of Sum2SpinsCPU
# End time: 17:48:00 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:00 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2Spins
# -- Compiling architecture behaviour of Sum2Spins
# End time: 17:48:00 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:00 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsCPU
# -- Compiling architecture behaviour of SimulatedBifurcation2SpinsCPU
# End time: 17:48:00 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:00 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsDatapath
# -- Compiling architecture structure of SimulatedBifurcation2SpinsDatapath
# End time: 17:48:00 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:00 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2Spins
# -- Compiling architecture structure of SimulatedBifurcation2Spins
# End time: 17:48:00 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:00 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/clock_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_gen
# -- Compiling architecture behaviour of clock_gen
# End time: 17:48:00 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:00 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reset_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reset_gen
# -- Compiling architecture behaviour of reset_gen
# End time: 17:48:00 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:00 on Aug 24,2023
# vcom -reportprogress 300 TestbenchSimulatedBifurcation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture test of testbench
# End time: 17:48:01 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 17:48:13 on Aug 24,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(test)
# Loading work.simulatedbifurcation2spins(structure)
# ** Fatal: (vsim-3348) Port length (20) does not match actual length (29) for port "/testbench/DUT/data_in".
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT File: SimulatedBifurcation2Spins.vhd Line: 15
# FATAL ERROR while loading design
# Error loading design
# End time: 17:48:14 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
source compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:43 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behaviour of adder
# End time: 17:48:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:43 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_2to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_2to1mux
# -- Compiling architecture structure of bN_2to1mux
# End time: 17:48:43 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:43 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_3to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_3to1mux
# -- Compiling architecture structure of bN_3to1mux
# End time: 17:48:44 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:44 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_4to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_4to1mux
# -- Compiling architecture structure of bN_4to1mux
# End time: 17:48:44 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:44 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_5to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_5to1mux
# -- Compiling architecture structure of bN_5to1mux
# End time: 17:48:44 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:44 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_6to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_6to1mux
# -- Compiling architecture structure of bN_6to1mux
# End time: 17:48:44 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:44 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/complement_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complement_1
# -- Compiling architecture structure of complement_1
# End time: 17:48:44 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:44 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behaviour of counter
# End time: 17:48:44 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:44 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/multiplier_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_n
# -- Compiling architecture behaviour of multiplier_n
# End time: 17:48:44 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:44 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reg_s_reset_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s_reset_enable
# -- Compiling architecture behaviour of reg_s_reset_enable
# End time: 17:48:44 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:44 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture behaviour of flipflop
# End time: 17:48:44 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:44 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_s
# -- Compiling architecture behaviour of flipflop_s
# End time: 17:48:44 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:44 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flip_flop_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flip_flop_N_level
# -- Compiling architecture structure of flip_flop_N_level
# End time: 17:48:45 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:45 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture behaviour of reg
# End time: 17:48:45 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:45 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s
# -- Compiling architecture behaviour of reg_s
# End time: 17:48:45 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:45 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_N_level
# -- Compiling architecture structure of reg_N_level
# End time: 17:48:45 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:45 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/A.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity A
# -- Compiling architecture behaviour of A
# End time: 17:48:45 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:45 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/B.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity B
# -- Compiling architecture behaviour of B
# End time: 17:48:45 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:45 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C
# -- Compiling architecture behaviour of C
# End time: 17:48:45 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:45 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM
# -- Compiling architecture behaviour of CSM
# End time: 17:48:45 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:45 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C_first
# -- Compiling architecture behaviour of C_first
# End time: 17:48:45 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:45 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM_first
# -- Compiling architecture behaviour of CSM_first
# End time: 17:48:45 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:45 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Init_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Init_block
# -- Compiling architecture structure of Init_block
# End time: 17:48:46 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:46 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block_first
# -- Compiling architecture structure of Inter_block_first
# End time: 17:48:46 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:46 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block
# -- Compiling architecture structure of Inter_block
# End time: 17:48:46 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:46 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Final_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Final_block
# -- Compiling architecture structure of Final_block
# End time: 17:48:46 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:46 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/square_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity square_generic
# -- Compiling architecture structuct of square_generic
# End time: 17:48:46 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:46 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticDataPath
# -- Compiling architecture behaviour of ProcessorAdiabaticDataPath
# End time: 17:48:46 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:46 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticCPU
# -- Compiling architecture behaviour of ProcessorAdiabaticCPU
# End time: 17:48:46 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:46 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabatic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabatic
# -- Compiling architecture behaviour of ProcessorAdiabatic
# End time: 17:48:46 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:46 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterDatapath
# -- Compiling architecture behaviour of pA0updaterDatapath
# End time: 17:48:46 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:46 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterCU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterCU
# -- Compiling architecture behaviour of pA0updaterCU
# End time: 17:48:47 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:47 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updater.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updater
# -- Compiling architecture behaviour of pA0updater
# End time: 17:48:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:47 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsDatapath
# -- Compiling architecture behaviour of Sum2SpinsDatapath
# End time: 17:48:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:47 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsCPU
# -- Compiling architecture behaviour of Sum2SpinsCPU
# End time: 17:48:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:47 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2Spins
# -- Compiling architecture behaviour of Sum2Spins
# End time: 17:48:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:47 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsCPU
# -- Compiling architecture behaviour of SimulatedBifurcation2SpinsCPU
# End time: 17:48:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:47 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsDatapath
# -- Compiling architecture structure of SimulatedBifurcation2SpinsDatapath
# End time: 17:48:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:47 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2Spins
# -- Compiling architecture structure of SimulatedBifurcation2Spins
# End time: 17:48:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:47 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/clock_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_gen
# -- Compiling architecture behaviour of clock_gen
# End time: 17:48:47 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:48 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reset_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reset_gen
# -- Compiling architecture behaviour of reset_gen
# End time: 17:48:48 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:48 on Aug 24,2023
# vcom -reportprogress 300 TestbenchSimulatedBifurcation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture test of testbench
# ** Warning: TestbenchSimulatedBifurcation.vhd(107): (vcom-1272) Length of expected is 20; length of actual is 29.
# End time: 17:48:48 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
source compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:03 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behaviour of adder
# End time: 17:49:03 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:03 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_2to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_2to1mux
# -- Compiling architecture structure of bN_2to1mux
# End time: 17:49:03 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:03 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_3to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_3to1mux
# -- Compiling architecture structure of bN_3to1mux
# End time: 17:49:03 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:03 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_4to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_4to1mux
# -- Compiling architecture structure of bN_4to1mux
# End time: 17:49:04 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:04 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_5to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_5to1mux
# -- Compiling architecture structure of bN_5to1mux
# End time: 17:49:04 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:04 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_6to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_6to1mux
# -- Compiling architecture structure of bN_6to1mux
# End time: 17:49:04 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:04 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/complement_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complement_1
# -- Compiling architecture structure of complement_1
# End time: 17:49:04 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:04 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behaviour of counter
# End time: 17:49:04 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:04 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/multiplier_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_n
# -- Compiling architecture behaviour of multiplier_n
# End time: 17:49:04 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:04 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reg_s_reset_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s_reset_enable
# -- Compiling architecture behaviour of reg_s_reset_enable
# End time: 17:49:04 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:04 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture behaviour of flipflop
# End time: 17:49:04 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:04 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_s
# -- Compiling architecture behaviour of flipflop_s
# End time: 17:49:04 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:04 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flip_flop_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flip_flop_N_level
# -- Compiling architecture structure of flip_flop_N_level
# End time: 17:49:05 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:05 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture behaviour of reg
# End time: 17:49:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:05 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s
# -- Compiling architecture behaviour of reg_s
# End time: 17:49:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:05 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_N_level
# -- Compiling architecture structure of reg_N_level
# End time: 17:49:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:05 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/A.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity A
# -- Compiling architecture behaviour of A
# End time: 17:49:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:05 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/B.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity B
# -- Compiling architecture behaviour of B
# End time: 17:49:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:05 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C
# -- Compiling architecture behaviour of C
# End time: 17:49:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:05 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM
# -- Compiling architecture behaviour of CSM
# End time: 17:49:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:05 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C_first
# -- Compiling architecture behaviour of C_first
# End time: 17:49:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:05 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM_first
# -- Compiling architecture behaviour of CSM_first
# End time: 17:49:05 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:05 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Init_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Init_block
# -- Compiling architecture structure of Init_block
# End time: 17:49:06 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:06 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block_first
# -- Compiling architecture structure of Inter_block_first
# End time: 17:49:06 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:06 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block
# -- Compiling architecture structure of Inter_block
# End time: 17:49:06 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:06 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Final_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Final_block
# -- Compiling architecture structure of Final_block
# End time: 17:49:06 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:06 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/square_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity square_generic
# -- Compiling architecture structuct of square_generic
# End time: 17:49:06 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:06 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticDataPath
# -- Compiling architecture behaviour of ProcessorAdiabaticDataPath
# End time: 17:49:06 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:06 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticCPU
# -- Compiling architecture behaviour of ProcessorAdiabaticCPU
# End time: 17:49:06 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:06 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabatic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabatic
# -- Compiling architecture behaviour of ProcessorAdiabatic
# End time: 17:49:06 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:06 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterDatapath
# -- Compiling architecture behaviour of pA0updaterDatapath
# End time: 17:49:06 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:07 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterCU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterCU
# -- Compiling architecture behaviour of pA0updaterCU
# End time: 17:49:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:07 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updater.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updater
# -- Compiling architecture behaviour of pA0updater
# End time: 17:49:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:07 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsDatapath
# -- Compiling architecture behaviour of Sum2SpinsDatapath
# End time: 17:49:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:07 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsCPU
# -- Compiling architecture behaviour of Sum2SpinsCPU
# End time: 17:49:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:07 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2Spins
# -- Compiling architecture behaviour of Sum2Spins
# End time: 17:49:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:07 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsCPU
# -- Compiling architecture behaviour of SimulatedBifurcation2SpinsCPU
# End time: 17:49:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:07 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsDatapath
# -- Compiling architecture structure of SimulatedBifurcation2SpinsDatapath
# End time: 17:49:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:07 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2Spins
# -- Compiling architecture structure of SimulatedBifurcation2Spins
# End time: 17:49:07 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:07 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/clock_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_gen
# -- Compiling architecture behaviour of clock_gen
# End time: 17:49:08 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:08 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reset_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reset_gen
# -- Compiling architecture behaviour of reset_gen
# End time: 17:49:08 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:49:08 on Aug 24,2023
# vcom -reportprogress 300 TestbenchSimulatedBifurcation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture test of testbench
# End time: 17:49:08 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 17:49:18 on Aug 24,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(test)
# Loading work.simulatedbifurcation2spins(structure)
# Loading work.simulatedbifurcation2spinsdatapath(structure)
# Loading work.reg_s_reset_enable(behaviour)
# Loading work.processoradiabatic(behaviour)
# Loading work.processoradiabaticcpu(behaviour)
# Loading work.processoradiabaticdatapath(behaviour)
# Loading work.bn_2to1mux(structure)
# Loading work.bn_3to1mux(structure)
# Loading work.bn_4to1mux(structure)
# Loading work.multiplier_n(behaviour)
# Loading work.bn_6to1mux(structure)
# Loading work.complement_1(structure)
# Loading work.adder(behaviour)
# Loading work.pa0updater(behaviour)
# Loading work.pa0updatercu(behaviour)
# Loading work.pa0updaterdatapath(behaviour)
# Loading work.square_generic(structuct)
# Loading work.init_block(structure)
# Loading work.flip_flop_n_level(structure)
# Loading work.flipflop_s(behaviour)
# Loading work.inter_block_first(structure)
# Loading work.b(behaviour)
# Loading work.a(behaviour)
# Loading work.csm_first(behaviour)
# Loading work.c_first(behaviour)
# Loading work.reg_s(behaviour)
# Loading work.inter_block(structure)
# Loading work.csm(behaviour)
# Loading work.c(behaviour)
# Loading work.reg_n_level(structure)
# Loading work.final_block(structure)
# Loading work.sum2spins(behaviour)
# Loading work.sum2spinsdatapath(behaviour)
# Loading work.sum2spinscpu(behaviour)
# Loading work.counter(behaviour)
# Loading work.simulatedbifurcation2spinscpu(behaviour)
# Loading work.clock_gen(behaviour)
# Loading work.reset_gen(behaviour)
# ** Warning: Design size of 11633 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/reset \
sim:/testbench/start \
sim:/testbench/data_in \
sim:/testbench/S0 \
sim:/testbench/S1 \
sim:/testbench/done
add wave -position insertpoint  \
sim:/testbench/DUT/CU/state
run
quit -sim
# End time: 18:15:08 on Aug 24,2023, Elapsed time: 0:25:50
# Errors: 0, Warnings: 2
source compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:16 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behaviour of adder
# End time: 18:15:16 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:16 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_2to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_2to1mux
# -- Compiling architecture structure of bN_2to1mux
# End time: 18:15:17 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:17 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_3to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_3to1mux
# -- Compiling architecture structure of bN_3to1mux
# End time: 18:15:17 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:17 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_4to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_4to1mux
# -- Compiling architecture structure of bN_4to1mux
# End time: 18:15:17 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:17 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_5to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_5to1mux
# -- Compiling architecture structure of bN_5to1mux
# End time: 18:15:17 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:17 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/bN_6to1mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bN_6to1mux
# -- Compiling architecture structure of bN_6to1mux
# End time: 18:15:17 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:17 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/complement_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complement_1
# -- Compiling architecture structure of complement_1
# End time: 18:15:17 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:17 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behaviour of counter
# End time: 18:15:17 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:17 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/multiplier_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_n
# -- Compiling architecture behaviour of multiplier_n
# End time: 18:15:17 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:17 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reg_s_reset_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s_reset_enable
# -- Compiling architecture behaviour of reg_s_reset_enable
# End time: 18:15:17 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:17 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture behaviour of flipflop
# End time: 18:15:18 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:18 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flipflop_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_s
# -- Compiling architecture behaviour of flipflop_s
# End time: 18:15:18 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:18 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/flip_flop_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flip_flop_N_level
# -- Compiling architecture structure of flip_flop_N_level
# End time: 18:15:18 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:18 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture behaviour of reg
# End time: 18:15:18 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:18 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_s
# -- Compiling architecture behaviour of reg_s
# End time: 18:15:18 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:18 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/reg_N_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_N_level
# -- Compiling architecture structure of reg_N_level
# End time: 18:15:18 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:18 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/A.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity A
# -- Compiling architecture behaviour of A
# End time: 18:15:18 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:18 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/B.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity B
# -- Compiling architecture behaviour of B
# End time: 18:15:18 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:18 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C
# -- Compiling architecture behaviour of C
# End time: 18:15:18 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:18 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM
# -- Compiling architecture behaviour of CSM
# End time: 18:15:19 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:19 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/C_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C_first
# -- Compiling architecture behaviour of C_first
# End time: 18:15:19 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:19 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/CSM_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSM_first
# -- Compiling architecture behaviour of CSM_first
# End time: 18:15:19 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:19 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Init_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Init_block
# -- Compiling architecture structure of Init_block
# End time: 18:15:19 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:19 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block_first.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block_first
# -- Compiling architecture structure of Inter_block_first
# End time: 18:15:19 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:19 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Inter_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Inter_block
# -- Compiling architecture structure of Inter_block
# End time: 18:15:19 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:19 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/Final_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Final_block
# -- Compiling architecture structure of Final_block
# End time: 18:15:19 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:19 on Aug 24,2023
# vcom -reportprogress 300 ../squareRoot/square_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity square_generic
# -- Compiling architecture structuct of square_generic
# End time: 18:15:19 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:19 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticDataPath
# -- Compiling architecture behaviour of ProcessorAdiabaticDataPath
# End time: 18:15:19 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:19 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabaticCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabaticCPU
# -- Compiling architecture behaviour of ProcessorAdiabaticCPU
# End time: 18:15:20 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:20 on Aug 24,2023
# vcom -reportprogress 300 ../PE/ProcessorAdiabatic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessorAdiabatic
# -- Compiling architecture behaviour of ProcessorAdiabatic
# End time: 18:15:20 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:20 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterDatapath
# -- Compiling architecture behaviour of pA0updaterDatapath
# End time: 18:15:20 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:20 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updaterCU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updaterCU
# -- Compiling architecture behaviour of pA0updaterCU
# End time: 18:15:20 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:20 on Aug 24,2023
# vcom -reportprogress 300 ../PAupdater/pA0updater.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pA0updater
# -- Compiling architecture behaviour of pA0updater
# End time: 18:15:20 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:20 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsDatapath
# -- Compiling architecture behaviour of Sum2SpinsDatapath
# End time: 18:15:20 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:20 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2SpinsCPU
# -- Compiling architecture behaviour of Sum2SpinsCPU
# End time: 18:15:20 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:20 on Aug 24,2023
# vcom -reportprogress 300 ../Sum2Spins/Sum2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum2Spins
# -- Compiling architecture behaviour of Sum2Spins
# End time: 18:15:20 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:20 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsCPU
# -- Compiling architecture behaviour of SimulatedBifurcation2SpinsCPU
# End time: 18:15:21 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:21 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2SpinsDatapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2SpinsDatapath
# -- Compiling architecture structure of SimulatedBifurcation2SpinsDatapath
# End time: 18:15:21 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:21 on Aug 24,2023
# vcom -reportprogress 300 SimulatedBifurcation2Spins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SimulatedBifurcation2Spins
# -- Compiling architecture structure of SimulatedBifurcation2Spins
# End time: 18:15:21 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:21 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/clock_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_gen
# -- Compiling architecture behaviour of clock_gen
# End time: 18:15:21 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:21 on Aug 24,2023
# vcom -reportprogress 300 ../common_component/reset_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reset_gen
# -- Compiling architecture behaviour of reset_gen
# End time: 18:15:21 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:21 on Aug 24,2023
# vcom -reportprogress 300 TestbenchSimulatedBifurcation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity testbench
# -- Compiling architecture test of testbench
# End time: 18:15:21 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 18:15:25 on Aug 24,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(test)
# Loading work.simulatedbifurcation2spins(structure)
# Loading work.simulatedbifurcation2spinsdatapath(structure)
# Loading work.reg_s_reset_enable(behaviour)
# Loading work.processoradiabatic(behaviour)
# Loading work.processoradiabaticcpu(behaviour)
# Loading work.processoradiabaticdatapath(behaviour)
# Loading work.bn_2to1mux(structure)
# Loading work.bn_3to1mux(structure)
# Loading work.bn_4to1mux(structure)
# Loading work.multiplier_n(behaviour)
# Loading work.bn_6to1mux(structure)
# Loading work.complement_1(structure)
# Loading work.adder(behaviour)
# Loading work.pa0updater(behaviour)
# Loading work.pa0updatercu(behaviour)
# Loading work.pa0updaterdatapath(behaviour)
# Loading work.square_generic(structuct)
# Loading work.init_block(structure)
# Loading work.flip_flop_n_level(structure)
# Loading work.flipflop_s(behaviour)
# Loading work.inter_block_first(structure)
# Loading work.b(behaviour)
# Loading work.a(behaviour)
# Loading work.csm_first(behaviour)
# Loading work.c_first(behaviour)
# Loading work.reg_s(behaviour)
# Loading work.inter_block(structure)
# Loading work.csm(behaviour)
# Loading work.c(behaviour)
# Loading work.reg_n_level(structure)
# Loading work.final_block(structure)
# Loading work.sum2spins(behaviour)
# Loading work.sum2spinsdatapath(behaviour)
# Loading work.sum2spinscpu(behaviour)
# Loading work.counter(behaviour)
# Loading work.simulatedbifurcation2spinscpu(behaviour)
# Loading work.clock_gen(behaviour)
# Loading work.reset_gen(behaviour)
# ** Warning: Design size of 10439 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/reset \
sim:/testbench/start \
sim:/testbench/data_in \
sim:/testbench/S0 \
sim:/testbench/S1 \
sim:/testbench/done
add wave -position insertpoint  \
sim:/testbench/DUT/CU/state
run
