\hypertarget{struct_u_s_b___o_t_g___device_type_def}{}\section{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def Struct Reference}
\label{struct_u_s_b___o_t_g___device_type_def}\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}


\+\_\+\+\_\+device\+\_\+\+Registers  




{\ttfamily \#include $<$stm32f401xc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}{D\+C\+FG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}{D\+C\+TL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}{D\+S\+TS}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}{D\+I\+E\+P\+M\+SK}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}{D\+O\+E\+P\+M\+SK}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}{D\+A\+I\+NT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}{D\+A\+I\+N\+T\+M\+SK}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}{Reserved20}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}{Reserved9}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}{D\+V\+B\+U\+S\+D\+IS}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}{D\+V\+B\+U\+S\+P\+U\+L\+SE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}{D\+T\+H\+R\+C\+TL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}{D\+I\+E\+P\+E\+M\+P\+M\+SK}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}{D\+E\+A\+C\+H\+I\+NT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}{D\+E\+A\+C\+H\+M\+SK}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}{Reserved40}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}{D\+I\+N\+E\+P1\+M\+SK}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a7a7dbcc0da59081fc6c8af59ab613520}{Reserved44} \mbox{[}15\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}{D\+O\+U\+T\+E\+P1\+M\+SK}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\+\_\+\+\_\+device\+\_\+\+Registers 

U\+S\+B\+\_\+\+O\+T\+G\+\_\+device\+\_\+\+Registers. 

Definition at line 570 of file stm32f401xc.\+h.



\subsection{Field Documentation}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+A\+I\+NT@{D\+A\+I\+NT}}
\index{D\+A\+I\+NT@{D\+A\+I\+NT}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+A\+I\+NT}{DAINT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+I\+NT}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}{}\label{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}
dev All Endpoints Itr Reg Address offset \+: 0x818

dev All Endpoints Itr Reg 818h 

Definition at line 578 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+A\+I\+N\+T\+M\+SK@{D\+A\+I\+N\+T\+M\+SK}}
\index{D\+A\+I\+N\+T\+M\+SK@{D\+A\+I\+N\+T\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+A\+I\+N\+T\+M\+SK}{DAINTMSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+A\+I\+N\+T\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}{}\label{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}
dev All Endpoints Itr Mask Address offset \+: 0x81C

dev All Endpoints Itr Mask 81\+Ch 

Definition at line 579 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+C\+FG@{D\+C\+FG}}
\index{D\+C\+FG@{D\+C\+FG}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+C\+FG}{DCFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+FG}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}{}\label{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}
dev Configuration Register Address offset \+: 0x800

dev Configuration Register 800h 

Definition at line 572 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+C\+TL@{D\+C\+TL}}
\index{D\+C\+TL@{D\+C\+TL}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+C\+TL}{DCTL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+TL}\hypertarget{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}{}\label{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}
dev Control Register Address offset \+: 0x804

dev Control Register 804h 

Definition at line 573 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+E\+A\+C\+H\+I\+NT@{D\+E\+A\+C\+H\+I\+NT}}
\index{D\+E\+A\+C\+H\+I\+NT@{D\+E\+A\+C\+H\+I\+NT}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+E\+A\+C\+H\+I\+NT}{DEACHINT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+E\+A\+C\+H\+I\+NT}\hypertarget{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}{}\label{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}
dedicated EP interrupt Address offset \+: 0x838

dedicated EP interrupt 838h 

Definition at line 586 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+E\+A\+C\+H\+M\+SK@{D\+E\+A\+C\+H\+M\+SK}}
\index{D\+E\+A\+C\+H\+M\+SK@{D\+E\+A\+C\+H\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+E\+A\+C\+H\+M\+SK}{DEACHMSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+E\+A\+C\+H\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}{}\label{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}
dedicated EP msk Address offset \+: 0x83C

dedicated EP msk 83\+Ch 

Definition at line 587 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+I\+E\+P\+E\+M\+P\+M\+SK@{D\+I\+E\+P\+E\+M\+P\+M\+SK}}
\index{D\+I\+E\+P\+E\+M\+P\+M\+SK@{D\+I\+E\+P\+E\+M\+P\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+I\+E\+P\+E\+M\+P\+M\+SK}{DIEPEMPMSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+I\+E\+P\+E\+M\+P\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}{}\label{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}
dev empty msk Address offset \+: 0x834

dev empty msk 834h 

Definition at line 585 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+I\+E\+P\+M\+SK@{D\+I\+E\+P\+M\+SK}}
\index{D\+I\+E\+P\+M\+SK@{D\+I\+E\+P\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+I\+E\+P\+M\+SK}{DIEPMSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+I\+E\+P\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}{}\label{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}
dev IN Endpoint Mask 810h 

Definition at line 576 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+I\+N\+E\+P1\+M\+SK@{D\+I\+N\+E\+P1\+M\+SK}}
\index{D\+I\+N\+E\+P1\+M\+SK@{D\+I\+N\+E\+P1\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+I\+N\+E\+P1\+M\+SK}{DINEP1MSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+I\+N\+E\+P1\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}{}\label{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}
dedicated EP mask Address offset \+: 0x844

dedicated EP mask 844h 

Definition at line 589 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+O\+E\+P\+M\+SK@{D\+O\+E\+P\+M\+SK}}
\index{D\+O\+E\+P\+M\+SK@{D\+O\+E\+P\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+O\+E\+P\+M\+SK}{DOEPMSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+O\+E\+P\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}{}\label{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}
dev O\+UT Endpoint Mask Address offset \+: 0x814

dev O\+UT Endpoint Mask 814h 

Definition at line 577 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+O\+U\+T\+E\+P1\+M\+SK@{D\+O\+U\+T\+E\+P1\+M\+SK}}
\index{D\+O\+U\+T\+E\+P1\+M\+SK@{D\+O\+U\+T\+E\+P1\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+O\+U\+T\+E\+P1\+M\+SK}{DOUTEP1MSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+O\+U\+T\+E\+P1\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}{}\label{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}
dedicated EP msk Address offset \+: 0x884

dedicated EP msk 884h 

Definition at line 591 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+S\+TS@{D\+S\+TS}}
\index{D\+S\+TS@{D\+S\+TS}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+S\+TS}{DSTS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+S\+TS}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}{}\label{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}
dev Status Register (RO) Address offset \+: 0x808

dev Status Register (RO) 808h 

Definition at line 574 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+T\+H\+R\+C\+TL@{D\+T\+H\+R\+C\+TL}}
\index{D\+T\+H\+R\+C\+TL@{D\+T\+H\+R\+C\+TL}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+T\+H\+R\+C\+TL}{DTHRCTL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+T\+H\+R\+C\+TL}\hypertarget{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}{}\label{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}
dev thr Address offset \+: 0x830

dev threshold 830h 

Definition at line 584 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+V\+B\+U\+S\+D\+IS@{D\+V\+B\+U\+S\+D\+IS}}
\index{D\+V\+B\+U\+S\+D\+IS@{D\+V\+B\+U\+S\+D\+IS}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+V\+B\+U\+S\+D\+IS}{DVBUSDIS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+V\+B\+U\+S\+D\+IS}\hypertarget{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}{}\label{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}
dev V\+B\+US discharge Register Address offset \+: 0x828

dev V\+B\+US discharge Register 828h 

Definition at line 582 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+V\+B\+U\+S\+P\+U\+L\+SE@{D\+V\+B\+U\+S\+P\+U\+L\+SE}}
\index{D\+V\+B\+U\+S\+P\+U\+L\+SE@{D\+V\+B\+U\+S\+P\+U\+L\+SE}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+V\+B\+U\+S\+P\+U\+L\+SE}{DVBUSPULSE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+V\+B\+U\+S\+P\+U\+L\+SE}\hypertarget{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}{}\label{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}
dev V\+B\+US Pulse Register Address offset \+: 0x82C

dev V\+B\+US Pulse Register 82\+Ch 

Definition at line 583 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved0C@{Reserved0C}}
\index{Reserved0C@{Reserved0C}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved0C}{Reserved0C}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Reserved0C}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{}\label{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}
Reserved Address offset \+: 0x80C

Reserved 80\+Ch 

Definition at line 575 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved20@{Reserved20}}
\index{Reserved20@{Reserved20}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved20}{Reserved20}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Reserved20}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}{}\label{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}
Reserved Address offset \+: 0x820

Reserved 820h 

Definition at line 580 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved40@{Reserved40}}
\index{Reserved40@{Reserved40}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved40}{Reserved40}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Reserved40}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}{}\label{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}
dedicated EP mask Address offset \+: 0x840

dedicated EP mask 840h 

Definition at line 588 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved44@{Reserved44}}
\index{Reserved44@{Reserved44}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved44}{Reserved44}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Reserved44}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a7a7dbcc0da59081fc6c8af59ab613520}{}\label{struct_u_s_b___o_t_g___device_type_def_a7a7dbcc0da59081fc6c8af59ab613520}
Reserved Address offset \+: 0x844-\/0x87C

Reserved 844-\/87\+Ch 

Definition at line 590 of file stm32f401xc.\+h.

\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved9@{Reserved9}}
\index{Reserved9@{Reserved9}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved9}{Reserved9}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Reserved9}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}{}\label{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}
Reserved Address offset \+: 0x824

Reserved 824h 

Definition at line 581 of file stm32f401xc.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f401xc_8h}{stm32f401xc.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
