cycle       1 before clock rising edge | IF:------	| ID:------	 | EX:------	 | MEM:------	 | WB:------	 |
Stage ALU    piped in	
cycle       1 after2 clock rising edge | IF:ALU   	| ID:------	 | EX:------	 | MEM:------	 | WB:------	 |
---------------------------------------------------------------------
cycle       2 before clock rising edge | IF:ALU   	| ID:------	 | EX:------	 | MEM:------	 | WB:------	 |
Stage STORE  piped in	
cycle       2 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:------	 | MEM:------	 | WB:------	 |
---------------------------------------------------------------------
cycle       3 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:------	 | MEM:------	 | WB:------	 |
Stage STORE  piped in	
cycle       3 after2 clock rising edge | IF:STORE 	| ID:STORE 	 | EX:ALU   	 | MEM:------	 | WB:------	 |
---------------------------------------------------------------------
cycle       4 before clock rising edge | IF:STORE 	| ID:STORE 	 | EX:ALU   	 | MEM:------	 | WB:------	 |
Stage MOVE   piped in	
cycle       4 after2 clock rising edge | IF:MOVE  	| ID:STORE 	 | EX:STORE 	 | MEM:ALU   	 | WB:------	 |
---------------------------------------------------------------------
cycle       5 before clock rising edge | IF:MOVE  	| ID:STORE 	 | EX:STORE 	 | MEM:ALU   	 | WB:------	 |
Stage LOAD   piped in	
cycle       5 after2 clock rising edge | IF:LOAD  	| ID:MOVE  	 | EX:STORE 	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle       6 before clock rising edge | IF:LOAD  	| ID:MOVE  	 | EX:STORE 	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Store  Miss
dCache busy, delay = 2
cycle       7 before clock rising edge | IF:LOAD  	| ID:MOVE  	 | EX:STORE 	 | MEM:STALL 	 | WB:STORE 	 |
dCache busy, delay = 1
cycle       8 before clock rising edge | IF:LOAD  	| ID:MOVE  	 | EX:STORE 	 | MEM:STALL 	 | WB:STALL 	 |
Stage STORE  piped in	
cycle       8 after2 clock rising edge | IF:STORE 	| ID:LOAD  	 | EX:MOVE  	 | MEM:STORE 	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle       9 before clock rising edge | IF:STORE 	| ID:LOAD  	 | EX:MOVE  	 | MEM:STORE 	 | WB:STALL 	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage MOVE   piped in	
cycle       9 after2 clock rising edge | IF:MOVE  	| ID:STORE 	 | EX:LOAD  	 | MEM:MOVE  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle      10 before clock rising edge | IF:MOVE  	| ID:STORE 	 | EX:LOAD  	 | MEM:MOVE  	 | WB:STORE 	 |
cycle      11 before clock rising edge | IF:MOVE  	| ID:STORE 	 | EX:STALL 	 | MEM:LOAD  	 | WB:MOVE  	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle      12 before clock rising edge | IF:MOVE  	| ID:STORE 	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle      13 before clock rising edge | IF:MOVE  	| ID:STORE 	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage ALU    piped in	
cycle      13 after2 clock rising edge | IF:ALU   	| ID:MOVE  	 | EX:STORE 	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle      14 before clock rising edge | IF:ALU   	| ID:MOVE  	 | EX:STORE 	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle      14 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:MOVE  	 | MEM:STORE 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      15 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:MOVE  	 | MEM:STORE 	 | WB:LOAD  	 |
Note:dCache access
Note:Store  Miss
dCache busy, delay = 2
cycle      16 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:MOVE  	 | MEM:STALL 	 | WB:STORE 	 |
dCache busy, delay = 1
cycle      17 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:MOVE  	 | MEM:STALL 	 | WB:STALL 	 |
Stage STORE  piped in	
cycle      17 after2 clock rising edge | IF:STORE 	| ID:STORE 	 | EX:ALU   	 | MEM:MOVE  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle      18 before clock rising edge | IF:STORE 	| ID:STORE 	 | EX:ALU   	 | MEM:MOVE  	 | WB:STALL 	 |
Stage JMP    piped in	
cycle      18 after2 clock rising edge | IF:JMP   	| ID:STORE 	 | EX:STORE 	 | MEM:ALU   	 | WB:MOVE  	 |
---------------------------------------------------------------------
cycle      19 before clock rising edge | IF:JMP   	| ID:STORE 	 | EX:STORE 	 | MEM:ALU   	 | WB:MOVE  	 |
cycle      20 before clock rising edge | IF:STALL 	| ID:JMP   	 | EX:STORE 	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Store  Miss
dCache busy, delay = 2
cycle      21 before clock rising edge | IF:JMP   	| ID:JMP   	 | EX:STORE 	 | MEM:STALL 	 | WB:STORE 	 |
dCache busy, delay = 1
cycle      22 before clock rising edge | IF:JMP   	| ID:JMP   	 | EX:STORE 	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle      22 after2 clock rising edge | IF:LOAD  	| ID:JMP   	 | EX:JMP   	 | MEM:STORE 	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle      23 before clock rising edge | IF:LOAD  	| ID:JMP   	 | EX:JMP   	 | MEM:STORE 	 | WB:STALL 	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage ALU    piped in	
cycle      23 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:JMP   	 | MEM:JMP   	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle      24 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:JMP   	 | MEM:JMP   	 | WB:STORE 	 |
Stage BRANCH piped in	
cycle      24 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:JMP   	 | WB:JMP   	 |
---------------------------------------------------------------------
cycle      25 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:JMP   	 | WB:JMP   	 |
cycle      26 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:JMP   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle      26 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      27 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle      27 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle      28 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle      28 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle      29 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle      30 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle      30 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      31 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle      31 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      32 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle      32 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle      33 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle      34 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle      34 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      35 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle      35 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle      36 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle      36 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      37 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle      37 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle      38 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle      38 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      39 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle      39 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle      40 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle      40 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle      41 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle      41 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      42 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle      42 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle      43 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle      44 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle      44 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      45 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle      45 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle      46 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle      46 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle      47 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle      48 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle      48 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      49 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle      49 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      50 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle      50 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle      51 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle      52 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle      53 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle      54 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle      54 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle      55 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle      55 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      56 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle      56 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      57 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle      57 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle      58 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle      58 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      59 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle      59 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle      60 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle      60 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle      61 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle      61 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      62 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle      62 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle      63 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle      64 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle      64 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      65 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle      65 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle      66 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle      66 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle      67 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle      68 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle      68 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      69 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle      69 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      70 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle      70 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle      71 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle      72 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle      72 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      73 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle      73 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle      74 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle      74 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      75 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle      75 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle      76 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle      76 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      77 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle      77 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle      78 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle      78 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle      79 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle      79 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      80 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle      80 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle      81 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle      82 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle      82 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      83 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle      83 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle      84 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle      84 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle      85 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle      86 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle      86 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      87 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle      87 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      88 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle      88 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle      89 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle      90 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle      91 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle      92 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle      92 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle      93 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle      93 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      94 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle      94 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      95 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle      95 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle      96 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle      96 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle      97 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle      97 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle      98 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle      98 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle      99 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle      99 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     100 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     100 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     101 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     102 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     102 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     103 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     103 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     104 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     104 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     105 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     106 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     106 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     107 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     107 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     108 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     108 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     109 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     110 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     110 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     111 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     111 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     112 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     112 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     113 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     113 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     114 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     114 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     115 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     115 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     116 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     116 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     117 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     117 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     118 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     118 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     119 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     120 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     120 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     121 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     121 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     122 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     122 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     123 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     124 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     124 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     125 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     125 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     126 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     126 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     127 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     128 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     129 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     130 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     130 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     131 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     131 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     132 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     132 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     133 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     133 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     134 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     134 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     135 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     135 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     136 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     136 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     137 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     137 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     138 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     138 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     139 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     140 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     140 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     141 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     141 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     142 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     142 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     143 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     144 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     144 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     145 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     145 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     146 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     146 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     147 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     148 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     148 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     149 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     149 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     150 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     150 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     151 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     151 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     152 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     152 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     153 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     153 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     154 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     154 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     155 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     155 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     156 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     156 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     157 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     158 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     158 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     159 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     159 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     160 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     160 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     161 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     162 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     162 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     163 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     163 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     164 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     164 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     165 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     166 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     167 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     168 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     168 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     169 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     169 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     170 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     170 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     171 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     171 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     172 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     172 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     173 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     173 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     174 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     174 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     175 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     175 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     176 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     176 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     177 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     178 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     178 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     179 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     179 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     180 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     180 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     181 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     182 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     182 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     183 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     183 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     184 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     184 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     185 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     186 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     186 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     187 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     187 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     188 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     188 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     189 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     189 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     190 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     190 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     191 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     191 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     192 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     192 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     193 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     193 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     194 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     194 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     195 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     196 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     196 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     197 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     197 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     198 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     198 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     199 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     200 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     200 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     201 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     201 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     202 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     202 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     203 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     204 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     205 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     206 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     206 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     207 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     207 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     208 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     208 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     209 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     209 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     210 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     210 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     211 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     211 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     212 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     212 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     213 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     213 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     214 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     214 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     215 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Write Cache Flush , it`s full
Note:Store  Hit
dCache busy, delay = 3
cycle     216 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STORE 	 |
dCache busy, delay = 2
cycle     217 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 1
cycle     218 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     218 after2 clock rising edge | IF:LOAD  	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     219 before clock rising edge | IF:LOAD  	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     219 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     220 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     220 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     221 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:BRANCH	 | WB:ALU   	 |
cycle     222 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:STALL 	 | MEM:LOAD  	 | WB:BRANCH	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     222 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     223 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     223 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     224 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:STALL 	 |
Stage FPU    piped in	
cycle     224 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     225 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     226 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     226 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     227 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     227 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     228 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     228 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     229 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     229 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     230 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     230 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     231 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     231 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     232 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     232 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     233 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     233 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     234 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     234 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     235 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Store  Hit
cycle     236 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     236 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     237 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     237 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     238 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     238 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     239 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     240 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     240 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     241 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     241 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     242 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     242 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     243 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     244 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     245 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     246 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     246 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     247 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     247 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     248 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     248 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     249 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     249 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     250 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     250 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     251 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     251 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     252 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     252 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     253 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     253 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     254 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     254 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     255 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     256 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     256 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     257 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     257 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     258 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     258 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     259 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     260 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     260 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     261 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     261 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     262 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     262 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     263 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     264 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     264 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     265 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     265 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     266 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     266 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     267 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     267 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     268 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     268 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     269 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     269 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     270 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     270 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     271 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     271 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     272 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     272 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     273 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     274 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     274 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     275 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     275 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     276 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     276 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     277 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     278 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     278 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     279 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     279 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     280 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     280 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     281 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     282 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     283 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     284 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     284 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     285 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     285 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     286 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     286 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     287 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     287 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     288 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     288 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     289 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     289 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     290 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     290 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     291 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     291 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     292 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     292 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     293 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     294 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     294 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     295 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     295 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     296 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     296 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     297 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     298 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     298 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     299 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     299 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     300 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     300 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     301 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     302 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     302 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     303 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     303 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     304 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     304 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     305 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     305 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     306 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     306 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     307 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     307 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     308 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     308 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     309 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     309 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     310 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     310 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     311 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     312 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     312 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     313 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     313 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     314 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     314 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     315 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     316 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     316 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     317 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     317 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     318 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     318 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     319 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     320 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     321 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     322 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     322 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     323 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     323 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     324 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     324 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     325 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     325 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     326 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     326 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     327 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     327 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     328 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     328 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     329 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     329 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     330 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     330 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     331 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     332 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     332 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     333 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     333 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     334 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     334 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     335 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     336 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     336 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     337 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     337 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     338 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     338 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     339 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     340 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     340 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     341 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     341 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     342 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     342 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     343 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     343 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     344 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     344 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     345 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     345 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     346 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     346 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     347 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     347 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     348 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     348 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     349 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     350 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     350 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     351 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     351 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     352 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     352 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     353 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     354 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     354 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     355 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     355 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     356 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     356 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     357 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     358 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     359 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     360 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     360 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     361 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     361 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     362 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     362 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     363 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     363 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     364 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     364 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     365 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     365 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     366 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     366 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     367 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     367 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     368 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     368 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     369 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     370 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     370 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     371 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     371 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     372 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     372 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     373 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     374 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     374 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     375 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     375 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     376 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     376 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     377 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     378 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     378 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     379 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     379 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     380 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     380 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     381 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     381 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     382 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     382 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     383 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     383 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     384 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     384 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     385 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     385 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     386 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     386 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     387 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     388 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     388 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     389 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     389 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     390 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     390 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     391 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     392 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     392 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     393 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     393 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     394 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     394 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     395 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     396 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     397 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     398 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     398 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     399 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     399 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     400 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     400 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     401 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     401 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     402 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     402 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     403 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     403 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     404 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     404 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     405 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     405 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     406 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     406 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     407 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     408 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     408 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     409 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     409 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     410 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     410 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     411 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     412 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     412 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     413 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     413 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     414 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     414 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     415 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     416 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     416 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     417 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     417 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     418 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     418 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     419 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     419 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     420 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     420 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     421 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     421 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     422 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     422 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     423 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     423 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     424 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     424 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     425 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     426 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     426 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     427 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     427 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     428 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     428 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     429 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     430 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     430 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     431 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     431 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     432 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     432 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     433 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     434 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     435 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     436 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     436 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     437 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     437 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     438 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     438 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     439 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     439 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     440 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     440 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     441 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     441 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     442 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     442 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     443 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     443 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     444 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     444 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     445 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Write Cache Flush , it`s full
Note:Store  Hit
dCache busy, delay = 3
cycle     446 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STORE 	 |
dCache busy, delay = 2
cycle     447 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 1
cycle     448 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     448 after2 clock rising edge | IF:LOAD  	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     449 before clock rising edge | IF:LOAD  	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     449 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     450 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     450 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     451 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:BRANCH	 | WB:ALU   	 |
cycle     452 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:STALL 	 | MEM:LOAD  	 | WB:BRANCH	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     452 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     453 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     453 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     454 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:STALL 	 |
Stage FPU    piped in	
cycle     454 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     455 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     456 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     456 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     457 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     457 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     458 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     458 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     459 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     459 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     460 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     460 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     461 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     461 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     462 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     462 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     463 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     463 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     464 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     464 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     465 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Store  Hit
cycle     466 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     466 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     467 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     467 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     468 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     468 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     469 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     470 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     470 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     471 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     471 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     472 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     472 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     473 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     474 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     475 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     476 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     476 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     477 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     477 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     478 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     478 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     479 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     479 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     480 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     480 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     481 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     481 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     482 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     482 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     483 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     483 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     484 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     484 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     485 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     486 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     486 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     487 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     487 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     488 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     488 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     489 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     490 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     490 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     491 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     491 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     492 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     492 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     493 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     494 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     494 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     495 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     495 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     496 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     496 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     497 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     497 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     498 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     498 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     499 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     499 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     500 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     500 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     501 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     501 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     502 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     502 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     503 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     504 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     504 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     505 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     505 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     506 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     506 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     507 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     508 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     508 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     509 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     509 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     510 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     510 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     511 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     512 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     513 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     514 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     514 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     515 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     515 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     516 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     516 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     517 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     517 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     518 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     518 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     519 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     519 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     520 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     520 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     521 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     521 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     522 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     522 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     523 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     524 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     524 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     525 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     525 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     526 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     526 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     527 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     528 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     528 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     529 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     529 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     530 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     530 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     531 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     532 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     532 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     533 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     533 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     534 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     534 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     535 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     535 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     536 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     536 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     537 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     537 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     538 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     538 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     539 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     539 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     540 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     540 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     541 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     542 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     542 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     543 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     543 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     544 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     544 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     545 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     546 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     546 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     547 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     547 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     548 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     548 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     549 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     550 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     551 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     552 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     552 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     553 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     553 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     554 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     554 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     555 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     555 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     556 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     556 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     557 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     557 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     558 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     558 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     559 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     559 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     560 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     560 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     561 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     562 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     562 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     563 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     563 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     564 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     564 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     565 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     566 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     566 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     567 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     567 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     568 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     568 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     569 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     570 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     570 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     571 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     571 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     572 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     572 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     573 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     573 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     574 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     574 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     575 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     575 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     576 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     576 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     577 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     577 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     578 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     578 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     579 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     580 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     580 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     581 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     581 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     582 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     582 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     583 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     584 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     584 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     585 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     585 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     586 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     586 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     587 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     588 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     589 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     590 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     590 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     591 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     591 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     592 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     592 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     593 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     593 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     594 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     594 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     595 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     595 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     596 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     596 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     597 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     597 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     598 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     598 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     599 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     600 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     600 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     601 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     601 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     602 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     602 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     603 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     604 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     604 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     605 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     605 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     606 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     606 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     607 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     608 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     608 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     609 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     609 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     610 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     610 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     611 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     611 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     612 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     612 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     613 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     613 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     614 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     614 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     615 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     615 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     616 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     616 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     617 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     618 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     618 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     619 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     619 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     620 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     620 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     621 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     622 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     622 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     623 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     623 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     624 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     624 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     625 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     626 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     627 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     628 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     628 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     629 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     629 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     630 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     630 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     631 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     631 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     632 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     632 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     633 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     633 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     634 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     634 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     635 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     635 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     636 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     636 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     637 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     638 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     638 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     639 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     639 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     640 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     640 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     641 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     642 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     642 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     643 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     643 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     644 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     644 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     645 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     646 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     646 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     647 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     647 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     648 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     648 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     649 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     649 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     650 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     650 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     651 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     651 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     652 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     652 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     653 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     653 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     654 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     654 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     655 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     656 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     656 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     657 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     657 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     658 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     658 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     659 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     660 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     660 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     661 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     661 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     662 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     662 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     663 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     664 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     665 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     666 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     666 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     667 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     667 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     668 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     668 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     669 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     669 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     670 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     670 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     671 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     671 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     672 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     672 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     673 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     673 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     674 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     674 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     675 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Write Cache Flush , it`s full
Note:Store  Hit
dCache busy, delay = 3
cycle     676 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STORE 	 |
dCache busy, delay = 2
cycle     677 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 1
cycle     678 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     678 after2 clock rising edge | IF:LOAD  	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     679 before clock rising edge | IF:LOAD  	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     679 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     680 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     680 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     681 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:BRANCH	 | WB:ALU   	 |
cycle     682 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:STALL 	 | MEM:LOAD  	 | WB:BRANCH	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     682 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     683 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     683 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     684 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:STALL 	 |
Stage FPU    piped in	
cycle     684 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     685 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     686 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     686 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     687 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     687 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     688 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     688 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     689 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     689 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     690 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     690 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     691 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     691 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     692 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     692 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     693 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     693 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     694 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     694 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     695 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Store  Hit
cycle     696 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     696 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     697 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     697 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     698 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     698 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     699 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     700 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     700 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     701 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     701 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     702 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     702 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     703 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     704 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     705 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     706 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     706 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     707 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     707 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     708 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     708 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     709 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     709 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     710 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     710 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     711 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     711 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     712 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     712 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     713 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     713 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     714 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     714 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     715 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     716 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     716 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     717 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     717 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     718 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     718 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     719 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     720 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     720 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     721 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     721 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     722 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     722 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     723 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     724 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     724 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     725 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     725 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     726 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     726 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     727 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     727 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     728 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     728 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     729 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     729 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     730 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     730 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     731 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     731 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     732 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     732 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     733 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     734 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     734 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     735 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     735 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     736 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     736 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     737 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     738 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     738 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     739 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     739 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     740 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     740 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     741 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     742 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     743 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     744 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     744 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     745 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     745 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     746 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     746 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     747 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     747 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     748 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     748 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     749 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     749 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     750 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     750 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     751 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     751 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     752 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     752 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     753 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     754 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     754 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     755 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     755 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     756 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     756 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     757 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     758 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     758 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     759 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     759 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     760 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     760 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     761 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     762 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     762 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     763 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     763 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     764 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     764 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     765 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     765 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     766 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     766 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     767 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     767 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     768 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     768 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     769 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     769 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     770 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     770 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     771 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     772 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     772 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     773 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     773 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     774 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     774 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     775 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     776 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     776 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     777 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     777 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     778 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     778 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     779 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     780 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     781 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     782 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     782 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     783 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     783 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     784 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     784 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     785 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     785 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     786 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     786 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     787 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     787 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     788 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     788 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     789 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     789 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     790 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     790 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     791 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     792 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     792 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     793 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     793 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     794 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     794 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     795 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     796 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     796 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     797 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     797 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     798 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     798 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     799 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     800 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     800 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     801 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     801 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     802 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     802 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     803 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     803 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     804 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     804 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     805 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     805 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     806 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     806 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     807 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     807 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     808 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     808 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     809 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     810 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     810 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     811 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     811 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     812 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     812 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     813 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     814 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     814 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     815 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     815 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     816 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     816 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     817 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     818 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     819 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     820 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     820 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     821 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     821 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     822 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     822 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     823 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     823 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     824 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     824 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     825 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     825 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     826 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     826 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     827 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     827 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     828 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     828 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     829 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     830 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     830 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     831 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     831 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     832 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     832 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     833 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     834 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     834 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     835 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     835 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     836 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     836 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     837 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     838 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     838 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     839 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     839 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     840 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     840 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     841 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     841 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     842 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     842 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     843 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     843 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     844 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     844 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     845 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     845 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     846 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     846 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     847 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     848 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     848 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     849 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     849 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     850 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     850 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     851 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     852 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     852 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     853 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     853 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     854 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     854 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     855 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     856 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     857 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     858 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     858 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     859 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     859 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     860 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     860 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     861 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     861 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     862 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     862 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     863 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     863 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     864 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     864 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     865 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     865 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     866 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     866 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     867 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     868 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     868 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     869 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     869 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     870 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     870 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     871 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     872 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     872 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     873 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     873 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     874 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     874 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     875 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     876 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     876 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     877 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     877 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     878 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     878 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     879 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     879 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     880 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     880 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     881 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     881 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     882 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     882 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     883 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     883 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     884 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     884 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     885 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     886 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     886 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     887 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     887 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     888 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     888 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     889 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     890 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     890 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     891 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     891 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     892 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     892 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     893 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     894 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     895 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     896 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     896 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     897 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     897 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     898 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     898 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     899 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     899 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     900 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     900 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     901 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     901 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     902 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     902 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     903 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     903 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     904 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     904 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     905 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Write Cache Flush , it`s full
Note:Store  Hit
dCache busy, delay = 3
cycle     906 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STORE 	 |
dCache busy, delay = 2
cycle     907 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 1
cycle     908 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     908 after2 clock rising edge | IF:LOAD  	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     909 before clock rising edge | IF:LOAD  	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     909 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     910 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     910 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     911 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:BRANCH	 | WB:ALU   	 |
cycle     912 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:STALL 	 | MEM:LOAD  	 | WB:BRANCH	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     912 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     913 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     913 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     914 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:STALL 	 |
Stage FPU    piped in	
cycle     914 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     915 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     916 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     916 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     917 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     917 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     918 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     918 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     919 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     919 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     920 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     920 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     921 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     921 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     922 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     922 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     923 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     923 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     924 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     924 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     925 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Store  Hit
cycle     926 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     926 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     927 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     927 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     928 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     928 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     929 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     930 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     930 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     931 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     931 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     932 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     932 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     933 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     934 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle     935 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle     936 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     936 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     937 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     937 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     938 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     938 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     939 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     939 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     940 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     940 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     941 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     941 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     942 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     942 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     943 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     943 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     944 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     944 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     945 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     946 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     946 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     947 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     947 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     948 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     948 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     949 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     950 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     950 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     951 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     951 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     952 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     952 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     953 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     954 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     954 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     955 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     955 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     956 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     956 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     957 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     957 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     958 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     958 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     959 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     959 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     960 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle     960 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     961 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     961 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     962 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     962 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     963 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle     964 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     964 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     965 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     965 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     966 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     966 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     967 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     968 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     968 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     969 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     969 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     970 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     970 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     971 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     972 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Write Cache Flush due to Load inst
Note:Load  Miss
dCache busy, delay = 5
cycle     973 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 4
cycle     974 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 3
cycle     975 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 2
cycle     976 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 1
cycle     977 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle     977 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     978 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     978 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     979 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     979 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     980 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     980 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     981 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     981 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     982 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle     982 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     983 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle     983 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle     984 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     984 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     985 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle     985 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     986 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Store  Hit
cycle     987 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     987 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     988 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle     988 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     989 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle     989 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle     990 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle     991 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     991 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     992 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     992 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     993 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle     993 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle     994 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle     995 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle     995 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     996 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle     996 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle     997 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle     997 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle     998 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle     998 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle     999 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle     999 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1000 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle    1000 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1001 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle    1001 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle    1002 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1002 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1003 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle    1003 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1004 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle    1005 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1005 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1006 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle    1006 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1007 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle    1007 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle    1008 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle    1009 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1009 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1010 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1010 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1011 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle    1011 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1012 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle    1013 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Write Cache Flush due to Load inst
Note:Load  Miss
dCache busy, delay = 5
cycle    1014 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 4
cycle    1015 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 3
cycle    1016 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 2
cycle    1017 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 1
cycle    1018 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle    1018 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1019 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle    1019 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1020 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle    1020 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1021 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle    1021 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1022 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1022 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1023 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle    1023 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1024 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle    1024 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle    1025 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1025 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1026 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle    1026 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1027 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Store  Hit
cycle    1028 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1028 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1029 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle    1029 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1030 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle    1030 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle    1031 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle    1032 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1032 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1033 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1033 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1034 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle    1034 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1035 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle    1036 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1036 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1037 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle    1037 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1038 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle    1038 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1039 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle    1039 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1040 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1040 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1041 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle    1041 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1042 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle    1042 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle    1043 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1043 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1044 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle    1044 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1045 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle    1046 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1046 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1047 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle    1047 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1048 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle    1048 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle    1049 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle    1050 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1050 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1051 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1051 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1052 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle    1052 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1053 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle    1054 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle    1055 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle    1056 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle    1056 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1057 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle    1057 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1058 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle    1058 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1059 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle    1059 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1060 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1060 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1061 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle    1061 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1062 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle    1062 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle    1063 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1063 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1064 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle    1064 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1065 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle    1066 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1066 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1067 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle    1067 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1068 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle    1068 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle    1069 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle    1070 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1070 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1071 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1071 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1072 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle    1072 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1073 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle    1074 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1074 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1075 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle    1075 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1076 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle    1076 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1077 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle    1077 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1078 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1078 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1079 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle    1079 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1080 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle    1080 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle    1081 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1081 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1082 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle    1082 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1083 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle    1084 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1084 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1085 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle    1085 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1086 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle    1086 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle    1087 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle    1088 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1088 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1089 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1089 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1090 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle    1090 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1091 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle    1092 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle    1093 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle    1094 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle    1094 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1095 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle    1095 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1096 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle    1096 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1097 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle    1097 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1098 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1098 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1099 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle    1099 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1100 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle    1100 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle    1101 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1101 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1102 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle    1102 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1103 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle    1104 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1104 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1105 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle    1105 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1106 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle    1106 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle    1107 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle    1108 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1108 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1109 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1109 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1110 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle    1110 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1111 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle    1112 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1112 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1113 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle    1113 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1114 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle    1114 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1115 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle    1115 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1116 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1116 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1117 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle    1117 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1118 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle    1118 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle    1119 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1119 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1120 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle    1120 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1121 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle    1122 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1122 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1123 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle    1123 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1124 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle    1124 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle    1125 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle    1126 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1126 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1127 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1127 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1128 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle    1128 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1129 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle    1130 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle    1131 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle    1132 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle    1132 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1133 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle    1133 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1134 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle    1134 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1135 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle    1135 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1136 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1136 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1137 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle    1137 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1138 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle    1138 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle    1139 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1139 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1140 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle    1140 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1141 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle    1142 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1142 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1143 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle    1143 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1144 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle    1144 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle    1145 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle    1146 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1146 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1147 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1147 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1148 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle    1148 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1149 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle    1150 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1150 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1151 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle    1151 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1152 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle    1152 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1153 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle    1153 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1154 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1154 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1155 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle    1155 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1156 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle    1156 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle    1157 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1157 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1158 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle    1158 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1159 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle    1160 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1160 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1161 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle    1161 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1162 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle    1162 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle    1163 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle    1164 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1164 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1165 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1165 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1166 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle    1166 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1167 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle    1168 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Miss
dCache busy, delay = 2
cycle    1169 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 1
cycle    1170 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle    1170 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1171 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle    1171 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1172 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle    1172 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1173 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle    1173 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1174 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1174 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1175 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle    1175 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1176 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle    1176 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle    1177 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1177 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1178 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle    1178 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1179 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle    1180 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1180 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1181 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle    1181 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1182 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle    1182 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle    1183 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle    1184 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1184 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1185 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1185 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1186 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle    1186 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1187 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle    1188 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1188 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1189 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle    1189 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1190 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle    1190 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1191 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle    1191 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1192 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1192 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1193 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle    1193 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1194 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle    1194 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle    1195 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1195 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1196 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle    1196 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1197 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle    1198 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1198 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1199 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle    1199 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1200 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle    1200 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle    1201 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle    1202 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1202 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1203 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1203 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1204 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle    1204 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1205 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle    1206 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Write Cache Flush due to Load inst
Note:Load  Miss
dCache busy, delay = 5
cycle    1207 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 4
cycle    1208 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 3
cycle    1209 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 2
cycle    1210 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 1
cycle    1211 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle    1211 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1212 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle    1212 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1213 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle    1213 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1214 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle    1214 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1215 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1215 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1216 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle    1216 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1217 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle    1217 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle    1218 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1218 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1219 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle    1219 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1220 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Store  Hit
cycle    1221 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1221 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1222 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle    1222 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1223 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle    1223 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle    1224 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle    1225 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1225 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1226 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1226 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1227 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle    1227 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1228 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle    1229 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1229 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1230 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle    1230 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1231 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle    1231 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1232 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle    1232 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1233 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1233 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1234 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle    1234 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1235 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
Stage LOAD   piped in	
cycle    1235 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle    1236 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1236 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1237 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle    1237 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1238 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Write Merge happend
Note:Store  Hit
cycle    1239 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1239 after2 clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1240 before clock rising edge | IF:LOAD  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ALU    piped in	
cycle    1240 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1241 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage ALU    piped in	
cycle    1241 after2 clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle    1242 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:BRANCH	 |
cycle    1243 before clock rising edge | IF:ALU   	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1243 after2 clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1244 before clock rising edge | IF:LOAD  	| ID:ALU   	 | EX:ALU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage LOAD   piped in	
cycle    1244 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1245 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:ALU   	 | MEM:ALU   	 | WB:LOAD  	 |
Stage FPU    piped in	
cycle    1245 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1246 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:ALU   	 | WB:ALU   	 |
cycle    1247 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:STALL 	 | MEM:LOAD  	 | WB:ALU   	 |
Note:dCache access
Note:Write Cache Flush due to Load inst
Note:Load  Miss
dCache busy, delay = 5
cycle    1248 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 4
cycle    1249 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 3
cycle    1250 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 2
cycle    1251 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 1
cycle    1252 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage LOAD   piped in	
cycle    1252 after2 clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1253 before clock rising edge | IF:LOAD  	| ID:FPU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage FPU    piped in	
cycle    1253 after2 clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1254 before clock rising edge | IF:FPU   	| ID:LOAD  	 | EX:FPU   	 | MEM:LOAD  	 | WB:LOAD  	 |
Note:dCache access
Note:Load  Hit
Stage STORE  piped in	
cycle    1254 after2 clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1255 before clock rising edge | IF:STORE 	| ID:FPU   	 | EX:LOAD  	 | MEM:FPU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle    1255 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1256 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:FPU   	 | MEM:LOAD  	 | WB:FPU   	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1256 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1257 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:FPU   	 | WB:LOAD  	 |
Stage STORE  piped in	
cycle    1257 after2 clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
---------------------------------------------------------------------
cycle    1258 before clock rising edge | IF:STORE 	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:FPU   	 |
Note:dCache access
Note:Store  Hit
Stage LOAD   piped in	
cycle    1258 after2 clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
---------------------------------------------------------------------
cycle    1259 before clock rising edge | IF:LOAD  	| ID:STORE 	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage ALU    piped in	
cycle    1259 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1260 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:STORE 	 | MEM:ALU   	 | WB:LOAD  	 |
Stage BRANCH piped in	
cycle    1260 after2 clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1261 before clock rising edge | IF:BRANCH	| ID:ALU   	 | EX:LOAD  	 | MEM:STORE 	 | WB:ALU   	 |
Note:dCache access
Note:Store  Hit
cycle    1262 before clock rising edge | IF:STALL 	| ID:BRANCH	 | EX:ALU   	 | MEM:LOAD  	 | WB:STORE 	 |
Note:dCache access
Note:Load  Hit
Stage MOVE   piped in	
cycle    1262 after2 clock rising edge | IF:MOVE  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1263 before clock rising edge | IF:MOVE  	| ID:STALL 	 | EX:BRANCH	 | MEM:ALU   	 | WB:LOAD  	 |
Stage LOAD   piped in	
cycle    1263 after2 clock rising edge | IF:LOAD  	| ID:MOVE  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1264 before clock rising edge | IF:LOAD  	| ID:MOVE  	 | EX:STALL 	 | MEM:BRANCH	 | WB:ALU   	 |
Stage LOAD   piped in	
cycle    1264 after2 clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:MOVE  	 | MEM:STALL 	 | WB:BRANCH	 |
---------------------------------------------------------------------
cycle    1265 before clock rising edge | IF:LOAD  	| ID:LOAD  	 | EX:MOVE  	 | MEM:STALL 	 | WB:BRANCH	 |
Stage ALU    piped in	
cycle    1265 after2 clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:MOVE  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1266 before clock rising edge | IF:ALU   	| ID:LOAD  	 | EX:LOAD  	 | MEM:MOVE  	 | WB:STALL 	 |
Stage JR     piped in	
cycle    1266 after2 clock rising edge | IF:JR    	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:MOVE  	 |
---------------------------------------------------------------------
cycle    1267 before clock rising edge | IF:JR    	| ID:ALU   	 | EX:LOAD  	 | MEM:LOAD  	 | WB:MOVE  	 |
Note:dCache access
Note:Write Cache Flush due to Load inst
Note:Load  Miss
dCache busy, delay = 5
cycle    1268 before clock rising edge | IF:JR    	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:LOAD  	 |
dCache busy, delay = 4
cycle    1269 before clock rising edge | IF:JR    	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 3
cycle    1270 before clock rising edge | IF:JR    	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 2
cycle    1271 before clock rising edge | IF:JR    	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
dCache busy, delay = 1
cycle    1272 before clock rising edge | IF:JR    	| ID:ALU   	 | EX:LOAD  	 | MEM:STALL 	 | WB:STALL 	 |
Stage ------ piped in	
cycle    1272 after2 clock rising edge | IF:------	| ID:JR    	 | EX:ALU   	 | MEM:LOAD  	 | WB:STALL 	 |
---------------------------------------------------------------------
cycle    1273 before clock rising edge | IF:------	| ID:JR    	 | EX:ALU   	 | MEM:LOAD  	 | WB:STALL 	 |
Note:dCache access
Note:Load  Hit
Stage ------ piped in	
cycle    1273 after2 clock rising edge | IF:------	| ID:------	 | EX:JR    	 | MEM:ALU   	 | WB:LOAD  	 |
---------------------------------------------------------------------
cycle    1274 before clock rising edge | IF:------	| ID:------	 | EX:JR    	 | MEM:ALU   	 | WB:LOAD  	 |
Stage ------ piped in	
cycle    1274 after2 clock rising edge | IF:------	| ID:------	 | EX:------	 | MEM:JR    	 | WB:ALU   	 |
---------------------------------------------------------------------
cycle    1275 before clock rising edge | IF:------	| ID:------	 | EX:------	 | MEM:JR    	 | WB:ALU   	 |
Stage ------ piped in	
cycle    1275 after2 clock rising edge | IF:------	| ID:------	 | EX:------	 | MEM:------	 | WB:JR    	 |
---------------------------------------------------------------------
cycle    1276 before clock rising edge | IF:------	| ID:------	 | EX:------	 | MEM:------	 | WB:JR    	 |
Stage ------ piped in	
cycle    1276 after2 clock rising edge | IF:------	| ID:------	 | EX:------	 | MEM:------	 | WB:------	 |
---------------------------------------------------------------------
Single-cycle MIPS : 979
 Multi-cycle MIPS : 5017
Pipline-cycle : 1276
