#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Sep 13 10:37:20 2023
# Process ID: 6694
# Current directory: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration
# Command line: vivado
# Log file: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/vivado.log
# Journal file: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/vivado.jou
# Running On: harigovind-MS-7C91, OS: Linux, CPU Frequency: 4649.514 MHz, CPU Physical cores: 12, Host memory: 16676 MB
#-----------------------------------------------------------
start_gui
open_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_arsw_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_rsw_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/bd_afc3_awsw_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/bd_afc3_wsw_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/bd_afc3_bsw_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/bd_afc3_s00mmu_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/bd_afc3_s00tr_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/bd_afc3_s00sic_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/bd_afc3_s00a2s_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/bd_afc3_sawn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/bd_afc3_swn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/bd_afc3_sbn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/bd_afc3_m00s2a_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_m00arn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/bd_afc3_m00rn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/bd_afc3_m00awn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/bd_afc3_m00wn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/bd_afc3_m00bn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/bd_afc3_m00e_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/bd_afc3_m01s2a_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/bd_afc3_m01arn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/bd_afc3_m01rn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/bd_afc3_m01awn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/bd_afc3_m01wn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/bd_afc3_m01bn_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-2576] File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/bd_afc3_m01e_0.xci' referenced by design 'bd_afc3' could not be found.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_BCP_accelerator_0_0

update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name BCP_accelerator_v2_0_project -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_1_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'BCP_accelerator_v2_0'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'BCP_accelerator_v2_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj BCP_accelerator_v2_0_vlog.prj
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S00_AXI.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] BCP_accelerator_v2_0_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library xil_defaultlib [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv]
set_property library xil_defaultlib [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv]
set_property library xil_defaultlib [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv]
set_property library xil_defaultlib [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'BCP_accelerator_v2_0'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'BCP_accelerator_v2_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj BCP_accelerator_v2_0_vlog.prj
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S00_AXI.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] BCP_accelerator_v2_0_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library xil_defaultlib [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v]
set_property library xil_defaultlib [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S00_AXI.v]
set_property library xil_defaultlib [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0.v]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'BCP_accelerator_v2_0'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'BCP_accelerator_v2_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj BCP_accelerator_v2_0_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCP_accelerator_v2_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCP_accelerator_v2_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCP_accelerator_v2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot BCP_accelerator_v2_0_behav xil_defaultlib.BCP_accelerator_v2_0 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot BCP_accelerator_v2_0_behav xil_defaultlib.BCP_accelerator_v2_0 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S00_AXI_def...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI_def...
Compiling module xil_defaultlib.BCP_accelerator_v2_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCP_accelerator_v2_0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BCP_accelerator_v2_0_behav -key {Behavioral:sim_1:Functional:BCP_accelerator_v2_0} -tclbatch {BCP_accelerator_v2_0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source BCP_accelerator_v2_0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BCP_accelerator_v2_0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 7425.855 ; gain = 58.078 ; free physical = 6959 ; free virtual = 13658
set_property top AXI_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_top_tb_behav -key {Behavioral:sim_1:Functional:AXI_top_tb} -tclbatch {AXI_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AXI_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 265 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 103
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 7499.703 ; gain = 39.832 ; free physical = 6915 ; free virtual = 13618
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 265 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 103
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 265 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 103
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7512.625 ; gain = 0.000 ; free physical = 5434 ; free virtual = 13043
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 265 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 103
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7523.629 ; gain = 0.000 ; free physical = 5470 ; free virtual = 13082
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 265 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 103
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7537.586 ; gain = 0.000 ; free physical = 5562 ; free virtual = 13174
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 265 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 103
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
$finish called at time : 265 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 103
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 265 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 103
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 265 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 103
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 265 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 103
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 265 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 103
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7553.629 ; gain = 0.000 ; free physical = 5380 ; free virtual = 12993
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 295 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7569.602 ; gain = 0.000 ; free physical = 5394 ; free virtual = 13007
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 295 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 104
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 295 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7577.605 ; gain = 7.957 ; free physical = 5346 ; free virtual = 12960
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 295 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7585.609 ; gain = 0.000 ; free physical = 5299 ; free virtual = 12922
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 295 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 104
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 295 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7637.629 ; gain = 7.957 ; free physical = 5484 ; free virtual = 13109
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 295 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7645.633 ; gain = 0.000 ; free physical = 5429 ; free virtual = 13053
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:146]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 295 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7661.676 ; gain = 0.000 ; free physical = 5412 ; free virtual = 13047
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 295 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 7677.648 ; gain = 8.000 ; free physical = 5455 ; free virtual = 13078
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7701.660 ; gain = 6.957 ; free physical = 4939 ; free virtual = 12621
save_wave_config {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/AXI_top_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/AXI_top_tb_behav.wcfg
set_property xsim.view /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/AXI_top_tb_behav.wcfg [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7736.676 ; gain = 0.000 ; free physical = 4984 ; free virtual = 12660
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7743.680 ; gain = 0.000 ; free physical = 4976 ; free virtual = 12653
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 7743.680 ; gain = 0.000 ; free physical = 4915 ; free virtual = 12590
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ipx::unload_core /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7760.688 ; gain = 0.000 ; free physical = 4859 ; free virtual = 12544
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7760.688 ; gain = 0.000 ; free physical = 4880 ; free virtual = 12563
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7768.695 ; gain = 0.000 ; free physical = 4997 ; free virtual = 12678
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7786.703 ; gain = 0.000 ; free physical = 4854 ; free virtual = 12534
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 7818.754 ; gain = 0.000 ; free physical = 4850 ; free virtual = 12532
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run all
$finish called at time : 1875 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 114
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7897.754 ; gain = 0.000 ; free physical = 4594 ; free virtual = 12316
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 7913.762 ; gain = 4.949 ; free physical = 4391 ; free virtual = 12119
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:93]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:177]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:148]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7952.828 ; gain = 0.000 ; free physical = 4461 ; free virtual = 12192
run 1 s
$finish called at time : 1875 ns : File "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" Line 114
save_wave_config {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/AXI_top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::open_ipxact_file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml
WARNING: [IP_Flow 19-5226] Project source file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-5105] 'Used in' property of 'hdl/AXI_top_tb.sv' differs between project and component. The property in the source project will override the one in the packaged component on merging or repackaging or opening the packaged IP.
WARNING: [IP_Flow 19-4308] Project file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/AXI_top_tb_behav.wcfg' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5654] Module 'BCP_accelerator_v2_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_BUSER_WIDTH' has its value changed from '1' to '0'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S01_AXI': References existing memory map 'S01_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_files -from_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb_behav.wcfg -to_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/AXI_top_tb_behav.wcfg -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/AXI_top_tb_behav.wcfg' with file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb_behav.wcfg'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_testbench (Test Bench)': File '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/AXI_top_tb_behav.wcfg' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 10 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0'
set_property core_revision 11 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0'
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AXI_top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj AXI_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/ImplicationSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImplicationSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:93]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_top_tb_behav xil_defaultlib.AXI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'axi_reg5_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/BCP_accelerator_v2_0_S01_AXI.v:468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'implication_variable_id_o' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:177]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'decision_variable_id_i' [/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/top.sv:148]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ClauseModule(MAX_VARIABLE_ID=20,...
Compiling module xil_defaultlib.ImplicationSelector(FORMULA_MAX_...
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.BCP_accelerator_v2_0_S01_AXI(C_S...
Compiling module xil_defaultlib.AXI_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.tmp/BCP_accelerator_v2_0_project/BCP_accelerator_v2_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_top_tb_behav -key {Behavioral:sim_1:Functional:AXI_top_tb} -tclbatch {AXI_top_tb.tcl} -view {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0/hdl/AXI_top_tb_behav.wcfg
source AXI_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 7968.820 ; gain = 0.000 ; free physical = 4659 ; free virtual = 12382
set_property core_revision 12 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0'
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_repo/BCP_accelerator_1_0'.
report_ip_status -name ip_status
open_bd_design {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- carleton.ca:user:BCP_accelerator:2.0 - BCP_accelerator_0
Successfully read diagram <design_1> from block design file </home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
report_ip_status -name ip_status 
upgrade_ip -vlnv carleton.ca:user:BCP_accelerator:2.0 [get_ips  design_1_BCP_accelerator_0_0] -log ip_upgrade.log
Upgrading '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_BCP_accelerator_0_0 (BCP_accelerator_v2.0 2.0) from revision 8 to revision 12
Wrote  : </home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_BCP_accelerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
Wrote  : </home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BCP_accelerator_0 .
Exporting to file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8854.859 ; gain = 147.766 ; free physical = 4357 ; free virtual = 12145
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 95e2cf5a8b4feb53 to dir: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/ip/2022.2/9/5/95e2cf5a8b4feb53/design_1_axi_smc_0_sim_netlist.vhdl to /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/ip/2022.2/9/5/95e2cf5a8b4feb53/design_1_axi_smc_0.dcp to /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/ip/2022.2/9/5/95e2cf5a8b4feb53/design_1_axi_smc_0_stub.v to /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/ip/2022.2/9/5/95e2cf5a8b4feb53/design_1_axi_smc_0_sim_netlist.v to /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/ip/2022.2/9/5/95e2cf5a8b4feb53/design_1_axi_smc_0_stub.vhdl to /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 95e2cf5a8b4feb53; cache size = 63.786 MB.
catch { config_ip_cache -export [get_ips -all design_1_BCP_accelerator_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_BCP_accelerator_0_0
export_ip_user_files -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_BCP_accelerator_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_BCP_accelerator_0_0
[Wed Sep 13 12:37:10 2023] Launched design_1_BCP_accelerator_0_0_synth_1...
Run output will be captured here: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.runs/design_1_BCP_accelerator_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/sim_scripts -ip_user_files_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files -ipstatic_source_dir /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/modelsim} {questa=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/questa} {xcelium=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/xcelium} {vcs=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/vcs} {riviera=/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ip_packing/ip_packing.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 13 12:39:09 2023...
