#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr 29 13:32:30 2019
# Process ID: 7284
# Current directory: D:/Altele/Digilent/Workspace/Risc-V_onSteroids
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10812 D:\Altele\Digilent\Workspace\Risc-V_onSteroids\Risc-V_onSteroids.xpr
# Log file: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/vivado.log
# Journal file: D:/Altele/Digilent/Workspace/Risc-V_onSteroids\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/ip_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 817.254 ; gain = 136.219
update_compile_order -fileset sources_1
launch_sdk -workspace D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.sdk -hwspec D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.sdk -hwspec D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:user:myip:1.0 - myip_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /myip_0/riscv_clk(undef)
Successfully read diagram <design_1> from BD file <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 939.398 ; gain = 101.430
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_intf_nets smartconnect_0_M00_AXI] [get_bd_intf_nets smartconnect_0_M01_AXI] [get_bd_intf_nets smartconnect_0_M02_AXI] [get_bd_cells myip_0]
save_bd_design
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/ip_1/component.xml. It will be created.
set_property  ip_repo_paths  D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/ip_1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/ip_1'.
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
set_property location {3.5 822 -141} [get_bd_cells myip_0]
connect_bd_intf_net [get_bd_intf_pins myip_0/INSTR_AXI] [get_bd_intf_pins smartconnect_0/M00_AXI]
set_property location {3 890 -115} [get_bd_cells myip_0]
set_property location {3 813 -129} [get_bd_cells myip_0]
connect_bd_intf_net [get_bd_intf_pins myip_0/DATA_AXI] [get_bd_intf_pins smartconnect_0/M01_AXI]
connect_bd_intf_net [get_bd_intf_pins myip_0/REGS_AXI] [get_bd_intf_pins smartconnect_0/M02_AXI]
connect_bd_net [get_bd_pins myip_0/data_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins myip_0/regs_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins myip_0/instr_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins myip_0/instr_axi_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins myip_0/regs_axi_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins myip_0/data_axi_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins myip_0/riscv_clk] [get_bd_pins clk_wiz_0/clk_out1]
WARNING: [BD 41-1731] Type mismatch between connected pins: /myip_0/riscv_clk(undef) and /clk_wiz_0/clk_out1(clk)
save_bd_design
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
assign_bd_address [get_bd_addr_segs {myip_0/DATA_AXI/DATA_AXI_reg myip_0/REGS_AXI/REGS_AXI_reg myip_0/INSTR_AXI/INSTR_AXI_reg }]
</myip_0/DATA_AXI/DATA_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
</myip_0/INSTR_AXI/INSTR_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
</myip_0/REGS_AXI/REGS_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C20000 [ 64K ]>
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_DATA_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_INSTR_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_REGS_AXI_reg}]
set_property offset 0x4A001000 [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_DATA_AXI_reg}]
set_property offset 0x4A000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_INSTR_AXI_reg}]
save_bd_design
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd> 
set_property offset 0x4A002000 [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_REGS_AXI_reg}]
make_wrapper -files [get_files D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1113.621 ; gain = 59.797
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1214.496 ; gain = 161.246
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(146) to net 'S_SC_AR_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(146) to net 'S_SC_AW_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(142) to net 'm00_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(142) to net 'm00_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(142) to net 'm01_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(142) to net 'm01_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(142) to net 'm02_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(142) to net 'm02_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(146) to net 'S_SC_AR_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(146) to net 'S_SC_AW_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(142) to net 'm00_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(142) to net 'm00_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(142) to net 'm01_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(142) to net 'm01_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(142) to net 'm02_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(142) to net 'm02_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
Exporting to file d:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
Exporting to file D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Apr 29 15:36:41 2019] Launched design_1_myip_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_myip_0_1_synth_1: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/design_1_myip_0_1_synth_1/runme.log
synth_1: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/synth_1/runme.log
[Mon Apr 29 15:36:41 2019] Launched impl_1...
Run output will be captured here: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1380.070 ; gain = 160.520
open_bd_design {D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets smartconnect_0_M01_AXI] [get_bd_intf_nets smartconnect_0_M02_AXI] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_intf_nets smartconnect_0_M00_AXI] [get_bd_cells myip_0]
save_bd_design
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/ip_1/component.xml. It will be created.
set_property  ip_repo_paths  D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/ip_1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/ip_1'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
set_property location {2.5 811 -152} [get_bd_cells myip_0]
set_property location {3 852 -160} [get_bd_cells myip_0]
connect_bd_intf_net [get_bd_intf_pins myip_0/INSTR_AXI] [get_bd_intf_pins smartconnect_0/M00_AXI]
connect_bd_intf_net [get_bd_intf_pins myip_0/DATA_AXI] [get_bd_intf_pins smartconnect_0/M01_AXI]
connect_bd_intf_net [get_bd_intf_pins myip_0/REGS_AXI] [get_bd_intf_pins smartconnect_0/M02_AXI]
connect_bd_net [get_bd_pins myip_0/instr_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins myip_0/regs_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins myip_0/data_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins myip_0/instr_axi_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins myip_0/regs_axi_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins myip_0/data_axi_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins myip_0/riscv_clk] [get_bd_pins clk_wiz_0/clk_out1]
WARNING: [BD 41-1731] Type mismatch between connected pins: /myip_0/riscv_clk(undef) and /clk_wiz_0/clk_out1(clk)
save_bd_design
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
assign_bd_address [get_bd_addr_segs {myip_0/DATA_AXI/DATA_AXI_reg myip_0/REGS_AXI/REGS_AXI_reg myip_0/INSTR_AXI/INSTR_AXI_reg }]
</myip_0/DATA_AXI/DATA_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
</myip_0/INSTR_AXI/INSTR_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
</myip_0/REGS_AXI/REGS_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C20000 [ 64K ]>
set_property range 8K [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_DATA_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_DATA_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_INSTR_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_REGS_AXI_reg}]
set_property offset 0x4A001000 [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_DATA_AXI_reg}]
set_property offset 0x4A000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_INSTR_AXI_reg}]
save_bd_design
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd> 
set_property offset 0x4A002000 [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_REGS_AXI_reg}]
make_wrapper -files [get_files D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.035 ; gain = 2.566
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1508.051 ; gain = 36.582
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(146) to net 'S_SC_AR_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(146) to net 'S_SC_AW_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(142) to net 'm00_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(142) to net 'm00_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(142) to net 'm01_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(142) to net 'm01_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(142) to net 'm02_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(142) to net 'm02_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(146) to net 'S_SC_AR_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(146) to net 'S_SC_AW_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(142) to net 'm00_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(142) to net 'm00_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(142) to net 'm01_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(142) to net 'm01_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(142) to net 'm02_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(142) to net 'm02_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
Exporting to file d:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
Exporting to file D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Apr 29 18:05:41 2019] Launched design_1_myip_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_myip_0_0_synth_1: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/design_1_myip_0_0_synth_1/runme.log
synth_1: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/synth_1/runme.log
[Mon Apr 29 18:05:41 2019] Launched impl_1...
Run output will be captured here: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1653.582 ; gain = 142.938
open_bd_design {D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {100.000} CONFIG.CLKOUT1_JITTER {197.700}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper -files [get_files D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1799.684 ; gain = 0.000
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1819.188 ; gain = 19.504
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(146) to net 'S_SC_AR_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(146) to net 'S_SC_AW_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(142) to net 'm00_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(142) to net 'm00_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(142) to net 'm01_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(142) to net 'm01_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(142) to net 'm02_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(142) to net 'm02_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(146) to net 'S_SC_AR_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(146) to net 'S_SC_AW_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(142) to net 'm00_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(142) to net 'm00_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(142) to net 'm01_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(142) to net 'm01_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(142) to net 'm02_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(142) to net 'm02_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
Exporting to file d:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
Exporting to file D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Apr 29 18:25:34 2019] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/synth_1/runme.log
[Mon Apr 29 18:25:34 2019] Launched impl_1...
Run output will be captured here: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1976.906 ; gain = 154.973
open_bd_design {D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.CLKOUT2_JITTER {143.688}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper -files [get_files D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.020 ; gain = 0.000
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2047.305 ; gain = 66.293
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {70} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {105.000} CONFIG.MMCM_CLKOUT1_DIVIDE {15} CONFIG.CLKOUT1_JITTER {315.002} CONFIG.CLKOUT1_PHASE_ERROR {233.292} CONFIG.CLKOUT2_JITTER {216.781} CONFIG.CLKOUT2_PHASE_ERROR {233.292}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper -files [get_files D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2062.996 ; gain = 0.672
Wrote  : <D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2109.973 ; gain = 47.648
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_clk_wiz_0_0_synth_1
reset_run design_1_smartconnect_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(146) to net 'S_SC_AR_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(146) to net 'S_SC_AW_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(142) to net 'm00_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(142) to net 'm00_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(142) to net 'm01_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(142) to net 'm01_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(142) to net 'm02_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(142) to net 'm02_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(146) to net 'S_SC_AR_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(146) to net 'S_SC_AW_1_PAYLD'(142) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to net 'S_SC_R_1_PAYLD'(53) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to net 's00_nodes_M_SC_R_PAYLD'(55) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(142) to net 'm00_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(142) to net 'm00_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(142) to net 'm01_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(142) to net 'm01_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(142) to net 'm02_nodes_M_SC_AR_PAYLD'(146) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(142) to net 'm02_nodes_M_SC_AW_PAYLD'(146) - Only lower order bits will be connected.
Exporting to file d:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
Exporting to file D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Apr 29 18:42:26 2019] Launched design_1_processing_system7_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_smartconnect_0_0_synth_1, design_1_myip_0_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_smartconnect_0_0_synth_1: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/design_1_smartconnect_0_0_synth_1/runme.log
design_1_myip_0_0_synth_1: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/design_1_myip_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
synth_1: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/synth_1/runme.log
[Mon Apr 29 18:42:26 2019] Launched impl_1...
Run output will be captured here: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 2266.832 ; gain = 156.855
file copy -force D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1/design_1_wrapper.sysdef D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.sdk -hwspec D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.sdk -hwspec D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 20:46:05 2019...
