/*
-- File : trv32p3_define.h
--
-- Contents : Common configuration flags for model.
--
-- Copyright (c) 2019-2020 Synopsys, Inc. This Synopsys processor model
-- captures an ASIP Designer Design Technique. The model and all associated
-- documentation are proprietary to Synopsys, Inc. and may only be used
-- pursuant to the terms and conditions of a written license agreement with
-- Synopsys, Inc.  All other use, reproduction, modification, or distribution
-- of the Synopsys processor model or the associated  documentation is
-- strictly prohibited.
*/

// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
// ~~~ Memory sizes for ISS, RTL, SystemC models

// program memory size = 2**PM_SIZE_NBIT in bytes
#define PM_SIZE_NBIT   18

// data memory size = 2**DM_SIZE_NBIT in bytes
#define DM_SIZE_NBIT   23
