$comment
	File created using the following command:
		vcd file decoder3_8.msim.vcd -direction
$end
$date
	Wed May 18 14:05:32 2016
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module decoder3_8_vlg_vec_tst $end
$var reg 1 ! EN $end
$var reg 1 " INA $end
$var reg 1 # INB $end
$var reg 1 $ INC $end
$var wire 1 % OUTA $end
$var wire 1 & OUTB $end
$var wire 1 ' OUTC $end
$var wire 1 ( OUTD $end
$var wire 1 ) OUTE $end
$var wire 1 * OUTF $end
$var wire 1 + OUTG $end
$var wire 1 , OUTH $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 OUTA~output_o $end
$var wire 1 4 OUTB~output_o $end
$var wire 1 5 OUTC~output_o $end
$var wire 1 6 OUTD~output_o $end
$var wire 1 7 OUTE~output_o $end
$var wire 1 8 OUTF~output_o $end
$var wire 1 9 OUTG~output_o $end
$var wire 1 : OUTH~output_o $end
$var wire 1 ; EN~input_o $end
$var wire 1 < INA~input_o $end
$var wire 1 = INC~input_o $end
$var wire 1 > INB~input_o $end
$var wire 1 ? OUTA~0_combout $end
$var wire 1 @ OUTB~0_combout $end
$var wire 1 A OUTC~0_combout $end
$var wire 1 B OUTD~0_combout $end
$var wire 1 C OUTE~0_combout $end
$var wire 1 D OUTF~0_combout $end
$var wire 1 E OUTG~0_combout $end
$var wire 1 F OUTH~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
0F
$end
#40000
1$
1=
#80000
1#
0$
1>
0=
#120000
1$
1=
#160000
1"
0#
0$
1<
0>
0=
#200000
1$
1=
#240000
1#
0$
1>
0=
#280000
1$
1=
#320000
1!
0"
0#
0$
1;
0<
0>
0=
0?
13
1%
#360000
1$
1=
1?
1@
14
03
0%
1&
#400000
1#
0$
1>
0=
1A
0@
04
15
1'
0&
#440000
1$
1=
1B
0A
05
16
1(
0'
#480000
1"
0#
0$
1<
0>
0=
1C
0B
06
17
1)
0(
#520000
1$
1=
1D
0C
07
18
1*
0)
#560000
1#
0$
1>
0=
1E
0D
08
19
1+
0*
#600000
1$
1=
1F
0E
09
1:
1,
0+
#640000
0!
0"
0#
0$
0;
0<
0>
0=
0F
0:
0,
#1000000
