# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../vdma.srcs/sources_1/bd/axi_vd/ipshared/1ddd/hdl/verilog" --include "../../../../vdma.srcs/sources_1/bd/axi_vd/ipshared/b2d0/hdl/verilog" --include "../../../../vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_axi_write_0_1/src/axis_fifo_in/hdl" --include "../../../../vdma.srcs/sources_1/ip/clk_wiz" --include "D:/tools/xilinx_2019/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../vdma.srcs/sources_1/imports/src/axi_read.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/sim/bd_17d7.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_17d7_one_0.v" \

sv xil_defaultlib  --include "../../../../vdma.srcs/sources_1/bd/axi_vd/ipshared/1ddd/hdl/verilog" --include "../../../../vdma.srcs/sources_1/bd/axi_vd/ipshared/b2d0/hdl/verilog" --include "../../../../vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_axi_write_0_1/src/axis_fifo_in/hdl" --include "../../../../vdma.srcs/sources_1/ip/clk_wiz" --include "D:/tools/xilinx_2019/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_17d7_arsw_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_17d7_rsw_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_17d7_awsw_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_17d7_wsw_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_17d7_bsw_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_17d7_s00mmu_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_17d7_s00tr_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_17d7_s00sic_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_17d7_s00a2s_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_17d7_sawn_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_17d7_swn_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_17d7_sbn_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_17d7_s01mmu_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_17d7_s01tr_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_17d7_s01sic_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_17d7_s01a2s_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_17d7_sarn_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_17d7_srn_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_17d7_m00s2a_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_17d7_m00arn_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_17d7_m00rn_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_17d7_m00awn_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_17d7_m00wn_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_17d7_m00bn_0.sv" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_17d7_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../vdma.srcs/sources_1/bd/axi_vd/ipshared/1ddd/hdl/verilog" --include "../../../../vdma.srcs/sources_1/bd/axi_vd/ipshared/b2d0/hdl/verilog" --include "../../../../vdma.srcs/sources_1/bd/axi_vd/ip/axi_vd_axi_write_0_1/src/axis_fifo_in/hdl" --include "../../../../vdma.srcs/sources_1/ip/clk_wiz" --include "D:/tools/xilinx_2019/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_smartconnect_0_0/sim/axi_vd_smartconnect_0_0.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_xlconstant_0_0/sim/axi_vd_xlconstant_0_0.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_axi_read_1_0/sim/axi_vd_axi_read_1_0.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_axi_write_0_1/src/axis_fifo_in/sim/axis_fifo_in.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ipshared/8202/src/axi_write.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_axi_write_0_1/sim/axi_vd_axi_write_0_1.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/sim/axi_vd.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ipshared/eb21/hdl/s_axi_mm_v1_0_S_AXI.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ipshared/eb21/hdl/s_axi_mm_v1_0.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_s_axi_mm_0_1/sim/axi_vd_s_axi_mm_0_1.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_system_ila_0_3/bd_0/ip/ip_0/sim/bd_e3e9_ila_lib_0.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_system_ila_0_3/bd_0/ip/ip_1/bd_e3e9_g_inst_0_gigantic_mux.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_system_ila_0_3/bd_0/ip/ip_1/sim/bd_e3e9_g_inst_0.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_system_ila_0_3/bd_0/ip/ip_2/sim/bd_e3e9_slot_0_aw_0.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_system_ila_0_3/bd_0/ip/ip_3/sim/bd_e3e9_slot_0_w_0.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_system_ila_0_3/bd_0/ip/ip_4/sim/bd_e3e9_slot_0_b_0.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_system_ila_0_3/bd_0/ip/ip_5/sim/bd_e3e9_slot_0_ar_0.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_system_ila_0_3/bd_0/ip/ip_6/sim/bd_e3e9_slot_0_r_0.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_system_ila_0_3/bd_0/sim/bd_e3e9.v" \
"../../../../vdma.ip_user_files/bd/axi_vd/ip/axi_vd_system_ila_0_3/sim/axi_vd_system_ila_0_3.v" \
"../../../../vdma.srcs/sim_1/new/sim_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
