//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24330188
// Cuda compilation tools, release 9.2, V9.2.148
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	init
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
;
.const .align 8 .b8 roots[48];
.const .align 8 .b8 coefficients[32];
.const .align 1 .u8 VISUALIZE_SAMPLE_COUNT;
.global .align 4 .u32 seed;
.global .align 4 .u32 WARP_SIZE_X = 8;
.global .align 4 .u32 WARP_SIZE_Y = 4;
.global .align 4 .u32 USE_ADAPTIVE_SS_FLAG_MASK = 1;
.global .align 4 .u32 USE_FOVEATION_FLAG_MASK = 4;
.global .align 4 .u32 USE_SAMPLE_REUSE_FLAG_MASK = 8;
.global .align 4 .u32 IS_ZOOMING_FLAG_MASK = 16;
.global .align 4 .u32 ZOOMING_IN_FLAG_MASK = 32;
.global .align 4 .u32 visualityAmplifyCoeff = 10;
.global .align 4 .f32 screenDistance = 0f42700000;
.global .align 4 .f32 pixelRealWidthInCm = 0f3CD94079;
.global .align 16 .b8 $str[34] = {98, 0, 108, 0, 111, 0, 99, 0, 107, 0, 68, 0, 105, 0, 109, 0, 46, 0, 120, 0, 32, 0, 61, 0, 61, 0, 32, 0, 51, 0, 50, 0, 0, 0};
.global .align 16 .b8 $str1[138] = {101, 0, 58, 0, 92, 0, 116, 0, 111, 0, 110, 0, 100, 0, 97, 0, 92, 0, 100, 0, 101, 0, 115, 0, 107, 0, 116, 0, 111, 0, 112, 0, 92, 0, 99, 0, 104, 0, 97, 0, 111, 0, 115, 0, 45, 0, 117, 0, 108, 0, 116, 0, 114, 0, 97, 0, 92, 0, 115, 0, 114, 0, 99, 0, 92, 0, 109, 0, 97, 0, 105, 0, 110, 0, 92, 0, 99, 0, 117, 0, 100, 0, 97, 0, 92, 0, 102, 0, 114, 0, 97, 0, 99, 0, 116, 0, 97, 0, 108, 0, 82, 0, 101, 0, 110, 0, 100, 0, 101, 0, 114, 0, 101, 0, 114, 0, 71, 0, 101, 0, 110, 0, 101, 0, 114, 0, 105, 0, 99, 0, 46, 0, 99, 0, 117, 0, 0, 0};
.global .align 16 .b8 $str2[44] = {109, 0, 97, 0, 120, 0, 83, 0, 117, 0, 112, 0, 101, 0, 114, 0, 83, 0, 97, 0, 109, 0, 112, 0, 108, 0, 105, 0, 110, 0, 103, 0, 32, 0, 62, 0, 61, 0, 32, 0, 49, 0, 0, 0};
.global .align 16 .b8 $str3[40] = {112, 0, 79, 0, 117, 0, 116, 0, 112, 0, 117, 0, 116, 0, 45, 0, 62, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str6[42] = {109, 0, 97, 0, 120, 0, 83, 0, 117, 0, 112, 0, 101, 0, 114, 0, 83, 0, 97, 0, 109, 0, 112, 0, 108, 0, 105, 0, 110, 0, 103, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str7[34] = {118, 0, 105, 0, 115, 0, 117, 0, 97, 0, 108, 0, 65, 0, 110, 0, 103, 0, 108, 0, 101, 0, 32, 0, 62, 0, 61, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str8[31] = {102, 111, 99, 117, 115, 58, 32, 115, 97, 109, 112, 108, 101, 115, 58, 37, 102, 44, 32, 114, 101, 117, 115, 105, 110, 103, 58, 37, 105, 10, 0};
.global .align 16 .b8 $str9[36] = {114, 0, 101, 0, 115, 0, 117, 0, 108, 0, 116, 0, 46, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str10[68] = {115, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 67, 0, 111, 0, 117, 0, 110, 0, 116, 0, 32, 0, 60, 0, 61, 0, 32, 0, 77, 0, 65, 0, 88, 0, 95, 0, 83, 0, 85, 0, 80, 0, 69, 0, 82, 0, 95, 0, 83, 0, 65, 0, 77, 0, 80, 0, 76, 0, 73, 0, 78, 0, 71, 0, 0, 0};

.visible .entry init(

)
{



	ret;
}

	// .globl	fractalRenderMainFloat
.visible .entry fractalRenderMainFloat(
	.param .u64 fractalRenderMainFloat_param_0,
	.param .u32 fractalRenderMainFloat_param_1,
	.param .align 4 .b8 fractalRenderMainFloat_param_2[8],
	.param .align 4 .b8 fractalRenderMainFloat_param_3[16],
	.param .u32 fractalRenderMainFloat_param_4,
	.param .f32 fractalRenderMainFloat_param_5,
	.param .u32 fractalRenderMainFloat_param_6
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<58>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<154>;
	.reg .b32 	%r<141>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<59>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderMainFloat_param_0];
	ld.param.u32 	%r37, [fractalRenderMainFloat_param_2+4];
	ld.param.u32 	%r36, [fractalRenderMainFloat_param_2];
	ld.param.f32 	%f45, [fractalRenderMainFloat_param_3+12];
	ld.param.f32 	%f44, [fractalRenderMainFloat_param_3+8];
	ld.param.f32 	%f43, [fractalRenderMainFloat_param_3+4];
	ld.param.f32 	%f42, [fractalRenderMainFloat_param_3];
	ld.param.u32 	%r38, [fractalRenderMainFloat_param_4];
	ld.param.f32 	%f46, [fractalRenderMainFloat_param_5];
	ld.param.u32 	%r39, [fractalRenderMainFloat_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p5, %r1, 32;
	@%p5 bra 	BB1_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r40, 59;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r40;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 0

BB1_2:
	mov.u32 	%r41, %tid.x;
	mov.u32 	%r42, %tid.y;
	mad.lo.s32 	%r43, %r1, %r42, %r41;
	shl.b32 	%r44, %r1, 2;
	and.b32  	%r45, %r43, 15;
	rem.u32 	%r46, %r43, %r44;
	sub.s32 	%r47, %r46, %r45;
	shr.u32 	%r48, %r47, 2;
	and.b32  	%r49, %r43, 3;
	add.s32 	%r50, %r48, %r49;
	div.u32 	%r51, %r43, %r44;
	shl.b32 	%r52, %r51, 2;
	bfe.u32 	%r53, %r43, 2, 2;
	add.s32 	%r54, %r52, %r53;
	mov.u32 	%r55, %ctaid.x;
	mad.lo.s32 	%r4, %r55, %r1, %r50;
	mov.u32 	%r56, %ctaid.y;
	mov.u32 	%r57, %ntid.y;
	mad.lo.s32 	%r5, %r56, %r57, %r54;
	setp.lt.u32	%p6, %r4, %r36;
	setp.lt.u32	%p7, %r5, %r37;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB1_52;
	bra.uni 	BB1_3;

BB1_3:
	setp.ge.f32	%p9, %f46, 0f3F800000;
	@%p9 bra 	BB1_5;

	mov.u64 	%rd9, $str2;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r58, 196;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r58;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 1

BB1_5:
	setp.lt.f32	%p10, %f46, 0f3F800000;
	mov.f32 	%f151, 0f00000000;
	mov.f32 	%f153, %f151;
	@%p10 bra 	BB1_50;

	abs.f32 	%f49, %f46;
	mov.b32 	 %r59, %f46;
	and.b32  	%r60, %r59, -2147483648;
	or.b32  	%r61, %r60, 1056964608;
	mov.b32 	 %f50, %r61;
	add.f32 	%f51, %f50, %f46;
	cvt.rzi.f32.f32	%f52, %f51;
	setp.gt.f32	%p11, %f49, 0f4B000000;
	selp.f32	%f142, %f46, %f52, %p11;
	setp.geu.f32	%p12, %f49, 0f3F000000;
	@%p12 bra 	BB1_8;

	cvt.rzi.f32.f32	%f142, %f46;

BB1_8:
	cvt.rzi.u32.f32	%r62, %f142;
	mov.u32 	%r63, 64;
	min.u32 	%r138, %r63, %r62;
	setp.lt.u32	%p13, %r138, 65;
	@%p13 bra 	BB1_10;

	mov.u64 	%rd15, $str10;
	cvta.global.u64 	%rd16, %rd15;
	mov.u64 	%rd17, $str1;
	cvta.global.u64 	%rd18, %rd17;
	mov.u32 	%r64, 113;
	mov.u64 	%rd19, 0;
	mov.u64 	%rd20, 2;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd16;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd18;
	.param .b32 param2;
	st.param.b32	[param2+0], %r64;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd19;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd20;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 2

BB1_10:
	setp.eq.s32	%p14, %r138, 0;
	cvt.rn.f32.u32	%f151, %r138;
	mov.u32 	%r139, 0;
	@%p14 bra 	BB1_11;

	cvt.rn.f32.u32	%f7, %r4;
	cvt.rn.f32.u32	%f8, %r5;
	ld.const.f64 	%fd7, [roots];
	cvt.rn.f32.f64	%f9, %fd7;
	ld.const.f64 	%fd8, [roots+8];
	cvt.rn.f32.f64	%f10, %fd8;
	ld.const.f64 	%fd9, [roots+16];
	cvt.rn.f32.f64	%f11, %fd9;
	ld.const.f64 	%fd10, [roots+24];
	cvt.rn.f32.f64	%f12, %fd10;
	ld.const.f64 	%fd11, [roots+32];
	cvt.rn.f32.f64	%f13, %fd11;
	ld.const.f64 	%fd12, [roots+40];
	cvt.rn.f32.f64	%f14, %fd12;
	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	mul.wide.u32 	%rd21, %r38, -858993459;
	shr.u64 	%rd22, %rd21, 35;
	cvt.u32.u64	%r7, %rd22;
	cvt.rn.f32.u32	%f53, %r36;
	sub.f32 	%f54, %f44, %f42;
	div.rn.f32 	%f15, %f54, %f53;
	cvt.rn.f32.u32	%f55, %r37;
	sub.f32 	%f56, %f45, %f43;
	div.rn.f32 	%f16, %f56, %f55;
	mov.u32 	%r68, 0;
	and.b32  	%r75, %r39, 1;
	mov.u32 	%r125, %r68;
	mov.u32 	%r139, %r68;

BB1_13:
	mov.u32 	%r10, %r138;
	mov.u32 	%r8, %r125;
	cvt.rn.f32.u32	%f57, %r8;
	div.rn.f32 	%f58, %f57, %f151;
	add.f32 	%f59, %f7, %f58;
	add.f32 	%f60, %f8, %f58;
	neg.f32 	%f61, %f60;
	fma.rn.f32 	%f145, %f15, %f59, %f42;
	fma.rn.f32 	%f144, %f16, %f61, %f45;
	setp.eq.s32	%p15, %r38, 0;
	mov.u32 	%r128, 10;
	mov.u32 	%r129, %r68;
	@%p15 bra 	BB1_25;

BB1_14:
	mul.f32 	%f62, %f144, %f144;
	mul.f32 	%f63, %f145, %f145;
	sub.f32 	%f64, %f63, %f62;
	mul.f32 	%f65, %f145, %f144;
	fma.rn.f32 	%f66, %f145, %f144, %f65;
	mul.f32 	%f67, %f145, %f64;
	mul.f32 	%f68, %f144, %f66;
	sub.f32 	%f69, %f67, %f68;
	mul.f32 	%f70, %f145, %f66;
	fma.rn.f32 	%f71, %f144, %f64, %f70;
	cvt.f64.f32	%fd13, %f145;
	cvt.f64.f32	%fd14, %f144;
	fma.rn.f64 	%fd15, %fd13, %fd1, %fd2;
	cvt.f64.f32	%fd16, %f64;
	cvt.f64.f32	%fd17, %f66;
	mul.f64 	%fd18, %fd17, %fd3;
	fma.rn.f64 	%fd19, %fd16, %fd3, %fd15;
	fma.rn.f64 	%fd20, %fd14, %fd1, %fd18;
	cvt.f64.f32	%fd21, %f69;
	cvt.f64.f32	%fd22, %f71;
	fma.rn.f64 	%fd23, %fd21, %fd5, %fd19;
	fma.rn.f64 	%fd24, %fd22, %fd5, %fd20;
	cvt.rn.f32.f64	%f72, %fd23;
	cvt.rn.f32.f64	%f73, %fd24;
	fma.rn.f64 	%fd25, %fd13, %fd4, %fd1;
	mul.f64 	%fd26, %fd17, %fd6;
	fma.rn.f64 	%fd27, %fd16, %fd6, %fd25;
	fma.rn.f64 	%fd28, %fd14, %fd4, %fd26;
	cvt.rn.f32.f64	%f74, %fd27;
	cvt.rn.f32.f64	%f75, %fd28;
	abs.f32 	%f76, %f74;
	abs.f32 	%f77, %f75;
	add.f32 	%f78, %f76, %f77;
	rcp.rn.f32 	%f79, %f78;
	mul.f32 	%f80, %f72, %f79;
	mul.f32 	%f81, %f73, %f79;
	mul.f32 	%f82, %f79, %f74;
	mul.f32 	%f83, %f79, %f75;
	mul.f32 	%f84, %f83, %f83;
	fma.rn.f32 	%f85, %f82, %f82, %f84;
	rcp.rn.f32 	%f86, %f85;
	mul.f32 	%f87, %f81, %f83;
	fma.rn.f32 	%f88, %f80, %f82, %f87;
	mul.f32 	%f89, %f86, %f88;
	mul.f32 	%f90, %f81, %f82;
	mul.f32 	%f91, %f80, %f83;
	sub.f32 	%f92, %f90, %f91;
	mul.f32 	%f93, %f86, %f92;
	sub.f32 	%f145, %f145, %f89;
	sub.f32 	%f144, %f144, %f93;
	add.s32 	%r129, %r129, 1;
	setp.ne.s32	%p16, %r129, %r128;
	@%p16 bra 	BB1_24;

	sub.f32 	%f94, %f145, %f9;
	abs.f32 	%f95, %f94;
	setp.geu.f32	%p17, %f95, 0f38D1B717;
	@%p17 bra 	BB1_17;

	sub.f32 	%f96, %f144, %f10;
	abs.f32 	%f97, %f96;
	setp.lt.f32	%p18, %f97, 0f38D1B717;
	mov.u32 	%r133, 1;
	@%p18 bra 	BB1_22;

BB1_17:
	sub.f32 	%f98, %f145, %f11;
	abs.f32 	%f99, %f98;
	setp.geu.f32	%p19, %f99, 0f38D1B717;
	@%p19 bra 	BB1_19;

	sub.f32 	%f100, %f144, %f12;
	abs.f32 	%f101, %f100;
	setp.lt.f32	%p20, %f101, 0f38D1B717;
	mov.u32 	%r133, 2;
	@%p20 bra 	BB1_22;

BB1_19:
	sub.f32 	%f102, %f145, %f13;
	abs.f32 	%f103, %f102;
	mov.pred 	%p56, 0;
	setp.geu.f32	%p22, %f103, 0f38D1B717;
	@%p22 bra 	BB1_21;

	sub.f32 	%f104, %f144, %f14;
	abs.f32 	%f105, %f104;
	setp.lt.f32	%p56, %f105, 0f38D1B717;

BB1_21:
	selp.b32	%r133, 3, 0, %p56;

BB1_22:
	setp.ne.s32	%p23, %r133, 0;
	@%p23 bra 	BB1_32;

	add.s32 	%r16, %r7, %r128;
	mov.u32 	%r129, %r128;
	mov.u32 	%r128, %r16;

BB1_24:
	setp.lt.u32	%p24, %r129, %r38;
	@%p24 bra 	BB1_14;

BB1_25:
	sub.f32 	%f106, %f145, %f9;
	abs.f32 	%f107, %f106;
	setp.geu.f32	%p25, %f107, 0f38D1B717;
	@%p25 bra 	BB1_27;

	sub.f32 	%f108, %f144, %f10;
	abs.f32 	%f109, %f108;
	setp.lt.f32	%p26, %f109, 0f38D1B717;
	mov.u32 	%r133, 1;
	@%p26 bra 	BB1_32;

BB1_27:
	sub.f32 	%f110, %f145, %f11;
	abs.f32 	%f111, %f110;
	setp.geu.f32	%p27, %f111, 0f38D1B717;
	@%p27 bra 	BB1_29;

	sub.f32 	%f112, %f144, %f12;
	abs.f32 	%f113, %f112;
	setp.lt.f32	%p28, %f113, 0f38D1B717;
	mov.u32 	%r133, 2;
	@%p28 bra 	BB1_32;

BB1_29:
	sub.f32 	%f114, %f145, %f13;
	abs.f32 	%f115, %f114;
	mov.pred 	%p57, 0;
	setp.geu.f32	%p30, %f115, 0f38D1B717;
	@%p30 bra 	BB1_31;

	sub.f32 	%f116, %f144, %f14;
	abs.f32 	%f117, %f116;
	setp.lt.f32	%p57, %f117, 0f38D1B717;

BB1_31:
	selp.b32	%r133, 3, 0, %p57;

BB1_32:
	cvt.rn.f32.u32	%f118, %r133;
	cvt.rzi.u32.f32	%r21, %f118;
	add.s32 	%r139, %r21, %r139;
	setp.gt.u32	%p31, %r8, 9;
	@%p31 bra 	BB1_34;

	add.u64 	%rd23, %SP, 0;
	cvta.to.local.u64 	%rd24, %rd23;
	mul.wide.u32 	%rd25, %r8, 4;
	add.s64 	%rd26, %rd24, %rd25;
	st.local.u32 	[%rd26], %r21;

BB1_34:
	setp.lt.u32	%p32, %r8, 10;
	setp.eq.b32	%p33, %r75, 1;
	setp.ne.s32	%p34, %r8, 0;
	and.pred  	%p35, %p32, %p34;
	and.pred  	%p36, %p35, %p33;
	shr.u32 	%r76, %r10, 1;
	setp.eq.s32	%p37, %r8, %r76;
	or.pred  	%p38, %p36, %p37;
	add.s32 	%r125, %r8, 1;
	mov.u32 	%r138, %r10;
	@!%p38 bra 	BB1_48;
	bra.uni 	BB1_35;

BB1_35:
	div.u32 	%r77, %r139, %r125;
	cvt.rn.f32.u32	%f26, %r77;
	setp.eq.s32	%p39, %r8, 0;
	mov.f32 	%f150, 0f00000000;
	@%p39 bra 	BB1_44;

	and.b32  	%r79, %r8, 3;
	setp.eq.s32	%p40, %r79, 0;
	mov.f32 	%f150, 0f00000000;
	mov.u32 	%r137, 0;
	@%p40 bra 	BB1_42;

	setp.eq.s32	%p41, %r79, 1;
	mov.f32 	%f147, 0f00000000;
	mov.u32 	%r135, 0;
	@%p41 bra 	BB1_41;

	setp.eq.s32	%p42, %r79, 2;
	mov.f32 	%f146, 0f00000000;
	mov.u32 	%r134, 0;
	@%p42 bra 	BB1_40;

	add.u64 	%rd27, %SP, 0;
	cvta.to.local.u64 	%rd28, %rd27;
	ld.local.u32 	%r85, [%rd28];
	cvt.rn.f32.u32	%f123, %r85;
	sub.f32 	%f124, %f123, %f26;
	fma.rn.f32 	%f146, %f124, %f124, 0f00000000;
	mov.u32 	%r134, 1;

BB1_40:
	add.u64 	%rd29, %SP, 0;
	cvta.to.local.u64 	%rd30, %rd29;
	mul.wide.u32 	%rd31, %r134, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.local.u32 	%r86, [%rd32];
	cvt.rn.f32.u32	%f125, %r86;
	sub.f32 	%f126, %f125, %f26;
	fma.rn.f32 	%f147, %f126, %f126, %f146;
	add.s32 	%r135, %r134, 1;

BB1_41:
	add.u64 	%rd33, %SP, 0;
	cvta.to.local.u64 	%rd34, %rd33;
	mul.wide.u32 	%rd35, %r135, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.local.u32 	%r87, [%rd36];
	cvt.rn.f32.u32	%f127, %r87;
	sub.f32 	%f128, %f127, %f26;
	fma.rn.f32 	%f150, %f128, %f128, %f147;
	add.s32 	%r137, %r135, 1;

BB1_42:
	add.u64 	%rd37, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd37;
	setp.lt.u32	%p43, %r8, 4;
	@%p43 bra 	BB1_44;

BB1_43:
	mul.wide.u32 	%rd38, %r137, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.u32 	%r88, [%rd39];
	cvt.rn.f32.u32	%f129, %r88;
	sub.f32 	%f130, %f129, %f26;
	fma.rn.f32 	%f131, %f130, %f130, %f150;
	add.s32 	%r89, %r137, 1;
	mul.wide.u32 	%rd40, %r89, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.local.u32 	%r90, [%rd41];
	cvt.rn.f32.u32	%f132, %r90;
	sub.f32 	%f133, %f132, %f26;
	fma.rn.f32 	%f134, %f133, %f133, %f131;
	add.s32 	%r91, %r137, 2;
	mul.wide.u32 	%rd42, %r91, 4;
	add.s64 	%rd43, %rd1, %rd42;
	ld.local.u32 	%r92, [%rd43];
	cvt.rn.f32.u32	%f135, %r92;
	sub.f32 	%f136, %f135, %f26;
	fma.rn.f32 	%f137, %f136, %f136, %f134;
	add.s32 	%r93, %r137, 3;
	mul.wide.u32 	%rd44, %r93, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.local.u32 	%r94, [%rd45];
	cvt.rn.f32.u32	%f138, %r94;
	sub.f32 	%f139, %f138, %f26;
	fma.rn.f32 	%f150, %f139, %f139, %f137;
	add.s32 	%r137, %r137, 4;
	setp.lt.u32	%p44, %r137, %r8;
	@%p44 bra 	BB1_43;

BB1_44:
	add.s32 	%r95, %r8, -1;
	cvt.rn.f32.u32	%f140, %r95;
	div.rn.f32 	%f141, %f150, %f140;
	div.rn.f32 	%f36, %f141, %f26;
	setp.ne.s32	%p45, %r8, 1;
	@%p45 bra 	BB1_46;

	// inline asm
	activemask.b32 %r96;
	// inline asm
	add.u64 	%rd46, %SP, 0;
	cvta.to.local.u64 	%rd47, %rd46;
	ld.local.v2.u32 	{%r98, %r99}, [%rd47];
	setp.eq.s32	%p46, %r98, %r99;
	vote.sync.all.pred 	%p47, %p46, %r96;
	mov.u32 	%r138, 2;
	@%p47 bra 	BB1_48;

BB1_46:
	// inline asm
	activemask.b32 %r103;
	// inline asm
	setp.lt.f32	%p48, %f36, 0f3C23D70A;
	vote.sync.all.pred 	%p49, %p48, %r103;
	mov.u32 	%r138, %r125;
	@%p49 bra 	BB1_48;

	// inline asm
	activemask.b32 %r105;
	// inline asm
	setp.le.f32	%p50, %f36, 0f3F800000;
	vote.sync.all.pred 	%p51, %p50, %r105;
	setp.ge.u32	%p52, %r8, %r76;
	and.pred  	%p53, %p51, %p52;
	selp.b32	%r138, %r125, %r10, %p53;

BB1_48:
	cvt.rn.f32.u32	%f151, %r138;
	setp.lt.u32	%p54, %r125, %r138;
	@%p54 bra 	BB1_13;
	bra.uni 	BB1_49;

BB1_11:
	mov.u32 	%r138, %r139;

BB1_49:
	div.u32 	%r108, %r139, %r138;
	cvt.rn.f32.u32	%f153, %r108;

BB1_50:
	mov.u32 	%r124, %tid.x;
	mov.u32 	%r123, %tid.y;
	mov.u32 	%r122, %ntid.x;
	mad.lo.s32 	%r121, %r122, %r123, %r124;
	ld.param.u32 	%r120, [fractalRenderMainFloat_param_1];
	shl.b32 	%r119, %r122, 2;
	div.u32 	%r118, %r121, %r119;
	bfe.u32 	%r117, %r121, 2, 2;
	shl.b32 	%r116, %r118, 2;
	add.s32 	%r115, %r116, %r117;
	mov.u32 	%r114, %ntid.y;
	mov.u32 	%r113, %ctaid.y;
	mad.lo.s32 	%r112, %r113, %r114, %r115;
	mul.lo.s32 	%r109, %r112, %r120;
	cvt.u64.u32	%rd48, %r109;
	cvta.to.global.u64 	%rd49, %rd2;
	add.s64 	%rd50, %rd49, %rd48;
	mul.wide.u32 	%rd51, %r4, 16;
	add.s64 	%rd52, %rd50, %rd51;
	st.global.f32 	[%rd52], %f153;
	st.global.f32 	[%rd52+4], %f151;
	mov.u32 	%r110, 0;
	st.global.u32 	[%rd52+12], %r110;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd52+8], %rs1;
	setp.gt.f32	%p55, %f151, 0f00000000;
	@%p55 bra 	BB1_52;

	mov.u64 	%rd53, $str3;
	cvta.global.u64 	%rd54, %rd53;
	mov.u64 	%rd55, $str1;
	cvta.global.u64 	%rd56, %rd55;
	mov.u32 	%r111, 203;
	mov.u64 	%rd57, 0;
	mov.u64 	%rd58, 2;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd54;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd56;
	.param .b32 param2;
	st.param.b32	[param2+0], %r111;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd57;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd58;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 3

BB1_52:
	ret;
}

	// .globl	fractalRenderMainDouble
.visible .entry fractalRenderMainDouble(
	.param .u64 fractalRenderMainDouble_param_0,
	.param .u32 fractalRenderMainDouble_param_1,
	.param .align 4 .b8 fractalRenderMainDouble_param_2[8],
	.param .align 8 .b8 fractalRenderMainDouble_param_3[32],
	.param .u32 fractalRenderMainDouble_param_4,
	.param .f32 fractalRenderMainDouble_param_5,
	.param .u32 fractalRenderMainDouble_param_6
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<58>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<150>;
	.reg .f64 	%fd<150>;
	.reg .b64 	%rd<60>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r37, [fractalRenderMainDouble_param_2+4];
	ld.param.u32 	%r36, [fractalRenderMainDouble_param_2];
	ld.param.f64 	%fd41, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd40, [fractalRenderMainDouble_param_3+16];
	ld.param.f64 	%fd39, [fractalRenderMainDouble_param_3+8];
	ld.param.f64 	%fd38, [fractalRenderMainDouble_param_3];
	ld.param.u32 	%r38, [fractalRenderMainDouble_param_4];
	ld.param.f32 	%f8, [fractalRenderMainDouble_param_5];
	ld.param.u32 	%r39, [fractalRenderMainDouble_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p5, %r1, 32;
	@%p5 bra 	BB2_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r40, 59;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r40;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 4

BB2_2:
	mov.u32 	%r41, %tid.x;
	mov.u32 	%r42, %tid.y;
	mad.lo.s32 	%r43, %r1, %r42, %r41;
	shl.b32 	%r44, %r1, 2;
	and.b32  	%r45, %r43, 15;
	rem.u32 	%r46, %r43, %r44;
	sub.s32 	%r47, %r46, %r45;
	shr.u32 	%r48, %r47, 2;
	and.b32  	%r49, %r43, 3;
	add.s32 	%r50, %r48, %r49;
	div.u32 	%r51, %r43, %r44;
	shl.b32 	%r52, %r51, 2;
	bfe.u32 	%r53, %r43, 2, 2;
	add.s32 	%r54, %r52, %r53;
	mov.u32 	%r55, %ctaid.x;
	mad.lo.s32 	%r4, %r55, %r1, %r50;
	mov.u32 	%r56, %ctaid.y;
	mov.u32 	%r57, %ntid.y;
	mad.lo.s32 	%r5, %r56, %r57, %r54;
	setp.lt.u32	%p6, %r4, %r36;
	setp.lt.u32	%p7, %r5, %r37;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB2_51;
	bra.uni 	BB2_3;

BB2_3:
	setp.ge.f32	%p9, %f8, 0f3F800000;
	@%p9 bra 	BB2_5;

	mov.u64 	%rd9, $str2;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r58, 196;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r58;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 5

BB2_5:
	setp.lt.f32	%p10, %f8, 0f3F800000;
	mov.f32 	%f17, 0f00000000;
	mov.f32 	%f18, %f17;
	@%p10 bra 	BB2_49;

	abs.f32 	%f11, %f8;
	mov.b32 	 %r59, %f8;
	and.b32  	%r60, %r59, -2147483648;
	or.b32  	%r61, %r60, 1056964608;
	mov.b32 	 %f12, %r61;
	add.f32 	%f13, %f12, %f8;
	cvt.rzi.f32.f32	%f14, %f13;
	setp.gt.f32	%p11, %f11, 0f4B000000;
	selp.f32	%f16, %f8, %f14, %p11;
	setp.geu.f32	%p12, %f11, 0f3F000000;
	@%p12 bra 	BB2_8;

	cvt.rzi.f32.f32	%f16, %f8;

BB2_8:
	cvt.rzi.u32.f32	%r62, %f16;
	mov.u32 	%r63, 64;
	min.u32 	%r6, %r63, %r62;
	setp.lt.u32	%p13, %r6, 65;
	@%p13 bra 	BB2_10;

	mov.u64 	%rd15, $str10;
	cvta.global.u64 	%rd16, %rd15;
	mov.u64 	%rd17, $str1;
	cvta.global.u64 	%rd18, %rd17;
	mov.u32 	%r64, 113;
	mov.u64 	%rd19, 0;
	mov.u64 	%rd20, 2;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd16;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd18;
	.param .b32 param2;
	st.param.b32	[param2+0], %r64;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd19;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd20;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 6

BB2_10:
	setp.eq.s32	%p14, %r6, 0;
	mov.u32 	%r148, 0;
	mov.u32 	%r147, %r148;
	@%p14 bra 	BB2_48;

	cvt.rn.f64.u32	%fd3, %r4;
	cvt.rn.f64.u32	%fd4, %r5;
	ld.const.f64 	%fd5, [roots];
	ld.const.f64 	%fd6, [roots+8];
	ld.const.f64 	%fd7, [roots+16];
	ld.const.f64 	%fd8, [roots+24];
	ld.const.f64 	%fd9, [roots+32];
	ld.const.f64 	%fd10, [roots+40];
	ld.const.f64 	%fd13, [coefficients+16];
	add.f64 	%fd14, %fd13, %fd13;
	ld.const.f64 	%fd15, [coefficients+24];
	mul.f64 	%fd16, %fd15, 0d4008000000000000;
	mul.wide.u32 	%rd21, %r38, -858993459;
	shr.u64 	%rd22, %rd21, 35;
	cvt.u32.u64	%r7, %rd22;
	cvt.rn.f64.u32	%fd42, %r36;
	sub.f64 	%fd43, %fd40, %fd38;
	div.rn.f64 	%fd17, %fd43, %fd42;
	cvt.rn.f64.u32	%fd44, %r37;
	sub.f64 	%fd45, %fd41, %fd39;
	div.rn.f64 	%fd18, %fd45, %fd44;
	mov.u32 	%r134, 0;
	and.b32  	%r75, %r39, 1;
	mov.u32 	%r148, %r134;
	mov.u32 	%r147, %r6;

BB2_12:
	mov.u32 	%r10, %r147;
	mov.u32 	%r8, %r134;
	mov.u32 	%r138, 0;
	ld.param.f64 	%fd138, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd137, [fractalRenderMainDouble_param_3];
	cvt.rn.f64.u32	%fd46, %r10;
	cvt.rn.f64.u32	%fd47, %r8;
	div.rn.f64 	%fd48, %fd47, %fd46;
	add.f64 	%fd49, %fd3, %fd48;
	add.f64 	%fd50, %fd4, %fd48;
	neg.f64 	%fd51, %fd50;
	fma.rn.f64 	%fd144, %fd17, %fd49, %fd137;
	fma.rn.f64 	%fd143, %fd18, %fd51, %fd138;
	setp.eq.s32	%p15, %r38, 0;
	mov.u32 	%r137, 10;
	@%p15 bra 	BB2_24;

BB2_13:
	ld.const.f64 	%fd142, [coefficients+24];
	ld.const.f64 	%fd141, [coefficients+16];
	ld.const.f64 	%fd140, [coefficients];
	ld.const.f64 	%fd139, [coefficients+8];
	mul.f64 	%fd52, %fd143, %fd143;
	mul.f64 	%fd53, %fd144, %fd144;
	sub.f64 	%fd54, %fd53, %fd52;
	mul.f64 	%fd55, %fd144, %fd143;
	fma.rn.f64 	%fd56, %fd144, %fd143, %fd55;
	mul.f64 	%fd57, %fd144, %fd54;
	mul.f64 	%fd58, %fd143, %fd56;
	sub.f64 	%fd59, %fd57, %fd58;
	mul.f64 	%fd60, %fd144, %fd56;
	fma.rn.f64 	%fd61, %fd143, %fd54, %fd60;
	fma.rn.f64 	%fd62, %fd144, %fd139, %fd140;
	mul.f64 	%fd63, %fd56, %fd141;
	fma.rn.f64 	%fd64, %fd54, %fd141, %fd62;
	fma.rn.f64 	%fd65, %fd143, %fd139, %fd63;
	fma.rn.f64 	%fd66, %fd59, %fd142, %fd64;
	fma.rn.f64 	%fd67, %fd61, %fd142, %fd65;
	fma.rn.f64 	%fd68, %fd144, %fd14, %fd139;
	mul.f64 	%fd69, %fd56, %fd16;
	fma.rn.f64 	%fd70, %fd54, %fd16, %fd68;
	fma.rn.f64 	%fd71, %fd143, %fd14, %fd69;
	abs.f64 	%fd72, %fd70;
	abs.f64 	%fd73, %fd71;
	add.f64 	%fd74, %fd72, %fd73;
	rcp.rn.f64 	%fd75, %fd74;
	mul.f64 	%fd76, %fd66, %fd75;
	mul.f64 	%fd77, %fd67, %fd75;
	mul.f64 	%fd78, %fd70, %fd75;
	mul.f64 	%fd79, %fd71, %fd75;
	mul.f64 	%fd80, %fd79, %fd79;
	fma.rn.f64 	%fd81, %fd78, %fd78, %fd80;
	rcp.rn.f64 	%fd82, %fd81;
	mul.f64 	%fd83, %fd77, %fd79;
	fma.rn.f64 	%fd84, %fd76, %fd78, %fd83;
	mul.f64 	%fd85, %fd82, %fd84;
	mul.f64 	%fd86, %fd77, %fd78;
	mul.f64 	%fd87, %fd76, %fd79;
	sub.f64 	%fd88, %fd86, %fd87;
	mul.f64 	%fd89, %fd82, %fd88;
	sub.f64 	%fd144, %fd144, %fd85;
	sub.f64 	%fd143, %fd143, %fd89;
	add.s32 	%r138, %r138, 1;
	setp.ne.s32	%p16, %r138, %r137;
	@%p16 bra 	BB2_23;

	sub.f64 	%fd90, %fd144, %fd5;
	abs.f64 	%fd91, %fd90;
	setp.geu.f64	%p17, %fd91, 0d3F1A36E2EB1C432D;
	@%p17 bra 	BB2_16;

	sub.f64 	%fd92, %fd143, %fd6;
	abs.f64 	%fd93, %fd92;
	setp.lt.f64	%p18, %fd93, 0d3F1A36E2EB1C432D;
	mov.u32 	%r142, 1;
	@%p18 bra 	BB2_21;

BB2_16:
	sub.f64 	%fd94, %fd144, %fd7;
	abs.f64 	%fd95, %fd94;
	setp.geu.f64	%p19, %fd95, 0d3F1A36E2EB1C432D;
	@%p19 bra 	BB2_18;

	sub.f64 	%fd96, %fd143, %fd8;
	abs.f64 	%fd97, %fd96;
	setp.lt.f64	%p20, %fd97, 0d3F1A36E2EB1C432D;
	mov.u32 	%r142, 2;
	@%p20 bra 	BB2_21;

BB2_18:
	sub.f64 	%fd98, %fd144, %fd9;
	abs.f64 	%fd99, %fd98;
	mov.pred 	%p56, 0;
	setp.geu.f64	%p22, %fd99, 0d3F1A36E2EB1C432D;
	@%p22 bra 	BB2_20;

	sub.f64 	%fd100, %fd143, %fd10;
	abs.f64 	%fd101, %fd100;
	setp.lt.f64	%p56, %fd101, 0d3F1A36E2EB1C432D;

BB2_20:
	selp.b32	%r142, 3, 0, %p56;

BB2_21:
	setp.ne.s32	%p23, %r142, 0;
	@%p23 bra 	BB2_31;

	add.s32 	%r16, %r7, %r137;
	mov.u32 	%r138, %r137;
	mov.u32 	%r137, %r16;

BB2_23:
	setp.lt.u32	%p24, %r138, %r38;
	@%p24 bra 	BB2_13;

BB2_24:
	sub.f64 	%fd102, %fd144, %fd5;
	abs.f64 	%fd103, %fd102;
	setp.geu.f64	%p25, %fd103, 0d3F1A36E2EB1C432D;
	@%p25 bra 	BB2_26;

	sub.f64 	%fd104, %fd143, %fd6;
	abs.f64 	%fd105, %fd104;
	setp.lt.f64	%p26, %fd105, 0d3F1A36E2EB1C432D;
	mov.u32 	%r142, 1;
	@%p26 bra 	BB2_31;

BB2_26:
	sub.f64 	%fd106, %fd144, %fd7;
	abs.f64 	%fd107, %fd106;
	setp.geu.f64	%p27, %fd107, 0d3F1A36E2EB1C432D;
	@%p27 bra 	BB2_28;

	sub.f64 	%fd108, %fd143, %fd8;
	abs.f64 	%fd109, %fd108;
	setp.lt.f64	%p28, %fd109, 0d3F1A36E2EB1C432D;
	mov.u32 	%r142, 2;
	@%p28 bra 	BB2_31;

BB2_28:
	sub.f64 	%fd110, %fd144, %fd9;
	abs.f64 	%fd111, %fd110;
	mov.pred 	%p57, 0;
	setp.geu.f64	%p30, %fd111, 0d3F1A36E2EB1C432D;
	@%p30 bra 	BB2_30;

	sub.f64 	%fd112, %fd143, %fd10;
	abs.f64 	%fd113, %fd112;
	setp.lt.f64	%p57, %fd113, 0d3F1A36E2EB1C432D;

BB2_30:
	selp.b32	%r142, 3, 0, %p57;

BB2_31:
	cvt.rn.f32.u32	%f15, %r142;
	cvt.rzi.u32.f32	%r21, %f15;
	add.s32 	%r148, %r21, %r148;
	setp.gt.u32	%p31, %r8, 9;
	@%p31 bra 	BB2_33;

	add.u64 	%rd23, %SP, 0;
	cvta.to.local.u64 	%rd24, %rd23;
	mul.wide.u32 	%rd25, %r8, 4;
	add.s64 	%rd26, %rd24, %rd25;
	st.local.u32 	[%rd26], %r21;

BB2_33:
	setp.lt.u32	%p32, %r8, 10;
	setp.eq.b32	%p33, %r75, 1;
	setp.ne.s32	%p34, %r8, 0;
	and.pred  	%p35, %p32, %p34;
	and.pred  	%p36, %p35, %p33;
	shr.u32 	%r76, %r10, 1;
	setp.eq.s32	%p37, %r8, %r76;
	or.pred  	%p38, %p36, %p37;
	add.s32 	%r134, %r8, 1;
	mov.u32 	%r147, %r10;
	@!%p38 bra 	BB2_47;
	bra.uni 	BB2_34;

BB2_34:
	div.u32 	%r77, %r148, %r134;
	cvt.rn.f64.u32	%fd27, %r77;
	setp.eq.s32	%p39, %r8, 0;
	mov.f64 	%fd149, 0d0000000000000000;
	@%p39 bra 	BB2_43;

	and.b32  	%r79, %r8, 3;
	setp.eq.s32	%p40, %r79, 0;
	mov.f64 	%fd149, 0d0000000000000000;
	mov.u32 	%r146, 0;
	@%p40 bra 	BB2_41;

	setp.eq.s32	%p41, %r79, 1;
	mov.f64 	%fd146, 0d0000000000000000;
	mov.u32 	%r144, 0;
	@%p41 bra 	BB2_40;

	setp.eq.s32	%p42, %r79, 2;
	mov.f64 	%fd145, 0d0000000000000000;
	mov.u32 	%r143, 0;
	@%p42 bra 	BB2_39;

	add.u64 	%rd27, %SP, 0;
	cvta.to.local.u64 	%rd28, %rd27;
	ld.local.u32 	%r85, [%rd28];
	cvt.rn.f64.u32	%fd118, %r85;
	sub.f64 	%fd119, %fd118, %fd27;
	fma.rn.f64 	%fd145, %fd119, %fd119, 0d0000000000000000;
	mov.u32 	%r143, 1;

BB2_39:
	add.u64 	%rd29, %SP, 0;
	cvta.to.local.u64 	%rd30, %rd29;
	mul.wide.u32 	%rd31, %r143, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.local.u32 	%r86, [%rd32];
	cvt.rn.f64.u32	%fd120, %r86;
	sub.f64 	%fd121, %fd120, %fd27;
	fma.rn.f64 	%fd146, %fd121, %fd121, %fd145;
	add.s32 	%r144, %r143, 1;

BB2_40:
	add.u64 	%rd33, %SP, 0;
	cvta.to.local.u64 	%rd34, %rd33;
	mul.wide.u32 	%rd35, %r144, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.local.u32 	%r87, [%rd36];
	cvt.rn.f64.u32	%fd122, %r87;
	sub.f64 	%fd123, %fd122, %fd27;
	fma.rn.f64 	%fd149, %fd123, %fd123, %fd146;
	add.s32 	%r146, %r144, 1;

BB2_41:
	add.u64 	%rd37, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd37;
	setp.lt.u32	%p43, %r8, 4;
	@%p43 bra 	BB2_43;

BB2_42:
	mul.wide.u32 	%rd38, %r146, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.u32 	%r88, [%rd39];
	cvt.rn.f64.u32	%fd124, %r88;
	sub.f64 	%fd125, %fd124, %fd27;
	fma.rn.f64 	%fd126, %fd125, %fd125, %fd149;
	add.s32 	%r89, %r146, 1;
	mul.wide.u32 	%rd40, %r89, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.local.u32 	%r90, [%rd41];
	cvt.rn.f64.u32	%fd127, %r90;
	sub.f64 	%fd128, %fd127, %fd27;
	fma.rn.f64 	%fd129, %fd128, %fd128, %fd126;
	add.s32 	%r91, %r146, 2;
	mul.wide.u32 	%rd42, %r91, 4;
	add.s64 	%rd43, %rd1, %rd42;
	ld.local.u32 	%r92, [%rd43];
	cvt.rn.f64.u32	%fd130, %r92;
	sub.f64 	%fd131, %fd130, %fd27;
	fma.rn.f64 	%fd132, %fd131, %fd131, %fd129;
	add.s32 	%r93, %r146, 3;
	mul.wide.u32 	%rd44, %r93, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.local.u32 	%r94, [%rd45];
	cvt.rn.f64.u32	%fd133, %r94;
	sub.f64 	%fd134, %fd133, %fd27;
	fma.rn.f64 	%fd149, %fd134, %fd134, %fd132;
	add.s32 	%r146, %r146, 4;
	setp.lt.u32	%p44, %r146, %r8;
	@%p44 bra 	BB2_42;

BB2_43:
	add.s32 	%r95, %r8, -1;
	cvt.rn.f64.u32	%fd135, %r95;
	div.rn.f64 	%fd136, %fd149, %fd135;
	div.rn.f64 	%fd37, %fd136, %fd27;
	setp.ne.s32	%p45, %r8, 1;
	@%p45 bra 	BB2_45;

	// inline asm
	activemask.b32 %r96;
	// inline asm
	add.u64 	%rd46, %SP, 0;
	cvta.to.local.u64 	%rd47, %rd46;
	ld.local.v2.u32 	{%r98, %r99}, [%rd47];
	setp.eq.s32	%p46, %r98, %r99;
	vote.sync.all.pred 	%p47, %p46, %r96;
	mov.u32 	%r147, 2;
	@%p47 bra 	BB2_47;

BB2_45:
	// inline asm
	activemask.b32 %r103;
	// inline asm
	setp.lt.f64	%p48, %fd37, 0d3F847AE140000000;
	vote.sync.all.pred 	%p49, %p48, %r103;
	mov.u32 	%r147, %r134;
	@%p49 bra 	BB2_47;

	// inline asm
	activemask.b32 %r105;
	// inline asm
	setp.le.f64	%p50, %fd37, 0d3FF0000000000000;
	vote.sync.all.pred 	%p51, %p50, %r105;
	setp.ge.u32	%p52, %r8, %r76;
	and.pred  	%p53, %p51, %p52;
	selp.b32	%r147, %r134, %r10, %p53;

BB2_47:
	setp.lt.u32	%p54, %r134, %r147;
	@%p54 bra 	BB2_12;

BB2_48:
	cvt.rn.f32.u32	%f17, %r147;
	div.u32 	%r108, %r148, %r147;
	cvt.rn.f32.u32	%f18, %r108;

BB2_49:
	mov.u32 	%r132, %ntid.x;
	mov.u32 	%r131, %tid.x;
	mov.u32 	%r130, %tid.y;
	mad.lo.s32 	%r129, %r132, %r130, %r131;
	shl.b32 	%r128, %r132, 2;
	ld.param.u64 	%rd59, [fractalRenderMainDouble_param_0];
	ld.param.u32 	%r127, [fractalRenderMainDouble_param_1];
	div.u32 	%r126, %r129, %r128;
	bfe.u32 	%r125, %r129, 2, 2;
	shl.b32 	%r124, %r126, 2;
	add.s32 	%r123, %r124, %r125;
	mov.u32 	%r122, %ntid.y;
	mov.u32 	%r121, %ctaid.y;
	mad.lo.s32 	%r120, %r121, %r122, %r123;
	and.b32  	%r119, %r129, 15;
	rem.u32 	%r118, %r129, %r128;
	sub.s32 	%r117, %r118, %r119;
	and.b32  	%r116, %r129, 3;
	shr.u32 	%r115, %r117, 2;
	add.s32 	%r114, %r115, %r116;
	mov.u32 	%r113, %ctaid.x;
	mad.lo.s32 	%r112, %r113, %r132, %r114;
	mul.lo.s32 	%r109, %r120, %r127;
	cvt.u64.u32	%rd48, %r109;
	cvta.to.global.u64 	%rd49, %rd59;
	add.s64 	%rd50, %rd49, %rd48;
	mul.wide.u32 	%rd51, %r112, 16;
	add.s64 	%rd52, %rd50, %rd51;
	st.global.f32 	[%rd52], %f18;
	st.global.f32 	[%rd52+4], %f17;
	mov.u32 	%r110, 0;
	st.global.u32 	[%rd52+12], %r110;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd52+8], %rs1;
	setp.gt.f32	%p55, %f17, 0f00000000;
	@%p55 bra 	BB2_51;

	mov.u64 	%rd53, $str3;
	cvta.global.u64 	%rd54, %rd53;
	mov.u64 	%rd55, $str1;
	cvta.global.u64 	%rd56, %rd55;
	mov.u32 	%r111, 203;
	mov.u64 	%rd57, 0;
	mov.u64 	%rd58, 2;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd54;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd56;
	.param .b32 param2;
	st.param.b32	[param2+0], %r111;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd57;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd58;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 7

BB2_51:
	ret;
}

	// .globl	fractalRenderAdvancedFloat
.visible .entry fractalRenderAdvancedFloat(
	.param .u64 fractalRenderAdvancedFloat_param_0,
	.param .u32 fractalRenderAdvancedFloat_param_1,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_2[8],
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_3[16],
	.param .u32 fractalRenderAdvancedFloat_param_4,
	.param .f32 fractalRenderAdvancedFloat_param_5,
	.param .u32 fractalRenderAdvancedFloat_param_6,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_7[16],
	.param .u64 fractalRenderAdvancedFloat_param_8,
	.param .u32 fractalRenderAdvancedFloat_param_9,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot3[56];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<137>;
	.reg .b16 	%rs<17>;
	.reg .f32 	%f<442>;
	.reg .b32 	%r<261>;
	.reg .f64 	%fd<62>;
	.reg .b64 	%rd<116>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r69, [fractalRenderAdvancedFloat_param_2+4];
	ld.param.u32 	%r68, [fractalRenderAdvancedFloat_param_2];
	ld.param.f32 	%f111, [fractalRenderAdvancedFloat_param_3+12];
	ld.param.f32 	%f110, [fractalRenderAdvancedFloat_param_3+8];
	ld.param.f32 	%f109, [fractalRenderAdvancedFloat_param_3+4];
	ld.param.f32 	%f108, [fractalRenderAdvancedFloat_param_3];
	ld.param.u32 	%r70, [fractalRenderAdvancedFloat_param_4];
	ld.param.f32 	%f411, [fractalRenderAdvancedFloat_param_5];
	ld.param.u32 	%r71, [fractalRenderAdvancedFloat_param_6];
	ld.param.f32 	%f116, [fractalRenderAdvancedFloat_param_7+12];
	ld.param.f32 	%f115, [fractalRenderAdvancedFloat_param_7+8];
	ld.param.f32 	%f114, [fractalRenderAdvancedFloat_param_7+4];
	ld.param.f32 	%f113, [fractalRenderAdvancedFloat_param_7];
	ld.param.u64 	%rd4, [fractalRenderAdvancedFloat_param_8];
	ld.param.u32 	%r72, [fractalRenderAdvancedFloat_param_9];
	ld.param.u32 	%r74, [fractalRenderAdvancedFloat_param_10+4];
	ld.param.u32 	%r73, [fractalRenderAdvancedFloat_param_10];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p9, %r1, 32;
	@%p9 bra 	BB3_2;

	mov.u64 	%rd5, $str;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, $str1;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r75, 59;
	mov.u64 	%rd9, 0;
	mov.u64 	%rd10, 2;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b32 param2;
	st.param.b32	[param2+0], %r75;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 8

BB3_2:
	mov.u32 	%r76, %tid.x;
	mov.u32 	%r77, %tid.y;
	mad.lo.s32 	%r78, %r1, %r77, %r76;
	shl.b32 	%r79, %r1, 2;
	and.b32  	%r80, %r78, 15;
	rem.u32 	%r81, %r78, %r79;
	sub.s32 	%r82, %r81, %r80;
	shr.u32 	%r83, %r82, 2;
	and.b32  	%r84, %r78, 3;
	add.s32 	%r85, %r83, %r84;
	div.u32 	%r86, %r78, %r79;
	shl.b32 	%r87, %r86, 2;
	bfe.u32 	%r88, %r78, 2, 2;
	add.s32 	%r89, %r87, %r88;
	mov.u32 	%r90, %ctaid.x;
	mad.lo.s32 	%r4, %r90, %r1, %r85;
	mov.u32 	%r91, %ctaid.y;
	mov.u32 	%r92, %ntid.y;
	mad.lo.s32 	%r5, %r91, %r92, %r89;
	setp.lt.u32	%p10, %r4, %r68;
	setp.gt.u32	%p11, %r69, %r5;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB3_118;
	bra.uni 	BB3_3;

BB3_3:
	and.b32  	%r93, %r71, 52;
	mov.u16 	%rs15, 0;
	setp.ne.s32	%p13, %r93, 52;
	@%p13 bra 	BB3_4;

	setp.gt.f32	%p14, %f411, 0f00000000;
	@%p14 bra 	BB3_7;

	mov.u64 	%rd11, $str6;
	cvta.global.u64 	%rd12, %rd11;
	mov.u64 	%rd13, $str1;
	cvta.global.u64 	%rd14, %rd13;
	mov.u32 	%r94, 237;
	mov.u64 	%rd15, 0;
	mov.u64 	%rd16, 2;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd14;
	.param .b32 param2;
	st.param.b32	[param2+0], %r94;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd15;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd16;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 9

BB3_7:
	and.b32  	%r95, %r4, -8;
	cvt.rn.f32.u32	%f117, %r95;
	and.b32  	%r96, %r5, -4;
	cvt.rn.f32.u32	%f118, %r96;
	cvt.rn.f32.u32	%f119, %r73;
	sub.f32 	%f120, %f119, %f117;
	cvt.rn.f32.u32	%f121, %r74;
	sub.f32 	%f122, %f121, %f118;
	mul.f32 	%f123, %f122, %f122;
	fma.rn.f32 	%f124, %f120, %f120, %f123;
	sqrt.rn.f32 	%f125, %f124;
	ld.global.f32 	%f126, [pixelRealWidthInCm];
	mul.f32 	%f127, %f125, %f126;
	ld.global.f32 	%f128, [screenDistance];
	div.rn.f32 	%f1, %f127, %f128;
	abs.f32 	%f2, %f1;
	setp.leu.f32	%p15, %f2, 0f3F800000;
	mov.f32 	%f410, %f2;
	@%p15 bra 	BB3_9;

	rcp.rn.f32 	%f410, %f2;

BB3_9:
	mul.rn.f32 	%f129, %f410, %f410;
	mov.f32 	%f130, 0fC0B59883;
	mov.f32 	%f131, 0fBF52C7EA;
	fma.rn.f32 	%f132, %f129, %f131, %f130;
	mov.f32 	%f133, 0fC0D21907;
	fma.rn.f32 	%f134, %f132, %f129, %f133;
	mul.f32 	%f135, %f129, %f134;
	mul.f32 	%f136, %f410, %f135;
	add.f32 	%f137, %f129, 0f41355DC0;
	mov.f32 	%f138, 0f41E6BD60;
	fma.rn.f32 	%f139, %f137, %f129, %f138;
	mov.f32 	%f140, 0f419D92C8;
	fma.rn.f32 	%f141, %f139, %f129, %f140;
	rcp.rn.f32 	%f142, %f141;
	fma.rn.f32 	%f143, %f136, %f142, %f410;
	mov.f32 	%f144, 0f3FC90FDB;
	sub.f32 	%f145, %f144, %f143;
	setp.gt.f32	%p16, %f2, 0f3F800000;
	selp.f32	%f146, %f145, %f143, %p16;
	mov.b32 	 %r97, %f146;
	mov.b32 	 %r98, %f1;
	and.b32  	%r99, %r98, -2147483648;
	or.b32  	%r100, %r97, %r99;
	mov.b32 	 %f147, %r100;
	setp.gtu.f32	%p17, %f2, 0f7F800000;
	selp.f32	%f148, %f146, %f147, %p17;
	mul.f32 	%f149, %f148, 0f43340000;
	div.rn.f32 	%f5, %f149, 0f40490FDB;
	setp.ge.f32	%p18, %f5, 0f00000000;
	@%p18 bra 	BB3_11;

	mov.u64 	%rd17, $str7;
	cvta.global.u64 	%rd18, %rd17;
	mov.u64 	%rd19, $str1;
	cvta.global.u64 	%rd20, %rd19;
	mov.u32 	%r101, 247;
	mov.u64 	%rd21, 0;
	mov.u64 	%rd22, 2;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd18;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd20;
	.param .b32 param2;
	st.param.b32	[param2+0], %r101;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd21;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd22;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 10

BB3_11:
	setp.lt.f32	%p19, %f411, 0f3F800000;
	mul.f32 	%f150, %f411, 0f40B00000;
	selp.f32	%f151, %f150, 0f40B00000, %p19;
	add.f32 	%f152, %f151, 0fC2700000;
	rcp.rn.f32 	%f153, %f152;
	mov.f32 	%f154, 0fC2700000;
	div.rn.f32 	%f155, %f154, %f152;
	fma.rn.f32 	%f156, %f5, %f153, %f155;
	mul.f32 	%f411, %f156, %f411;
	setp.gtu.f32	%p20, %f5, %f151;
	@%p20 bra 	BB3_12;
	bra.uni 	BB3_13;

BB3_12:
	mov.u16 	%rs14, %rs15;
	bra.uni 	BB3_14;

BB3_4:
	mov.u16 	%rs14, %rs15;
	bra.uni 	BB3_14;

BB3_13:
	cvt.f64.f32	%fd13, %f411;
	mov.f64 	%fd14, 0d3FF0000000000000;
	max.f64 	%fd15, %fd14, %fd13;
	cvt.rn.f32.f64	%f411, %fd15;
	mov.u16 	%rs14, 1;

BB3_14:
	and.b32  	%r102, %r71, 8;
	setp.eq.s32	%p21, %r102, 0;
	mov.f32 	%f438, 0f00000000;
	@%p21 bra 	BB3_15;

	sub.s32 	%r103, %r69, %r5;
	cvt.rn.f32.u32	%f159, %r103;
	cvt.rn.f32.u32	%f160, %r68;
	cvt.rn.f32.u32	%f161, %r4;
	div.rn.f32 	%f162, %f161, %f160;
	cvt.rn.f32.u32	%f163, %r69;
	div.rn.f32 	%f164, %f159, %f163;
	sub.f32 	%f165, %f110, %f108;
	sub.f32 	%f166, %f111, %f109;
	fma.rn.f32 	%f167, %f165, %f162, %f108;
	fma.rn.f32 	%f168, %f166, %f164, %f109;
	sub.f32 	%f169, %f167, %f113;
	sub.f32 	%f170, %f168, %f114;
	sub.f32 	%f171, %f115, %f113;
	div.rn.f32 	%f172, %f169, %f171;
	sub.f32 	%f173, %f116, %f114;
	div.rn.f32 	%f174, %f170, %f173;
	mul.f32 	%f13, %f160, %f172;
	mul.f32 	%f175, %f163, %f174;
	sub.f32 	%f14, %f163, %f175;
	abs.f32 	%f176, %f13;
	mov.b32 	 %r104, %f13;
	and.b32  	%r105, %r104, -2147483648;
	or.b32  	%r106, %r105, 1056964608;
	mov.b32 	 %f177, %r106;
	add.f32 	%f178, %f13, %f177;
	cvt.rzi.f32.f32	%f179, %f178;
	setp.gt.f32	%p22, %f176, 0f4B000000;
	selp.f32	%f412, %f13, %f179, %p22;
	setp.geu.f32	%p23, %f176, 0f3F000000;
	@%p23 bra 	BB3_18;

	cvt.rzi.f32.f32	%f412, %f13;

BB3_18:
	cvt.rzi.s32.f32	%r8, %f412;
	mov.b32 	 %r107, %f14;
	and.b32  	%r108, %r107, -2147483648;
	or.b32  	%r109, %r108, 1056964608;
	mov.b32 	 %f180, %r109;
	add.f32 	%f181, %f14, %f180;
	cvt.rzi.f32.f32	%f182, %f181;
	abs.f32 	%f183, %f14;
	setp.gt.f32	%p24, %f183, 0f4B000000;
	selp.f32	%f413, %f14, %f182, %p24;
	setp.geu.f32	%p25, %f183, 0f3F000000;
	@%p25 bra 	BB3_20;

	cvt.rzi.f32.f32	%f413, %f14;

BB3_20:
	add.s32 	%r110, %r68, -2;
	setp.lt.u32	%p26, %r8, %r110;
	setp.gt.s32	%p27, %r8, 1;
	and.pred  	%p28, %p27, %p26;
	cvt.rzi.s32.f32	%r111, %f413;
	setp.gt.s32	%p29, %r111, 1;
	and.pred  	%p30, %p28, %p29;
	add.s32 	%r112, %r69, -2;
	setp.lt.u32	%p31, %r111, %r112;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f437, %f438;
	@!%p32 bra 	BB3_22;
	bra.uni 	BB3_21;

BB3_21:
	cvt.rmi.f32.f32	%f186, %f13;
	cvt.rzi.u32.f32	%r113, %f186;
	cvt.rmi.f32.f32	%f187, %f14;
	cvt.rzi.u32.f32	%r114, %f187;
	cvt.rn.f32.u32	%f188, %r113;
	sub.f32 	%f189, %f13, %f188;
	cvt.rn.f32.u32	%f190, %r114;
	sub.f32 	%f191, %f14, %f190;
	mul.lo.s32 	%r115, %r114, %r72;
	cvt.u64.u32	%rd23, %r115;
	cvta.to.global.u64 	%rd24, %rd4;
	add.s64 	%rd25, %rd24, %rd23;
	mul.wide.u32 	%rd26, %r113, 16;
	add.s64 	%rd27, %rd25, %rd26;
	add.s32 	%r116, %r113, 1;
	mul.wide.u32 	%rd28, %r116, 16;
	add.s64 	%rd29, %rd25, %rd28;
	add.s32 	%r117, %r114, 1;
	mul.lo.s32 	%r118, %r117, %r72;
	cvt.u64.u32	%rd30, %r118;
	add.s64 	%rd31, %rd24, %rd30;
	add.s64 	%rd32, %rd31, %rd26;
	add.s64 	%rd33, %rd31, %rd28;
	mov.f32 	%f192, 0f3F800000;
	sub.f32 	%f193, %f192, %f189;
	ld.global.f32 	%f194, [%rd27];
	ld.global.f32 	%f195, [%rd29];
	mul.f32 	%f196, %f189, %f195;
	fma.rn.f32 	%f197, %f194, %f193, %f196;
	sub.f32 	%f198, %f192, %f191;
	ld.global.f32 	%f199, [%rd32];
	ld.global.f32 	%f200, [%rd33];
	mul.f32 	%f201, %f189, %f200;
	fma.rn.f32 	%f202, %f193, %f199, %f201;
	mul.f32 	%f203, %f191, %f202;
	fma.rn.f32 	%f438, %f198, %f197, %f203;
	ld.global.f32 	%f204, [%rd27+4];
	ld.global.f32 	%f205, [%rd29+4];
	mul.f32 	%f206, %f189, %f205;
	fma.rn.f32 	%f207, %f193, %f204, %f206;
	ld.global.f32 	%f208, [%rd32+4];
	ld.global.f32 	%f209, [%rd33+4];
	mul.f32 	%f210, %f189, %f209;
	fma.rn.f32 	%f211, %f193, %f208, %f210;
	mul.f32 	%f212, %f191, %f211;
	fma.rn.f32 	%f437, %f198, %f207, %f212;
	cvt.f64.f32	%fd16, %f437;
	setp.geu.f64	%p33, %fd16, 0d3FB999999999999A;
	selp.u16	%rs15, 1, 0, %p33;
	bra.uni 	BB3_22;

BB3_15:
	mov.f32 	%f437, %f438;

BB3_22:
	setp.eq.s16	%p34, %rs15, 0;
	@%p34 bra 	BB3_70;

	shr.u32 	%r119, %r71, 5;
	and.b32  	%r120, %r119, 1;
	setp.eq.b32	%p35, %r120, 1;
	not.pred 	%p36, %p35;
	setp.eq.s16	%p37, %rs14, 0;
	mov.f32 	%f425, 0f00000000;
	mov.u16 	%rs16, 1;
	or.pred  	%p38, %p37, %p36;
	@%p38 bra 	BB3_114;

	setp.lt.f32	%p39, %f411, 0f3F800000;
	mov.f32 	%f425, 0f00000000;
	mov.f32 	%f427, %f425;
	@%p39 bra 	BB3_69;

	abs.f32 	%f216, %f411;
	mov.b32 	 %r121, %f411;
	and.b32  	%r122, %r121, -2147483648;
	or.b32  	%r123, %r122, 1056964608;
	mov.b32 	 %f217, %r123;
	add.f32 	%f218, %f411, %f217;
	cvt.rzi.f32.f32	%f219, %f218;
	setp.gt.f32	%p40, %f216, 0f4B000000;
	selp.f32	%f416, %f411, %f219, %p40;
	setp.geu.f32	%p41, %f216, 0f3F000000;
	@%p41 bra 	BB3_27;

	cvt.rzi.f32.f32	%f416, %f411;

BB3_27:
	cvt.rzi.u32.f32	%r124, %f416;
	mov.u32 	%r125, 64;
	min.u32 	%r242, %r125, %r124;
	cvt.rn.f32.u32	%f220, %r68;
	sub.f32 	%f221, %f110, %f108;
	div.rn.f32 	%f28, %f221, %f220;
	cvt.rn.f32.u32	%f222, %r69;
	sub.f32 	%f223, %f111, %f109;
	div.rn.f32 	%f29, %f223, %f222;
	setp.lt.u32	%p42, %r242, 65;
	@%p42 bra 	BB3_29;

	mov.u64 	%rd34, $str10;
	cvta.global.u64 	%rd35, %rd34;
	mov.u64 	%rd36, $str1;
	cvta.global.u64 	%rd37, %rd36;
	mov.u32 	%r126, 113;
	mov.u64 	%rd38, 0;
	mov.u64 	%rd39, 2;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd35;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd37;
	.param .b32 param2;
	st.param.b32	[param2+0], %r126;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd38;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd39;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 11

BB3_29:
	setp.eq.s32	%p43, %r242, 0;
	cvt.rn.f32.u32	%f425, %r242;
	mov.u32 	%r243, 0;
	@%p43 bra 	BB3_30;

	cvt.rn.f32.u32	%f31, %r4;
	cvt.rn.f32.u32	%f32, %r5;
	ld.const.f64 	%fd17, [roots];
	cvt.rn.f32.f64	%f33, %fd17;
	ld.const.f64 	%fd18, [roots+8];
	cvt.rn.f32.f64	%f34, %fd18;
	ld.const.f64 	%fd19, [roots+16];
	cvt.rn.f32.f64	%f35, %fd19;
	ld.const.f64 	%fd20, [roots+24];
	cvt.rn.f32.f64	%f36, %fd20;
	ld.const.f64 	%fd21, [roots+32];
	cvt.rn.f32.f64	%f37, %fd21;
	ld.const.f64 	%fd22, [roots+40];
	cvt.rn.f32.f64	%f38, %fd22;
	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	mul.wide.u32 	%rd40, %r70, -858993459;
	shr.u64 	%rd41, %rd40, 35;
	cvt.u32.u64	%r10, %rd41;
	mov.u32 	%r130, 0;
	mov.u32 	%r229, %r130;
	mov.u32 	%r243, %r130;

BB3_32:
	mov.u32 	%r13, %r242;
	mov.u32 	%r11, %r229;
	ld.param.f32 	%f409, [fractalRenderAdvancedFloat_param_3];
	ld.param.f32 	%f406, [fractalRenderAdvancedFloat_param_3+12];
	cvt.rn.f32.u32	%f224, %r11;
	div.rn.f32 	%f225, %f224, %f425;
	add.f32 	%f226, %f31, %f225;
	add.f32 	%f227, %f32, %f225;
	neg.f32 	%f228, %f227;
	fma.rn.f32 	%f419, %f28, %f226, %f409;
	fma.rn.f32 	%f418, %f29, %f228, %f406;
	setp.eq.s32	%p44, %r70, 0;
	mov.u32 	%r232, 10;
	mov.u32 	%r233, %r130;
	@%p44 bra 	BB3_44;

BB3_33:
	mul.f32 	%f229, %f418, %f418;
	mul.f32 	%f230, %f419, %f419;
	sub.f32 	%f231, %f230, %f229;
	mul.f32 	%f232, %f419, %f418;
	fma.rn.f32 	%f233, %f419, %f418, %f232;
	mul.f32 	%f234, %f419, %f231;
	mul.f32 	%f235, %f418, %f233;
	sub.f32 	%f236, %f234, %f235;
	mul.f32 	%f237, %f419, %f233;
	fma.rn.f32 	%f238, %f418, %f231, %f237;
	cvt.f64.f32	%fd23, %f419;
	cvt.f64.f32	%fd24, %f418;
	fma.rn.f64 	%fd25, %fd23, %fd1, %fd2;
	cvt.f64.f32	%fd26, %f231;
	cvt.f64.f32	%fd27, %f233;
	mul.f64 	%fd28, %fd27, %fd3;
	fma.rn.f64 	%fd29, %fd26, %fd3, %fd25;
	fma.rn.f64 	%fd30, %fd24, %fd1, %fd28;
	cvt.f64.f32	%fd31, %f236;
	cvt.f64.f32	%fd32, %f238;
	fma.rn.f64 	%fd33, %fd31, %fd5, %fd29;
	fma.rn.f64 	%fd34, %fd32, %fd5, %fd30;
	cvt.rn.f32.f64	%f239, %fd33;
	cvt.rn.f32.f64	%f240, %fd34;
	fma.rn.f64 	%fd35, %fd23, %fd4, %fd1;
	mul.f64 	%fd36, %fd27, %fd6;
	fma.rn.f64 	%fd37, %fd26, %fd6, %fd35;
	fma.rn.f64 	%fd38, %fd24, %fd4, %fd36;
	cvt.rn.f32.f64	%f241, %fd37;
	cvt.rn.f32.f64	%f242, %fd38;
	abs.f32 	%f243, %f241;
	abs.f32 	%f244, %f242;
	add.f32 	%f245, %f243, %f244;
	rcp.rn.f32 	%f246, %f245;
	mul.f32 	%f247, %f239, %f246;
	mul.f32 	%f248, %f240, %f246;
	mul.f32 	%f249, %f246, %f241;
	mul.f32 	%f250, %f246, %f242;
	mul.f32 	%f251, %f250, %f250;
	fma.rn.f32 	%f252, %f249, %f249, %f251;
	rcp.rn.f32 	%f253, %f252;
	mul.f32 	%f254, %f248, %f250;
	fma.rn.f32 	%f255, %f247, %f249, %f254;
	mul.f32 	%f256, %f253, %f255;
	mul.f32 	%f257, %f248, %f249;
	mul.f32 	%f258, %f247, %f250;
	sub.f32 	%f259, %f257, %f258;
	mul.f32 	%f260, %f253, %f259;
	sub.f32 	%f419, %f419, %f256;
	sub.f32 	%f418, %f418, %f260;
	add.s32 	%r233, %r233, 1;
	setp.ne.s32	%p45, %r233, %r232;
	@%p45 bra 	BB3_43;

	sub.f32 	%f261, %f419, %f33;
	abs.f32 	%f262, %f261;
	setp.geu.f32	%p46, %f262, 0f38D1B717;
	@%p46 bra 	BB3_36;

	sub.f32 	%f263, %f418, %f34;
	abs.f32 	%f264, %f263;
	setp.lt.f32	%p47, %f264, 0f38D1B717;
	mov.u32 	%r237, 1;
	@%p47 bra 	BB3_41;

BB3_36:
	sub.f32 	%f265, %f419, %f35;
	abs.f32 	%f266, %f265;
	setp.geu.f32	%p48, %f266, 0f38D1B717;
	@%p48 bra 	BB3_38;

	sub.f32 	%f267, %f418, %f36;
	abs.f32 	%f268, %f267;
	setp.lt.f32	%p49, %f268, 0f38D1B717;
	mov.u32 	%r237, 2;
	@%p49 bra 	BB3_41;

BB3_38:
	sub.f32 	%f269, %f419, %f37;
	abs.f32 	%f270, %f269;
	mov.pred 	%p133, 0;
	setp.geu.f32	%p51, %f270, 0f38D1B717;
	@%p51 bra 	BB3_40;

	sub.f32 	%f271, %f418, %f38;
	abs.f32 	%f272, %f271;
	setp.lt.f32	%p133, %f272, 0f38D1B717;

BB3_40:
	selp.b32	%r237, 3, 0, %p133;

BB3_41:
	setp.ne.s32	%p52, %r237, 0;
	@%p52 bra 	BB3_51;

	add.s32 	%r19, %r10, %r232;
	mov.u32 	%r233, %r232;
	mov.u32 	%r232, %r19;

BB3_43:
	setp.lt.u32	%p53, %r233, %r70;
	@%p53 bra 	BB3_33;

BB3_44:
	sub.f32 	%f273, %f419, %f33;
	abs.f32 	%f274, %f273;
	setp.geu.f32	%p54, %f274, 0f38D1B717;
	@%p54 bra 	BB3_46;

	sub.f32 	%f275, %f418, %f34;
	abs.f32 	%f276, %f275;
	setp.lt.f32	%p55, %f276, 0f38D1B717;
	mov.u32 	%r237, 1;
	@%p55 bra 	BB3_51;

BB3_46:
	sub.f32 	%f277, %f419, %f35;
	abs.f32 	%f278, %f277;
	setp.geu.f32	%p56, %f278, 0f38D1B717;
	@%p56 bra 	BB3_48;

	sub.f32 	%f279, %f418, %f36;
	abs.f32 	%f280, %f279;
	setp.lt.f32	%p57, %f280, 0f38D1B717;
	mov.u32 	%r237, 2;
	@%p57 bra 	BB3_51;

BB3_48:
	sub.f32 	%f281, %f419, %f37;
	abs.f32 	%f282, %f281;
	mov.pred 	%p134, 0;
	setp.geu.f32	%p59, %f282, 0f38D1B717;
	@%p59 bra 	BB3_50;

	sub.f32 	%f283, %f418, %f38;
	abs.f32 	%f284, %f283;
	setp.lt.f32	%p134, %f284, 0f38D1B717;

BB3_50:
	selp.b32	%r237, 3, 0, %p134;

BB3_51:
	cvt.rn.f32.u32	%f285, %r237;
	cvt.rzi.u32.f32	%r24, %f285;
	add.s32 	%r243, %r24, %r243;
	setp.gt.u32	%p60, %r11, 9;
	@%p60 bra 	BB3_53;

	add.u64 	%rd42, %SP, 0;
	cvta.to.local.u64 	%rd43, %rd42;
	mul.wide.u32 	%rd44, %r11, 4;
	add.s64 	%rd45, %rd43, %rd44;
	st.local.u32 	[%rd45], %r24;

BB3_53:
	ld.param.u32 	%r225, [fractalRenderAdvancedFloat_param_6];
	setp.lt.u32	%p61, %r11, 10;
	and.b32  	%r137, %r225, 1;
	setp.eq.b32	%p62, %r137, 1;
	setp.ne.s32	%p63, %r11, 0;
	and.pred  	%p64, %p61, %p63;
	and.pred  	%p65, %p64, %p62;
	shr.u32 	%r138, %r13, 1;
	setp.eq.s32	%p66, %r11, %r138;
	or.pred  	%p67, %p65, %p66;
	add.s32 	%r229, %r11, 1;
	mov.u32 	%r242, %r13;
	@!%p67 bra 	BB3_67;
	bra.uni 	BB3_54;

BB3_54:
	div.u32 	%r139, %r243, %r229;
	cvt.rn.f32.u32	%f48, %r139;
	setp.eq.s32	%p68, %r11, 0;
	mov.f32 	%f424, 0f00000000;
	@%p68 bra 	BB3_63;

	and.b32  	%r141, %r11, 3;
	setp.eq.s32	%p69, %r141, 0;
	mov.f32 	%f424, 0f00000000;
	mov.u32 	%r241, 0;
	@%p69 bra 	BB3_61;

	setp.eq.s32	%p70, %r141, 1;
	mov.f32 	%f421, 0f00000000;
	mov.u32 	%r239, 0;
	@%p70 bra 	BB3_60;

	setp.eq.s32	%p71, %r141, 2;
	mov.f32 	%f420, 0f00000000;
	mov.u32 	%r238, 0;
	@%p71 bra 	BB3_59;

	add.u64 	%rd46, %SP, 0;
	cvta.to.local.u64 	%rd47, %rd46;
	ld.local.u32 	%r147, [%rd47];
	cvt.rn.f32.u32	%f290, %r147;
	sub.f32 	%f291, %f290, %f48;
	fma.rn.f32 	%f420, %f291, %f291, 0f00000000;
	mov.u32 	%r238, 1;

BB3_59:
	add.u64 	%rd48, %SP, 0;
	cvta.to.local.u64 	%rd49, %rd48;
	mul.wide.u32 	%rd50, %r238, 4;
	add.s64 	%rd51, %rd49, %rd50;
	ld.local.u32 	%r148, [%rd51];
	cvt.rn.f32.u32	%f292, %r148;
	sub.f32 	%f293, %f292, %f48;
	fma.rn.f32 	%f421, %f293, %f293, %f420;
	add.s32 	%r239, %r238, 1;

BB3_60:
	add.u64 	%rd52, %SP, 0;
	cvta.to.local.u64 	%rd53, %rd52;
	mul.wide.u32 	%rd54, %r239, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.local.u32 	%r149, [%rd55];
	cvt.rn.f32.u32	%f294, %r149;
	sub.f32 	%f295, %f294, %f48;
	fma.rn.f32 	%f424, %f295, %f295, %f421;
	add.s32 	%r241, %r239, 1;

BB3_61:
	add.u64 	%rd56, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd56;
	setp.lt.u32	%p72, %r11, 4;
	@%p72 bra 	BB3_63;

BB3_62:
	mul.wide.u32 	%rd57, %r241, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.local.u32 	%r150, [%rd58];
	cvt.rn.f32.u32	%f296, %r150;
	sub.f32 	%f297, %f296, %f48;
	fma.rn.f32 	%f298, %f297, %f297, %f424;
	add.s32 	%r151, %r241, 1;
	mul.wide.u32 	%rd59, %r151, 4;
	add.s64 	%rd60, %rd1, %rd59;
	ld.local.u32 	%r152, [%rd60];
	cvt.rn.f32.u32	%f299, %r152;
	sub.f32 	%f300, %f299, %f48;
	fma.rn.f32 	%f301, %f300, %f300, %f298;
	add.s32 	%r153, %r241, 2;
	mul.wide.u32 	%rd61, %r153, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.local.u32 	%r154, [%rd62];
	cvt.rn.f32.u32	%f302, %r154;
	sub.f32 	%f303, %f302, %f48;
	fma.rn.f32 	%f304, %f303, %f303, %f301;
	add.s32 	%r155, %r241, 3;
	mul.wide.u32 	%rd63, %r155, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.local.u32 	%r156, [%rd64];
	cvt.rn.f32.u32	%f305, %r156;
	sub.f32 	%f306, %f305, %f48;
	fma.rn.f32 	%f424, %f306, %f306, %f304;
	add.s32 	%r241, %r241, 4;
	setp.lt.u32	%p73, %r241, %r11;
	@%p73 bra 	BB3_62;

BB3_63:
	add.s32 	%r157, %r11, -1;
	cvt.rn.f32.u32	%f307, %r157;
	div.rn.f32 	%f308, %f424, %f307;
	div.rn.f32 	%f58, %f308, %f48;
	setp.ne.s32	%p74, %r11, 1;
	@%p74 bra 	BB3_65;

	// inline asm
	activemask.b32 %r158;
	// inline asm
	add.u64 	%rd65, %SP, 0;
	cvta.to.local.u64 	%rd66, %rd65;
	ld.local.v2.u32 	{%r160, %r161}, [%rd66];
	setp.eq.s32	%p75, %r160, %r161;
	vote.sync.all.pred 	%p76, %p75, %r158;
	mov.u32 	%r242, 2;
	@%p76 bra 	BB3_67;

BB3_65:
	// inline asm
	activemask.b32 %r165;
	// inline asm
	setp.lt.f32	%p77, %f58, 0f3C23D70A;
	vote.sync.all.pred 	%p78, %p77, %r165;
	mov.u32 	%r242, %r229;
	@%p78 bra 	BB3_67;

	// inline asm
	activemask.b32 %r167;
	// inline asm
	setp.le.f32	%p79, %f58, 0f3F800000;
	vote.sync.all.pred 	%p80, %p79, %r167;
	setp.ge.u32	%p81, %r11, %r138;
	and.pred  	%p82, %p80, %p81;
	selp.b32	%r242, %r229, %r13, %p82;

BB3_67:
	cvt.rn.f32.u32	%f425, %r242;
	setp.lt.u32	%p83, %r229, %r242;
	@%p83 bra 	BB3_32;
	bra.uni 	BB3_68;

BB3_70:
	setp.lt.f32	%p84, %f411, 0f3F800000;
	selp.f32	%f66, 0f3F800000, %f411, %p84;
	abs.f32 	%f312, %f66;
	mov.b32 	 %r171, %f66;
	and.b32  	%r172, %r171, -2147483648;
	or.b32  	%r173, %r172, 1056964608;
	mov.b32 	 %f313, %r173;
	add.f32 	%f314, %f66, %f313;
	cvt.rzi.f32.f32	%f315, %f314;
	setp.gt.f32	%p85, %f312, 0f4B000000;
	selp.f32	%f428, %f66, %f315, %p85;
	setp.geu.f32	%p86, %f312, 0f3F000000;
	@%p86 bra 	BB3_72;

	cvt.rzi.f32.f32	%f428, %f66;

BB3_72:
	cvt.rzi.u32.f32	%r174, %f428;
	mov.u32 	%r175, 64;
	min.u32 	%r258, %r175, %r174;
	cvt.rn.f32.u32	%f316, %r68;
	sub.f32 	%f317, %f110, %f108;
	div.rn.f32 	%f70, %f317, %f316;
	cvt.rn.f32.u32	%f318, %r69;
	sub.f32 	%f319, %f111, %f109;
	div.rn.f32 	%f71, %f319, %f318;
	setp.lt.u32	%p87, %r258, 65;
	@%p87 bra 	BB3_74;

	mov.u64 	%rd67, $str10;
	cvta.global.u64 	%rd68, %rd67;
	mov.u64 	%rd69, $str1;
	cvta.global.u64 	%rd70, %rd69;
	mov.u32 	%r176, 113;
	mov.u64 	%rd71, 0;
	mov.u64 	%rd72, 2;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd68;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd70;
	.param .b32 param2;
	st.param.b32	[param2+0], %r176;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd71;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd72;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 12

BB3_74:
	setp.eq.s32	%p88, %r258, 0;
	cvt.rn.f32.u32	%f437, %r258;
	mov.u32 	%r259, 0;
	@%p88 bra 	BB3_75;

	cvt.rn.f32.u32	%f73, %r4;
	cvt.rn.f32.u32	%f74, %r5;
	ld.const.f64 	%fd39, [roots];
	cvt.rn.f32.f64	%f75, %fd39;
	ld.const.f64 	%fd40, [roots+8];
	cvt.rn.f32.f64	%f76, %fd40;
	ld.const.f64 	%fd41, [roots+16];
	cvt.rn.f32.f64	%f77, %fd41;
	ld.const.f64 	%fd42, [roots+24];
	cvt.rn.f32.f64	%f78, %fd42;
	ld.const.f64 	%fd43, [roots+32];
	cvt.rn.f32.f64	%f79, %fd43;
	ld.const.f64 	%fd44, [roots+40];
	cvt.rn.f32.f64	%f80, %fd44;
	ld.const.f64 	%fd7, [coefficients+8];
	ld.const.f64 	%fd8, [coefficients];
	ld.const.f64 	%fd9, [coefficients+16];
	add.f64 	%fd10, %fd9, %fd9;
	ld.const.f64 	%fd11, [coefficients+24];
	mul.f64 	%fd12, %fd11, 0d4008000000000000;
	mul.wide.u32 	%rd73, %r70, -858993459;
	shr.u64 	%rd74, %rd73, 35;
	cvt.u32.u64	%r39, %rd74;
	mov.u32 	%r180, 0;
	mov.u32 	%r245, %r180;
	mov.u32 	%r259, %r180;

BB3_77:
	mov.u32 	%r42, %r258;
	mov.u32 	%r40, %r245;
	ld.param.f32 	%f408, [fractalRenderAdvancedFloat_param_3+12];
	ld.param.f32 	%f407, [fractalRenderAdvancedFloat_param_3];
	cvt.rn.f32.u32	%f320, %r40;
	div.rn.f32 	%f321, %f320, %f437;
	add.f32 	%f322, %f73, %f321;
	add.f32 	%f323, %f74, %f321;
	neg.f32 	%f324, %f323;
	fma.rn.f32 	%f431, %f70, %f322, %f407;
	fma.rn.f32 	%f430, %f71, %f324, %f408;
	setp.eq.s32	%p89, %r70, 0;
	mov.u32 	%r248, 10;
	mov.u32 	%r249, %r180;
	@%p89 bra 	BB3_89;

BB3_78:
	mul.f32 	%f325, %f430, %f430;
	mul.f32 	%f326, %f431, %f431;
	sub.f32 	%f327, %f326, %f325;
	mul.f32 	%f328, %f431, %f430;
	fma.rn.f32 	%f329, %f431, %f430, %f328;
	mul.f32 	%f330, %f431, %f327;
	mul.f32 	%f331, %f430, %f329;
	sub.f32 	%f332, %f330, %f331;
	mul.f32 	%f333, %f431, %f329;
	fma.rn.f32 	%f334, %f430, %f327, %f333;
	cvt.f64.f32	%fd45, %f431;
	cvt.f64.f32	%fd46, %f430;
	fma.rn.f64 	%fd47, %fd45, %fd7, %fd8;
	cvt.f64.f32	%fd48, %f327;
	cvt.f64.f32	%fd49, %f329;
	mul.f64 	%fd50, %fd49, %fd9;
	fma.rn.f64 	%fd51, %fd48, %fd9, %fd47;
	fma.rn.f64 	%fd52, %fd46, %fd7, %fd50;
	cvt.f64.f32	%fd53, %f332;
	cvt.f64.f32	%fd54, %f334;
	fma.rn.f64 	%fd55, %fd53, %fd11, %fd51;
	fma.rn.f64 	%fd56, %fd54, %fd11, %fd52;
	cvt.rn.f32.f64	%f335, %fd55;
	cvt.rn.f32.f64	%f336, %fd56;
	fma.rn.f64 	%fd57, %fd45, %fd10, %fd7;
	mul.f64 	%fd58, %fd49, %fd12;
	fma.rn.f64 	%fd59, %fd48, %fd12, %fd57;
	fma.rn.f64 	%fd60, %fd46, %fd10, %fd58;
	cvt.rn.f32.f64	%f337, %fd59;
	cvt.rn.f32.f64	%f338, %fd60;
	abs.f32 	%f339, %f337;
	abs.f32 	%f340, %f338;
	add.f32 	%f341, %f339, %f340;
	rcp.rn.f32 	%f342, %f341;
	mul.f32 	%f343, %f335, %f342;
	mul.f32 	%f344, %f336, %f342;
	mul.f32 	%f345, %f342, %f337;
	mul.f32 	%f346, %f342, %f338;
	mul.f32 	%f347, %f346, %f346;
	fma.rn.f32 	%f348, %f345, %f345, %f347;
	rcp.rn.f32 	%f349, %f348;
	mul.f32 	%f350, %f344, %f346;
	fma.rn.f32 	%f351, %f343, %f345, %f350;
	mul.f32 	%f352, %f349, %f351;
	mul.f32 	%f353, %f344, %f345;
	mul.f32 	%f354, %f343, %f346;
	sub.f32 	%f355, %f353, %f354;
	mul.f32 	%f356, %f349, %f355;
	sub.f32 	%f431, %f431, %f352;
	sub.f32 	%f430, %f430, %f356;
	add.s32 	%r249, %r249, 1;
	setp.ne.s32	%p90, %r249, %r248;
	@%p90 bra 	BB3_88;

	sub.f32 	%f357, %f431, %f75;
	abs.f32 	%f358, %f357;
	setp.geu.f32	%p91, %f358, 0f38D1B717;
	@%p91 bra 	BB3_81;

	sub.f32 	%f359, %f430, %f76;
	abs.f32 	%f360, %f359;
	setp.lt.f32	%p92, %f360, 0f38D1B717;
	mov.u32 	%r253, 1;
	@%p92 bra 	BB3_86;

BB3_81:
	sub.f32 	%f361, %f431, %f77;
	abs.f32 	%f362, %f361;
	setp.geu.f32	%p93, %f362, 0f38D1B717;
	@%p93 bra 	BB3_83;

	sub.f32 	%f363, %f430, %f78;
	abs.f32 	%f364, %f363;
	setp.lt.f32	%p94, %f364, 0f38D1B717;
	mov.u32 	%r253, 2;
	@%p94 bra 	BB3_86;

BB3_83:
	sub.f32 	%f365, %f431, %f79;
	abs.f32 	%f366, %f365;
	mov.pred 	%p135, 0;
	setp.geu.f32	%p96, %f366, 0f38D1B717;
	@%p96 bra 	BB3_85;

	sub.f32 	%f367, %f430, %f80;
	abs.f32 	%f368, %f367;
	setp.lt.f32	%p135, %f368, 0f38D1B717;

BB3_85:
	selp.b32	%r253, 3, 0, %p135;

BB3_86:
	setp.ne.s32	%p97, %r253, 0;
	@%p97 bra 	BB3_96;

	add.s32 	%r48, %r39, %r248;
	mov.u32 	%r249, %r248;
	mov.u32 	%r248, %r48;

BB3_88:
	setp.lt.u32	%p98, %r249, %r70;
	@%p98 bra 	BB3_78;

BB3_89:
	sub.f32 	%f369, %f431, %f75;
	abs.f32 	%f370, %f369;
	setp.geu.f32	%p99, %f370, 0f38D1B717;
	@%p99 bra 	BB3_91;

	sub.f32 	%f371, %f430, %f76;
	abs.f32 	%f372, %f371;
	setp.lt.f32	%p100, %f372, 0f38D1B717;
	mov.u32 	%r253, 1;
	@%p100 bra 	BB3_96;

BB3_91:
	sub.f32 	%f373, %f431, %f77;
	abs.f32 	%f374, %f373;
	setp.geu.f32	%p101, %f374, 0f38D1B717;
	@%p101 bra 	BB3_93;

	sub.f32 	%f375, %f430, %f78;
	abs.f32 	%f376, %f375;
	setp.lt.f32	%p102, %f376, 0f38D1B717;
	mov.u32 	%r253, 2;
	@%p102 bra 	BB3_96;

BB3_93:
	sub.f32 	%f377, %f431, %f79;
	abs.f32 	%f378, %f377;
	mov.pred 	%p136, 0;
	setp.geu.f32	%p104, %f378, 0f38D1B717;
	@%p104 bra 	BB3_95;

	sub.f32 	%f379, %f430, %f80;
	abs.f32 	%f380, %f379;
	setp.lt.f32	%p136, %f380, 0f38D1B717;

BB3_95:
	selp.b32	%r253, 3, 0, %p136;

BB3_96:
	cvt.rn.f32.u32	%f381, %r253;
	cvt.rzi.u32.f32	%r53, %f381;
	add.s32 	%r259, %r53, %r259;
	setp.gt.u32	%p105, %r40, 9;
	@%p105 bra 	BB3_98;

	add.u64 	%rd75, %SP, 0;
	cvta.to.local.u64 	%rd76, %rd75;
	mul.wide.u32 	%rd77, %r40, 4;
	add.s64 	%rd78, %rd76, %rd77;
	st.local.u32 	[%rd78], %r53;

BB3_98:
	setp.lt.u32	%p106, %r40, 10;
	and.b32  	%r187, %r71, 1;
	setp.eq.b32	%p107, %r187, 1;
	setp.ne.s32	%p108, %r40, 0;
	and.pred  	%p109, %p106, %p108;
	and.pred  	%p110, %p109, %p107;
	shr.u32 	%r188, %r42, 1;
	setp.eq.s32	%p111, %r40, %r188;
	or.pred  	%p112, %p110, %p111;
	add.s32 	%r245, %r40, 1;
	mov.u32 	%r258, %r42;
	@!%p112 bra 	BB3_112;
	bra.uni 	BB3_99;

BB3_99:
	div.u32 	%r189, %r259, %r245;
	cvt.rn.f32.u32	%f90, %r189;
	setp.eq.s32	%p113, %r40, 0;
	mov.f32 	%f436, 0f00000000;
	@%p113 bra 	BB3_108;

	and.b32  	%r191, %r40, 3;
	setp.eq.s32	%p114, %r191, 0;
	mov.f32 	%f436, 0f00000000;
	mov.u32 	%r257, 0;
	@%p114 bra 	BB3_106;

	setp.eq.s32	%p115, %r191, 1;
	mov.f32 	%f433, 0f00000000;
	mov.u32 	%r255, 0;
	@%p115 bra 	BB3_105;

	setp.eq.s32	%p116, %r191, 2;
	mov.f32 	%f432, 0f00000000;
	mov.u32 	%r254, 0;
	@%p116 bra 	BB3_104;

	add.u64 	%rd79, %SP, 0;
	cvta.to.local.u64 	%rd80, %rd79;
	ld.local.u32 	%r197, [%rd80];
	cvt.rn.f32.u32	%f386, %r197;
	sub.f32 	%f387, %f386, %f90;
	fma.rn.f32 	%f432, %f387, %f387, 0f00000000;
	mov.u32 	%r254, 1;

BB3_104:
	add.u64 	%rd81, %SP, 0;
	cvta.to.local.u64 	%rd82, %rd81;
	mul.wide.u32 	%rd83, %r254, 4;
	add.s64 	%rd84, %rd82, %rd83;
	ld.local.u32 	%r198, [%rd84];
	cvt.rn.f32.u32	%f388, %r198;
	sub.f32 	%f389, %f388, %f90;
	fma.rn.f32 	%f433, %f389, %f389, %f432;
	add.s32 	%r255, %r254, 1;

BB3_105:
	add.u64 	%rd85, %SP, 0;
	cvta.to.local.u64 	%rd86, %rd85;
	mul.wide.u32 	%rd87, %r255, 4;
	add.s64 	%rd88, %rd86, %rd87;
	ld.local.u32 	%r199, [%rd88];
	cvt.rn.f32.u32	%f390, %r199;
	sub.f32 	%f391, %f390, %f90;
	fma.rn.f32 	%f436, %f391, %f391, %f433;
	add.s32 	%r257, %r255, 1;

BB3_106:
	add.u64 	%rd89, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd89;
	setp.lt.u32	%p117, %r40, 4;
	@%p117 bra 	BB3_108;

BB3_107:
	mul.wide.u32 	%rd90, %r257, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.local.u32 	%r200, [%rd91];
	cvt.rn.f32.u32	%f392, %r200;
	sub.f32 	%f393, %f392, %f90;
	fma.rn.f32 	%f394, %f393, %f393, %f436;
	add.s32 	%r201, %r257, 1;
	mul.wide.u32 	%rd92, %r201, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.local.u32 	%r202, [%rd93];
	cvt.rn.f32.u32	%f395, %r202;
	sub.f32 	%f396, %f395, %f90;
	fma.rn.f32 	%f397, %f396, %f396, %f394;
	add.s32 	%r203, %r257, 2;
	mul.wide.u32 	%rd94, %r203, 4;
	add.s64 	%rd95, %rd2, %rd94;
	ld.local.u32 	%r204, [%rd95];
	cvt.rn.f32.u32	%f398, %r204;
	sub.f32 	%f399, %f398, %f90;
	fma.rn.f32 	%f400, %f399, %f399, %f397;
	add.s32 	%r205, %r257, 3;
	mul.wide.u32 	%rd96, %r205, 4;
	add.s64 	%rd97, %rd2, %rd96;
	ld.local.u32 	%r206, [%rd97];
	cvt.rn.f32.u32	%f401, %r206;
	sub.f32 	%f402, %f401, %f90;
	fma.rn.f32 	%f436, %f402, %f402, %f400;
	add.s32 	%r257, %r257, 4;
	setp.lt.u32	%p118, %r257, %r40;
	@%p118 bra 	BB3_107;

BB3_108:
	add.s32 	%r207, %r40, -1;
	cvt.rn.f32.u32	%f403, %r207;
	div.rn.f32 	%f404, %f436, %f403;
	div.rn.f32 	%f100, %f404, %f90;
	setp.ne.s32	%p119, %r40, 1;
	@%p119 bra 	BB3_110;

	// inline asm
	activemask.b32 %r208;
	// inline asm
	add.u64 	%rd98, %SP, 0;
	cvta.to.local.u64 	%rd99, %rd98;
	ld.local.v2.u32 	{%r210, %r211}, [%rd99];
	setp.eq.s32	%p120, %r210, %r211;
	vote.sync.all.pred 	%p121, %p120, %r208;
	mov.u32 	%r258, 2;
	@%p121 bra 	BB3_112;

BB3_110:
	// inline asm
	activemask.b32 %r215;
	// inline asm
	setp.lt.f32	%p122, %f100, 0f3C23D70A;
	vote.sync.all.pred 	%p123, %p122, %r215;
	mov.u32 	%r258, %r245;
	@%p123 bra 	BB3_112;

	// inline asm
	activemask.b32 %r217;
	// inline asm
	setp.le.f32	%p124, %f100, 0f3F800000;
	vote.sync.all.pred 	%p125, %p124, %r217;
	setp.ge.u32	%p126, %r40, %r188;
	and.pred  	%p127, %p125, %p126;
	selp.b32	%r258, %r245, %r42, %p127;

BB3_112:
	cvt.rn.f32.u32	%f437, %r258;
	setp.lt.u32	%p128, %r245, %r258;
	@%p128 bra 	BB3_77;
	bra.uni 	BB3_113;

BB3_75:
	mov.u32 	%r258, %r259;

BB3_113:
	div.u32 	%r220, %r259, %r258;
	cvt.rn.f32.u32	%f438, %r220;
	mov.f32 	%f425, 0f00000000;
	mov.u16 	%rs16, 0;
	mov.f32 	%f411, %f437;
	bra.uni 	BB3_114;

BB3_30:
	mov.u32 	%r242, %r243;

BB3_68:
	div.u32 	%r170, %r243, %r242;
	cvt.rn.f32.u32	%f427, %r170;

BB3_69:
	mov.u16 	%rs16, 1;
	mul.f32 	%f309, %f437, 0f3F400000;
	add.f32 	%f437, %f309, %f425;
	mul.f32 	%f310, %f425, %f427;
	fma.rn.f32 	%f311, %f438, %f309, %f310;
	div.rn.f32 	%f438, %f311, %f437;
	mov.f32 	%f411, %f425;

BB3_114:
	ld.param.u32 	%r227, [fractalRenderAdvancedFloat_param_10+4];
	ld.param.u32 	%r226, [fractalRenderAdvancedFloat_param_10];
	setp.eq.s32	%p129, %r227, %r5;
	setp.eq.s32	%p130, %r226, %r4;
	and.pred  	%p131, %p130, %p129;
	@!%p131 bra 	BB3_116;
	bra.uni 	BB3_115;

BB3_115:
	cvt.f64.f32	%fd61, %f411;
	add.u64 	%rd100, %SP, 40;
	cvta.to.local.u64 	%rd101, %rd100;
	st.local.f64 	[%rd101], %fd61;
	cvt.u32.u16	%r221, %rs15;
	st.local.u32 	[%rd101+8], %r221;
	mov.u64 	%rd102, $str8;
	cvta.global.u64 	%rd103, %rd102;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd103;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd100;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r222, [retval0+0];
	
	//{
	}// Callseq End 13

BB3_116:
	ld.param.u32 	%r228, [fractalRenderAdvancedFloat_param_1];
	ld.param.u64 	%rd115, [fractalRenderAdvancedFloat_param_0];
	cvta.to.global.u64 	%rd104, %rd115;
	mul.lo.s32 	%r223, %r5, %r228;
	cvt.u64.u32	%rd105, %r223;
	add.s64 	%rd106, %rd104, %rd105;
	mul.wide.u32 	%rd107, %r4, 16;
	add.s64 	%rd108, %rd106, %rd107;
	st.global.f32 	[%rd108], %f438;
	st.global.f32 	[%rd108+4], %f437;
	st.global.f32 	[%rd108+12], %f425;
	st.global.u8 	[%rd108+8], %rs16;
	setp.gt.f32	%p132, %f437, 0f00000000;
	@%p132 bra 	BB3_118;

	mov.u64 	%rd109, $str9;
	cvta.global.u64 	%rd110, %rd109;
	mov.u64 	%rd111, $str1;
	cvta.global.u64 	%rd112, %rd111;
	mov.u32 	%r224, 364;
	mov.u64 	%rd113, 0;
	mov.u64 	%rd114, 2;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd110;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd112;
	.param .b32 param2;
	st.param.b32	[param2+0], %r224;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd113;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd114;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 14

BB3_118:
	ret;
}

	// .globl	fractalRenderAdvancedDouble
.visible .entry fractalRenderAdvancedDouble(
	.param .u64 fractalRenderAdvancedDouble_param_0,
	.param .u32 fractalRenderAdvancedDouble_param_1,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_2[8],
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_3[32],
	.param .u32 fractalRenderAdvancedDouble_param_4,
	.param .f32 fractalRenderAdvancedDouble_param_5,
	.param .u32 fractalRenderAdvancedDouble_param_6,
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_7[32],
	.param .u64 fractalRenderAdvancedDouble_param_8,
	.param .u32 fractalRenderAdvancedDouble_param_9,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot4[56];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<137>;
	.reg .b16 	%rs<17>;
	.reg .f32 	%f<156>;
	.reg .b32 	%r<262>;
	.reg .f64 	%fd<312>;
	.reg .b64 	%rd<116>;


	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r69, [fractalRenderAdvancedDouble_param_2+4];
	ld.param.u32 	%r68, [fractalRenderAdvancedDouble_param_2];
	ld.param.f64 	%fd78, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd77, [fractalRenderAdvancedDouble_param_3+16];
	ld.param.f64 	%fd76, [fractalRenderAdvancedDouble_param_3+8];
	ld.param.f64 	%fd75, [fractalRenderAdvancedDouble_param_3];
	ld.param.u32 	%r70, [fractalRenderAdvancedDouble_param_4];
	ld.param.f32 	%f143, [fractalRenderAdvancedDouble_param_5];
	ld.param.u32 	%r71, [fractalRenderAdvancedDouble_param_6];
	ld.param.f64 	%fd82, [fractalRenderAdvancedDouble_param_7+24];
	ld.param.f64 	%fd81, [fractalRenderAdvancedDouble_param_7+16];
	ld.param.f64 	%fd80, [fractalRenderAdvancedDouble_param_7+8];
	ld.param.f64 	%fd79, [fractalRenderAdvancedDouble_param_7];
	ld.param.u64 	%rd4, [fractalRenderAdvancedDouble_param_8];
	ld.param.u32 	%r72, [fractalRenderAdvancedDouble_param_9];
	ld.param.u32 	%r74, [fractalRenderAdvancedDouble_param_10+4];
	ld.param.u32 	%r73, [fractalRenderAdvancedDouble_param_10];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p9, %r1, 32;
	@%p9 bra 	BB4_2;

	mov.u64 	%rd5, $str;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, $str1;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r75, 59;
	mov.u64 	%rd9, 0;
	mov.u64 	%rd10, 2;
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b32 param2;
	st.param.b32	[param2+0], %r75;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 15

BB4_2:
	mov.u32 	%r76, %tid.x;
	mov.u32 	%r77, %tid.y;
	mad.lo.s32 	%r78, %r1, %r77, %r76;
	shl.b32 	%r79, %r1, 2;
	and.b32  	%r80, %r78, 15;
	rem.u32 	%r81, %r78, %r79;
	sub.s32 	%r82, %r81, %r80;
	shr.u32 	%r83, %r82, 2;
	and.b32  	%r84, %r78, 3;
	add.s32 	%r85, %r83, %r84;
	div.u32 	%r86, %r78, %r79;
	shl.b32 	%r87, %r86, 2;
	bfe.u32 	%r88, %r78, 2, 2;
	add.s32 	%r89, %r87, %r88;
	mov.u32 	%r90, %ctaid.x;
	mad.lo.s32 	%r4, %r90, %r1, %r85;
	mov.u32 	%r91, %ctaid.y;
	mov.u32 	%r92, %ntid.y;
	mad.lo.s32 	%r5, %r91, %r92, %r89;
	setp.lt.u32	%p10, %r4, %r68;
	setp.gt.u32	%p11, %r69, %r5;
	and.pred  	%p12, %p10, %p11;
	@!%p12 bra 	BB4_116;
	bra.uni 	BB4_3;

BB4_3:
	and.b32  	%r93, %r71, 52;
	mov.u16 	%rs15, 0;
	setp.ne.s32	%p13, %r93, 52;
	@%p13 bra 	BB4_4;

	setp.gt.f32	%p14, %f143, 0f00000000;
	@%p14 bra 	BB4_7;

	mov.u64 	%rd11, $str6;
	cvta.global.u64 	%rd12, %rd11;
	mov.u64 	%rd13, $str1;
	cvta.global.u64 	%rd14, %rd13;
	mov.u32 	%r94, 237;
	mov.u64 	%rd15, 0;
	mov.u64 	%rd16, 2;
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd14;
	.param .b32 param2;
	st.param.b32	[param2+0], %r94;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd15;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd16;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 16

BB4_7:
	and.b32  	%r95, %r4, -8;
	cvt.rn.f32.u32	%f41, %r95;
	and.b32  	%r96, %r5, -4;
	cvt.rn.f32.u32	%f42, %r96;
	cvt.rn.f32.u32	%f43, %r73;
	sub.f32 	%f44, %f43, %f41;
	cvt.rn.f32.u32	%f45, %r74;
	sub.f32 	%f46, %f45, %f42;
	mul.f32 	%f47, %f46, %f46;
	fma.rn.f32 	%f48, %f44, %f44, %f47;
	sqrt.rn.f32 	%f49, %f48;
	ld.global.f32 	%f50, [pixelRealWidthInCm];
	mul.f32 	%f51, %f49, %f50;
	ld.global.f32 	%f52, [screenDistance];
	div.rn.f32 	%f1, %f51, %f52;
	abs.f32 	%f2, %f1;
	setp.leu.f32	%p15, %f2, 0f3F800000;
	mov.f32 	%f142, %f2;
	@%p15 bra 	BB4_9;

	rcp.rn.f32 	%f142, %f2;

BB4_9:
	mul.rn.f32 	%f53, %f142, %f142;
	mov.f32 	%f54, 0fC0B59883;
	mov.f32 	%f55, 0fBF52C7EA;
	fma.rn.f32 	%f56, %f53, %f55, %f54;
	mov.f32 	%f57, 0fC0D21907;
	fma.rn.f32 	%f58, %f56, %f53, %f57;
	mul.f32 	%f59, %f53, %f58;
	mul.f32 	%f60, %f142, %f59;
	add.f32 	%f61, %f53, 0f41355DC0;
	mov.f32 	%f62, 0f41E6BD60;
	fma.rn.f32 	%f63, %f61, %f53, %f62;
	mov.f32 	%f64, 0f419D92C8;
	fma.rn.f32 	%f65, %f63, %f53, %f64;
	rcp.rn.f32 	%f66, %f65;
	fma.rn.f32 	%f67, %f60, %f66, %f142;
	mov.f32 	%f68, 0f3FC90FDB;
	sub.f32 	%f69, %f68, %f67;
	setp.gt.f32	%p16, %f2, 0f3F800000;
	selp.f32	%f70, %f69, %f67, %p16;
	mov.b32 	 %r97, %f70;
	mov.b32 	 %r98, %f1;
	and.b32  	%r99, %r98, -2147483648;
	or.b32  	%r100, %r97, %r99;
	mov.b32 	 %f71, %r100;
	setp.gtu.f32	%p17, %f2, 0f7F800000;
	selp.f32	%f72, %f70, %f71, %p17;
	mul.f32 	%f73, %f72, 0f43340000;
	div.rn.f32 	%f5, %f73, 0f40490FDB;
	setp.ge.f32	%p18, %f5, 0f00000000;
	@%p18 bra 	BB4_11;

	mov.u64 	%rd17, $str7;
	cvta.global.u64 	%rd18, %rd17;
	mov.u64 	%rd19, $str1;
	cvta.global.u64 	%rd20, %rd19;
	mov.u32 	%r101, 247;
	mov.u64 	%rd21, 0;
	mov.u64 	%rd22, 2;
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd18;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd20;
	.param .b32 param2;
	st.param.b32	[param2+0], %r101;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd21;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd22;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 17

BB4_11:
	setp.lt.f32	%p19, %f143, 0f3F800000;
	mul.f32 	%f74, %f143, 0f40B00000;
	selp.f32	%f75, %f74, 0f40B00000, %p19;
	add.f32 	%f76, %f75, 0fC2700000;
	rcp.rn.f32 	%f77, %f76;
	mov.f32 	%f78, 0fC2700000;
	div.rn.f32 	%f79, %f78, %f76;
	fma.rn.f32 	%f80, %f5, %f77, %f79;
	mul.f32 	%f143, %f80, %f143;
	setp.gtu.f32	%p20, %f5, %f75;
	@%p20 bra 	BB4_12;
	bra.uni 	BB4_13;

BB4_12:
	mov.u16 	%rs14, %rs15;
	bra.uni 	BB4_14;

BB4_4:
	mov.u16 	%rs14, %rs15;
	bra.uni 	BB4_14;

BB4_13:
	cvt.f64.f32	%fd83, %f143;
	mov.f64 	%fd84, 0d3FF0000000000000;
	max.f64 	%fd85, %fd84, %fd83;
	cvt.rn.f32.f64	%f143, %fd85;
	mov.u16 	%rs14, 1;

BB4_14:
	and.b32  	%r102, %r71, 8;
	setp.eq.s32	%p21, %r102, 0;
	mov.f32 	%f152, 0f00000000;
	@%p21 bra 	BB4_15;

	sub.s32 	%r103, %r69, %r5;
	cvt.rn.f64.u32	%fd86, %r103;
	cvt.rn.f64.u32	%fd87, %r68;
	cvt.rn.f64.u32	%fd88, %r4;
	div.rn.f64 	%fd89, %fd88, %fd87;
	cvt.rn.f64.u32	%fd90, %r69;
	div.rn.f64 	%fd91, %fd86, %fd90;
	sub.f64 	%fd92, %fd77, %fd75;
	sub.f64 	%fd93, %fd78, %fd76;
	fma.rn.f64 	%fd94, %fd92, %fd89, %fd75;
	fma.rn.f64 	%fd95, %fd93, %fd91, %fd76;
	sub.f64 	%fd96, %fd94, %fd79;
	sub.f64 	%fd97, %fd95, %fd80;
	sub.f64 	%fd98, %fd81, %fd79;
	div.rn.f64 	%fd99, %fd96, %fd98;
	sub.f64 	%fd100, %fd82, %fd80;
	div.rn.f64 	%fd101, %fd97, %fd100;
	cvt.rn.f32.f64	%f83, %fd99;
	cvt.rn.f32.f64	%f84, %fd101;
	cvt.rn.f32.u32	%f85, %r68;
	mul.f32 	%f9, %f85, %f83;
	cvt.rn.f32.u32	%f86, %r69;
	mul.f32 	%f87, %f86, %f84;
	sub.f32 	%f10, %f86, %f87;
	abs.f32 	%f88, %f9;
	mov.b32 	 %r104, %f9;
	and.b32  	%r105, %r104, -2147483648;
	or.b32  	%r106, %r105, 1056964608;
	mov.b32 	 %f89, %r106;
	add.f32 	%f90, %f9, %f89;
	cvt.rzi.f32.f32	%f91, %f90;
	setp.gt.f32	%p22, %f88, 0f4B000000;
	selp.f32	%f144, %f9, %f91, %p22;
	setp.geu.f32	%p23, %f88, 0f3F000000;
	@%p23 bra 	BB4_18;

	cvt.rzi.f32.f32	%f144, %f9;

BB4_18:
	cvt.rzi.s32.f32	%r8, %f144;
	mov.b32 	 %r107, %f10;
	and.b32  	%r108, %r107, -2147483648;
	or.b32  	%r109, %r108, 1056964608;
	mov.b32 	 %f92, %r109;
	add.f32 	%f93, %f10, %f92;
	cvt.rzi.f32.f32	%f94, %f93;
	abs.f32 	%f95, %f10;
	setp.gt.f32	%p24, %f95, 0f4B000000;
	selp.f32	%f145, %f10, %f94, %p24;
	setp.geu.f32	%p25, %f95, 0f3F000000;
	@%p25 bra 	BB4_20;

	cvt.rzi.f32.f32	%f145, %f10;

BB4_20:
	add.s32 	%r110, %r68, -2;
	setp.lt.u32	%p26, %r8, %r110;
	setp.gt.s32	%p27, %r8, 1;
	and.pred  	%p28, %p27, %p26;
	cvt.rzi.s32.f32	%r111, %f145;
	setp.gt.s32	%p29, %r111, 1;
	and.pred  	%p30, %p28, %p29;
	add.s32 	%r112, %r69, -2;
	setp.lt.u32	%p31, %r111, %r112;
	and.pred  	%p32, %p31, %p30;
	mov.f32 	%f147, %f152;
	@!%p32 bra 	BB4_22;
	bra.uni 	BB4_21;

BB4_21:
	cvt.rmi.f32.f32	%f98, %f9;
	cvt.rzi.u32.f32	%r113, %f98;
	cvt.rmi.f32.f32	%f99, %f10;
	cvt.rzi.u32.f32	%r114, %f99;
	cvt.rn.f32.u32	%f100, %r113;
	sub.f32 	%f101, %f9, %f100;
	cvt.rn.f32.u32	%f102, %r114;
	sub.f32 	%f103, %f10, %f102;
	mul.lo.s32 	%r115, %r114, %r72;
	cvt.u64.u32	%rd23, %r115;
	cvta.to.global.u64 	%rd24, %rd4;
	add.s64 	%rd25, %rd24, %rd23;
	mul.wide.u32 	%rd26, %r113, 16;
	add.s64 	%rd27, %rd25, %rd26;
	add.s32 	%r116, %r113, 1;
	mul.wide.u32 	%rd28, %r116, 16;
	add.s64 	%rd29, %rd25, %rd28;
	add.s32 	%r117, %r114, 1;
	mul.lo.s32 	%r118, %r117, %r72;
	cvt.u64.u32	%rd30, %r118;
	add.s64 	%rd31, %rd24, %rd30;
	add.s64 	%rd32, %rd31, %rd26;
	add.s64 	%rd33, %rd31, %rd28;
	mov.f32 	%f104, 0f3F800000;
	sub.f32 	%f105, %f104, %f101;
	ld.global.f32 	%f106, [%rd27];
	ld.global.f32 	%f107, [%rd29];
	mul.f32 	%f108, %f101, %f107;
	fma.rn.f32 	%f109, %f106, %f105, %f108;
	sub.f32 	%f110, %f104, %f103;
	ld.global.f32 	%f111, [%rd32];
	ld.global.f32 	%f112, [%rd33];
	mul.f32 	%f113, %f101, %f112;
	fma.rn.f32 	%f114, %f105, %f111, %f113;
	mul.f32 	%f115, %f103, %f114;
	fma.rn.f32 	%f152, %f110, %f109, %f115;
	ld.global.f32 	%f116, [%rd27+4];
	ld.global.f32 	%f117, [%rd29+4];
	mul.f32 	%f118, %f101, %f117;
	fma.rn.f32 	%f119, %f105, %f116, %f118;
	ld.global.f32 	%f120, [%rd32+4];
	ld.global.f32 	%f121, [%rd33+4];
	mul.f32 	%f122, %f101, %f121;
	fma.rn.f32 	%f123, %f105, %f120, %f122;
	mul.f32 	%f124, %f103, %f123;
	fma.rn.f32 	%f147, %f110, %f119, %f124;
	cvt.f64.f32	%fd102, %f147;
	setp.geu.f64	%p33, %fd102, 0d3FB999999999999A;
	selp.u16	%rs15, 1, 0, %p33;
	bra.uni 	BB4_22;

BB4_15:
	mov.f32 	%f147, %f152;

BB4_22:
	setp.eq.s16	%p34, %rs15, 0;
	@%p34 bra 	BB4_69;

	shr.u32 	%r119, %r71, 5;
	and.b32  	%r120, %r119, 1;
	setp.eq.b32	%p35, %r120, 1;
	not.pred 	%p36, %p35;
	setp.eq.s16	%p37, %rs14, 0;
	mov.f32 	%f154, 0f00000000;
	mov.u16 	%rs16, 1;
	or.pred  	%p38, %p37, %p36;
	@%p38 bra 	BB4_112;

	setp.lt.f32	%p39, %f143, 0f3F800000;
	mov.f32 	%f154, 0f00000000;
	mov.f32 	%f150, %f154;
	@%p39 bra 	BB4_68;

	abs.f32 	%f128, %f143;
	mov.b32 	 %r121, %f143;
	and.b32  	%r122, %r121, -2147483648;
	or.b32  	%r123, %r122, 1056964608;
	mov.b32 	 %f129, %r123;
	add.f32 	%f130, %f143, %f129;
	cvt.rzi.f32.f32	%f131, %f130;
	setp.gt.f32	%p40, %f128, 0f4B000000;
	selp.f32	%f148, %f143, %f131, %p40;
	setp.geu.f32	%p41, %f128, 0f3F000000;
	@%p41 bra 	BB4_27;

	cvt.rzi.f32.f32	%f148, %f143;

BB4_27:
	cvt.rzi.u32.f32	%r124, %f148;
	mov.u32 	%r125, 64;
	min.u32 	%r9, %r125, %r124;
	cvt.rn.f64.u32	%fd103, %r68;
	sub.f64 	%fd104, %fd77, %fd75;
	div.rn.f64 	%fd5, %fd104, %fd103;
	cvt.rn.f64.u32	%fd105, %r69;
	sub.f64 	%fd106, %fd78, %fd76;
	div.rn.f64 	%fd6, %fd106, %fd105;
	setp.lt.u32	%p42, %r9, 65;
	@%p42 bra 	BB4_29;

	mov.u64 	%rd34, $str10;
	cvta.global.u64 	%rd35, %rd34;
	mov.u64 	%rd36, $str1;
	cvta.global.u64 	%rd37, %rd36;
	mov.u32 	%r126, 113;
	mov.u64 	%rd38, 0;
	mov.u64 	%rd39, 2;
	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd35;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd37;
	.param .b32 param2;
	st.param.b32	[param2+0], %r126;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd38;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd39;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 18

BB4_29:
	setp.eq.s32	%p43, %r9, 0;
	mov.u32 	%r244, 0;
	mov.u32 	%r243, %r244;
	@%p43 bra 	BB4_67;

	cvt.rn.f64.u32	%fd7, %r4;
	cvt.rn.f64.u32	%fd8, %r5;
	ld.const.f64 	%fd9, [roots];
	ld.const.f64 	%fd10, [roots+8];
	ld.const.f64 	%fd11, [roots+16];
	ld.const.f64 	%fd12, [roots+24];
	ld.const.f64 	%fd13, [roots+32];
	ld.const.f64 	%fd14, [roots+40];
	ld.const.f64 	%fd15, [coefficients+8];
	ld.const.f64 	%fd16, [coefficients];
	ld.const.f64 	%fd17, [coefficients+16];
	add.f64 	%fd18, %fd17, %fd17;
	ld.const.f64 	%fd19, [coefficients+24];
	mul.f64 	%fd20, %fd19, 0d4008000000000000;
	mul.wide.u32 	%rd40, %r70, -858993459;
	shr.u64 	%rd41, %rd40, 35;
	cvt.u32.u64	%r10, %rd41;
	mov.u32 	%r130, 0;
	mov.u32 	%r230, %r130;
	mov.u32 	%r244, %r130;
	mov.u32 	%r243, %r9;

BB4_31:
	mov.u32 	%r13, %r243;
	mov.u32 	%r11, %r230;
	ld.param.f64 	%fd297, [fractalRenderAdvancedDouble_param_3];
	ld.param.f64 	%fd294, [fractalRenderAdvancedDouble_param_3+24];
	cvt.rn.f64.u32	%fd107, %r13;
	cvt.rn.f64.u32	%fd108, %r11;
	div.rn.f64 	%fd109, %fd108, %fd107;
	add.f64 	%fd110, %fd7, %fd109;
	add.f64 	%fd111, %fd8, %fd109;
	neg.f64 	%fd112, %fd111;
	fma.rn.f64 	%fd299, %fd5, %fd110, %fd297;
	fma.rn.f64 	%fd298, %fd6, %fd112, %fd294;
	setp.eq.s32	%p44, %r70, 0;
	mov.u32 	%r233, 10;
	mov.u32 	%r234, %r130;
	@%p44 bra 	BB4_43;

BB4_32:
	mul.f64 	%fd113, %fd298, %fd298;
	mul.f64 	%fd114, %fd299, %fd299;
	sub.f64 	%fd115, %fd114, %fd113;
	mul.f64 	%fd116, %fd299, %fd298;
	fma.rn.f64 	%fd117, %fd299, %fd298, %fd116;
	mul.f64 	%fd118, %fd299, %fd115;
	mul.f64 	%fd119, %fd298, %fd117;
	sub.f64 	%fd120, %fd118, %fd119;
	mul.f64 	%fd121, %fd299, %fd117;
	fma.rn.f64 	%fd122, %fd298, %fd115, %fd121;
	fma.rn.f64 	%fd123, %fd299, %fd15, %fd16;
	mul.f64 	%fd124, %fd117, %fd17;
	fma.rn.f64 	%fd125, %fd115, %fd17, %fd123;
	fma.rn.f64 	%fd126, %fd298, %fd15, %fd124;
	fma.rn.f64 	%fd127, %fd120, %fd19, %fd125;
	fma.rn.f64 	%fd128, %fd122, %fd19, %fd126;
	fma.rn.f64 	%fd129, %fd299, %fd18, %fd15;
	mul.f64 	%fd130, %fd117, %fd20;
	fma.rn.f64 	%fd131, %fd115, %fd20, %fd129;
	fma.rn.f64 	%fd132, %fd298, %fd18, %fd130;
	abs.f64 	%fd133, %fd131;
	abs.f64 	%fd134, %fd132;
	add.f64 	%fd135, %fd133, %fd134;
	rcp.rn.f64 	%fd136, %fd135;
	mul.f64 	%fd137, %fd127, %fd136;
	mul.f64 	%fd138, %fd128, %fd136;
	mul.f64 	%fd139, %fd131, %fd136;
	mul.f64 	%fd140, %fd132, %fd136;
	mul.f64 	%fd141, %fd140, %fd140;
	fma.rn.f64 	%fd142, %fd139, %fd139, %fd141;
	rcp.rn.f64 	%fd143, %fd142;
	mul.f64 	%fd144, %fd138, %fd140;
	fma.rn.f64 	%fd145, %fd137, %fd139, %fd144;
	mul.f64 	%fd146, %fd143, %fd145;
	mul.f64 	%fd147, %fd138, %fd139;
	mul.f64 	%fd148, %fd137, %fd140;
	sub.f64 	%fd149, %fd147, %fd148;
	mul.f64 	%fd150, %fd143, %fd149;
	sub.f64 	%fd299, %fd299, %fd146;
	sub.f64 	%fd298, %fd298, %fd150;
	add.s32 	%r234, %r234, 1;
	setp.ne.s32	%p45, %r234, %r233;
	@%p45 bra 	BB4_42;

	sub.f64 	%fd151, %fd299, %fd9;
	abs.f64 	%fd152, %fd151;
	setp.geu.f64	%p46, %fd152, 0d3F1A36E2EB1C432D;
	@%p46 bra 	BB4_35;

	sub.f64 	%fd153, %fd298, %fd10;
	abs.f64 	%fd154, %fd153;
	setp.lt.f64	%p47, %fd154, 0d3F1A36E2EB1C432D;
	mov.u32 	%r238, 1;
	@%p47 bra 	BB4_40;

BB4_35:
	sub.f64 	%fd155, %fd299, %fd11;
	abs.f64 	%fd156, %fd155;
	setp.geu.f64	%p48, %fd156, 0d3F1A36E2EB1C432D;
	@%p48 bra 	BB4_37;

	sub.f64 	%fd157, %fd298, %fd12;
	abs.f64 	%fd158, %fd157;
	setp.lt.f64	%p49, %fd158, 0d3F1A36E2EB1C432D;
	mov.u32 	%r238, 2;
	@%p49 bra 	BB4_40;

BB4_37:
	sub.f64 	%fd159, %fd299, %fd13;
	abs.f64 	%fd160, %fd159;
	mov.pred 	%p133, 0;
	setp.geu.f64	%p51, %fd160, 0d3F1A36E2EB1C432D;
	@%p51 bra 	BB4_39;

	sub.f64 	%fd161, %fd298, %fd14;
	abs.f64 	%fd162, %fd161;
	setp.lt.f64	%p133, %fd162, 0d3F1A36E2EB1C432D;

BB4_39:
	selp.b32	%r238, 3, 0, %p133;

BB4_40:
	setp.ne.s32	%p52, %r238, 0;
	@%p52 bra 	BB4_50;

	add.s32 	%r19, %r10, %r233;
	mov.u32 	%r234, %r233;
	mov.u32 	%r233, %r19;

BB4_42:
	setp.lt.u32	%p53, %r234, %r70;
	@%p53 bra 	BB4_32;

BB4_43:
	sub.f64 	%fd163, %fd299, %fd9;
	abs.f64 	%fd164, %fd163;
	setp.geu.f64	%p54, %fd164, 0d3F1A36E2EB1C432D;
	@%p54 bra 	BB4_45;

	sub.f64 	%fd165, %fd298, %fd10;
	abs.f64 	%fd166, %fd165;
	setp.lt.f64	%p55, %fd166, 0d3F1A36E2EB1C432D;
	mov.u32 	%r238, 1;
	@%p55 bra 	BB4_50;

BB4_45:
	sub.f64 	%fd167, %fd299, %fd11;
	abs.f64 	%fd168, %fd167;
	setp.geu.f64	%p56, %fd168, 0d3F1A36E2EB1C432D;
	@%p56 bra 	BB4_47;

	sub.f64 	%fd169, %fd298, %fd12;
	abs.f64 	%fd170, %fd169;
	setp.lt.f64	%p57, %fd170, 0d3F1A36E2EB1C432D;
	mov.u32 	%r238, 2;
	@%p57 bra 	BB4_50;

BB4_47:
	sub.f64 	%fd171, %fd299, %fd13;
	abs.f64 	%fd172, %fd171;
	mov.pred 	%p134, 0;
	setp.geu.f64	%p59, %fd172, 0d3F1A36E2EB1C432D;
	@%p59 bra 	BB4_49;

	sub.f64 	%fd173, %fd298, %fd14;
	abs.f64 	%fd174, %fd173;
	setp.lt.f64	%p134, %fd174, 0d3F1A36E2EB1C432D;

BB4_49:
	selp.b32	%r238, 3, 0, %p134;

BB4_50:
	cvt.rn.f32.u32	%f132, %r238;
	cvt.rzi.u32.f32	%r24, %f132;
	add.s32 	%r244, %r24, %r244;
	setp.gt.u32	%p60, %r11, 9;
	@%p60 bra 	BB4_52;

	add.u64 	%rd42, %SP, 0;
	cvta.to.local.u64 	%rd43, %rd42;
	mul.wide.u32 	%rd44, %r11, 4;
	add.s64 	%rd45, %rd43, %rd44;
	st.local.u32 	[%rd45], %r24;

BB4_52:
	ld.param.u32 	%r225, [fractalRenderAdvancedDouble_param_6];
	setp.lt.u32	%p61, %r11, 10;
	and.b32  	%r137, %r225, 1;
	setp.eq.b32	%p62, %r137, 1;
	setp.ne.s32	%p63, %r11, 0;
	and.pred  	%p64, %p61, %p63;
	and.pred  	%p65, %p64, %p62;
	shr.u32 	%r138, %r13, 1;
	setp.eq.s32	%p66, %r11, %r138;
	or.pred  	%p67, %p65, %p66;
	add.s32 	%r230, %r11, 1;
	mov.u32 	%r243, %r13;
	@!%p67 bra 	BB4_66;
	bra.uni 	BB4_53;

BB4_53:
	div.u32 	%r139, %r244, %r230;
	cvt.rn.f64.u32	%fd29, %r139;
	setp.eq.s32	%p68, %r11, 0;
	mov.f64 	%fd304, 0d0000000000000000;
	@%p68 bra 	BB4_62;

	and.b32  	%r141, %r11, 3;
	setp.eq.s32	%p69, %r141, 0;
	mov.f64 	%fd304, 0d0000000000000000;
	mov.u32 	%r242, 0;
	@%p69 bra 	BB4_60;

	setp.eq.s32	%p70, %r141, 1;
	mov.f64 	%fd301, 0d0000000000000000;
	mov.u32 	%r240, 0;
	@%p70 bra 	BB4_59;

	setp.eq.s32	%p71, %r141, 2;
	mov.f64 	%fd300, 0d0000000000000000;
	mov.u32 	%r239, 0;
	@%p71 bra 	BB4_58;

	add.u64 	%rd46, %SP, 0;
	cvta.to.local.u64 	%rd47, %rd46;
	ld.local.u32 	%r147, [%rd47];
	cvt.rn.f64.u32	%fd179, %r147;
	sub.f64 	%fd180, %fd179, %fd29;
	fma.rn.f64 	%fd300, %fd180, %fd180, 0d0000000000000000;
	mov.u32 	%r239, 1;

BB4_58:
	add.u64 	%rd48, %SP, 0;
	cvta.to.local.u64 	%rd49, %rd48;
	mul.wide.u32 	%rd50, %r239, 4;
	add.s64 	%rd51, %rd49, %rd50;
	ld.local.u32 	%r148, [%rd51];
	cvt.rn.f64.u32	%fd181, %r148;
	sub.f64 	%fd182, %fd181, %fd29;
	fma.rn.f64 	%fd301, %fd182, %fd182, %fd300;
	add.s32 	%r240, %r239, 1;

BB4_59:
	add.u64 	%rd52, %SP, 0;
	cvta.to.local.u64 	%rd53, %rd52;
	mul.wide.u32 	%rd54, %r240, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.local.u32 	%r149, [%rd55];
	cvt.rn.f64.u32	%fd183, %r149;
	sub.f64 	%fd184, %fd183, %fd29;
	fma.rn.f64 	%fd304, %fd184, %fd184, %fd301;
	add.s32 	%r242, %r240, 1;

BB4_60:
	add.u64 	%rd56, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd56;
	setp.lt.u32	%p72, %r11, 4;
	@%p72 bra 	BB4_62;

BB4_61:
	mul.wide.u32 	%rd57, %r242, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.local.u32 	%r150, [%rd58];
	cvt.rn.f64.u32	%fd185, %r150;
	sub.f64 	%fd186, %fd185, %fd29;
	fma.rn.f64 	%fd187, %fd186, %fd186, %fd304;
	add.s32 	%r151, %r242, 1;
	mul.wide.u32 	%rd59, %r151, 4;
	add.s64 	%rd60, %rd1, %rd59;
	ld.local.u32 	%r152, [%rd60];
	cvt.rn.f64.u32	%fd188, %r152;
	sub.f64 	%fd189, %fd188, %fd29;
	fma.rn.f64 	%fd190, %fd189, %fd189, %fd187;
	add.s32 	%r153, %r242, 2;
	mul.wide.u32 	%rd61, %r153, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.local.u32 	%r154, [%rd62];
	cvt.rn.f64.u32	%fd191, %r154;
	sub.f64 	%fd192, %fd191, %fd29;
	fma.rn.f64 	%fd193, %fd192, %fd192, %fd190;
	add.s32 	%r155, %r242, 3;
	mul.wide.u32 	%rd63, %r155, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.local.u32 	%r156, [%rd64];
	cvt.rn.f64.u32	%fd194, %r156;
	sub.f64 	%fd195, %fd194, %fd29;
	fma.rn.f64 	%fd304, %fd195, %fd195, %fd193;
	add.s32 	%r242, %r242, 4;
	setp.lt.u32	%p73, %r242, %r11;
	@%p73 bra 	BB4_61;

BB4_62:
	add.s32 	%r157, %r11, -1;
	cvt.rn.f64.u32	%fd196, %r157;
	div.rn.f64 	%fd197, %fd304, %fd196;
	div.rn.f64 	%fd39, %fd197, %fd29;
	setp.ne.s32	%p74, %r11, 1;
	@%p74 bra 	BB4_64;

	// inline asm
	activemask.b32 %r158;
	// inline asm
	add.u64 	%rd65, %SP, 0;
	cvta.to.local.u64 	%rd66, %rd65;
	ld.local.v2.u32 	{%r160, %r161}, [%rd66];
	setp.eq.s32	%p75, %r160, %r161;
	vote.sync.all.pred 	%p76, %p75, %r158;
	mov.u32 	%r243, 2;
	@%p76 bra 	BB4_66;

BB4_64:
	// inline asm
	activemask.b32 %r165;
	// inline asm
	setp.lt.f64	%p77, %fd39, 0d3F847AE140000000;
	vote.sync.all.pred 	%p78, %p77, %r165;
	mov.u32 	%r243, %r230;
	@%p78 bra 	BB4_66;

	// inline asm
	activemask.b32 %r167;
	// inline asm
	setp.le.f64	%p79, %fd39, 0d3FF0000000000000;
	vote.sync.all.pred 	%p80, %p79, %r167;
	setp.ge.u32	%p81, %r11, %r138;
	and.pred  	%p82, %p80, %p81;
	selp.b32	%r243, %r230, %r13, %p82;

BB4_66:
	setp.lt.u32	%p83, %r230, %r243;
	@%p83 bra 	BB4_31;

BB4_67:
	cvt.rn.f32.u32	%f154, %r243;
	div.u32 	%r170, %r244, %r243;
	cvt.rn.f32.u32	%f150, %r170;

BB4_68:
	mov.u16 	%rs16, 1;
	mul.f32 	%f133, %f147, 0f3F400000;
	add.f32 	%f147, %f133, %f154;
	mul.f32 	%f134, %f154, %f150;
	fma.rn.f32 	%f135, %f152, %f133, %f134;
	div.rn.f32 	%f152, %f135, %f147;
	mov.f32 	%f143, %f154;
	bra.uni 	BB4_112;

BB4_69:
	setp.lt.f32	%p84, %f143, 0f3F800000;
	selp.f32	%f30, 0f3F800000, %f143, %p84;
	abs.f32 	%f136, %f30;
	mov.b32 	 %r171, %f30;
	and.b32  	%r172, %r171, -2147483648;
	or.b32  	%r173, %r172, 1056964608;
	mov.b32 	 %f137, %r173;
	add.f32 	%f138, %f30, %f137;
	cvt.rzi.f32.f32	%f139, %f138;
	setp.gt.f32	%p85, %f136, 0f4B000000;
	selp.f32	%f151, %f30, %f139, %p85;
	setp.geu.f32	%p86, %f136, 0f3F000000;
	@%p86 bra 	BB4_71;

	cvt.rzi.f32.f32	%f151, %f30;

BB4_71:
	cvt.rzi.u32.f32	%r174, %f151;
	mov.u32 	%r175, 64;
	min.u32 	%r38, %r175, %r174;
	cvt.rn.f64.u32	%fd198, %r68;
	sub.f64 	%fd199, %fd77, %fd75;
	div.rn.f64 	%fd40, %fd199, %fd198;
	cvt.rn.f64.u32	%fd200, %r69;
	sub.f64 	%fd201, %fd78, %fd76;
	div.rn.f64 	%fd41, %fd201, %fd200;
	setp.lt.u32	%p87, %r38, 65;
	@%p87 bra 	BB4_73;

	mov.u64 	%rd67, $str10;
	cvta.global.u64 	%rd68, %rd67;
	mov.u64 	%rd69, $str1;
	cvta.global.u64 	%rd70, %rd69;
	mov.u32 	%r176, 113;
	mov.u64 	%rd71, 0;
	mov.u64 	%rd72, 2;
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd68;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd70;
	.param .b32 param2;
	st.param.b32	[param2+0], %r176;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd71;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd72;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 19

BB4_73:
	setp.eq.s32	%p88, %r38, 0;
	mov.u32 	%r260, 0;
	mov.u32 	%r259, %r260;
	@%p88 bra 	BB4_111;

	cvt.rn.f64.u32	%fd42, %r4;
	cvt.rn.f64.u32	%fd43, %r5;
	ld.const.f64 	%fd44, [roots];
	ld.const.f64 	%fd45, [roots+8];
	ld.const.f64 	%fd46, [roots+16];
	ld.const.f64 	%fd47, [roots+24];
	ld.const.f64 	%fd48, [roots+32];
	ld.const.f64 	%fd49, [roots+40];
	ld.const.f64 	%fd50, [coefficients+8];
	ld.const.f64 	%fd51, [coefficients];
	ld.const.f64 	%fd52, [coefficients+16];
	add.f64 	%fd53, %fd52, %fd52;
	ld.const.f64 	%fd54, [coefficients+24];
	mul.f64 	%fd55, %fd54, 0d4008000000000000;
	mul.wide.u32 	%rd73, %r70, -858993459;
	shr.u64 	%rd74, %rd73, 35;
	cvt.u32.u64	%r39, %rd74;
	mov.u32 	%r180, 0;
	mov.u32 	%r246, %r180;
	mov.u32 	%r260, %r180;
	mov.u32 	%r259, %r38;

BB4_75:
	mov.u32 	%r42, %r259;
	mov.u32 	%r40, %r246;
	ld.param.f64 	%fd296, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd295, [fractalRenderAdvancedDouble_param_3];
	cvt.rn.f64.u32	%fd202, %r42;
	cvt.rn.f64.u32	%fd203, %r40;
	div.rn.f64 	%fd204, %fd203, %fd202;
	add.f64 	%fd205, %fd42, %fd204;
	add.f64 	%fd206, %fd43, %fd204;
	neg.f64 	%fd207, %fd206;
	fma.rn.f64 	%fd306, %fd40, %fd205, %fd295;
	fma.rn.f64 	%fd305, %fd41, %fd207, %fd296;
	setp.eq.s32	%p89, %r70, 0;
	mov.u32 	%r249, 10;
	mov.u32 	%r250, %r180;
	@%p89 bra 	BB4_87;

BB4_76:
	mul.f64 	%fd208, %fd305, %fd305;
	mul.f64 	%fd209, %fd306, %fd306;
	sub.f64 	%fd210, %fd209, %fd208;
	mul.f64 	%fd211, %fd306, %fd305;
	fma.rn.f64 	%fd212, %fd306, %fd305, %fd211;
	mul.f64 	%fd213, %fd306, %fd210;
	mul.f64 	%fd214, %fd305, %fd212;
	sub.f64 	%fd215, %fd213, %fd214;
	mul.f64 	%fd216, %fd306, %fd212;
	fma.rn.f64 	%fd217, %fd305, %fd210, %fd216;
	fma.rn.f64 	%fd218, %fd306, %fd50, %fd51;
	mul.f64 	%fd219, %fd212, %fd52;
	fma.rn.f64 	%fd220, %fd210, %fd52, %fd218;
	fma.rn.f64 	%fd221, %fd305, %fd50, %fd219;
	fma.rn.f64 	%fd222, %fd215, %fd54, %fd220;
	fma.rn.f64 	%fd223, %fd217, %fd54, %fd221;
	fma.rn.f64 	%fd224, %fd306, %fd53, %fd50;
	mul.f64 	%fd225, %fd212, %fd55;
	fma.rn.f64 	%fd226, %fd210, %fd55, %fd224;
	fma.rn.f64 	%fd227, %fd305, %fd53, %fd225;
	abs.f64 	%fd228, %fd226;
	abs.f64 	%fd229, %fd227;
	add.f64 	%fd230, %fd228, %fd229;
	rcp.rn.f64 	%fd231, %fd230;
	mul.f64 	%fd232, %fd222, %fd231;
	mul.f64 	%fd233, %fd223, %fd231;
	mul.f64 	%fd234, %fd226, %fd231;
	mul.f64 	%fd235, %fd227, %fd231;
	mul.f64 	%fd236, %fd235, %fd235;
	fma.rn.f64 	%fd237, %fd234, %fd234, %fd236;
	rcp.rn.f64 	%fd238, %fd237;
	mul.f64 	%fd239, %fd233, %fd235;
	fma.rn.f64 	%fd240, %fd232, %fd234, %fd239;
	mul.f64 	%fd241, %fd238, %fd240;
	mul.f64 	%fd242, %fd233, %fd234;
	mul.f64 	%fd243, %fd232, %fd235;
	sub.f64 	%fd244, %fd242, %fd243;
	mul.f64 	%fd245, %fd238, %fd244;
	sub.f64 	%fd306, %fd306, %fd241;
	sub.f64 	%fd305, %fd305, %fd245;
	add.s32 	%r250, %r250, 1;
	setp.ne.s32	%p90, %r250, %r249;
	@%p90 bra 	BB4_86;

	sub.f64 	%fd246, %fd306, %fd44;
	abs.f64 	%fd247, %fd246;
	setp.geu.f64	%p91, %fd247, 0d3F1A36E2EB1C432D;
	@%p91 bra 	BB4_79;

	sub.f64 	%fd248, %fd305, %fd45;
	abs.f64 	%fd249, %fd248;
	setp.lt.f64	%p92, %fd249, 0d3F1A36E2EB1C432D;
	mov.u32 	%r254, 1;
	@%p92 bra 	BB4_84;

BB4_79:
	sub.f64 	%fd250, %fd306, %fd46;
	abs.f64 	%fd251, %fd250;
	setp.geu.f64	%p93, %fd251, 0d3F1A36E2EB1C432D;
	@%p93 bra 	BB4_81;

	sub.f64 	%fd252, %fd305, %fd47;
	abs.f64 	%fd253, %fd252;
	setp.lt.f64	%p94, %fd253, 0d3F1A36E2EB1C432D;
	mov.u32 	%r254, 2;
	@%p94 bra 	BB4_84;

BB4_81:
	sub.f64 	%fd254, %fd306, %fd48;
	abs.f64 	%fd255, %fd254;
	mov.pred 	%p135, 0;
	setp.geu.f64	%p96, %fd255, 0d3F1A36E2EB1C432D;
	@%p96 bra 	BB4_83;

	sub.f64 	%fd256, %fd305, %fd49;
	abs.f64 	%fd257, %fd256;
	setp.lt.f64	%p135, %fd257, 0d3F1A36E2EB1C432D;

BB4_83:
	selp.b32	%r254, 3, 0, %p135;

BB4_84:
	setp.ne.s32	%p97, %r254, 0;
	@%p97 bra 	BB4_94;

	add.s32 	%r48, %r39, %r249;
	mov.u32 	%r250, %r249;
	mov.u32 	%r249, %r48;

BB4_86:
	setp.lt.u32	%p98, %r250, %r70;
	@%p98 bra 	BB4_76;

BB4_87:
	sub.f64 	%fd258, %fd306, %fd44;
	abs.f64 	%fd259, %fd258;
	setp.geu.f64	%p99, %fd259, 0d3F1A36E2EB1C432D;
	@%p99 bra 	BB4_89;

	sub.f64 	%fd260, %fd305, %fd45;
	abs.f64 	%fd261, %fd260;
	setp.lt.f64	%p100, %fd261, 0d3F1A36E2EB1C432D;
	mov.u32 	%r254, 1;
	@%p100 bra 	BB4_94;

BB4_89:
	sub.f64 	%fd262, %fd306, %fd46;
	abs.f64 	%fd263, %fd262;
	setp.geu.f64	%p101, %fd263, 0d3F1A36E2EB1C432D;
	@%p101 bra 	BB4_91;

	sub.f64 	%fd264, %fd305, %fd47;
	abs.f64 	%fd265, %fd264;
	setp.lt.f64	%p102, %fd265, 0d3F1A36E2EB1C432D;
	mov.u32 	%r254, 2;
	@%p102 bra 	BB4_94;

BB4_91:
	sub.f64 	%fd266, %fd306, %fd48;
	abs.f64 	%fd267, %fd266;
	mov.pred 	%p136, 0;
	setp.geu.f64	%p104, %fd267, 0d3F1A36E2EB1C432D;
	@%p104 bra 	BB4_93;

	sub.f64 	%fd268, %fd305, %fd49;
	abs.f64 	%fd269, %fd268;
	setp.lt.f64	%p136, %fd269, 0d3F1A36E2EB1C432D;

BB4_93:
	selp.b32	%r254, 3, 0, %p136;

BB4_94:
	cvt.rn.f32.u32	%f140, %r254;
	cvt.rzi.u32.f32	%r53, %f140;
	add.s32 	%r260, %r53, %r260;
	setp.gt.u32	%p105, %r40, 9;
	@%p105 bra 	BB4_96;

	add.u64 	%rd75, %SP, 0;
	cvta.to.local.u64 	%rd76, %rd75;
	mul.wide.u32 	%rd77, %r40, 4;
	add.s64 	%rd78, %rd76, %rd77;
	st.local.u32 	[%rd78], %r53;

BB4_96:
	ld.param.u32 	%r229, [fractalRenderAdvancedDouble_param_6];
	setp.lt.u32	%p106, %r40, 10;
	and.b32  	%r187, %r229, 1;
	setp.eq.b32	%p107, %r187, 1;
	setp.ne.s32	%p108, %r40, 0;
	and.pred  	%p109, %p106, %p108;
	and.pred  	%p110, %p109, %p107;
	shr.u32 	%r188, %r42, 1;
	setp.eq.s32	%p111, %r40, %r188;
	or.pred  	%p112, %p110, %p111;
	add.s32 	%r246, %r40, 1;
	mov.u32 	%r259, %r42;
	@!%p112 bra 	BB4_110;
	bra.uni 	BB4_97;

BB4_97:
	div.u32 	%r189, %r260, %r246;
	cvt.rn.f64.u32	%fd64, %r189;
	setp.eq.s32	%p113, %r40, 0;
	mov.f64 	%fd311, 0d0000000000000000;
	@%p113 bra 	BB4_106;

	and.b32  	%r191, %r40, 3;
	setp.eq.s32	%p114, %r191, 0;
	mov.f64 	%fd311, 0d0000000000000000;
	mov.u32 	%r258, 0;
	@%p114 bra 	BB4_104;

	setp.eq.s32	%p115, %r191, 1;
	mov.f64 	%fd308, 0d0000000000000000;
	mov.u32 	%r256, 0;
	@%p115 bra 	BB4_103;

	setp.eq.s32	%p116, %r191, 2;
	mov.f64 	%fd307, 0d0000000000000000;
	mov.u32 	%r255, 0;
	@%p116 bra 	BB4_102;

	add.u64 	%rd79, %SP, 0;
	cvta.to.local.u64 	%rd80, %rd79;
	ld.local.u32 	%r197, [%rd80];
	cvt.rn.f64.u32	%fd274, %r197;
	sub.f64 	%fd275, %fd274, %fd64;
	fma.rn.f64 	%fd307, %fd275, %fd275, 0d0000000000000000;
	mov.u32 	%r255, 1;

BB4_102:
	add.u64 	%rd81, %SP, 0;
	cvta.to.local.u64 	%rd82, %rd81;
	mul.wide.u32 	%rd83, %r255, 4;
	add.s64 	%rd84, %rd82, %rd83;
	ld.local.u32 	%r198, [%rd84];
	cvt.rn.f64.u32	%fd276, %r198;
	sub.f64 	%fd277, %fd276, %fd64;
	fma.rn.f64 	%fd308, %fd277, %fd277, %fd307;
	add.s32 	%r256, %r255, 1;

BB4_103:
	add.u64 	%rd85, %SP, 0;
	cvta.to.local.u64 	%rd86, %rd85;
	mul.wide.u32 	%rd87, %r256, 4;
	add.s64 	%rd88, %rd86, %rd87;
	ld.local.u32 	%r199, [%rd88];
	cvt.rn.f64.u32	%fd278, %r199;
	sub.f64 	%fd279, %fd278, %fd64;
	fma.rn.f64 	%fd311, %fd279, %fd279, %fd308;
	add.s32 	%r258, %r256, 1;

BB4_104:
	add.u64 	%rd89, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd89;
	setp.lt.u32	%p117, %r40, 4;
	@%p117 bra 	BB4_106;

BB4_105:
	mul.wide.u32 	%rd90, %r258, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.local.u32 	%r200, [%rd91];
	cvt.rn.f64.u32	%fd280, %r200;
	sub.f64 	%fd281, %fd280, %fd64;
	fma.rn.f64 	%fd282, %fd281, %fd281, %fd311;
	add.s32 	%r201, %r258, 1;
	mul.wide.u32 	%rd92, %r201, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.local.u32 	%r202, [%rd93];
	cvt.rn.f64.u32	%fd283, %r202;
	sub.f64 	%fd284, %fd283, %fd64;
	fma.rn.f64 	%fd285, %fd284, %fd284, %fd282;
	add.s32 	%r203, %r258, 2;
	mul.wide.u32 	%rd94, %r203, 4;
	add.s64 	%rd95, %rd2, %rd94;
	ld.local.u32 	%r204, [%rd95];
	cvt.rn.f64.u32	%fd286, %r204;
	sub.f64 	%fd287, %fd286, %fd64;
	fma.rn.f64 	%fd288, %fd287, %fd287, %fd285;
	add.s32 	%r205, %r258, 3;
	mul.wide.u32 	%rd96, %r205, 4;
	add.s64 	%rd97, %rd2, %rd96;
	ld.local.u32 	%r206, [%rd97];
	cvt.rn.f64.u32	%fd289, %r206;
	sub.f64 	%fd290, %fd289, %fd64;
	fma.rn.f64 	%fd311, %fd290, %fd290, %fd288;
	add.s32 	%r258, %r258, 4;
	setp.lt.u32	%p118, %r258, %r40;
	@%p118 bra 	BB4_105;

BB4_106:
	add.s32 	%r207, %r40, -1;
	cvt.rn.f64.u32	%fd291, %r207;
	div.rn.f64 	%fd292, %fd311, %fd291;
	div.rn.f64 	%fd74, %fd292, %fd64;
	setp.ne.s32	%p119, %r40, 1;
	@%p119 bra 	BB4_108;

	// inline asm
	activemask.b32 %r208;
	// inline asm
	add.u64 	%rd98, %SP, 0;
	cvta.to.local.u64 	%rd99, %rd98;
	ld.local.v2.u32 	{%r210, %r211}, [%rd99];
	setp.eq.s32	%p120, %r210, %r211;
	vote.sync.all.pred 	%p121, %p120, %r208;
	mov.u32 	%r259, 2;
	@%p121 bra 	BB4_110;

BB4_108:
	// inline asm
	activemask.b32 %r215;
	// inline asm
	setp.lt.f64	%p122, %fd74, 0d3F847AE140000000;
	vote.sync.all.pred 	%p123, %p122, %r215;
	mov.u32 	%r259, %r246;
	@%p123 bra 	BB4_110;

	// inline asm
	activemask.b32 %r217;
	// inline asm
	setp.le.f64	%p124, %fd74, 0d3FF0000000000000;
	vote.sync.all.pred 	%p125, %p124, %r217;
	setp.ge.u32	%p126, %r40, %r188;
	and.pred  	%p127, %p125, %p126;
	selp.b32	%r259, %r246, %r42, %p127;

BB4_110:
	setp.lt.u32	%p128, %r246, %r259;
	@%p128 bra 	BB4_75;

BB4_111:
	cvt.rn.f32.u32	%f147, %r259;
	div.u32 	%r220, %r260, %r259;
	cvt.rn.f32.u32	%f152, %r220;
	mov.f32 	%f154, 0f00000000;
	mov.u16 	%rs16, 0;
	mov.f32 	%f143, %f147;

BB4_112:
	ld.param.u32 	%r227, [fractalRenderAdvancedDouble_param_10+4];
	ld.param.u32 	%r226, [fractalRenderAdvancedDouble_param_10];
	setp.eq.s32	%p129, %r227, %r5;
	setp.eq.s32	%p130, %r226, %r4;
	and.pred  	%p131, %p130, %p129;
	@!%p131 bra 	BB4_114;
	bra.uni 	BB4_113;

BB4_113:
	cvt.f64.f32	%fd293, %f143;
	add.u64 	%rd100, %SP, 40;
	cvta.to.local.u64 	%rd101, %rd100;
	st.local.f64 	[%rd101], %fd293;
	cvt.u32.u16	%r221, %rs15;
	st.local.u32 	[%rd101+8], %r221;
	mov.u64 	%rd102, $str8;
	cvta.global.u64 	%rd103, %rd102;
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd103;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd100;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r222, [retval0+0];
	
	//{
	}// Callseq End 20

BB4_114:
	ld.param.u32 	%r228, [fractalRenderAdvancedDouble_param_1];
	ld.param.u64 	%rd115, [fractalRenderAdvancedDouble_param_0];
	cvta.to.global.u64 	%rd104, %rd115;
	mul.lo.s32 	%r223, %r5, %r228;
	cvt.u64.u32	%rd105, %r223;
	add.s64 	%rd106, %rd104, %rd105;
	mul.wide.u32 	%rd107, %r4, 16;
	add.s64 	%rd108, %rd106, %rd107;
	st.global.f32 	[%rd108], %f152;
	st.global.f32 	[%rd108+4], %f147;
	st.global.f32 	[%rd108+12], %f154;
	st.global.u8 	[%rd108+8], %rs16;
	setp.gt.f32	%p132, %f147, 0f00000000;
	@%p132 bra 	BB4_116;

	mov.u64 	%rd109, $str9;
	cvta.global.u64 	%rd110, %rd109;
	mov.u64 	%rd111, $str1;
	cvta.global.u64 	%rd112, %rd111;
	mov.u32 	%r224, 364;
	mov.u64 	%rd113, 0;
	mov.u64 	%rd114, 2;
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd110;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd112;
	.param .b32 param2;
	st.param.b32	[param2+0], %r224;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd113;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd114;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 21

BB4_116:
	ret;
}

	// .globl	compose
.visible .entry compose(
	.param .u64 compose_param_0,
	.param .u32 compose_param_1,
	.param .u64 compose_param_2,
	.param .u32 compose_param_3,
	.param .u64 compose_param_4,
	.param .u32 compose_param_5,
	.param .u32 compose_param_6,
	.param .u64 compose_param_7,
	.param .u32 compose_param_8,
	.param .f32 compose_param_9
)
{
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [compose_param_0];
	ld.param.u32 	%r9, [compose_param_1];
	ld.param.u64 	%rd3, [compose_param_4];
	ld.param.u32 	%r10, [compose_param_5];
	ld.param.u32 	%r11, [compose_param_6];
	ld.param.f32 	%f6, [compose_param_9];
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r13, %r12, %r14;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %tid.y;
	mad.lo.s32 	%r2, %r15, %r16, %r17;
	setp.ge.u32	%p1, %r2, %r11;
	setp.ge.u32	%p2, %r1, %r10;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB5_14;

	cvta.to.global.u64 	%rd4, %rd2;
	mul.lo.s32 	%r18, %r2, %r9;
	cvt.u64.u32	%rd5, %r18;
	add.s64 	%rd6, %rd4, %rd5;
	mul.wide.u32 	%rd7, %r1, 16;
	add.s64 	%rd8, %rd6, %rd7;
	add.s64 	%rd1, %rd8, 12;
	ld.const.u8 	%rs1, [VISUALIZE_SAMPLE_COUNT];
	setp.eq.s16	%p4, %rs1, 0;
	@%p4 bra 	BB5_5;

	ld.global.f32 	%f7, [%rd1+-8];
	cvt.rzi.u32.f32	%r19, %f7;
	cvt.rzi.u32.f32	%r3, %f6;
	min.u32 	%r20, %r19, %r3;
	cvt.rn.f32.u32	%f8, %r20;
	cvt.rn.f32.u32	%f1, %r3;
	div.rn.f32 	%f9, %f8, %f1;
	mul.f32 	%f10, %f9, 0f437F0000;
	cvt.rzi.s32.f32	%r21, %f10;
	and.b32  	%r22, %r21, 255;
	prmt.b32 	%r23, %r22, %r22, 30212;
	prmt.b32 	%r38, %r22, %r23, 28756;
	ld.global.u8 	%rs2, [%rd1+-4];
	setp.eq.s16	%p5, %rs2, 0;
	@%p5 bra 	BB5_4;

	ld.global.f32 	%f11, [%rd1];
	cvt.rzi.u32.f32	%r24, %f11;
	min.u32 	%r25, %r24, %r3;
	cvt.rn.f32.u32	%f12, %r25;
	div.rn.f32 	%f13, %f12, %f1;
	mul.f32 	%f14, %f13, 0f437F0000;
	cvt.rzi.s32.f32	%r26, %f14;
	and.b32  	%r27, %r26, 255;
	prmt.b32 	%r28, %r27, %r27, 30212;
	prmt.b32 	%r38, %r27, %r28, 28756;

BB5_4:
	or.b32  	%r39, %r38, -16777216;
	bra.uni 	BB5_13;

BB5_5:
	ld.global.f32 	%f2, [%rd1+-12];
	abs.f32 	%f15, %f2;
	mov.b32 	 %r29, %f2;
	and.b32  	%r30, %r29, -2147483648;
	or.b32  	%r31, %r30, 1056964608;
	mov.b32 	 %f16, %r31;
	add.f32 	%f17, %f2, %f16;
	cvt.rzi.f32.f32	%f18, %f17;
	setp.gt.f32	%p6, %f15, 0f4B000000;
	selp.f32	%f19, %f2, %f18, %p6;
	setp.geu.f32	%p7, %f15, 0f3F000000;
	@%p7 bra 	BB5_7;

	cvt.rzi.f32.f32	%f19, %f2;

BB5_7:
	cvt.rzi.u32.f32	%r33, %f19;
	mov.u32 	%r39, -16776961;
	setp.eq.s32	%p8, %r33, 1;
	@%p8 bra 	BB5_13;

	setp.eq.s32	%p9, %r33, 2;
	@%p9 bra 	BB5_11;
	bra.uni 	BB5_9;

BB5_11:
	mov.u32 	%r39, -16711936;
	bra.uni 	BB5_13;

BB5_9:
	setp.ne.s32	%p10, %r33, 3;
	@%p10 bra 	BB5_12;

	mov.u32 	%r39, -65536;
	bra.uni 	BB5_13;

BB5_12:
	mov.u32 	%r39, -16777216;

BB5_13:
	shl.b32 	%r37, %r1, 2;
	sust.b.2d.b32.trap 	[%rd3, {%r37, %r2}], {%r39};

BB5_14:
	ret;
}

	// .globl	fractalRenderUnderSampled
.visible .entry fractalRenderUnderSampled(
	.param .u64 fractalRenderUnderSampled_param_0,
	.param .u32 fractalRenderUnderSampled_param_1,
	.param .u32 fractalRenderUnderSampled_param_2,
	.param .u32 fractalRenderUnderSampled_param_3,
	.param .f32 fractalRenderUnderSampled_param_4,
	.param .f32 fractalRenderUnderSampled_param_5,
	.param .f32 fractalRenderUnderSampled_param_6,
	.param .f32 fractalRenderUnderSampled_param_7,
	.param .u32 fractalRenderUnderSampled_param_8,
	.param .u32 fractalRenderUnderSampled_param_9
)
{
	.reg .pred 	%p<29>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<98>;
	.reg .b32 	%r<73>;
	.reg .f64 	%fd<47>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [fractalRenderUnderSampled_param_0];
	ld.param.u32 	%r20, [fractalRenderUnderSampled_param_1];
	ld.param.u32 	%r21, [fractalRenderUnderSampled_param_2];
	ld.param.u32 	%r22, [fractalRenderUnderSampled_param_3];
	ld.param.f32 	%f12, [fractalRenderUnderSampled_param_4];
	ld.param.f32 	%f13, [fractalRenderUnderSampled_param_5];
	ld.param.f32 	%f14, [fractalRenderUnderSampled_param_6];
	ld.param.f32 	%f15, [fractalRenderUnderSampled_param_7];
	ld.param.u32 	%r23, [fractalRenderUnderSampled_param_8];
	ld.param.u32 	%r24, [fractalRenderUnderSampled_param_9];
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %ctaid.x;
	mov.u32 	%r27, %tid.x;
	mad.lo.s32 	%r28, %r26, %r25, %r27;
	mul.lo.s32 	%r1, %r28, %r24;
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %ntid.y;
	mov.u32 	%r31, %tid.y;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	mul.lo.s32 	%r2, %r32, %r24;
	sub.s32 	%r33, %r22, %r24;
	setp.ge.u32	%p3, %r2, %r33;
	sub.s32 	%r34, %r21, %r24;
	setp.ge.u32	%p4, %r1, %r34;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB6_30;

	sub.f32 	%f16, %f14, %f12;
	cvt.rn.f32.u32	%f17, %r21;
	div.rn.f32 	%f18, %f16, %f17;
	cvt.rn.f32.u32	%f19, %r22;
	sub.f32 	%f20, %f15, %f13;
	div.rn.f32 	%f21, %f20, %f19;
	cvt.rn.f32.u32	%f22, %r1;
	fma.rn.f32 	%f95, %f22, %f18, %f12;
	cvt.rn.f32.u32	%f23, %r2;
	mul.f32 	%f24, %f23, %f21;
	sub.f32 	%f94, %f15, %f24;
	setp.eq.s32	%p6, %r23, 0;
	@%p6 bra 	BB6_14;

	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	ld.const.f64 	%fd46, [roots];
	ld.const.f64 	%fd45, [roots+8];
	ld.const.f64 	%fd44, [roots+16];
	ld.const.f64 	%fd43, [roots+24];
	ld.const.f64 	%fd42, [roots+32];
	ld.const.f64 	%fd41, [roots+40];
	mul.wide.u32 	%rd3, %r23, -858993459;
	shr.u64 	%rd4, %rd3, 35;
	cvt.u32.u64	%r3, %rd4;
	mov.u32 	%r64, 0;
	mov.u32 	%r63, 10;

BB6_3:
	mul.f32 	%f25, %f94, %f94;
	mul.f32 	%f26, %f95, %f95;
	sub.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f95, %f94;
	fma.rn.f32 	%f29, %f95, %f94, %f28;
	mul.f32 	%f30, %f95, %f27;
	mul.f32 	%f31, %f94, %f29;
	sub.f32 	%f32, %f30, %f31;
	mul.f32 	%f33, %f95, %f29;
	fma.rn.f32 	%f34, %f94, %f27, %f33;
	cvt.f64.f32	%fd25, %f95;
	cvt.f64.f32	%fd26, %f94;
	fma.rn.f64 	%fd27, %fd25, %fd1, %fd2;
	cvt.f64.f32	%fd28, %f27;
	cvt.f64.f32	%fd29, %f29;
	mul.f64 	%fd30, %fd29, %fd3;
	fma.rn.f64 	%fd31, %fd28, %fd3, %fd27;
	fma.rn.f64 	%fd32, %fd26, %fd1, %fd30;
	cvt.f64.f32	%fd33, %f32;
	cvt.f64.f32	%fd34, %f34;
	fma.rn.f64 	%fd35, %fd33, %fd5, %fd31;
	fma.rn.f64 	%fd36, %fd34, %fd5, %fd32;
	cvt.rn.f32.f64	%f35, %fd35;
	cvt.rn.f32.f64	%f36, %fd36;
	fma.rn.f64 	%fd37, %fd25, %fd4, %fd1;
	mul.f64 	%fd38, %fd29, %fd6;
	fma.rn.f64 	%fd39, %fd28, %fd6, %fd37;
	fma.rn.f64 	%fd40, %fd26, %fd4, %fd38;
	cvt.rn.f32.f64	%f37, %fd39;
	cvt.rn.f32.f64	%f38, %fd40;
	abs.f32 	%f39, %f37;
	abs.f32 	%f40, %f38;
	add.f32 	%f41, %f39, %f40;
	rcp.rn.f32 	%f42, %f41;
	mul.f32 	%f43, %f35, %f42;
	mul.f32 	%f44, %f36, %f42;
	mul.f32 	%f45, %f42, %f37;
	mul.f32 	%f46, %f42, %f38;
	mul.f32 	%f47, %f46, %f46;
	fma.rn.f32 	%f48, %f45, %f45, %f47;
	rcp.rn.f32 	%f49, %f48;
	mul.f32 	%f50, %f44, %f46;
	fma.rn.f32 	%f51, %f43, %f45, %f50;
	mul.f32 	%f52, %f49, %f51;
	mul.f32 	%f53, %f44, %f45;
	mul.f32 	%f54, %f43, %f46;
	sub.f32 	%f55, %f53, %f54;
	mul.f32 	%f56, %f49, %f55;
	sub.f32 	%f95, %f95, %f52;
	sub.f32 	%f94, %f94, %f56;
	add.s32 	%r64, %r64, 1;
	setp.ne.s32	%p7, %r64, %r63;
	@%p7 bra 	BB6_13;

	cvt.rn.f32.f64	%f57, %fd46;
	sub.f32 	%f58, %f95, %f57;
	abs.f32 	%f59, %f58;
	setp.geu.f32	%p8, %f59, 0f38D1B717;
	@%p8 bra 	BB6_6;

	cvt.rn.f32.f64	%f60, %fd45;
	sub.f32 	%f61, %f94, %f60;
	abs.f32 	%f62, %f61;
	setp.lt.f32	%p9, %f62, 0f38D1B717;
	mov.u32 	%r68, 1;
	@%p9 bra 	BB6_11;

BB6_6:
	cvt.rn.f32.f64	%f63, %fd44;
	sub.f32 	%f64, %f95, %f63;
	abs.f32 	%f65, %f64;
	setp.geu.f32	%p10, %f65, 0f38D1B717;
	@%p10 bra 	BB6_8;

	cvt.rn.f32.f64	%f66, %fd43;
	sub.f32 	%f67, %f94, %f66;
	abs.f32 	%f68, %f67;
	setp.lt.f32	%p11, %f68, 0f38D1B717;
	mov.u32 	%r68, 2;
	@%p11 bra 	BB6_11;

BB6_8:
	cvt.rn.f32.f64	%f69, %fd42;
	sub.f32 	%f70, %f95, %f69;
	abs.f32 	%f71, %f70;
	mov.pred 	%p28, 0;
	setp.geu.f32	%p13, %f71, 0f38D1B717;
	@%p13 bra 	BB6_10;

	cvt.rn.f32.f64	%f72, %fd41;
	sub.f32 	%f73, %f94, %f72;
	abs.f32 	%f74, %f73;
	setp.lt.f32	%p28, %f74, 0f38D1B717;

BB6_10:
	selp.b32	%r68, 3, 0, %p28;

BB6_11:
	setp.ne.s32	%p14, %r68, 0;
	@%p14 bra 	BB6_21;

	add.s32 	%r9, %r3, %r63;
	mov.u32 	%r64, %r63;
	mov.u32 	%r63, %r9;

BB6_13:
	setp.lt.u32	%p15, %r64, %r23;
	@%p15 bra 	BB6_3;
	bra.uni 	BB6_15;

BB6_14:
	ld.const.f64 	%fd46, [roots];
	ld.const.f64 	%fd45, [roots+8];
	ld.const.f64 	%fd44, [roots+16];
	ld.const.f64 	%fd43, [roots+24];
	ld.const.f64 	%fd42, [roots+32];
	ld.const.f64 	%fd41, [roots+40];

BB6_15:
	cvt.rn.f32.f64	%f75, %fd46;
	sub.f32 	%f76, %f95, %f75;
	abs.f32 	%f77, %f76;
	setp.geu.f32	%p16, %f77, 0f38D1B717;
	@%p16 bra 	BB6_17;

	cvt.rn.f32.f64	%f78, %fd45;
	sub.f32 	%f79, %f94, %f78;
	abs.f32 	%f80, %f79;
	setp.lt.f32	%p17, %f80, 0f38D1B717;
	mov.u32 	%r68, 1;
	@%p17 bra 	BB6_21;

BB6_17:
	cvt.rn.f32.f64	%f81, %fd44;
	sub.f32 	%f82, %f95, %f81;
	abs.f32 	%f83, %f82;
	setp.geu.f32	%p18, %f83, 0f38D1B717;
	@%p18 bra 	BB6_19;

	cvt.rn.f32.f64	%f84, %fd43;
	sub.f32 	%f85, %f94, %f84;
	abs.f32 	%f86, %f85;
	setp.lt.f32	%p19, %f86, 0f38D1B717;
	mov.u32 	%r68, 2;
	@%p19 bra 	BB6_21;

BB6_19:
	cvt.rn.f32.f64	%f87, %fd42;
	sub.f32 	%f88, %f95, %f87;
	cvt.rn.f32.f64	%f89, %fd41;
	sub.f32 	%f9, %f94, %f89;
	abs.f32 	%f90, %f88;
	mov.u32 	%r68, 0;
	setp.geu.f32	%p20, %f90, 0f38D1B717;
	@%p20 bra 	BB6_21;

	abs.f32 	%f91, %f9;
	setp.lt.f32	%p21, %f91, 0f38D1B717;
	selp.b32	%r68, 3, 0, %p21;

BB6_21:
	setp.eq.s32	%p22, %r24, 0;
	@%p22 bra 	BB6_30;

	cvt.rn.f32.u32	%f92, %r68;
	cvt.rzi.u32.f32	%r46, %f92;
	mul.lo.s32 	%r52, %r2, %r20;
	cvt.u64.u32	%rd5, %r52;
	cvta.to.global.u64 	%rd6, %rd2;
	add.s64 	%rd7, %rd6, %rd5;
	cvt.rn.f32.u32	%f93, %r24;
	rcp.rn.f32 	%f10, %f93;
	cvt.rn.f32.u32	%f11, %r46;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd1, %rd7, %rd8;
	and.b32  	%r45, %r24, 3;
	mov.u32 	%r69, 1;
	mov.u32 	%r72, 0;
	setp.eq.s32	%p23, %r45, 0;
	@%p23 bra 	BB6_28;

	setp.eq.s32	%p24, %r45, 1;
	mov.u32 	%r70, %r72;
	@%p24 bra 	BB6_27;

	setp.eq.s32	%p25, %r45, 2;
	@%p25 bra 	BB6_26;

	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	mov.u32 	%r59, 0;
	st.global.u32 	[%rd1+12], %r59;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd1+8], %rs1;
	mov.u32 	%r69, 2;

BB6_26:
	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	mov.u32 	%r60, 0;
	st.global.u32 	[%rd1+12], %r60;
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd1+8], %rs2;
	mov.u32 	%r70, %r69;

BB6_27:
	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	st.global.u32 	[%rd1+12], %r72;
	mov.u16 	%rs3, 0;
	st.global.u8 	[%rd1+8], %rs3;
	add.s32 	%r72, %r70, 1;

BB6_28:
	setp.lt.u32	%p26, %r24, 4;
	@%p26 bra 	BB6_30;

BB6_29:
	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	mov.u32 	%r62, 0;
	st.global.u32 	[%rd1+12], %r62;
	mov.u16 	%rs4, 0;
	st.global.u8 	[%rd1+8], %rs4;
	add.s32 	%r72, %r72, 4;
	setp.lt.u32	%p27, %r72, %r24;
	@%p27 bra 	BB6_29;

BB6_30:
	ret;
}

	// .globl	debug
.visible .entry debug(

)
{



	ret;
}


