[02/04 23:12:14      0s] 
[02/04 23:12:14      0s] Cadence Innovus(TM) Implementation System.
[02/04 23:12:14      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/04 23:12:14      0s] 
[02/04 23:12:14      0s] Version:	v23.13-s082_1, built Wed Nov 13 13:42:48 PST 2024
[02/04 23:12:14      0s] Options:	
[02/04 23:12:14      0s] Date:		Tue Feb  4 23:12:14 2025
[02/04 23:12:14      0s] Host:		cadencea19 (x86_64 w/Linux 4.18.0-305.el8.x86_64) (16cores*24cpus*12th Gen Intel(R) Core(TM) i9-12900K 30720KB)
[02/04 23:12:14      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[02/04 23:12:14      0s] 
[02/04 23:12:14      0s] License:
[02/04 23:12:14      0s] 		[23:12:14.447849] Configured Lic search path (23.02-s006): 5280@172.16.201.225

[02/04 23:12:14      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[02/04 23:12:14      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/04 23:12:39      9s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.13-s082_1 (64bit) 11/13/2024 13:42 (Linux 3.10.0-693.el7.x86_64)
[02/04 23:12:43     10s] @(#)CDS: NanoRoute 23.13-s082_1 NR241029-2256/23_13-UB (database version 18.20.652) {superthreading v2.20}
[02/04 23:12:43     10s] @(#)CDS: AAE 23.13-s019 (64bit) 11/13/2024 (Linux 3.10.0-693.el7.x86_64)
[02/04 23:12:43     10s] @(#)CDS: CTE 23.13-s028_1 () Nov 11 2024 03:58:52 ( )
[02/04 23:12:43     10s] @(#)CDS: SYNTECH 23.13-s009_1 () Oct 30 2024 09:17:13 ( )
[02/04 23:12:43     10s] @(#)CDS: CPE v23.13-s062
[02/04 23:12:43     10s] @(#)CDS: IQuantus/TQuantus 23.1.1-s235 (64bit) Fri Sep 27 22:21:33 PDT 2024 (Linux 3.10.0-693.el7.x86_64)
[02/04 23:12:43     10s] @(#)CDS: OA 22.61-p018 Fri Oct 18 10:45:49 2024
[02/04 23:12:43     10s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[02/04 23:12:43     10s] @(#)CDS: RCDB 11.15.0
[02/04 23:12:43     10s] @(#)CDS: STYLUS 23.14-s002_1 (09/11/2024 13:54 PDT)
[02/04 23:12:43     10s] @(#)CDS: IntegrityPlanner-23.13-16927 (23.13) (2024-10-14 10:21:59+0800)
[02/04 23:12:43     10s] @(#)CDS: SYNTHESIS_ENGINE 23.13-s072
[02/04 23:12:43     10s] Create and set the environment variable TMPDIR to /home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO.

[02/04 23:12:43     10s] Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.
[02/04 23:12:46     12s] Info: Process UID = 94434 / e66708bf-186a-4a2d-a5c2-309a068f6ad1 / L1mSnZxvH0
[02/04 23:12:46     12s] 
[02/04 23:12:46     12s] **INFO:  MMMC transition support version v31-84 
[02/04 23:12:46     12s] 
[02/04 23:12:46     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/04 23:12:46     12s] <CMD> suppressMessage ENCEXT-2799
[02/04 23:12:46     12s] <CMD> getVersion
[02/04 23:12:47     12s] [INFO] Loading PVS 24.10 fill procedures
[02/04 23:12:47     12s] <CMD> win
[02/04 23:17:47     27s] <CMD> set init_gnd_net VSS
[02/04 23:17:47     27s] <CMD> set init_lef_file {../lib/gsclib045_tech.lef ../lib/gsclib045_macro.lef}
[02/04 23:17:47     27s] <CMD> set init_verilog ../script/syn.v
[02/04 23:17:47     27s] <CMD> set init_mmmc_file ../Default.view
[02/04 23:17:47     27s] <CMD> set init_pwr_net VDD
[02/04 23:17:47     27s] <CMD> init_design
[02/04 23:17:47     27s] #% Begin Load MMMC data ... (date=02/04 23:17:47, mem=1891.1M)
[02/04 23:17:47     27s] #% End Load MMMC data ... (date=02/04 23:17:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1891.9M, current mem=1891.9M)
[02/04 23:17:47     27s] 
[02/04 23:17:47     27s] Loading LEF file ../lib/gsclib045_tech.lef ...
[02/04 23:17:47     27s] Set DBUPerIGU to M2 pitch 400.
[02/04 23:17:47     27s] 
[02/04 23:17:47     27s] Loading LEF file ../lib/gsclib045_macro.lef ...
[02/04 23:17:47     27s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/04 23:17:47     27s] Type 'man IMPLF-200' for more detail.
[02/04 23:17:48     27s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[02/04 23:17:48     27s] Loading view definition file from ../Default.view
[02/04 23:17:48     27s] Reading MAX timing library '/home/siddhanth/PD_project_CNN/lib/slow.lib' ...
[02/04 23:17:48     27s] Read 477 cells in library 'gpdk045bc' 
[02/04 23:17:48     27s] Reading MIN timing library '/home/siddhanth/PD_project_CNN/lib/fast.lib' ...
[02/04 23:17:49     28s] Read 477 cells in library 'gpdk045wc' 
[02/04 23:17:49     28s] Ending "PreSetAnalysisView" (total cpu=0:00:00.9, real=0:00:01.0, peak res=1984.5M, current mem=1912.7M)
[02/04 23:17:49     28s] *** End library_loading (cpu=0.02min, real=0.02min, mem=44.0M, fe_cpu=0.47min, fe_real=5.58min, fe_mem=1830.0M) ***
[02/04 23:17:49     28s] #% Begin Load netlist data ... (date=02/04 23:17:49, mem=1912.7M)
[02/04 23:17:49     28s] *** Begin netlist parsing (mem=1830.0M) ***
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
[02/04 23:17:49     28s] Type 'man IMPVL-159' for more detail.
[02/04 23:17:49     28s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/04 23:17:49     28s] To increase the message display limit, refer to the product command reference manual.
[02/04 23:17:49     28s] Created 477 new cells from 2 timing libraries.
[02/04 23:17:49     28s] Reading netlist ...
[02/04 23:17:49     28s] Backslashed names will retain backslash and a trailing blank character.
[02/04 23:17:49     28s] Reading verilog netlist '../script/syn.v'
[02/04 23:17:49     28s] 
[02/04 23:17:49     28s] *** Memory Usage v#2 (Current mem = 1848.996M, initial mem = 847.488M) ***
[02/04 23:17:49     28s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=1849.0M) ***
[02/04 23:17:49     28s] #% End Load netlist data ... (date=02/04 23:17:49, total cpu=0:00:00.3, real=0:00:00.0, peak res=1948.1M, current mem=1948.1M)
[02/04 23:17:49     28s] Top level cell is CONV_ACC.
[02/04 23:17:50     28s] Hooked 954 DB cells to tlib cells.
[02/04 23:17:50     28s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1955.8M, current mem=1955.8M)
[02/04 23:17:50     28s] Starting recursive module instantiation check.
[02/04 23:17:50     28s] No recursion found.
[02/04 23:17:50     28s] Building hierarchical netlist for Cell CONV_ACC ...
[02/04 23:17:50     28s] ***** UseNewTieNetMode *****.
[02/04 23:17:51     29s] *** Netlist is unique.
[02/04 23:17:51     29s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[02/04 23:17:51     29s] ** info: there are 1063 modules.
[02/04 23:17:51     29s] ** info: there are 47221 stdCell insts.
[02/04 23:17:51     29s] ** info: there are 47221 stdCell insts with at least one signal pin.
[02/04 23:17:51     29s] 
[02/04 23:17:51     29s] *** Memory Usage v#2 (Current mem = 1920.910M, initial mem = 847.488M) ***
[02/04 23:17:51     29s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/04 23:17:51     29s] Type 'man IMPFP-3961' for more detail.
[02/04 23:17:51     29s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/04 23:17:51     29s] Type 'man IMPFP-3961' for more detail.
[02/04 23:17:51     29s] Start create_tracks
[02/04 23:17:51     29s] Extraction setup Started for TopCell CONV_ACC 
[02/04 23:17:51     29s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/04 23:17:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/04 23:17:51     29s] Type 'man IMPEXT-2773' for more detail.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/04 23:17:51     29s] Type 'man IMPEXT-2773' for more detail.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/04 23:17:51     29s] Type 'man IMPEXT-2773' for more detail.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/04 23:17:51     29s] Type 'man IMPEXT-2773' for more detail.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/04 23:17:51     29s] Type 'man IMPEXT-2773' for more detail.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/04 23:17:51     29s] Type 'man IMPEXT-2773' for more detail.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/04 23:17:51     29s] Type 'man IMPEXT-2773' for more detail.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/04 23:17:51     29s] Type 'man IMPEXT-2773' for more detail.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/04 23:17:51     29s] Type 'man IMPEXT-2773' for more detail.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/04 23:17:51     29s] Type 'man IMPEXT-2773' for more detail.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M10 and M11 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/04 23:17:51     29s] Type 'man IMPEXT-2773' for more detail.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0736 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/04 23:17:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M11 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/04 23:17:51     29s] Summary of Active RC-Corners : 
[02/04 23:17:51     29s]  
[02/04 23:17:51     29s]  Analysis View: Setup
[02/04 23:17:51     29s]     RC-Corner Name        : default_rc_corner
[02/04 23:17:51     29s]     RC-Corner Index       : 0
[02/04 23:17:51     29s]     RC-Corner Temperature : 25 Celsius
[02/04 23:17:51     29s]     RC-Corner Cap Table   : ''
[02/04 23:17:51     29s]     RC-Corner PreRoute Res Factor         : 1
[02/04 23:17:51     29s]     RC-Corner PreRoute Cap Factor         : 1
[02/04 23:17:51     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/04 23:17:51     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/04 23:17:51     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/04 23:17:51     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[02/04 23:17:51     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[02/04 23:17:51     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/04 23:17:51     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/04 23:17:51     29s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/04 23:17:51     29s]  
[02/04 23:17:51     29s]  Analysis View: Hold
[02/04 23:17:51     29s]     RC-Corner Name        : default_rc_corner
[02/04 23:17:51     29s]     RC-Corner Index       : 0
[02/04 23:17:51     29s]     RC-Corner Temperature : 25 Celsius
[02/04 23:17:51     29s]     RC-Corner Cap Table   : ''
[02/04 23:17:51     29s]     RC-Corner PreRoute Res Factor         : 1
[02/04 23:17:51     29s]     RC-Corner PreRoute Cap Factor         : 1
[02/04 23:17:51     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/04 23:17:51     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/04 23:17:51     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/04 23:17:51     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[02/04 23:17:51     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[02/04 23:17:51     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/04 23:17:51     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/04 23:17:51     29s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/04 23:17:51     29s] eee: RC Grid memory allocated = 152592 (34 X 34 X 11 X 12b)
[02/04 23:17:51     29s] Updating RC Grid density data for preRoute extraction ...
[02/04 23:17:51     29s] eee: pegSigSF=1.070000
[02/04 23:17:51     29s] Initializing multi-corner resistance tables ...
[02/04 23:17:51     29s] eee: Grid unit RC data computation started
[02/04 23:17:51     29s] eee: Grid unit RC data computation completed
[02/04 23:17:51     29s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/04 23:17:51     29s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/04 23:17:51     29s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/04 23:17:51     29s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/04 23:17:51     29s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/04 23:17:51     29s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/04 23:17:51     29s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/04 23:17:51     29s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/04 23:17:51     29s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/04 23:17:51     29s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/04 23:17:51     29s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/04 23:17:51     29s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:17:51     29s] eee: LAM-FP: thresh=1 ; dimX=2925.552632 ; dimY=2925.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[02/04 23:17:51     29s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/04 23:17:51     29s] eee: NetCapCache creation started. (Current Mem: 2082.980M) 
[02/04 23:17:51     29s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2082.980M) 
[02/04 23:17:51     29s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(555.855000, 555.750000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (33 X 33)
[02/04 23:17:51     29s] eee: Metal Layers Info:
[02/04 23:17:51     29s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:17:51     29s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/04 23:17:51     29s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:17:51     29s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.000 |   1.23 | H | 0 |  1 |
[02/04 23:17:51     29s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:17:51     29s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:17:51     29s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:17:51     29s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:17:51     29s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:17:51     29s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:17:51     29s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.000 |   0.27 | V | 0 |  1 |
[02/04 23:17:51     29s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.000 |   0.27 | H | 0 |  1 |
[02/04 23:17:51     29s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.000 |   0.10 | V | 0 |  1 |
[02/04 23:17:51     29s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  0.000 |   0.10 | H | 0 |  1 |
[02/04 23:17:51     29s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:17:51     29s] eee: uC/uR for corner default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[02/04 23:17:51     29s] eee: +-----------------------NDR Info-----------------------+
[02/04 23:17:51     29s] eee: NDR Count = 2, Fake NDR = 0
[02/04 23:17:51     29s] eee: +----------------------------------------------------+
[02/04 23:17:51     29s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[02/04 23:17:51     29s] eee: +----------------------------------------------------+
[02/04 23:17:51     29s] eee: +----------------------------------------------------+
[02/04 23:17:51     29s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[02/04 23:17:51     29s] eee: +----------------------------------------------------+
[02/04 23:17:51     29s] *Info: initialize multi-corner CTS.
[02/04 23:17:52     29s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2249.4M, current mem=2007.8M)
[02/04 23:17:52     29s] Reading timing constraints file '../script/syn.sdc' ...
[02/04 23:17:52     29s] Current (total cpu=0:00:29.6, real=0:05:38, peak res=2382.5M, current mem=2382.5M)
[02/04 23:17:52     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../script/syn.sdc, Line 9).
[02/04 23:17:52     29s] 
[02/04 23:17:52     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../script/syn.sdc, Line 10).
[02/04 23:17:52     29s] 
[02/04 23:17:52     29s] INFO (CTE): Reading of timing constraints file ../script/syn.sdc completed, with 2 WARNING
[02/04 23:17:52     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2395.1M, current mem=2395.1M)
[02/04 23:17:52     29s] Current (total cpu=0:00:29.7, real=0:05:38, peak res=2395.1M, current mem=2395.1M)
[02/04 23:17:52     29s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/04 23:17:52     29s] 
[02/04 23:17:52     29s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFX4 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[02/04 23:17:52     29s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFX1 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[02/04 23:17:52     29s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFXL complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFX2 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SDFFTRXL complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: SDFFTRX4 complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: SDFFTRX2 complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: SDFFTRX1 complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/04 23:17:52     29s] Summary for sequential cells identification: 
[02/04 23:17:52     29s]   Identified SBFF number: 94
[02/04 23:17:52     29s]   Identified MBFF number: 0
[02/04 23:17:52     29s]   Identified SB Latch number: 8
[02/04 23:17:52     29s]   Identified MB Latch number: 0
[02/04 23:17:52     29s]   Not identified SBFF number: 24
[02/04 23:17:52     29s]   Not identified MBFF number: 0
[02/04 23:17:52     29s]   Not identified SB Latch number: 8
[02/04 23:17:52     29s]   Not identified MB Latch number: 0
[02/04 23:17:52     29s]   Number of sequential cells which are not FFs: 16
[02/04 23:17:52     29s] Total number of combinational cells: 317
[02/04 23:17:52     29s] Total number of sequential cells: 150
[02/04 23:17:52     29s] Total number of tristate cells: 10
[02/04 23:17:52     29s] Total number of level shifter cells: 0
[02/04 23:17:52     29s] Total number of power gating cells: 0
[02/04 23:17:52     29s] Total number of isolation cells: 0
[02/04 23:17:52     29s] Total number of power switch cells: 0
[02/04 23:17:52     29s] Total number of pulse generator cells: 0
[02/04 23:17:52     29s] Total number of always on buffers: 0
[02/04 23:17:52     29s] Total number of retention cells: 0
[02/04 23:17:52     29s] Total number of physical cells: 0
[02/04 23:17:52     29s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX8 CLKBUFX3 BUFX6
[02/04 23:17:52     29s] Total number of usable buffers: 16
[02/04 23:17:52     29s] List of unusable buffers:
[02/04 23:17:52     29s] Total number of unusable buffers: 0
[02/04 23:17:52     29s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 INVX1 CLKINVX4 CLKINVX6 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
[02/04 23:17:52     29s] Total number of usable inverters: 19
[02/04 23:17:52     29s] List of unusable inverters:
[02/04 23:17:52     29s] Total number of unusable inverters: 0
[02/04 23:17:52     29s] List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY3X1 DLY4X4
[02/04 23:17:52     29s] Total number of identified usable delay cells: 8
[02/04 23:17:52     29s] List of identified unusable delay cells:
[02/04 23:17:52     29s] Total number of identified unusable delay cells: 0
[02/04 23:17:52     29s] 
[02/04 23:17:52     29s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[02/04 23:17:52     29s] 
[02/04 23:17:52     29s] TimeStamp Deleting Cell Server Begin ...
[02/04 23:17:52     29s] 
[02/04 23:17:52     29s] TimeStamp Deleting Cell Server End ...
[02/04 23:17:52     29s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2415.2M, current mem=2415.2M)
[02/04 23:17:52     29s] 
[02/04 23:17:52     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFX4 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[02/04 23:17:52     29s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFX1 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[02/04 23:17:52     29s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[02/04 23:17:52     29s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFXL complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFX2 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: SDFFTRXL complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: SDFFTRX4 complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: SDFFTRX2 complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: SDFFTRX1 complicate code: 30.1
[02/04 23:17:52     29s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/04 23:17:52     29s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/04 23:17:52     29s] Summary for sequential cells identification: 
[02/04 23:17:52     29s]   Identified SBFF number: 94
[02/04 23:17:52     29s]   Identified MBFF number: 0
[02/04 23:17:52     29s]   Identified SB Latch number: 8
[02/04 23:17:52     29s]   Identified MB Latch number: 0
[02/04 23:17:52     29s]   Not identified SBFF number: 24
[02/04 23:17:52     29s]   Not identified MBFF number: 0
[02/04 23:17:52     29s]   Not identified SB Latch number: 8
[02/04 23:17:52     29s]   Not identified MB Latch number: 0
[02/04 23:17:52     29s]   Number of sequential cells which are not FFs: 16
[02/04 23:17:52     29s]  Visiting view : Setup
[02/04 23:17:52     29s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[02/04 23:17:52     29s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[02/04 23:17:52     29s]  Visiting view : Hold
[02/04 23:17:52     29s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = 0
[02/04 23:17:52     29s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[02/04 23:17:52     29s] TLC MultiMap info (StdDelay):
[02/04 23:17:52     29s]   : min_delay + MIN + 1 + no RcCorner := 6.6ps
[02/04 23:17:52     29s]   : min_delay + MIN + 1 + default_rc_corner := 8.9ps
[02/04 23:17:52     29s]   : max_delay + MAX + 1 + no RcCorner := 18.4ps
[02/04 23:17:52     29s]   : max_delay + MAX + 1 + default_rc_corner := 25.1ps
[02/04 23:17:52     29s]  Setting StdDelay to: 25.1ps
[02/04 23:17:52     29s] 
[02/04 23:17:52     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/04 23:17:52     29s] 
[02/04 23:17:52     29s] TimeStamp Deleting Cell Server Begin ...
[02/04 23:17:52     29s] 
[02/04 23:17:52     29s] TimeStamp Deleting Cell Server End ...
[02/04 23:17:52     29s] 
[02/04 23:17:52     29s] *** Summary of all messages that are not suppressed in this session:
[02/04 23:17:52     29s] Severity  ID               Count  Summary                                  
[02/04 23:17:52     29s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/04 23:17:52     29s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[02/04 23:17:52     29s] WARNING   IMPEXT-2766         11  The sheet resistance for layer %s is not...
[02/04 23:17:52     29s] WARNING   IMPEXT-2773         11  The via resistance between layers %s and...
[02/04 23:17:52     29s] WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
[02/04 23:17:52     29s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[02/04 23:17:52     29s] *** Message Summary: 981 warning(s), 0 error(s)
[02/04 23:17:52     29s] 
[02/04 23:18:49     31s] <CMD> getIoFlowFlag
[02/04 23:19:04     31s] <CMD> setIoFlowFlag 0
[02/04 23:19:04     31s] <CMD> floorPlan -site CoreSite -r 0.999811101816 0.699997 20 20 20 20
[02/04 23:19:04     31s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :20.14
[02/04 23:19:04     31s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :20.14
[02/04 23:19:04     31s] Adjusting core size to PlacementGrid : width :557.6 height : 554.04
[02/04 23:19:04     31s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/04 23:19:04     31s] Type 'man IMPFP-3961' for more detail.
[02/04 23:19:04     31s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/04 23:19:04     31s] Type 'man IMPFP-3961' for more detail.
[02/04 23:19:04     31s] Start create_tracks
[02/04 23:19:04     31s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/04 23:19:05     31s] <CMD> uiSetTool select
[02/04 23:19:05     31s] <CMD> getIoFlowFlag
[02/04 23:19:05     31s] <CMD> fit
[02/04 23:19:26     32s] <CMD> set sprCreateIeRingOffset 1.0
[02/04 23:19:26     32s] <CMD> set sprCreateIeRingThreshold 1.0
[02/04 23:19:26     32s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/04 23:19:26     32s] <CMD> set sprCreateIeRingLayers {}
[02/04 23:19:26     32s] <CMD> set sprCreateIeRingOffset 1.0
[02/04 23:19:26     32s] <CMD> set sprCreateIeRingThreshold 1.0
[02/04 23:19:26     32s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/04 23:19:26     32s] <CMD> set sprCreateIeRingLayers {}
[02/04 23:19:26     32s] <CMD> set sprCreateIeStripeWidth 10.0
[02/04 23:19:26     32s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/04 23:19:26     32s] <CMD> set sprCreateIeStripeWidth 10.0
[02/04 23:19:26     32s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/04 23:19:26     32s] <CMD> set sprCreateIeRingOffset 1.0
[02/04 23:19:26     32s] <CMD> set sprCreateIeRingThreshold 1.0
[02/04 23:19:26     32s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/04 23:19:26     32s] <CMD> set sprCreateIeRingLayers {}
[02/04 23:19:26     32s] <CMD> set sprCreateIeStripeWidth 10.0
[02/04 23:19:26     32s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/04 23:19:52     32s] 
[02/04 23:19:52     32s] viaInitial starts at Tue Feb  4 23:19:52 2025
viaInitial ends at Tue Feb  4 23:19:52 2025
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[02/04 23:19:56     32s] The ring targets are set to core/block ring wires.
[02/04 23:19:56     32s] addRing command will consider rows while creating rings.
[02/04 23:19:56     32s] addRing command will disallow rings to go over rows.
[02/04 23:19:56     32s] addRing command will ignore shorts while creating rings.
[02/04 23:19:56     32s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[02/04 23:19:56     32s] 
[02/04 23:19:56     32s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2674.2M)
[02/04 23:19:56     32s] Ring generation is complete.
[02/04 23:19:56     32s] vias are now being generated.
[02/04 23:19:56     32s] addRing created 8 wires.
[02/04 23:19:56     32s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/04 23:19:56     32s] +--------+----------------+----------------+
[02/04 23:19:56     32s] |  Layer |     Created    |     Deleted    |
[02/04 23:19:56     32s] +--------+----------------+----------------+
[02/04 23:19:56     32s] | Metal10|        4       |       NA       |
[02/04 23:19:56     32s] |  Via10 |        8       |        0       |
[02/04 23:19:56     32s] | Metal11|        4       |       NA       |
[02/04 23:19:56     32s] +--------+----------------+----------------+
[02/04 23:20:39     33s] <CMD> set sprCreateIeRingOffset 1.0
[02/04 23:20:39     33s] <CMD> set sprCreateIeRingThreshold 1.0
[02/04 23:20:39     33s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/04 23:20:39     33s] <CMD> set sprCreateIeRingLayers {}
[02/04 23:20:39     33s] <CMD> set sprCreateIeRingOffset 1.0
[02/04 23:20:39     33s] <CMD> set sprCreateIeRingThreshold 1.0
[02/04 23:20:39     33s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/04 23:20:39     33s] <CMD> set sprCreateIeRingLayers {}
[02/04 23:20:39     33s] <CMD> set sprCreateIeStripeWidth 10.0
[02/04 23:20:39     33s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/04 23:20:39     33s] <CMD> set sprCreateIeStripeWidth 10.0
[02/04 23:20:39     33s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/04 23:20:40     33s] <CMD> set sprCreateIeRingOffset 1.0
[02/04 23:20:40     33s] <CMD> set sprCreateIeRingThreshold 1.0
[02/04 23:20:40     33s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/04 23:20:40     33s] <CMD> set sprCreateIeRingLayers {}
[02/04 23:20:40     33s] <CMD> set sprCreateIeStripeWidth 10.0
[02/04 23:20:40     33s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/04 23:21:06     33s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[02/04 23:21:06     33s] addStripe will allow jog to connect padcore ring and block ring.
[02/04 23:21:06     33s] 
[02/04 23:21:06     33s] Stripes will stop at the boundary of the specified area.
[02/04 23:21:06     33s] When breaking rings, the power planner will consider the existence of blocks.
[02/04 23:21:06     33s] Stripes will not extend to closest target.
[02/04 23:21:06     33s] The power planner will set stripe antenna targets to none (no trimming allowed).
[02/04 23:21:06     33s] Stripes will not be created over regions without power planning wires.
[02/04 23:21:06     33s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[02/04 23:21:06     33s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[02/04 23:21:06     33s] Offset for stripe breaking is set to 0.
[02/04 23:21:06     33s] <CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 1.8 -spacing 0.45 -number_of_sets 10 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[02/04 23:21:06     33s] 
[02/04 23:21:06     33s] Initialize fgc environment(mem: 2680.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2680.7M)
[02/04 23:21:07     33s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2680.7M)
[02/04 23:21:07     33s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2680.7M)
[02/04 23:21:07     33s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2680.7M)
[02/04 23:21:07     33s] Starting stripe generation ...
[02/04 23:21:07     33s] Non-Default Mode Option Settings :
[02/04 23:21:07     33s]   NONE
[02/04 23:21:07     33s] Stripe generation is complete.
[02/04 23:21:07     33s] vias are now being generated.
[02/04 23:21:07     33s] addStripe created 20 wires.
[02/04 23:21:07     33s] ViaGen created 40 vias, deleted 0 via to avoid violation.
[02/04 23:21:07     33s] +--------+----------------+----------------+
[02/04 23:21:07     33s] |  Layer |     Created    |     Deleted    |
[02/04 23:21:07     33s] +--------+----------------+----------------+
[02/04 23:21:07     33s] |  Via10 |       40       |        0       |
[02/04 23:21:07     33s] | Metal11|       20       |       NA       |
[02/04 23:21:07     33s] +--------+----------------+----------------+
[02/04 23:22:33     34s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[02/04 23:22:33     34s] addStripe will allow jog to connect padcore ring and block ring.
[02/04 23:22:33     34s] 
[02/04 23:22:33     34s] Stripes will stop at the boundary of the specified area.
[02/04 23:22:33     34s] When breaking rings, the power planner will consider the existence of blocks.
[02/04 23:22:33     34s] Stripes will not extend to closest target.
[02/04 23:22:33     34s] The power planner will set stripe antenna targets to none (no trimming allowed).
[02/04 23:22:33     34s] Stripes will not be created over regions without power planning wires.
[02/04 23:22:33     34s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[02/04 23:22:33     34s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[02/04 23:22:33     34s] Offset for stripe breaking is set to 0.
[02/04 23:22:33     34s] <CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 10 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[02/04 23:22:33     34s] 
[02/04 23:22:33     34s] Initialize fgc environment(mem: 2684.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2684.0M)
[02/04 23:22:33     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2684.0M)
[02/04 23:22:33     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2684.0M)
[02/04 23:22:33     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2684.0M)
[02/04 23:22:33     34s] Starting stripe generation ...
[02/04 23:22:33     34s] Non-Default Mode Option Settings :
[02/04 23:22:33     34s]   NONE
[02/04 23:22:33     34s] Stripe generation is complete.
[02/04 23:22:33     34s] vias are now being generated.
[02/04 23:22:33     34s] addStripe created 20 wires.
[02/04 23:22:33     34s] ViaGen created 240 vias, deleted 0 via to avoid violation.
[02/04 23:22:33     34s] +--------+----------------+----------------+
[02/04 23:22:33     34s] |  Layer |     Created    |     Deleted    |
[02/04 23:22:33     34s] +--------+----------------+----------------+
[02/04 23:22:33     34s] | Metal10|       20       |       NA       |
[02/04 23:22:33     34s] |  Via10 |       240      |        0       |
[02/04 23:22:33     34s] +--------+----------------+----------------+
[02/04 23:23:23     36s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[02/04 23:23:23     36s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[02/04 23:23:23     36s] *** Begin SPECIAL ROUTE on Tue Feb  4 23:23:23 2025 ***
[02/04 23:23:23     36s] SPECIAL ROUTE ran on directory: /home/siddhanth/PD_project_CNN/work
[02/04 23:23:23     36s] SPECIAL ROUTE ran on machine: cadencea19 (Linux 4.18.0-305.el8.x86_64 x86_64 2.02Ghz)
[02/04 23:23:23     36s] 
[02/04 23:23:23     36s] Begin option processing ...
[02/04 23:23:23     36s] srouteConnectPowerBump set to false
[02/04 23:23:23     36s] routeSelectNet set to "VDD VSS"
[02/04 23:23:23     36s] routeSpecial set to true
[02/04 23:23:23     36s] srouteBlockPin set to "useLef"
[02/04 23:23:23     36s] srouteBottomLayerLimit set to 1
[02/04 23:23:23     36s] srouteBottomTargetLayerLimit set to 1
[02/04 23:23:23     36s] srouteConnectConverterPin set to false
[02/04 23:23:23     36s] srouteCrossoverViaBottomLayer set to 1
[02/04 23:23:23     36s] srouteCrossoverViaTopLayer set to 11
[02/04 23:23:23     36s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[02/04 23:23:23     36s] srouteFollowCorePinEnd set to 3
[02/04 23:23:23     36s] srouteJogControl set to "preferWithChanges differentLayer"
[02/04 23:23:23     36s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[02/04 23:23:23     36s] sroutePadPinAllPorts set to true
[02/04 23:23:23     36s] sroutePreserveExistingRoutes set to true
[02/04 23:23:23     36s] srouteRoutePowerBarPortOnBothDir set to true
[02/04 23:23:23     36s] srouteStopBlockPin set to "nearestTarget"
[02/04 23:23:23     36s] srouteTopLayerLimit set to 11
[02/04 23:23:23     36s] srouteTopTargetLayerLimit set to 11
[02/04 23:23:23     36s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 416.00 megs.
[02/04 23:23:23     36s] 
[02/04 23:23:23     36s] Reading DB technology information...
[02/04 23:23:23     36s] Finished reading DB technology information.
[02/04 23:23:24     36s] Reading floorplan and netlist information...
[02/04 23:23:24     36s] Finished reading floorplan and netlist information.
[02/04 23:23:24     36s] Read in 24 layers, 11 routing layers, 1 overlap layer
[02/04 23:23:24     36s] Read in 2 nondefault rules, 0 used
[02/04 23:23:24     36s] Read in 585 macros, 154 used
[02/04 23:23:24     36s] Read in 154 components
[02/04 23:23:24     36s]   154 core components: 154 unplaced, 0 placed, 0 fixed
[02/04 23:23:24     36s] Read in 158 logical pins
[02/04 23:23:24     36s] Read in 158 nets
[02/04 23:23:24     36s] Read in 2 special nets, 2 routed
[02/04 23:23:24     36s] 2 nets selected.
[02/04 23:23:24     36s] 
[02/04 23:23:24     36s] Begin power routing ...
[02/04 23:23:24     36s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[02/04 23:23:24     36s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[02/04 23:23:24     36s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:23:24     36s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:23:24     36s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[02/04 23:23:24     36s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[02/04 23:23:24     36s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[02/04 23:23:24     36s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[02/04 23:23:24     36s] Type 'man IMPSR-1256' for more detail.
[02/04 23:23:24     36s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/04 23:23:24     36s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[02/04 23:23:24     36s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[02/04 23:23:24     36s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[02/04 23:23:24     36s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[02/04 23:23:24     36s] Type 'man IMPSR-1256' for more detail.
[02/04 23:23:24     36s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/04 23:23:24     36s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[02/04 23:23:24     36s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/04 23:23:24     36s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[02/04 23:23:24     36s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/04 23:23:24     36s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[02/04 23:23:24     36s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/04 23:23:24     36s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[02/04 23:23:24     36s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/04 23:23:24     36s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[02/04 23:23:24     36s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/04 23:23:24     36s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[02/04 23:23:24     36s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/04 23:23:24     36s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[02/04 23:23:24     36s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/04 23:23:24     36s] ### info: trigger incremental cell import ( 585 new cells ).
[02/04 23:23:24     36s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[02/04 23:23:24     36s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[02/04 23:23:24     36s] CPU time for VDD FollowPin 0 seconds
[02/04 23:23:24     36s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[02/04 23:23:24     36s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/04 23:23:24     36s] CPU time for VSS FollowPin 0 seconds
[02/04 23:23:25     36s]   Number of IO ports routed: 0
[02/04 23:23:25     36s]   Number of Block ports routed: 0
[02/04 23:23:25     36s]   Number of Stripe ports routed: 0
[02/04 23:23:25     36s]   Number of Core ports routed: 650
[02/04 23:23:25     36s]   Number of Pad ports routed: 0
[02/04 23:23:25     36s]   Number of Power Bump ports routed: 0
[02/04 23:23:25     36s]   Number of Followpin connections: 325
[02/04 23:23:25     36s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 482.00 megs.
[02/04 23:23:25     36s] 
[02/04 23:23:25     36s] 
[02/04 23:23:25     36s] 
[02/04 23:23:25     36s]  Begin updating DB with routing results ...
[02/04 23:23:25     36s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[02/04 23:23:25     36s] Pin and blockage extraction finished
[02/04 23:23:25     36s] 
[02/04 23:23:25     36s] sroute created 975 wires.
[02/04 23:23:25     36s] ViaGen created 5850 vias, deleted 0 via to avoid violation.
[02/04 23:23:25     36s] +--------+----------------+----------------+
[02/04 23:23:25     36s] |  Layer |     Created    |     Deleted    |
[02/04 23:23:25     36s] +--------+----------------+----------------+
[02/04 23:23:25     36s] | Metal1 |       975      |       NA       |
[02/04 23:23:25     36s] |  Via1  |       650      |        0       |
[02/04 23:23:25     36s] |  Via2  |       650      |        0       |
[02/04 23:23:25     36s] |  Via3  |       650      |        0       |
[02/04 23:23:25     36s] |  Via4  |       650      |        0       |
[02/04 23:23:25     36s] |  Via5  |       650      |        0       |
[02/04 23:23:25     36s] |  Via6  |       650      |        0       |
[02/04 23:23:25     36s] |  Via7  |       650      |        0       |
[02/04 23:23:25     36s] |  Via8  |       650      |        0       |
[02/04 23:23:25     36s] |  Via9  |       650      |        0       |
[02/04 23:23:25     36s] +--------+----------------+----------------+
[02/04 23:23:46     37s] <CMD> saveDesign powerplan.enc
[02/04 23:23:46     37s] #% Begin save design ... (date=02/04 23:23:46, mem=2705.7M)
[02/04 23:23:46     37s] % Begin Save ccopt configuration ... (date=02/04 23:23:46, mem=2705.7M)
[02/04 23:23:46     37s] % End Save ccopt configuration ... (date=02/04 23:23:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2707.2M, current mem=2707.2M)
[02/04 23:23:46     37s] % Begin Save netlist data ... (date=02/04 23:23:46, mem=2707.2M)
[02/04 23:23:46     37s] Writing Binary DB to powerplan.enc.dat/CONV_ACC.v.bin in single-threaded mode...
[02/04 23:23:46     37s] % End Save netlist data ... (date=02/04 23:23:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2707.2M, current mem=2704.8M)
[02/04 23:23:46     37s] Saving symbol-table file ...
[02/04 23:23:46     37s] Saving congestion map file powerplan.enc.dat/CONV_ACC.route.congmap.gz ...
[02/04 23:23:47     37s] % Begin Save AAE data ... (date=02/04 23:23:46, mem=2705.4M)
[02/04 23:23:47     37s] Saving AAE Data ...
[02/04 23:23:47     37s] % End Save AAE data ... (date=02/04 23:23:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2751.0M, current mem=2707.4M)
[02/04 23:23:47     37s] Saving preference file powerplan.enc.dat/gui.pref.tcl ...
[02/04 23:23:47     37s] Saving mode setting ...
[02/04 23:23:47     37s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[02/04 23:23:47     37s] Saving global file ...
[02/04 23:23:47     37s] % Begin Save floorplan data ... (date=02/04 23:23:47, mem=2713.5M)
[02/04 23:23:47     37s] Saving floorplan file ...
[02/04 23:23:47     37s] % End Save floorplan data ... (date=02/04 23:23:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2713.5M, current mem=2713.5M)
[02/04 23:23:47     37s] *info - save blackBox cells to lef file powerplan.enc.dat/CONV_ACC.bbox.lef
[02/04 23:23:47     37s] Saving Drc markers ...
[02/04 23:23:47     37s] ... No Drc file written since there is no markers found.
[02/04 23:23:47     37s] % Begin Save placement data ... (date=02/04 23:23:47, mem=2713.5M)
[02/04 23:23:47     37s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/04 23:23:47     37s] Save Adaptive View Pruning View Names to Binary file
[02/04 23:23:47     37s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2757.6M) ***
[02/04 23:23:47     37s] % End Save placement data ... (date=02/04 23:23:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2714.0M, current mem=2714.0M)
[02/04 23:23:47     37s] % Begin Save routing data ... (date=02/04 23:23:47, mem=2714.0M)
[02/04 23:23:47     37s] Saving route file ...
[02/04 23:23:47     37s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2754.6M) ***
[02/04 23:23:47     37s] % End Save routing data ... (date=02/04 23:23:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2714.2M, current mem=2714.2M)
[02/04 23:23:47     37s] Saving property file powerplan.enc.dat/CONV_ACC.prop
[02/04 23:23:47     37s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2757.6M) ***
[02/04 23:23:47     37s] % Begin Save power constraints data ... (date=02/04 23:23:47, mem=2716.1M)
[02/04 23:23:47     37s] % End Save power constraints data ... (date=02/04 23:23:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2716.1M, current mem=2716.1M)
[02/04 23:23:48     37s] Generated self-contained design powerplan.enc.dat
[02/04 23:23:48     38s] #% End save design ... (date=02/04 23:23:48, total cpu=0:00:00.5, real=0:00:02.0, peak res=2751.0M, current mem=2718.2M)
[02/04 23:23:48     38s] 
[02/04 23:23:48     38s] *** Summary of all messages that are not suppressed in this session:
[02/04 23:23:48     38s] Severity  ID               Count  Summary                                  
[02/04 23:23:48     38s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/04 23:23:48     38s] *** Message Summary: 1 warning(s), 0 error(s)
[02/04 23:23:48     38s] 
[02/04 23:24:49     39s] <CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
[02/04 23:24:49     39s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[02/04 23:24:49     39s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[02/04 23:24:49     39s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[02/04 23:24:49     39s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[02/04 23:24:49     39s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[02/04 23:24:49     39s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[02/04 23:24:49     39s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[02/04 23:24:49     39s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[02/04 23:24:49     39s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[02/04 23:24:49     39s] OPERPROF: Starting spiInitEndcap at level 1, MEM:2797.4M, EPOCH TIME: 1738691689.188020
[02/04 23:24:49     39s] # Resetting pin-track-align track data.
[02/04 23:24:49     39s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2797.4M, EPOCH TIME: 1738691689.219773
[02/04 23:24:49     39s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2797.4M, EPOCH TIME: 1738691689.244292
[02/04 23:24:49     39s] Processing tracks to init pin-track alignment.
[02/04 23:24:49     39s] z: 2, totalTracks: 1
[02/04 23:24:49     39s] z: 4, totalTracks: 1
[02/04 23:24:49     39s] z: 6, totalTracks: 1
[02/04 23:24:49     39s] z: 8, totalTracks: 1
[02/04 23:24:49     39s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:24:49     39s] Cell CONV_ACC LLGs are deleted
[02/04 23:24:49     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:24:49     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:24:49     39s] # Building CONV_ACC llgBox search-tree.
[02/04 23:24:49     39s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:2801.4M, EPOCH TIME: 1738691689.442301
[02/04 23:24:49     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:24:49     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:24:49     39s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:2801.4M, EPOCH TIME: 1738691689.450399
[02/04 23:24:49     39s] Max number of tech site patterns supported in site array is 256.
[02/04 23:24:49     39s] Core basic site is CoreSite
[02/04 23:24:49     39s] DP-Init: Signature of floorplan is 2ac1e1bdca4f4600. Signature of routing blockage is 4f3630e27792f769.
[02/04 23:24:49     39s] After signature check, allow fast init is false, keep pre-filter is false.
[02/04 23:24:49     39s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/04 23:24:49     39s] Use non-trimmed site array because memory saving is not enough.
[02/04 23:24:49     39s] SiteArray: non-trimmed site array dimensions = 324 x 2788
[02/04 23:24:49     39s] SiteArray: use 4,562,944 bytes
[02/04 23:24:49     39s] SiteArray: current memory after site array memory allocation 2805.7M
[02/04 23:24:49     39s] SiteArray: FP blocked sites are writable
[02/04 23:24:49     39s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x49a66c00): Create thread pool 0x7fcbfeb25100.
[02/04 23:24:49     39s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x49a66c00): 0 out of 1 thread pools are available.
[02/04 23:24:49     39s] Keep-away cache is enable on metals: 1-11
[02/04 23:24:49     39s] Estimated cell power/ground rail width = 0.160 um
[02/04 23:24:49     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/04 23:24:49     39s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:2934.7M, EPOCH TIME: 1738691689.555378
[02/04 23:24:49     39s] Process 1215 (called=975 computed=2) wires and vias for routing blockage analysis
[02/04 23:24:49     39s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.000, REAL:0.005, MEM:2934.7M, EPOCH TIME: 1738691689.559914
[02/04 23:24:49     39s] SiteArray: number of non floorplan blocked sites for llg default is 903312
[02/04 23:24:49     39s] Atter site array init, number of instance map data is 0.
[02/04 23:24:49     39s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.023, REAL:0.111, MEM:2934.7M, EPOCH TIME: 1738691689.561202
[02/04 23:24:49     39s] 
[02/04 23:24:49     39s] Scanning PG Shapes for Pre-Colorizing...Done.
[02/04 23:24:49     39s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:24:49     39s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:24:49     39s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.029, REAL:0.145, MEM:2934.7M, EPOCH TIME: 1738691689.587206
[02/04 23:24:49     39s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:2934.7M, EPOCH TIME: 1738691689.587243
[02/04 23:24:49     39s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:2934.7M, EPOCH TIME: 1738691689.587277
[02/04 23:24:49     39s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2934.7MB).
[02/04 23:24:49     39s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.098, REAL:0.365, MEM:2934.7M, EPOCH TIME: 1738691689.609255
[02/04 23:24:49     39s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.098, REAL:0.389, MEM:2934.7M, EPOCH TIME: 1738691689.609271
[02/04 23:24:49     39s] OPERPROF: Finished spiInitEndcap at level 1, CPU:0.100, REAL:0.429, MEM:2934.7M, EPOCH TIME: 1738691689.617192
[02/04 23:24:49     39s] OPERPROF: Starting Craete-Site-Pattern-For-EndCap at level 1, MEM:2934.7M, EPOCH TIME: 1738691689.620737
[02/04 23:24:49     39s] OPERPROF: Finished Craete-Site-Pattern-For-EndCap at level 1, CPU:0.001, REAL:0.001, MEM:2935.7M, EPOCH TIME: 1738691689.622088
[02/04 23:24:49     39s] Minimum row-size in sites for endcap insertion = 5.
[02/04 23:24:49     39s] Minimum number of sites for row blockage       = 1.
[02/04 23:24:49     39s] Inserted 324 pre-endcap <FILL2> cells (prefix ENDCAP).
[02/04 23:24:49     39s] Inserted 324 post-endcap <FILL2> cells (prefix ENDCAP).
[02/04 23:24:49     39s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:2935.7M, EPOCH TIME: 1738691689.739568
[02/04 23:24:49     39s] For 648 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:2935.7M, EPOCH TIME: 1738691689.739878
[02/04 23:24:49     39s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2935.7M, EPOCH TIME: 1738691689.739895
[02/04 23:24:49     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:648).
[02/04 23:24:49     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:24:49     39s] Cell CONV_ACC LLGs are deleted
[02/04 23:24:49     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:24:49     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:24:49     39s] # Resetting pin-track-align track data.
[02/04 23:24:49     39s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.009, REAL:0.035, MEM:2931.4M, EPOCH TIME: 1738691689.774677
[02/04 23:25:21     40s] <CMD> addWellTap -cell FILL2 -cellInterval 20 -prefix WELLTAP
[02/04 23:25:21     40s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:2941.2M, EPOCH TIME: 1738691721.372055
[02/04 23:25:21     40s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2941.2M, EPOCH TIME: 1738691721.372158
[02/04 23:25:21     40s] Processing tracks to init pin-track alignment.
[02/04 23:25:21     40s] z: 2, totalTracks: 1
[02/04 23:25:21     40s] z: 4, totalTracks: 1
[02/04 23:25:21     40s] z: 6, totalTracks: 1
[02/04 23:25:21     40s] z: 8, totalTracks: 1
[02/04 23:25:21     40s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:25:21     40s] Cell CONV_ACC LLGs are deleted
[02/04 23:25:21     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:25:21     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:25:21     40s] # Building CONV_ACC llgBox search-tree.
[02/04 23:25:21     40s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2941.2M, EPOCH TIME: 1738691721.387447
[02/04 23:25:21     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:25:21     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:25:21     40s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2941.2M, EPOCH TIME: 1738691721.388523
[02/04 23:25:21     40s] Max number of tech site patterns supported in site array is 256.
[02/04 23:25:21     40s] Core basic site is CoreSite
[02/04 23:25:21     40s] After signature check, allow fast init is true, keep pre-filter is true.
[02/04 23:25:21     40s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/04 23:25:21     40s] SiteArray: non-trimmed site array dimensions = 324 x 2788
[02/04 23:25:21     40s] SiteArray: use 4,562,944 bytes
[02/04 23:25:21     40s] SiteArray: current memory after site array memory allocation 2945.5M
[02/04 23:25:21     40s] SiteArray: FP blocked sites are writable
[02/04 23:25:21     40s] Keep-away cache is enable on metals: 1-11
[02/04 23:25:21     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/04 23:25:21     40s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:2945.5M, EPOCH TIME: 1738691721.417816
[02/04 23:25:21     40s] Process 1215 (called=975 computed=2) wires and vias for routing blockage analysis
[02/04 23:25:21     40s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.000, REAL:0.000, MEM:2945.5M, EPOCH TIME: 1738691721.418041
[02/04 23:25:21     40s] SiteArray: number of non floorplan blocked sites for llg default is 903312
[02/04 23:25:21     40s] Atter site array init, number of instance map data is 0.
[02/04 23:25:21     40s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.031, REAL:0.031, MEM:2945.5M, EPOCH TIME: 1738691721.419648
[02/04 23:25:21     40s] 
[02/04 23:25:21     40s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:25:21     40s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:25:21     40s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.040, REAL:0.040, MEM:2945.5M, EPOCH TIME: 1738691721.427601
[02/04 23:25:21     40s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2945.5M, EPOCH TIME: 1738691721.427659
[02/04 23:25:21     40s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2945.5M, EPOCH TIME: 1738691721.427753
[02/04 23:25:21     40s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2945.5MB).
[02/04 23:25:21     40s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.058, REAL:0.058, MEM:2945.5M, EPOCH TIME: 1738691721.430352
[02/04 23:25:21     40s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.058, REAL:0.058, MEM:2945.5M, EPOCH TIME: 1738691721.430372
[02/04 23:25:21     40s] For 9396 new insts, OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2947.4M, EPOCH TIME: 1738691721.542116
[02/04 23:25:21     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:25:21     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:25:21     40s] Cell CONV_ACC LLGs are deleted
[02/04 23:25:21     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:25:21     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:25:21     40s] # Resetting pin-track-align track data.
[02/04 23:25:21     40s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.018, REAL:0.018, MEM:2943.0M, EPOCH TIME: 1738691721.560093
[02/04 23:25:21     40s] Inserted 9396 well-taps <FILL2> cells (prefix WELLTAP).
[02/04 23:25:50     41s] <CMD> saveDesign prePlacement.enc
[02/04 23:25:50     41s] #% Begin save design ... (date=02/04 23:25:50, mem=2751.4M)
[02/04 23:25:50     41s] % Begin Save ccopt configuration ... (date=02/04 23:25:50, mem=2751.4M)
[02/04 23:25:50     41s] % End Save ccopt configuration ... (date=02/04 23:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2751.7M, current mem=2751.7M)
[02/04 23:25:50     41s] % Begin Save netlist data ... (date=02/04 23:25:50, mem=2751.7M)
[02/04 23:25:50     41s] Writing Binary DB to prePlacement.enc.dat/CONV_ACC.v.bin in single-threaded mode...
[02/04 23:25:50     41s] % End Save netlist data ... (date=02/04 23:25:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2751.7M, current mem=2751.7M)
[02/04 23:25:50     41s] Saving symbol-table file ...
[02/04 23:25:50     41s] Saving congestion map file prePlacement.enc.dat/CONV_ACC.route.congmap.gz ...
[02/04 23:25:50     41s] % Begin Save AAE data ... (date=02/04 23:25:50, mem=2751.9M)
[02/04 23:25:50     41s] Saving AAE Data ...
[02/04 23:25:50     41s] % End Save AAE data ... (date=02/04 23:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2769.8M, current mem=2752.0M)
[02/04 23:25:50     41s] Saving preference file prePlacement.enc.dat/gui.pref.tcl ...
[02/04 23:25:50     41s] Saving mode setting ...
[02/04 23:25:50     41s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[02/04 23:25:50     41s] Saving global file ...
[02/04 23:25:50     41s] % Begin Save floorplan data ... (date=02/04 23:25:50, mem=2753.1M)
[02/04 23:25:50     41s] Saving floorplan file ...
[02/04 23:25:50     41s] % End Save floorplan data ... (date=02/04 23:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2753.1M, current mem=2753.1M)
[02/04 23:25:50     41s] *info - save blackBox cells to lef file prePlacement.enc.dat/CONV_ACC.bbox.lef
[02/04 23:25:50     41s] Saving Drc markers ...
[02/04 23:25:50     41s] ... No Drc file written since there is no markers found.
[02/04 23:25:50     41s] % Begin Save placement data ... (date=02/04 23:25:50, mem=2753.1M)
[02/04 23:25:50     41s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/04 23:25:50     41s] Save Adaptive View Pruning View Names to Binary file
[02/04 23:25:50     41s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2942.0M) ***
[02/04 23:25:50     41s] % End Save placement data ... (date=02/04 23:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2753.1M, current mem=2753.1M)
[02/04 23:25:50     41s] % Begin Save routing data ... (date=02/04 23:25:50, mem=2753.1M)
[02/04 23:25:50     41s] Saving route file ...
[02/04 23:25:50     42s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2939.0M) ***
[02/04 23:25:50     42s] % End Save routing data ... (date=02/04 23:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2753.2M, current mem=2753.2M)
[02/04 23:25:50     42s] Saving property file prePlacement.enc.dat/CONV_ACC.prop
[02/04 23:25:50     42s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2942.0M) ***
[02/04 23:25:50     42s] % Begin Save power constraints data ... (date=02/04 23:25:50, mem=2753.2M)
[02/04 23:25:50     42s] % End Save power constraints data ... (date=02/04 23:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2753.2M, current mem=2753.2M)
[02/04 23:25:51     42s] Generated self-contained design prePlacement.enc.dat
[02/04 23:25:51     42s] #% End save design ... (date=02/04 23:25:51, total cpu=0:00:00.8, real=0:00:01.0, peak res=2785.1M, current mem=2753.6M)
[02/04 23:25:51     42s] 
[02/04 23:25:51     42s] *** Summary of all messages that are not suppressed in this session:
[02/04 23:25:51     42s] Severity  ID               Count  Summary                                  
[02/04 23:25:51     42s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/04 23:25:51     42s] *** Message Summary: 1 warning(s), 0 error(s)
[02/04 23:25:51     42s] 
[02/04 23:26:23     42s] <CMD> getDesignMode -user -bottomRoutingLayer
[02/04 23:26:23     42s] <CMD> getDesignMode -user -topRoutingLayer
[02/04 23:26:27     43s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[02/04 23:26:27     43s] <CMD> setEndCapMode -reset
[02/04 23:26:27     43s] <CMD> setEndCapMode -boundary_tap false
[02/04 23:26:27     43s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[02/04 23:26:27     43s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[02/04 23:26:27     43s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
[02/04 23:26:27     43s] <CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia {}
[02/04 23:26:27     43s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[02/04 23:26:27     43s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[02/04 23:26:27     43s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort {}
[02/04 23:26:27     43s] <CMD> setNanoRouteMode -quiet -drouteOnGridOnly 0
[02/04 23:26:27     43s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:26:27     43s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:26:27     43s] <CMD> setNanoRouteMode -quiet -routeIgnoreAntennaTopCellPin 0
[02/04 23:26:27     43s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[02/04 23:26:27     43s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[02/04 23:26:27     43s] <CMD> setPlaceMode -reset
[02/04 23:26:27     43s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[02/04 23:26:30     43s] <CMD> setPlaceMode -fp false
[02/04 23:26:30     43s] <CMD> place_design
[02/04 23:26:30     43s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:00:43.4/0:14:01.1 (0.1), mem = 2946.5M
[02/04 23:26:30     43s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 7615, percentage of missing scan cell = 0.00% (0 / 7615)
[02/04 23:26:31     43s] *** Starting placeDesign default flow ***
[02/04 23:26:31     43s] [oiLAM] Zs 11, 12
[02/04 23:26:31     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.5 mem=2946.5M
[02/04 23:26:31     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.5 mem=2946.5M
[02/04 23:26:31     43s] Info: 1 threads available for lower-level modules during optimization.
[02/04 23:26:31     43s] *** Start deleteBufferTree ***
[02/04 23:26:32     44s] Info: Detect buffers to remove automatically.
[02/04 23:26:32     44s] Analyzing netlist ...
[02/04 23:26:32     44s] Updating netlist
[02/04 23:26:32     44s] 
[02/04 23:26:33     45s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/04 23:26:33     45s] *summary: 576 instances (buffers/inverters) removed
[02/04 23:26:33     45s] *** Finish deleteBufferTree (0:00:01.9) ***
[02/04 23:26:33     45s] Info: pop threads available for lower-level modules during optimization.
[02/04 23:26:33     45s] **INFO: Enable pre-place timing setting for timing analysis
[02/04 23:26:33     45s] Set Using Default Delay Limit as 101.
[02/04 23:26:33     45s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/04 23:26:33     45s] Set Default Net Delay as 0 ps.
[02/04 23:26:33     45s] Set Default Net Load as 0 pF. 
[02/04 23:26:33     45s] Set Default Input Pin Transition as 1 ps.
[02/04 23:26:33     45s] **INFO: Analyzing IO path groups for slack adjustment
[02/04 23:26:34     46s] Effort level <high> specified for reg2reg_tmp.94434 path_group
[02/04 23:26:34     46s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/04 23:26:34     46s] AAE DB initialization (MEM=2799.292969 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/04 23:26:34     46s] #################################################################################
[02/04 23:26:34     46s] # Design Stage: PreRoute
[02/04 23:26:34     46s] # Design Name: CONV_ACC
[02/04 23:26:34     46s] # Design Mode: 90nm
[02/04 23:26:34     46s] # Analysis Mode: MMMC Non-OCV 
[02/04 23:26:34     46s] # Parasitics Mode: No SPEF/RCDB 
[02/04 23:26:34     46s] # Signoff Settings: SI Off 
[02/04 23:26:34     46s] #################################################################################
[02/04 23:26:35     47s] Calculate delays in BcWc mode...
[02/04 23:26:35     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 3029.1M, InitMEM = 3027.1M)
[02/04 23:26:35     47s] Start delay calculation (fullDC) (1 T). (MEM=2817.88)
[02/04 23:26:35     47s] Start AAE Lib Loading. (MEM=2817.875000)
[02/04 23:26:35     47s] End AAE Lib Loading. (MEM=2826.640625 CPU=0:00:00.0 Real=0:00:00.0)
[02/04 23:26:36     47s] End AAE Lib Interpolated Model. (MEM=2826.640625 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:26:38     49s] Total number of fetched objects 50574
[02/04 23:26:38     49s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/04 23:26:38     49s] End delay calculation. (MEM=2890.43 CPU=0:00:01.5 REAL=0:00:02.0)
[02/04 23:26:38     49s] End delay calculation (fullDC). (MEM=2869.83 CPU=0:00:02.0 REAL=0:00:03.0)
[02/04 23:26:38     49s] *** CDM Built up (cpu=0:00:02.7  real=0:00:04.0  mem= 3461.3M) ***
[02/04 23:26:39     50s] **INFO: Disable pre-place timing setting for timing analysis
[02/04 23:26:39     50s] Set Using Default Delay Limit as 1000.
[02/04 23:26:39     50s] Set Default Net Delay as 1000 ps.
[02/04 23:26:39     50s] Set Default Input Pin Transition as 0.1 ps.
[02/04 23:26:39     50s] Set Default Net Load as 0.5 pF. 
[02/04 23:26:39     50s] **INFO: Pre-place timing setting for timing analysis already disabled
[02/04 23:26:39     50s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3443.8M, EPOCH TIME: 1738691799.575633
[02/04 23:26:39     50s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[02/04 23:26:39     50s]  Deleted 0 physical inst  (cell - / prefix -).
[02/04 23:26:39     50s] Did not delete 10044 physical insts as they were marked preplaced.
[02/04 23:26:39     50s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.002, REAL:0.020, MEM:3443.8M, EPOCH TIME: 1738691799.596087
[02/04 23:26:39     50s] INFO: #ExclusiveGroups=0
[02/04 23:26:39     50s] INFO: There are no Exclusive Groups.
[02/04 23:26:39     50s] *** Starting "NanoPlace(TM) placement v#23 (mem=3443.8M)" ...
[02/04 23:26:39     50s] Wait...
[02/04 23:26:39     50s] Estimated loop count for BSM: 25472
[02/04 23:26:40     51s] *** Build Buffered Sizing Timing Model
[02/04 23:26:40     51s] (cpu=0:00:00.9 mem=3451.8M) ***
[02/04 23:26:40     51s] *** Build Virtual Sizing Timing Model
[02/04 23:26:40     51s] (cpu=0:00:01.0 mem=3451.8M) ***
[02/04 23:26:40     51s] No user-set net weight.
[02/04 23:26:40     51s] Net fanout histogram:
[02/04 23:26:40     51s] 2		: 24048 (48.9%) nets
[02/04 23:26:40     51s] 3		: 16928 (34.4%) nets
[02/04 23:26:40     51s] 4     -	14	: 7201 (14.7%) nets
[02/04 23:26:40     51s] 15    -	39	: 830 (1.7%) nets
[02/04 23:26:40     51s] 40    -	79	: 139 (0.3%) nets
[02/04 23:26:40     51s] 80    -	159	: 3 (0.0%) nets
[02/04 23:26:40     51s] 160   -	319	: 2 (0.0%) nets
[02/04 23:26:40     51s] 320   -	639	: 0 (0.0%) nets
[02/04 23:26:40     51s] 640   -	1279	: 0 (0.0%) nets
[02/04 23:26:40     51s] 1280  -	2559	: 0 (0.0%) nets
[02/04 23:26:40     51s] 2560  -	5119	: 1 (0.0%) nets
[02/04 23:26:40     51s] 5120+		: 1 (0.0%) nets
[02/04 23:26:40     51s] no activity file in design. spp won't run.
[02/04 23:26:40     51s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[02/04 23:26:40     51s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[02/04 23:26:40     51s] Define the scan chains before using this option.
[02/04 23:26:40     51s] Type 'man IMPSP-9042' for more detail.
[02/04 23:26:40     51s] Processing tracks to init pin-track alignment.
[02/04 23:26:40     51s] z: 2, totalTracks: 1
[02/04 23:26:40     51s] z: 4, totalTracks: 1
[02/04 23:26:40     51s] z: 6, totalTracks: 1
[02/04 23:26:40     51s] z: 8, totalTracks: 1
[02/04 23:26:40     51s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:26:40     51s] Cell CONV_ACC LLGs are deleted
[02/04 23:26:40     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:26:40     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:26:40     51s] # Building CONV_ACC llgBox search-tree.
[02/04 23:26:40     51s] #std cell=56702 (10044 fixed + 46658 movable) #buf cell=0 #inv cell=5364 #block=0 (0 floating + 0 preplaced)
[02/04 23:26:40     51s] #ioInst=0 #net=49153 #term=172719 #term/net=3.51, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=153
[02/04 23:26:40     51s] stdCell: 56702 single + 0 double + 0 multi
[02/04 23:26:40     51s] Total standard cell length = 129.4844 (mm), area = 0.2214 (mm^2)
[02/04 23:26:40     51s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3451.8M, EPOCH TIME: 1738691800.663991
[02/04 23:26:40     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:26:40     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:26:40     51s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3451.8M, EPOCH TIME: 1738691800.665008
[02/04 23:26:40     51s] Max number of tech site patterns supported in site array is 256.
[02/04 23:26:40     51s] Core basic site is CoreSite
[02/04 23:26:40     51s] After signature check, allow fast init is true, keep pre-filter is true.
[02/04 23:26:40     51s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/04 23:26:40     51s] SiteArray: non-trimmed site array dimensions = 324 x 2788
[02/04 23:26:40     51s] SiteArray: use 4,562,944 bytes
[02/04 23:26:40     51s] SiteArray: current memory after site array memory allocation 3456.1M
[02/04 23:26:40     51s] SiteArray: FP blocked sites are writable
[02/04 23:26:40     51s] Keep-away cache is enable on metals: 1-11
[02/04 23:26:40     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/04 23:26:40     51s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3456.1M, EPOCH TIME: 1738691800.693560
[02/04 23:26:40     51s] Process 1215 (called=975 computed=2) wires and vias for routing blockage analysis
[02/04 23:26:40     51s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3456.1M, EPOCH TIME: 1738691800.693743
[02/04 23:26:40     51s] SiteArray: number of non floorplan blocked sites for llg default is 903312
[02/04 23:26:40     51s] Atter site array init, number of instance map data is 0.
[02/04 23:26:40     51s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.030, REAL:0.030, MEM:3456.1M, EPOCH TIME: 1738691800.695466
[02/04 23:26:40     51s] 
[02/04 23:26:40     51s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:26:40     51s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:26:40     51s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.049, REAL:0.049, MEM:3456.1M, EPOCH TIME: 1738691800.712672
[02/04 23:26:40     51s] 
[02/04 23:26:40     51s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:26:40     51s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:26:40     51s] Average module density = 0.710.
[02/04 23:26:40     51s] Density for the design = 0.710.
[02/04 23:26:40     51s]        = stdcell_area 627334 sites (214548 um^2) / alloc_area 883224 sites (302063 um^2).
[02/04 23:26:40     51s] Pin Density = 0.1912.
[02/04 23:26:40     51s]             = total # of pins 172719 / total area 903312.
[02/04 23:26:40     51s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3456.1M, EPOCH TIME: 1738691800.744311
[02/04 23:26:40     51s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.009, REAL:0.009, MEM:3456.1M, EPOCH TIME: 1738691800.753768
[02/04 23:26:40     51s] OPERPROF: Starting pre-place ADS at level 1, MEM:3456.1M, EPOCH TIME: 1738691800.762463
[02/04 23:26:40     51s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3456.1M, EPOCH TIME: 1738691800.780710
[02/04 23:26:40     51s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3456.1M, EPOCH TIME: 1738691800.780762
[02/04 23:26:40     51s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3456.1M, EPOCH TIME: 1738691800.780806
[02/04 23:26:40     51s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3456.1M, EPOCH TIME: 1738691800.781533
[02/04 23:26:40     51s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3456.1M, EPOCH TIME: 1738691800.781558
[02/04 23:26:40     51s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:3456.1M, EPOCH TIME: 1738691800.782954
[02/04 23:26:40     51s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3456.1M, EPOCH TIME: 1738691800.782991
[02/04 23:26:40     51s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:3456.1M, EPOCH TIME: 1738691800.783948
[02/04 23:26:40     51s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.002, REAL:0.002, MEM:3456.1M, EPOCH TIME: 1738691800.783973
[02/04 23:26:40     51s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.003, REAL:0.004, MEM:3456.1M, EPOCH TIME: 1738691800.784276
[02/04 23:26:40     52s] ADSU 0.710 -> 0.716. site 883224.000 -> 876450.400. GS 13.680
[02/04 23:26:40     52s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.046, REAL:0.047, MEM:3456.1M, EPOCH TIME: 1738691800.809621
[02/04 23:26:40     52s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3434.1M, EPOCH TIME: 1738691800.810064
[02/04 23:26:40     52s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3434.1M, EPOCH TIME: 1738691800.812359
[02/04 23:26:40     52s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3434.1M, EPOCH TIME: 1738691800.812395
[02/04 23:26:40     52s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.002, REAL:0.002, MEM:3434.1M, EPOCH TIME: 1738691800.812417
[02/04 23:26:40     52s] Initial padding reaches pin density 0.304 for top
[02/04 23:26:40     52s] InitPadU 0.716 -> 0.833 for top
[02/04 23:26:40     52s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3435.1M, EPOCH TIME: 1738691800.897534
[02/04 23:26:40     52s] Enable eGR PG blockage caching
[02/04 23:26:40     52s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.008, MEM:3435.1M, EPOCH TIME: 1738691800.905566
[02/04 23:26:40     52s] OPERPROF: Starting spIPlaceForNP at level 1, MEM:3435.1M, EPOCH TIME: 1738691800.905606
[02/04 23:26:40     52s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3435.1M, EPOCH TIME: 1738691800.905628
[02/04 23:26:40     52s] no activity file in design. spp won't run.
[02/04 23:26:40     52s] [spp] 0
[02/04 23:26:40     52s] [adp] 0:1:1:3
[02/04 23:26:40     52s] Ignore, current top cell is CONV_ACC.
[02/04 23:26:45     56s] Unignore, current top cell is CONV_ACC.
[02/04 23:26:45     56s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:4.572, REAL:4.590, MEM:3484.2M, EPOCH TIME: 1738691805.495606
[02/04 23:26:45     56s] Ignore, current top cell is CONV_ACC.
[02/04 23:26:45     56s] Clock gating cells determined by native netlist tracing.
[02/04 23:26:45     56s] no activity file in design. spp won't run.
[02/04 23:26:45     56s] no activity file in design. spp won't run.
[02/04 23:26:45     56s] Unignore, current top cell is CONV_ACC.
[02/04 23:26:45     56s] Ignore, current top cell is CONV_ACC.
[02/04 23:26:45     56s] Effort level <high> specified for reg2reg path_group
[02/04 23:26:47     58s] Unignore, current top cell is CONV_ACC.
[02/04 23:26:47     58s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3490.3M, EPOCH TIME: 1738691807.574166
[02/04 23:26:47     58s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.007, REAL:0.007, MEM:3490.3M, EPOCH TIME: 1738691807.581052
[02/04 23:26:47     58s] === lastAutoLevel = 10 
[02/04 23:26:47     58s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3490.3M, EPOCH TIME: 1738691807.636750
[02/04 23:26:48     58s] OPERPROF:     Starting NP-Place at level 3, MEM:3623.5M, EPOCH TIME: 1738691808.734184
[02/04 23:26:48     58s] Iteration  1: Total net bbox = 4.540e-07 (7.32e-08 3.81e-07)
[02/04 23:26:48     58s]               Est.  stn bbox = 4.730e-07 (7.64e-08 3.97e-07)
[02/04 23:26:48     58s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3647.5M
[02/04 23:26:48     58s] Iteration  2: Total net bbox = 4.540e-07 (7.32e-08 3.81e-07)
[02/04 23:26:48     58s]               Est.  stn bbox = 4.730e-07 (7.64e-08 3.97e-07)
[02/04 23:26:48     58s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3648.5M
[02/04 23:26:48     58s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/04 23:26:48     58s] exp_mt_sequential is set from setPlaceMode option to 1
[02/04 23:26:48     58s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/04 23:26:48     58s] place_exp_mt_interval set to default 32
[02/04 23:26:48     58s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/04 23:26:49     60s] Iteration  3: Total net bbox = 3.799e+03 (1.75e+03 2.05e+03)
[02/04 23:26:49     60s]               Est.  stn bbox = 4.635e+03 (2.10e+03 2.53e+03)
[02/04 23:26:49     60s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 3746.7M
[02/04 23:26:50     60s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/04 23:26:50     60s] Total number of setup views is 1.
[02/04 23:26:50     60s] Total number of active setup views is 1.
[02/04 23:26:50     60s] Active setup views:
[02/04 23:26:50     60s]     Setup
[02/04 23:26:55     65s] Iteration  4: Total net bbox = 6.291e+05 (2.62e+05 3.67e+05)
[02/04 23:26:55     65s]               Est.  stn bbox = 7.405e+05 (3.18e+05 4.23e+05)
[02/04 23:26:55     65s]               cpu = 0:00:05.5 real = 0:00:06.0 mem = 3746.7M
[02/04 23:26:55     65s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/04 23:27:01     71s] Iteration  5: Total net bbox = 6.680e+05 (2.63e+05 4.05e+05)
[02/04 23:27:01     71s]               Est.  stn bbox = 8.055e+05 (3.32e+05 4.74e+05)
[02/04 23:27:01     71s]               cpu = 0:00:05.7 real = 0:00:06.0 mem = 3746.7M
[02/04 23:27:01     71s] OPERPROF:     Finished NP-Place at level 3, CPU:12.384, REAL:12.451, MEM:3746.7M, EPOCH TIME: 1738691821.184745
[02/04 23:27:01     71s] OPERPROF:   Finished NP-MAIN at level 2, CPU:12.481, REAL:13.576, MEM:3746.7M, EPOCH TIME: 1738691821.212415
[02/04 23:27:01     71s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3746.7M, EPOCH TIME: 1738691821.221466
[02/04 23:27:01     71s] Ignore, current top cell is CONV_ACC.
[02/04 23:27:01     71s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/04 23:27:01     71s] Unignore, current top cell is CONV_ACC.
[02/04 23:27:01     71s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.005, REAL:0.005, MEM:3746.7M, EPOCH TIME: 1738691821.226670
[02/04 23:27:01     71s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3746.7M, EPOCH TIME: 1738691821.228698
[02/04 23:27:01     71s] OPERPROF:     Starting NP-Place at level 3, MEM:3746.7M, EPOCH TIME: 1738691821.332281
[02/04 23:27:01     71s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/04 23:27:07     77s] Iteration  6: Total net bbox = 6.668e+05 (2.71e+05 3.96e+05)
[02/04 23:27:07     77s]               Est.  stn bbox = 8.347e+05 (3.56e+05 4.78e+05)
[02/04 23:27:07     77s]               cpu = 0:00:06.1 real = 0:00:06.0 mem = 3782.0M
[02/04 23:27:07     77s] OPERPROF:     Finished NP-Place at level 3, CPU:6.182, REAL:6.185, MEM:3782.0M, EPOCH TIME: 1738691827.517184
[02/04 23:27:07     77s] OPERPROF:   Finished NP-MAIN at level 2, CPU:6.341, REAL:6.345, MEM:3782.0M, EPOCH TIME: 1738691827.573986
[02/04 23:27:07     77s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3782.0M, EPOCH TIME: 1738691827.577428
[02/04 23:27:07     77s] Ignore, current top cell is CONV_ACC.
[02/04 23:27:07     77s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/04 23:27:07     77s] Unignore, current top cell is CONV_ACC.
[02/04 23:27:07     77s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.005, REAL:0.005, MEM:3782.0M, EPOCH TIME: 1738691827.582166
[02/04 23:27:07     77s] Ignore, current top cell is CONV_ACC.
[02/04 23:27:07     77s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3782.0M, EPOCH TIME: 1738691827.582744
[02/04 23:27:07     77s] Starting Early Global Route rough congestion estimation: mem = 3782.0M
[02/04 23:27:07     77s] (I)      Initializing eGR engine (rough)
[02/04 23:27:07     77s] Set min layer with default ( 2 )
[02/04 23:27:07     77s] Set max layer with default ( 127 )
[02/04 23:27:07     77s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:27:07     77s] Min route layer (adjusted) = 2
[02/04 23:27:07     77s] Max route layer (adjusted) = 11
[02/04 23:27:07     77s] (I)      clean place blk overflow:
[02/04 23:27:07     77s] (I)      H : enabled 0.60 0
[02/04 23:27:07     77s] (I)      V : enabled 0.60 0
[02/04 23:27:07     77s] (I)      Initializing eGR engine (rough)
[02/04 23:27:07     77s] Set min layer with default ( 2 )
[02/04 23:27:07     77s] Set max layer with default ( 127 )
[02/04 23:27:07     77s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:27:07     77s] Min route layer (adjusted) = 2
[02/04 23:27:07     77s] Max route layer (adjusted) = 11
[02/04 23:27:07     77s] (I)      clean place blk overflow:
[02/04 23:27:07     77s] (I)      H : enabled 0.60 0
[02/04 23:27:07     77s] (I)      V : enabled 0.60 0
[02/04 23:27:07     77s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.48 MB )
[02/04 23:27:07     77s] (I)      Running eGR Rough flow
[02/04 23:27:07     77s] (I)      # wire layers (front) : 12
[02/04 23:27:07     77s] (I)      # wire layers (back)  : 0
[02/04 23:27:07     77s] (I)      min wire layer : 1
[02/04 23:27:07     77s] (I)      max wire layer : 11
[02/04 23:27:07     77s] (I)      # cut layers (front) : 11
[02/04 23:27:07     77s] (I)      # cut layers (back)  : 0
[02/04 23:27:07     77s] (I)      min cut layer : 1
[02/04 23:27:07     77s] (I)      max cut layer : 10
[02/04 23:27:07     77s] (I)      ================================ Layers ================================
[02/04 23:27:07     77s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:27:07     77s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/04 23:27:07     77s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:27:07     77s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/04 23:27:07     77s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[02/04 23:27:07     77s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[02/04 23:27:07     77s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[02/04 23:27:07     77s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:27:07     77s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[02/04 23:27:07     77s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:27:07     77s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[02/04 23:27:07     77s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:27:07     77s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[02/04 23:27:07     77s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:27:07     77s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[02/04 23:27:07     77s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:27:07     77s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[02/04 23:27:07     77s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:27:07     77s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[02/04 23:27:07     77s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:27:07     77s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[02/04 23:27:07     77s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:27:07     77s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[02/04 23:27:07     77s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[02/04 23:27:07     77s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[02/04 23:27:07     77s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[02/04 23:27:07     77s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[02/04 23:27:07     77s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:27:07     77s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/04 23:27:07     77s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[02/04 23:27:07     77s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[02/04 23:27:07     77s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[02/04 23:27:07     77s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[02/04 23:27:07     77s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[02/04 23:27:07     77s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[02/04 23:27:07     77s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[02/04 23:27:07     77s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[02/04 23:27:07     77s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[02/04 23:27:07     77s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[02/04 23:27:07     77s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[02/04 23:27:07     77s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:27:07     77s] (I)      Started Import and model ( Curr Mem: 3.48 MB )
[02/04 23:27:07     77s] (I)      == Non-default Options ==
[02/04 23:27:07     77s] (I)      Print mode                                         : 2
[02/04 23:27:07     77s] (I)      Stop if highly congested                           : false
[02/04 23:27:07     77s] (I)      Local connection modeling                          : true
[02/04 23:27:07     77s] (I)      Maximum routing layer                              : 11
[02/04 23:27:07     77s] (I)      Top routing layer                                  : 11
[02/04 23:27:07     77s] (I)      Assign partition pins                              : false
[02/04 23:27:07     77s] (I)      Support large GCell                                : true
[02/04 23:27:07     77s] (I)      Number of threads                                  : 1
[02/04 23:27:07     77s] (I)      Number of rows per GCell                           : 21
[02/04 23:27:07     77s] (I)      Max num rows per GCell                             : 32
[02/04 23:27:07     77s] (I)      Route tie net to shape                             : auto
[02/04 23:27:07     77s] (I)      Method to set GCell size                           : row
[02/04 23:27:07     77s] (I)      Tie hi/lo max distance                             : 17.100000
[02/04 23:27:07     77s] (I)      Counted 7161 PG shapes. eGR will not process PG shapes layer by layer.
[02/04 23:27:07     77s] (I)      ============== Pin Summary ==============
[02/04 23:27:07     77s] (I)      +-------+--------+---------+------------+
[02/04 23:27:07     77s] (I)      | Layer | # pins | % total |      Group |
[02/04 23:27:07     77s] (I)      +-------+--------+---------+------------+
[02/04 23:27:07     77s] (I)      |     1 | 172566 |  100.00 |        Pin |
[02/04 23:27:07     77s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/04 23:27:07     77s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/04 23:27:07     77s] (I)      |     4 |      0 |    0.00 |      Other |
[02/04 23:27:07     77s] (I)      |     5 |      0 |    0.00 |      Other |
[02/04 23:27:07     77s] (I)      |     6 |      0 |    0.00 |      Other |
[02/04 23:27:07     77s] (I)      |     7 |      0 |    0.00 |      Other |
[02/04 23:27:07     77s] (I)      |     8 |      0 |    0.00 |      Other |
[02/04 23:27:07     77s] (I)      |     9 |      0 |    0.00 |      Other |
[02/04 23:27:07     77s] (I)      |    10 |      0 |    0.00 |      Other |
[02/04 23:27:07     77s] (I)      |    11 |      0 |    0.00 |      Other |
[02/04 23:27:07     77s] (I)      +-------+--------+---------+------------+
[02/04 23:27:07     77s] (I)      Custom ignore net properties:
[02/04 23:27:07     77s] (I)      1 : NotLegal
[02/04 23:27:07     77s] (I)      Default ignore net properties:
[02/04 23:27:07     77s] (I)      1 : Special
[02/04 23:27:07     77s] (I)      2 : Analog
[02/04 23:27:07     77s] (I)      3 : Fixed
[02/04 23:27:07     77s] (I)      4 : Skipped
[02/04 23:27:07     77s] (I)      5 : MixedSignal
[02/04 23:27:07     77s] (I)      Prerouted net properties:
[02/04 23:27:07     77s] (I)      1 : NotLegal
[02/04 23:27:07     77s] (I)      2 : Special
[02/04 23:27:07     77s] (I)      3 : Analog
[02/04 23:27:07     77s] (I)      4 : Fixed
[02/04 23:27:07     77s] (I)      5 : Skipped
[02/04 23:27:07     77s] (I)      6 : MixedSignal
[02/04 23:27:07     77s] (I)      Early global route reroute all routable nets
[02/04 23:27:07     77s] (I)      Use row-based GCell size
[02/04 23:27:07     77s] (I)      Use row-based GCell align
[02/04 23:27:07     77s] (I)      layer 0 area = 80000
[02/04 23:27:07     77s] (I)      layer 1 area = 80000
[02/04 23:27:07     77s] (I)      layer 2 area = 80000
[02/04 23:27:07     77s] (I)      layer 3 area = 80000
[02/04 23:27:07     77s] (I)      layer 4 area = 80000
[02/04 23:27:07     77s] (I)      layer 5 area = 80000
[02/04 23:27:07     77s] (I)      layer 6 area = 80000
[02/04 23:27:07     77s] (I)      layer 7 area = 80000
[02/04 23:27:07     77s] (I)      layer 8 area = 80000
[02/04 23:27:07     77s] (I)      layer 9 area = 400000
[02/04 23:27:07     77s] (I)      layer 10 area = 400000
[02/04 23:27:07     77s] (I)      GCell unit size   : 3420
[02/04 23:27:07     77s] (I)      GCell multiplier  : 21
[02/04 23:27:07     77s] (I)      GCell row height  : 3420
[02/04 23:27:07     77s] (I)      Actual row height : 3420
[02/04 23:27:07     77s] (I)      GCell align ref   : 40000 40280
[02/04 23:27:07     77s] (I)      Track table information for default rule: 
[02/04 23:27:07     77s] (I)      Metal1 has single uniform track structure
[02/04 23:27:07     77s] (I)      Metal2 has single uniform track structure
[02/04 23:27:07     77s] (I)      Metal3 has single uniform track structure
[02/04 23:27:07     77s] (I)      Metal4 has single uniform track structure
[02/04 23:27:07     77s] (I)      Metal5 has single uniform track structure
[02/04 23:27:07     77s] (I)      Metal6 has single uniform track structure
[02/04 23:27:07     77s] (I)      Metal7 has single uniform track structure
[02/04 23:27:07     77s] (I)      Metal8 has single uniform track structure
[02/04 23:27:07     77s] (I)      Metal9 has single uniform track structure
[02/04 23:27:07     77s] (I)      Metal10 has single uniform track structure
[02/04 23:27:07     77s] (I)      Metal11 has single uniform track structure
[02/04 23:27:07     77s] (I)      ================== Default via ===================
[02/04 23:27:07     77s] (I)      +----+------------------+------------------------+
[02/04 23:27:07     77s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[02/04 23:27:07     77s] (I)      +----+------------------+------------------------+
[02/04 23:27:07     77s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[02/04 23:27:07     77s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[02/04 23:27:07     77s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[02/04 23:27:07     77s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[02/04 23:27:07     77s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[02/04 23:27:07     77s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[02/04 23:27:07     77s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[02/04 23:27:07     77s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[02/04 23:27:07     77s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[02/04 23:27:07     77s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[02/04 23:27:07     77s] (I)      +----+------------------+------------------------+
[02/04 23:27:07     77s] (I)      Design has 0 placement macros with 0 shapes. 
[02/04 23:27:07     77s] (I)      Read 11674 PG shapes
[02/04 23:27:07     77s] (I)      Read 0 clock shapes
[02/04 23:27:07     77s] (I)      Read 0 other shapes
[02/04 23:27:07     77s] (I)      #Routing Blockages  : 0
[02/04 23:27:07     77s] (I)      #Bump Blockages     : 0
[02/04 23:27:07     77s] (I)      #Instance Blockages : 0
[02/04 23:27:07     77s] (I)      #PG Blockages       : 11674
[02/04 23:27:07     77s] (I)      #Halo Blockages     : 0
[02/04 23:27:07     77s] (I)      #Boundary Blockages : 0
[02/04 23:27:07     77s] (I)      #Clock Blockages    : 0
[02/04 23:27:07     77s] (I)      #Other Blockages    : 0
[02/04 23:27:07     77s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/04 23:27:07     77s] (I)      #prerouted nets         : 0
[02/04 23:27:07     77s] (I)      #prerouted special nets : 0
[02/04 23:27:07     77s] (I)      #prerouted wires        : 0
[02/04 23:27:07     77s] (I)      Read 49006 nets ( ignored 0 )
[02/04 23:27:07     77s] (I)        Front-side 49006 ( ignored 0 )
[02/04 23:27:07     77s] (I)        Back-side  0 ( ignored 0 )
[02/04 23:27:07     77s] (I)        Both-side  0 ( ignored 0 )
[02/04 23:27:07     77s] (I)      dcls route internal nets
[02/04 23:27:07     77s] (I)      dcls route interface nets
[02/04 23:27:07     77s] (I)      dcls route common nets
[02/04 23:27:07     77s] (I)      Reading macro buffers
[02/04 23:27:07     77s] (I)      Number of macro buffers: 0
[02/04 23:27:07     77s] (I)      early_global_route_priority property id does not exist.
[02/04 23:27:07     77s] (I)      Read Num Blocks=11674  Num Prerouted Wires=0  Num CS=0
[02/04 23:27:07     77s] (I)      Layer 1 (V) : #blockages 1300 : #preroutes 0
[02/04 23:27:07     77s] (I)      Layer 2 (H) : #blockages 1300 : #preroutes 0
[02/04 23:27:07     77s] (I)      Layer 3 (V) : #blockages 1300 : #preroutes 0
[02/04 23:27:07     77s] (I)      Layer 4 (H) : #blockages 1300 : #preroutes 0
[02/04 23:27:07     77s] (I)      Layer 5 (V) : #blockages 1300 : #preroutes 0
[02/04 23:27:07     77s] (I)      Layer 6 (H) : #blockages 1300 : #preroutes 0
[02/04 23:27:07     77s] (I)      Layer 7 (V) : #blockages 1300 : #preroutes 0
[02/04 23:27:07     77s] (I)      Layer 8 (H) : #blockages 1300 : #preroutes 0
[02/04 23:27:07     77s] (I)      Layer 9 (V) : #blockages 962 : #preroutes 0
[02/04 23:27:07     77s] (I)      Layer 10 (H) : #blockages 312 : #preroutes 0
[02/04 23:27:07     77s] (I)      Number of ignored nets                =      0
[02/04 23:27:07     77s] (I)      Number of connected nets              =      0
[02/04 23:27:07     77s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/04 23:27:07     77s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/04 23:27:07     77s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/04 23:27:07     77s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/04 23:27:07     77s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/04 23:27:07     77s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/04 23:27:07     77s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/04 23:27:07     77s] (I)      There are 1 clock nets ( 0 with NDR ).
[02/04 23:27:07     77s] (I)      Ndr track 0 does not exist
[02/04 23:27:07     77s] (I)      ---------------------Grid Graph Info--------------------
[02/04 23:27:07     77s] (I)      Routing area        : (0, 0) - (1195200, 1188640)
[02/04 23:27:07     77s] (I)      Core area           : (40000, 40280) - (1155200, 1148360)
[02/04 23:27:07     77s] (I)      Site width          :   400  (dbu)
[02/04 23:27:07     77s] (I)      Row height          :  3420  (dbu)
[02/04 23:27:07     77s] (I)      GCell row height    :  3420  (dbu)
[02/04 23:27:07     77s] (I)      GCell width         : 71820  (dbu)
[02/04 23:27:07     77s] (I)      GCell height        : 71820  (dbu)
[02/04 23:27:07     77s] (I)      Grid                :    17    17    11
[02/04 23:27:07     77s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/04 23:27:07     77s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[02/04 23:27:07     77s] (I)      Vertical capacity   :     0 71820     0 71820     0 71820     0 71820     0 71820     0
[02/04 23:27:07     77s] (I)      Horizontal capacity :     0     0 71820     0 71820     0 71820     0 71820     0 71820
[02/04 23:27:07     77s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/04 23:27:07     77s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/04 23:27:07     77s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/04 23:27:07     77s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/04 23:27:07     77s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[02/04 23:27:07     77s] (I)      Num tracks per GCell: 299.25 179.55 189.00 179.55 189.00 179.55 189.00 179.55 189.00 71.82 75.60
[02/04 23:27:07     77s] (I)      Total num of tracks :  3128  2988  3128  2988  3128  2988  3128  2988  3128  1194  1251
[02/04 23:27:07     77s] (I)      --------------------------------------------------------
[02/04 23:27:07     77s] 
[02/04 23:27:07     77s] (I)      ============ Routing rule table ============
[02/04 23:27:07     77s] (I)      Rule id: 0  Rule name: (Default)  Nets: 49006
[02/04 23:27:07     77s] (I)      ========================================
[02/04 23:27:07     77s] (I)      
[02/04 23:27:07     77s] (I)      ==== NDR : (Default) ====
[02/04 23:27:07     77s] (I)      +--------------+--------+
[02/04 23:27:07     77s] (I)      |           ID |      0 |
[02/04 23:27:07     77s] (I)      |      Default |    yes |
[02/04 23:27:07     77s] (I)      |  Clk Special |     no |
[02/04 23:27:07     77s] (I)      | Hard spacing |     no |
[02/04 23:27:07     77s] (I)      |    NDR track | (none) |
[02/04 23:27:07     77s] (I)      |      NDR via | (none) |
[02/04 23:27:07     77s] (I)      |  Extra space |      0 |
[02/04 23:27:07     77s] (I)      |      Shields |      0 |
[02/04 23:27:07     77s] (I)      |   Demand (H) |      1 |
[02/04 23:27:07     77s] (I)      |   Demand (V) |      1 |
[02/04 23:27:07     77s] (I)      |        #Nets |  49006 |
[02/04 23:27:07     77s] (I)      +--------------+--------+
[02/04 23:27:07     77s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:27:07     77s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/04 23:27:07     77s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:27:07     77s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:27:07     77s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:27:07     77s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:27:07     77s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:27:07     77s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:27:07     77s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:27:07     77s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:27:07     77s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:27:07     77s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[02/04 23:27:07     77s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[02/04 23:27:07     77s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:27:07     77s] (I)      =============== Blocked Tracks ===============
[02/04 23:27:07     77s] (I)      +-------+---------+----------+---------------+
[02/04 23:27:07     77s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/04 23:27:07     77s] (I)      +-------+---------+----------+---------------+
[02/04 23:27:07     77s] (I)      |     1 |       0 |        0 |         0.00% |
[02/04 23:27:07     77s] (I)      |     2 |   50796 |      704 |         1.39% |
[02/04 23:27:07     77s] (I)      |     3 |   53176 |     1300 |         2.44% |
[02/04 23:27:07     77s] (I)      |     4 |   50796 |      704 |         1.39% |
[02/04 23:27:07     77s] (I)      |     5 |   53176 |     1300 |         2.44% |
[02/04 23:27:07     77s] (I)      |     6 |   50796 |      704 |         1.39% |
[02/04 23:27:07     77s] (I)      |     7 |   53176 |     1300 |         2.44% |
[02/04 23:27:07     77s] (I)      |     8 |   50796 |      704 |         1.39% |
[02/04 23:27:07     77s] (I)      |     9 |   53176 |     2600 |         4.89% |
[02/04 23:27:07     77s] (I)      |    10 |   20298 |     2227 |        10.97% |
[02/04 23:27:07     77s] (I)      |    11 |   21267 |     2244 |        10.55% |
[02/04 23:27:07     77s] (I)      +-------+---------+----------+---------------+
[02/04 23:27:07     77s] (I)      Finished Import and model ( CPU: 0.21 sec, Real: 0.26 sec, Curr Mem: 3.51 MB )
[02/04 23:27:07     77s] (I)      Reset routing kernel
[02/04 23:27:07     77s] (I)      numLocalWires=212237  numGlobalNetBranches=45463  numLocalNetBranches=60851
[02/04 23:27:07     77s] (I)      totalPins=172419  totalGlobalPin=29406 (17.05%)
[02/04 23:27:07     77s] (I)      total 2D Cap : 452013 = (231139 H, 220874 V)
[02/04 23:27:07     77s] (I)      total 2D Demand : 4900 = (0 H, 4900 V)
[02/04 23:27:07     77s] (I)      init route region map
[02/04 23:27:07     77s] (I)      #blocked GCells = 0
[02/04 23:27:07     77s] (I)      #regions = 1
[02/04 23:27:07     77s] (I)      init safety region map
[02/04 23:27:07     77s] (I)      #blocked GCells = 0
[02/04 23:27:07     77s] (I)      #regions = 1
[02/04 23:27:07     77s] (I)      
[02/04 23:27:07     77s] (I)      ============  Phase 1a Route ============
[02/04 23:27:07     77s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/04 23:27:07     77s] (I)      Usage: 21062 = (8596 H, 12466 V) = (3.72% H, 5.64% V) = (3.087e+05um H, 4.477e+05um V)
[02/04 23:27:07     77s] (I)      
[02/04 23:27:07     77s] (I)      ============  Phase 1b Route ============
[02/04 23:27:07     77s] (I)      Usage: 21062 = (8596 H, 12466 V) = (3.72% H, 5.64% V) = (3.087e+05um H, 4.477e+05um V)
[02/04 23:27:07     77s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/04 23:27:07     77s] 
[02/04 23:27:07     77s] (I)      Updating congestion map
[02/04 23:27:07     77s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[02/04 23:27:07     77s] (I)      Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.36 sec, Curr Mem: 3.51 MB )
[02/04 23:27:07     77s] Finished Early Global Route rough congestion estimation: mem = 3622.0M
[02/04 23:27:07     77s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.270, REAL:0.380, MEM:3622.0M, EPOCH TIME: 1738691827.962890
[02/04 23:27:07     77s] earlyGlobalRoute rough estimation gcell size 21 row height
[02/04 23:27:07     77s] Unignore, current top cell is CONV_ACC.
[02/04 23:27:07     77s] OPERPROF:   Starting CDPad at level 2, MEM:3622.0M, EPOCH TIME: 1738691827.963668
[02/04 23:27:08     77s] CDPadU 0.833 -> 0.833. R=0.716, N=46658, GS=35.910
[02/04 23:27:08     77s] OPERPROF:   Finished CDPad at level 2, CPU:0.090, REAL:0.090, MEM:3636.8M, EPOCH TIME: 1738691828.053373
[02/04 23:27:08     77s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3636.8M, EPOCH TIME: 1738691828.056531
[02/04 23:27:08     78s] OPERPROF:     Starting NP-Place at level 3, MEM:3705.3M, EPOCH TIME: 1738691828.186577
[02/04 23:27:08     78s] OPERPROF:     Finished NP-Place at level 3, CPU:0.086, REAL:0.086, MEM:3798.9M, EPOCH TIME: 1738691828.272709
[02/04 23:27:08     78s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.273, REAL:0.273, MEM:3798.9M, EPOCH TIME: 1738691828.329758
[02/04 23:27:08     78s] Global placement CDP skipped at cutLevel 7.
[02/04 23:27:08     78s] Iteration  7: Total net bbox = 7.082e+05 (3.02e+05 4.06e+05)
[02/04 23:27:08     78s]               Est.  stn bbox = 8.773e+05 (3.88e+05 4.89e+05)
[02/04 23:27:08     78s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 3798.9M
[02/04 23:27:08     78s] Ignore, current top cell is CONV_ACC.
[02/04 23:27:13     83s] 
[02/04 23:27:13     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/04 23:27:13     83s] TLC MultiMap info (StdDelay):
[02/04 23:27:13     83s]   : min_delay + MIN + 1 + no RcCorner := 6.6ps
[02/04 23:27:13     83s]   : min_delay + MIN + 1 + default_rc_corner := 8.9ps
[02/04 23:27:13     83s]   : max_delay + MAX + 1 + no RcCorner := 18.4ps
[02/04 23:27:13     83s]   : max_delay + MAX + 1 + default_rc_corner := 25.1ps
[02/04 23:27:13     83s]  Setting StdDelay to: 25.1ps
[02/04 23:27:13     83s] 
[02/04 23:27:13     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/04 23:27:15     85s] nrCritNet: 5.00% ( 2457 / 49153 ) cutoffSlk: -506.4ps stdDelay: 25.1ps
[02/04 23:27:21     91s] nrCritNet: 2.00% ( 981 / 49153 ) cutoffSlk: -516.5ps stdDelay: 25.1ps
[02/04 23:27:21     91s] Unignore, current top cell is CONV_ACC.
[02/04 23:27:21     91s] Iteration  8: Total net bbox = 7.108e+05 (3.04e+05 4.07e+05)
[02/04 23:27:21     91s]               Est.  stn bbox = 8.797e+05 (3.90e+05 4.90e+05)
[02/04 23:27:21     91s]               cpu = 0:00:12.8 real = 0:00:13.0 mem = 3798.9M
[02/04 23:27:21     91s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3798.9M, EPOCH TIME: 1738691841.221862
[02/04 23:27:21     91s] Ignore, current top cell is CONV_ACC.
[02/04 23:27:21     91s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/04 23:27:21     91s] Unignore, current top cell is CONV_ACC.
[02/04 23:27:21     91s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.003, REAL:0.003, MEM:3798.9M, EPOCH TIME: 1738691841.225184
[02/04 23:27:21     91s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3798.9M, EPOCH TIME: 1738691841.228337
[02/04 23:27:21     91s] OPERPROF:     Starting NP-Place at level 3, MEM:3798.9M, EPOCH TIME: 1738691841.362704
[02/04 23:27:21     91s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/04 23:27:31    100s] OPERPROF:     Finished NP-Place at level 3, CPU:9.688, REAL:9.696, MEM:3798.9M, EPOCH TIME: 1738691851.058599
[02/04 23:27:31    100s] OPERPROF:   Finished NP-MAIN at level 2, CPU:9.857, REAL:9.866, MEM:3798.9M, EPOCH TIME: 1738691851.094010
[02/04 23:27:31    100s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3798.9M, EPOCH TIME: 1738691851.095612
[02/04 23:27:31    100s] Ignore, current top cell is CONV_ACC.
[02/04 23:27:31    100s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/04 23:27:31    100s] Unignore, current top cell is CONV_ACC.
[02/04 23:27:31    100s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:3798.9M, EPOCH TIME: 1738691851.097118
[02/04 23:27:31    100s] Ignore, current top cell is CONV_ACC.
[02/04 23:27:31    100s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3798.9M, EPOCH TIME: 1738691851.097430
[02/04 23:27:31    100s] Starting Early Global Route rough congestion estimation: mem = 3798.9M
[02/04 23:27:31    100s] (I)      Initializing eGR engine (rough)
[02/04 23:27:31    100s] Set min layer with default ( 2 )
[02/04 23:27:31    100s] Set max layer with default ( 127 )
[02/04 23:27:31    100s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:27:31    100s] Min route layer (adjusted) = 2
[02/04 23:27:31    100s] Max route layer (adjusted) = 11
[02/04 23:27:31    100s] (I)      clean place blk overflow:
[02/04 23:27:31    100s] (I)      H : enabled 0.60 0
[02/04 23:27:31    100s] (I)      V : enabled 0.60 0
[02/04 23:27:31    100s] (I)      Initializing eGR engine (rough)
[02/04 23:27:31    100s] Set min layer with default ( 2 )
[02/04 23:27:31    100s] Set max layer with default ( 127 )
[02/04 23:27:31    100s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:27:31    100s] Min route layer (adjusted) = 2
[02/04 23:27:31    100s] Max route layer (adjusted) = 11
[02/04 23:27:31    100s] (I)      clean place blk overflow:
[02/04 23:27:31    100s] (I)      H : enabled 0.60 0
[02/04 23:27:31    100s] (I)      V : enabled 0.60 0
[02/04 23:27:31    100s] (I)      Started Early Global Route kernel ( Curr Mem: 3.50 MB )
[02/04 23:27:31    100s] (I)      Running eGR Rough flow
[02/04 23:27:31    100s] (I)      # wire layers (front) : 12
[02/04 23:27:31    100s] (I)      # wire layers (back)  : 0
[02/04 23:27:31    100s] (I)      min wire layer : 1
[02/04 23:27:31    100s] (I)      max wire layer : 11
[02/04 23:27:31    100s] (I)      # cut layers (front) : 11
[02/04 23:27:31    100s] (I)      # cut layers (back)  : 0
[02/04 23:27:31    100s] (I)      min cut layer : 1
[02/04 23:27:31    100s] (I)      max cut layer : 10
[02/04 23:27:31    100s] (I)      ================================ Layers ================================
[02/04 23:27:31    100s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:27:31    100s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/04 23:27:31    100s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:27:31    100s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/04 23:27:31    100s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[02/04 23:27:31    100s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[02/04 23:27:31    100s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[02/04 23:27:31    100s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:27:31    100s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[02/04 23:27:31    100s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:27:31    100s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[02/04 23:27:31    100s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:27:31    100s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[02/04 23:27:31    100s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:27:31    100s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[02/04 23:27:31    100s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:27:31    100s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[02/04 23:27:31    100s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:27:31    100s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[02/04 23:27:31    100s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:27:31    100s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[02/04 23:27:31    100s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:27:31    100s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[02/04 23:27:31    100s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[02/04 23:27:31    100s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[02/04 23:27:31    100s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[02/04 23:27:31    100s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[02/04 23:27:31    100s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:27:31    100s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/04 23:27:31    100s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[02/04 23:27:31    100s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[02/04 23:27:31    100s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[02/04 23:27:31    100s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[02/04 23:27:31    100s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[02/04 23:27:31    100s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[02/04 23:27:31    100s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[02/04 23:27:31    100s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[02/04 23:27:31    100s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[02/04 23:27:31    100s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[02/04 23:27:31    100s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[02/04 23:27:31    100s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:27:31    100s] (I)      Started Import and model ( Curr Mem: 3.50 MB )
[02/04 23:27:31    101s] (I)      == Non-default Options ==
[02/04 23:27:31    101s] (I)      Print mode                                         : 2
[02/04 23:27:31    101s] (I)      Stop if highly congested                           : false
[02/04 23:27:31    101s] (I)      Local connection modeling                          : true
[02/04 23:27:31    101s] (I)      Maximum routing layer                              : 11
[02/04 23:27:31    101s] (I)      Top routing layer                                  : 11
[02/04 23:27:31    101s] (I)      Assign partition pins                              : false
[02/04 23:27:31    101s] (I)      Support large GCell                                : true
[02/04 23:27:31    101s] (I)      Number of threads                                  : 1
[02/04 23:27:31    101s] (I)      Number of rows per GCell                           : 11
[02/04 23:27:31    101s] (I)      Max num rows per GCell                             : 32
[02/04 23:27:31    101s] (I)      Route tie net to shape                             : auto
[02/04 23:27:31    101s] (I)      Method to set GCell size                           : row
[02/04 23:27:31    101s] (I)      Tie hi/lo max distance                             : 17.100000
[02/04 23:27:31    101s] (I)      Counted 7161 PG shapes. eGR will not process PG shapes layer by layer.
[02/04 23:27:31    101s] (I)      ============== Pin Summary ==============
[02/04 23:27:31    101s] (I)      +-------+--------+---------+------------+
[02/04 23:27:31    101s] (I)      | Layer | # pins | % total |      Group |
[02/04 23:27:31    101s] (I)      +-------+--------+---------+------------+
[02/04 23:27:31    101s] (I)      |     1 | 172566 |  100.00 |        Pin |
[02/04 23:27:31    101s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/04 23:27:31    101s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/04 23:27:31    101s] (I)      |     4 |      0 |    0.00 |      Other |
[02/04 23:27:31    101s] (I)      |     5 |      0 |    0.00 |      Other |
[02/04 23:27:31    101s] (I)      |     6 |      0 |    0.00 |      Other |
[02/04 23:27:31    101s] (I)      |     7 |      0 |    0.00 |      Other |
[02/04 23:27:31    101s] (I)      |     8 |      0 |    0.00 |      Other |
[02/04 23:27:31    101s] (I)      |     9 |      0 |    0.00 |      Other |
[02/04 23:27:31    101s] (I)      |    10 |      0 |    0.00 |      Other |
[02/04 23:27:31    101s] (I)      |    11 |      0 |    0.00 |      Other |
[02/04 23:27:31    101s] (I)      +-------+--------+---------+------------+
[02/04 23:27:31    101s] (I)      Custom ignore net properties:
[02/04 23:27:31    101s] (I)      1 : NotLegal
[02/04 23:27:31    101s] (I)      Default ignore net properties:
[02/04 23:27:31    101s] (I)      1 : Special
[02/04 23:27:31    101s] (I)      2 : Analog
[02/04 23:27:31    101s] (I)      3 : Fixed
[02/04 23:27:31    101s] (I)      4 : Skipped
[02/04 23:27:31    101s] (I)      5 : MixedSignal
[02/04 23:27:31    101s] (I)      Prerouted net properties:
[02/04 23:27:31    101s] (I)      1 : NotLegal
[02/04 23:27:31    101s] (I)      2 : Special
[02/04 23:27:31    101s] (I)      3 : Analog
[02/04 23:27:31    101s] (I)      4 : Fixed
[02/04 23:27:31    101s] (I)      5 : Skipped
[02/04 23:27:31    101s] (I)      6 : MixedSignal
[02/04 23:27:31    101s] (I)      Early global route reroute all routable nets
[02/04 23:27:31    101s] (I)      Use row-based GCell size
[02/04 23:27:31    101s] (I)      Use row-based GCell align
[02/04 23:27:31    101s] (I)      layer 0 area = 80000
[02/04 23:27:31    101s] (I)      layer 1 area = 80000
[02/04 23:27:31    101s] (I)      layer 2 area = 80000
[02/04 23:27:31    101s] (I)      layer 3 area = 80000
[02/04 23:27:31    101s] (I)      layer 4 area = 80000
[02/04 23:27:31    101s] (I)      layer 5 area = 80000
[02/04 23:27:31    101s] (I)      layer 6 area = 80000
[02/04 23:27:31    101s] (I)      layer 7 area = 80000
[02/04 23:27:31    101s] (I)      layer 8 area = 80000
[02/04 23:27:31    101s] (I)      layer 9 area = 400000
[02/04 23:27:31    101s] (I)      layer 10 area = 400000
[02/04 23:27:31    101s] (I)      GCell unit size   : 3420
[02/04 23:27:31    101s] (I)      GCell multiplier  : 11
[02/04 23:27:31    101s] (I)      GCell row height  : 3420
[02/04 23:27:31    101s] (I)      Actual row height : 3420
[02/04 23:27:31    101s] (I)      GCell align ref   : 40000 40280
[02/04 23:27:31    101s] (I)      Track table information for default rule: 
[02/04 23:27:31    101s] (I)      Metal1 has single uniform track structure
[02/04 23:27:31    101s] (I)      Metal2 has single uniform track structure
[02/04 23:27:31    101s] (I)      Metal3 has single uniform track structure
[02/04 23:27:31    101s] (I)      Metal4 has single uniform track structure
[02/04 23:27:31    101s] (I)      Metal5 has single uniform track structure
[02/04 23:27:31    101s] (I)      Metal6 has single uniform track structure
[02/04 23:27:31    101s] (I)      Metal7 has single uniform track structure
[02/04 23:27:31    101s] (I)      Metal8 has single uniform track structure
[02/04 23:27:31    101s] (I)      Metal9 has single uniform track structure
[02/04 23:27:31    101s] (I)      Metal10 has single uniform track structure
[02/04 23:27:31    101s] (I)      Metal11 has single uniform track structure
[02/04 23:27:31    101s] (I)      ================== Default via ===================
[02/04 23:27:31    101s] (I)      +----+------------------+------------------------+
[02/04 23:27:31    101s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[02/04 23:27:31    101s] (I)      +----+------------------+------------------------+
[02/04 23:27:31    101s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[02/04 23:27:31    101s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[02/04 23:27:31    101s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[02/04 23:27:31    101s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[02/04 23:27:31    101s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[02/04 23:27:31    101s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[02/04 23:27:31    101s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[02/04 23:27:31    101s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[02/04 23:27:31    101s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[02/04 23:27:31    101s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[02/04 23:27:31    101s] (I)      +----+------------------+------------------------+
[02/04 23:27:31    101s] (I)      Design has 0 placement macros with 0 shapes. 
[02/04 23:27:31    101s] (I)      Read 11674 PG shapes from cache
[02/04 23:27:31    101s] (I)      Read 0 clock shapes
[02/04 23:27:31    101s] (I)      Read 0 other shapes
[02/04 23:27:31    101s] (I)      #Routing Blockages  : 0
[02/04 23:27:31    101s] (I)      #Bump Blockages     : 0
[02/04 23:27:31    101s] (I)      #Instance Blockages : 0
[02/04 23:27:31    101s] (I)      #PG Blockages       : 11674
[02/04 23:27:31    101s] (I)      #Halo Blockages     : 0
[02/04 23:27:31    101s] (I)      #Boundary Blockages : 0
[02/04 23:27:31    101s] (I)      #Clock Blockages    : 0
[02/04 23:27:31    101s] (I)      #Other Blockages    : 0
[02/04 23:27:31    101s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/04 23:27:31    101s] (I)      #prerouted nets         : 0
[02/04 23:27:31    101s] (I)      #prerouted special nets : 0
[02/04 23:27:31    101s] (I)      #prerouted wires        : 0
[02/04 23:27:31    101s] (I)      Read 49153 nets ( ignored 0 )
[02/04 23:27:31    101s] (I)        Front-side 49153 ( ignored 0 )
[02/04 23:27:31    101s] (I)        Back-side  0 ( ignored 0 )
[02/04 23:27:31    101s] (I)        Both-side  0 ( ignored 0 )
[02/04 23:27:31    101s] (I)      dcls route internal nets
[02/04 23:27:31    101s] (I)      dcls route interface nets
[02/04 23:27:31    101s] (I)      dcls route common nets
[02/04 23:27:31    101s] (I)      Reading macro buffers
[02/04 23:27:31    101s] (I)      Number of macro buffers: 0
[02/04 23:27:31    101s] (I)      early_global_route_priority property id does not exist.
[02/04 23:27:31    101s] (I)      Read Num Blocks=11674  Num Prerouted Wires=0  Num CS=0
[02/04 23:27:31    101s] (I)      Layer 1 (V) : #blockages 1300 : #preroutes 0
[02/04 23:27:31    101s] (I)      Layer 2 (H) : #blockages 1300 : #preroutes 0
[02/04 23:27:31    101s] (I)      Layer 3 (V) : #blockages 1300 : #preroutes 0
[02/04 23:27:31    101s] (I)      Layer 4 (H) : #blockages 1300 : #preroutes 0
[02/04 23:27:31    101s] (I)      Layer 5 (V) : #blockages 1300 : #preroutes 0
[02/04 23:27:31    101s] (I)      Layer 6 (H) : #blockages 1300 : #preroutes 0
[02/04 23:27:31    101s] (I)      Layer 7 (V) : #blockages 1300 : #preroutes 0
[02/04 23:27:31    101s] (I)      Layer 8 (H) : #blockages 1300 : #preroutes 0
[02/04 23:27:31    101s] (I)      Layer 9 (V) : #blockages 962 : #preroutes 0
[02/04 23:27:31    101s] (I)      Layer 10 (H) : #blockages 312 : #preroutes 0
[02/04 23:27:31    101s] (I)      Number of ignored nets                =      0
[02/04 23:27:31    101s] (I)      Number of connected nets              =      0
[02/04 23:27:31    101s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/04 23:27:31    101s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/04 23:27:31    101s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/04 23:27:31    101s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/04 23:27:31    101s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/04 23:27:31    101s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/04 23:27:31    101s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/04 23:27:31    101s] (I)      There are 1 clock nets ( 0 with NDR ).
[02/04 23:27:31    101s] (I)      Ndr track 0 does not exist
[02/04 23:27:31    101s] (I)      ---------------------Grid Graph Info--------------------
[02/04 23:27:31    101s] (I)      Routing area        : (0, 0) - (1195200, 1188640)
[02/04 23:27:31    101s] (I)      Core area           : (40000, 40280) - (1155200, 1148360)
[02/04 23:27:31    101s] (I)      Site width          :   400  (dbu)
[02/04 23:27:31    101s] (I)      Row height          :  3420  (dbu)
[02/04 23:27:31    101s] (I)      GCell row height    :  3420  (dbu)
[02/04 23:27:31    101s] (I)      GCell width         : 37620  (dbu)
[02/04 23:27:31    101s] (I)      GCell height        : 37620  (dbu)
[02/04 23:27:31    101s] (I)      Grid                :    32    32    11
[02/04 23:27:31    101s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/04 23:27:31    101s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[02/04 23:27:31    101s] (I)      Vertical capacity   :     0 37620     0 37620     0 37620     0 37620     0 37620     0
[02/04 23:27:31    101s] (I)      Horizontal capacity :     0     0 37620     0 37620     0 37620     0 37620     0 37620
[02/04 23:27:31    101s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/04 23:27:31    101s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/04 23:27:31    101s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/04 23:27:31    101s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/04 23:27:31    101s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[02/04 23:27:31    101s] (I)      Num tracks per GCell: 156.75 94.05 99.00 94.05 99.00 94.05 99.00 94.05 99.00 37.62 39.60
[02/04 23:27:31    101s] (I)      Total num of tracks :  3128  2988  3128  2988  3128  2988  3128  2988  3128  1194  1251
[02/04 23:27:31    101s] (I)      --------------------------------------------------------
[02/04 23:27:31    101s] 
[02/04 23:27:31    101s] (I)      ============ Routing rule table ============
[02/04 23:27:31    101s] (I)      Rule id: 0  Rule name: (Default)  Nets: 49153
[02/04 23:27:31    101s] (I)      ========================================
[02/04 23:27:31    101s] (I)      
[02/04 23:27:31    101s] (I)      ==== NDR : (Default) ====
[02/04 23:27:31    101s] (I)      +--------------+--------+
[02/04 23:27:31    101s] (I)      |           ID |      0 |
[02/04 23:27:31    101s] (I)      |      Default |    yes |
[02/04 23:27:31    101s] (I)      |  Clk Special |     no |
[02/04 23:27:31    101s] (I)      | Hard spacing |     no |
[02/04 23:27:31    101s] (I)      |    NDR track | (none) |
[02/04 23:27:31    101s] (I)      |      NDR via | (none) |
[02/04 23:27:31    101s] (I)      |  Extra space |      0 |
[02/04 23:27:31    101s] (I)      |      Shields |      0 |
[02/04 23:27:31    101s] (I)      |   Demand (H) |      1 |
[02/04 23:27:31    101s] (I)      |   Demand (V) |      1 |
[02/04 23:27:31    101s] (I)      |        #Nets |  49153 |
[02/04 23:27:31    101s] (I)      +--------------+--------+
[02/04 23:27:31    101s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:27:31    101s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/04 23:27:31    101s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:27:31    101s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:27:31    101s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:27:31    101s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:27:31    101s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:27:31    101s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:27:31    101s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:27:31    101s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:27:31    101s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:27:31    101s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[02/04 23:27:31    101s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[02/04 23:27:31    101s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:27:31    101s] (I)      =============== Blocked Tracks ===============
[02/04 23:27:31    101s] (I)      +-------+---------+----------+---------------+
[02/04 23:27:31    101s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/04 23:27:31    101s] (I)      +-------+---------+----------+---------------+
[02/04 23:27:31    101s] (I)      |     1 |       0 |        0 |         0.00% |
[02/04 23:27:31    101s] (I)      |     2 |   95616 |     1342 |         1.40% |
[02/04 23:27:31    101s] (I)      |     3 |  100096 |     1300 |         1.30% |
[02/04 23:27:31    101s] (I)      |     4 |   95616 |     1342 |         1.40% |
[02/04 23:27:31    101s] (I)      |     5 |  100096 |     1300 |         1.30% |
[02/04 23:27:31    101s] (I)      |     6 |   95616 |     1342 |         1.40% |
[02/04 23:27:31    101s] (I)      |     7 |  100096 |     1300 |         1.30% |
[02/04 23:27:31    101s] (I)      |     8 |   95616 |     1342 |         1.40% |
[02/04 23:27:31    101s] (I)      |     9 |  100096 |     2600 |         2.60% |
[02/04 23:27:31    101s] (I)      |    10 |   38208 |     4133 |        10.82% |
[02/04 23:27:31    101s] (I)      |    11 |   40032 |     4224 |        10.55% |
[02/04 23:27:31    101s] (I)      +-------+---------+----------+---------------+
[02/04 23:27:31    101s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3.52 MB )
[02/04 23:27:31    101s] (I)      Reset routing kernel
[02/04 23:27:31    101s] (I)      numLocalWires=187536  numGlobalNetBranches=46617  numLocalNetBranches=47315
[02/04 23:27:31    101s] (I)      totalPins=172715  totalGlobalPin=48387 (28.02%)
[02/04 23:27:31    101s] (I)      total 2D Cap : 850771 = (435049 H, 415722 V)
[02/04 23:27:31    101s] (I)      total 2D Demand : 8378 = (0 H, 8378 V)
[02/04 23:27:31    101s] (I)      init route region map
[02/04 23:27:31    101s] (I)      #blocked GCells = 0
[02/04 23:27:31    101s] (I)      #regions = 1
[02/04 23:27:31    101s] (I)      init safety region map
[02/04 23:27:31    101s] (I)      #blocked GCells = 0
[02/04 23:27:31    101s] (I)      #regions = 1
[02/04 23:27:31    101s] (I)      
[02/04 23:27:31    101s] (I)      ============  Phase 1a Route ============
[02/04 23:27:31    101s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/04 23:27:31    101s] (I)      Usage: 44362 = (19340 H, 25022 V) = (4.45% H, 6.02% V) = (3.638e+05um H, 4.707e+05um V)
[02/04 23:27:31    101s] (I)      
[02/04 23:27:31    101s] (I)      ============  Phase 1b Route ============
[02/04 23:27:31    101s] (I)      Usage: 44362 = (19340 H, 25022 V) = (4.45% H, 6.02% V) = (3.638e+05um H, 4.707e+05um V)
[02/04 23:27:31    101s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/04 23:27:31    101s] 
[02/04 23:27:31    101s] (I)      Updating congestion map
[02/04 23:27:31    101s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[02/04 23:27:31    101s] (I)      Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3.53 MB )
[02/04 23:27:31    101s] Finished Early Global Route rough congestion estimation: mem = 3640.5M
[02/04 23:27:31    101s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.164, REAL:0.164, MEM:3640.5M, EPOCH TIME: 1738691851.261729
[02/04 23:27:31    101s] earlyGlobalRoute rough estimation gcell size 11 row height
[02/04 23:27:31    101s] Unignore, current top cell is CONV_ACC.
[02/04 23:27:31    101s] OPERPROF:   Starting CDPad at level 2, MEM:3640.5M, EPOCH TIME: 1738691851.262136
[02/04 23:27:31    101s] CDPadU 0.833 -> 0.832. R=0.716, N=46658, GS=18.810
[02/04 23:27:31    101s] OPERPROF:   Finished CDPad at level 2, CPU:0.067, REAL:0.068, MEM:3647.9M, EPOCH TIME: 1738691851.329655
[02/04 23:27:31    101s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3647.9M, EPOCH TIME: 1738691851.331587
[02/04 23:27:31    101s] OPERPROF:     Starting NP-Place at level 3, MEM:3719.2M, EPOCH TIME: 1738691851.444637
[02/04 23:27:31    101s] OPERPROF:     Finished NP-Place at level 3, CPU:0.070, REAL:0.070, MEM:3782.9M, EPOCH TIME: 1738691851.514691
[02/04 23:27:31    101s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.218, REAL:0.218, MEM:3782.9M, EPOCH TIME: 1738691851.549916
[02/04 23:27:31    101s] Global placement CDP skipped at cutLevel 9.
[02/04 23:27:31    101s] Iteration  9: Total net bbox = 7.483e+05 (3.30e+05 4.18e+05)
[02/04 23:27:31    101s]               Est.  stn bbox = 9.116e+05 (4.17e+05 4.95e+05)
[02/04 23:27:31    101s]               cpu = 0:00:10.4 real = 0:00:10.0 mem = 3782.9M
[02/04 23:27:31    101s] Ignore, current top cell is CONV_ACC.
[02/04 23:27:35    104s] nrCritNet: 4.98% ( 2448 / 49153 ) cutoffSlk: -480.7ps stdDelay: 25.1ps
[02/04 23:27:38    107s] nrCritNet: 1.96% ( 964 / 49153 ) cutoffSlk: -500.0ps stdDelay: 25.1ps
[02/04 23:27:38    107s] Unignore, current top cell is CONV_ACC.
[02/04 23:27:38    107s] Iteration 10: Total net bbox = 7.492e+05 (3.31e+05 4.19e+05)
[02/04 23:27:38    107s]               Est.  stn bbox = 9.124e+05 (4.17e+05 4.95e+05)
[02/04 23:27:38    107s]               cpu = 0:00:06.4 real = 0:00:07.0 mem = 3782.9M
[02/04 23:27:38    107s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3782.9M, EPOCH TIME: 1738691858.047202
[02/04 23:27:38    107s] Ignore, current top cell is CONV_ACC.
[02/04 23:27:38    107s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/04 23:27:38    107s] Unignore, current top cell is CONV_ACC.
[02/04 23:27:38    107s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:3782.9M, EPOCH TIME: 1738691858.048803
[02/04 23:27:38    107s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3782.9M, EPOCH TIME: 1738691858.050716
[02/04 23:27:38    107s] OPERPROF:     Starting NP-Place at level 3, MEM:3782.9M, EPOCH TIME: 1738691858.163787
[02/04 23:27:38    108s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/04 23:27:46    116s] OPERPROF:     Finished NP-Place at level 3, CPU:8.775, REAL:8.771, MEM:3782.9M, EPOCH TIME: 1738691866.934613
[02/04 23:27:46    116s] OPERPROF:   Finished NP-MAIN at level 2, CPU:8.947, REAL:8.943, MEM:3782.9M, EPOCH TIME: 1738691866.993951
[02/04 23:27:46    116s] Adjust Halo Group For DCLS Group
[02/04 23:27:46    116s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3782.9M, EPOCH TIME: 1738691866.997876
[02/04 23:27:46    116s] Ignore, current top cell is CONV_ACC.
[02/04 23:27:46    116s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/04 23:27:47    116s] Unignore, current top cell is CONV_ACC.
[02/04 23:27:47    116s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.003, REAL:0.003, MEM:3782.9M, EPOCH TIME: 1738691867.000640
[02/04 23:27:47    116s] Ignore, current top cell is CONV_ACC.
[02/04 23:27:47    116s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3782.9M, EPOCH TIME: 1738691867.001238
[02/04 23:27:47    116s] Starting Early Global Route rough congestion estimation: mem = 3782.9M
[02/04 23:27:47    116s] (I)      Initializing eGR engine (rough)
[02/04 23:27:47    116s] Set min layer with default ( 2 )
[02/04 23:27:47    116s] Set max layer with default ( 127 )
[02/04 23:27:47    116s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:27:47    116s] Min route layer (adjusted) = 2
[02/04 23:27:47    116s] Max route layer (adjusted) = 11
[02/04 23:27:47    116s] (I)      clean place blk overflow:
[02/04 23:27:47    116s] (I)      H : enabled 0.60 0
[02/04 23:27:47    116s] (I)      V : enabled 0.60 0
[02/04 23:27:47    116s] (I)      Initializing eGR engine (rough)
[02/04 23:27:47    116s] Set min layer with default ( 2 )
[02/04 23:27:47    116s] Set max layer with default ( 127 )
[02/04 23:27:47    116s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:27:47    116s] Min route layer (adjusted) = 2
[02/04 23:27:47    116s] Max route layer (adjusted) = 11
[02/04 23:27:47    116s] (I)      clean place blk overflow:
[02/04 23:27:47    116s] (I)      H : enabled 0.60 0
[02/04 23:27:47    116s] (I)      V : enabled 0.60 0
[02/04 23:27:47    116s] (I)      Started Early Global Route kernel ( Curr Mem: 3.52 MB )
[02/04 23:27:47    116s] (I)      Running eGR Rough flow
[02/04 23:27:47    116s] (I)      # wire layers (front) : 12
[02/04 23:27:47    116s] (I)      # wire layers (back)  : 0
[02/04 23:27:47    116s] (I)      min wire layer : 1
[02/04 23:27:47    116s] (I)      max wire layer : 11
[02/04 23:27:47    116s] (I)      # cut layers (front) : 11
[02/04 23:27:47    116s] (I)      # cut layers (back)  : 0
[02/04 23:27:47    116s] (I)      min cut layer : 1
[02/04 23:27:47    116s] (I)      max cut layer : 10
[02/04 23:27:47    116s] (I)      ================================ Layers ================================
[02/04 23:27:47    116s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:27:47    116s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/04 23:27:47    116s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:27:47    116s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/04 23:27:47    116s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[02/04 23:27:47    116s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[02/04 23:27:47    116s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[02/04 23:27:47    116s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:27:47    116s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[02/04 23:27:47    116s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:27:47    116s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[02/04 23:27:47    116s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:27:47    116s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[02/04 23:27:47    116s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:27:47    116s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[02/04 23:27:47    116s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:27:47    116s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[02/04 23:27:47    116s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:27:47    116s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[02/04 23:27:47    116s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:27:47    116s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[02/04 23:27:47    116s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:27:47    116s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[02/04 23:27:47    116s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[02/04 23:27:47    116s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[02/04 23:27:47    116s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[02/04 23:27:47    116s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[02/04 23:27:47    116s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:27:47    116s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/04 23:27:47    116s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[02/04 23:27:47    116s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[02/04 23:27:47    116s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[02/04 23:27:47    116s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[02/04 23:27:47    116s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[02/04 23:27:47    116s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[02/04 23:27:47    116s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[02/04 23:27:47    116s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[02/04 23:27:47    116s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[02/04 23:27:47    116s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[02/04 23:27:47    116s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[02/04 23:27:47    116s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:27:47    116s] (I)      Started Import and model ( Curr Mem: 3.52 MB )
[02/04 23:27:47    116s] (I)      == Non-default Options ==
[02/04 23:27:47    116s] (I)      Print mode                                         : 2
[02/04 23:27:47    116s] (I)      Stop if highly congested                           : false
[02/04 23:27:47    116s] (I)      Local connection modeling                          : true
[02/04 23:27:47    116s] (I)      Maximum routing layer                              : 11
[02/04 23:27:47    116s] (I)      Top routing layer                                  : 11
[02/04 23:27:47    116s] (I)      Assign partition pins                              : false
[02/04 23:27:47    116s] (I)      Support large GCell                                : true
[02/04 23:27:47    116s] (I)      Number of threads                                  : 1
[02/04 23:27:47    116s] (I)      Number of rows per GCell                           : 6
[02/04 23:27:47    116s] (I)      Max num rows per GCell                             : 32
[02/04 23:27:47    116s] (I)      Route tie net to shape                             : auto
[02/04 23:27:47    116s] (I)      Method to set GCell size                           : row
[02/04 23:27:47    116s] (I)      Tie hi/lo max distance                             : 17.100000
[02/04 23:27:47    116s] (I)      Counted 7161 PG shapes. eGR will not process PG shapes layer by layer.
[02/04 23:27:47    116s] (I)      ============== Pin Summary ==============
[02/04 23:27:47    116s] (I)      +-------+--------+---------+------------+
[02/04 23:27:47    116s] (I)      | Layer | # pins | % total |      Group |
[02/04 23:27:47    116s] (I)      +-------+--------+---------+------------+
[02/04 23:27:47    116s] (I)      |     1 | 172566 |  100.00 |        Pin |
[02/04 23:27:47    116s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/04 23:27:47    116s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/04 23:27:47    116s] (I)      |     4 |      0 |    0.00 |      Other |
[02/04 23:27:47    116s] (I)      |     5 |      0 |    0.00 |      Other |
[02/04 23:27:47    116s] (I)      |     6 |      0 |    0.00 |      Other |
[02/04 23:27:47    116s] (I)      |     7 |      0 |    0.00 |      Other |
[02/04 23:27:47    116s] (I)      |     8 |      0 |    0.00 |      Other |
[02/04 23:27:47    116s] (I)      |     9 |      0 |    0.00 |      Other |
[02/04 23:27:47    116s] (I)      |    10 |      0 |    0.00 |      Other |
[02/04 23:27:47    116s] (I)      |    11 |      0 |    0.00 |      Other |
[02/04 23:27:47    116s] (I)      +-------+--------+---------+------------+
[02/04 23:27:47    116s] (I)      Custom ignore net properties:
[02/04 23:27:47    116s] (I)      1 : NotLegal
[02/04 23:27:47    116s] (I)      Default ignore net properties:
[02/04 23:27:47    116s] (I)      1 : Special
[02/04 23:27:47    116s] (I)      2 : Analog
[02/04 23:27:47    116s] (I)      3 : Fixed
[02/04 23:27:47    116s] (I)      4 : Skipped
[02/04 23:27:47    116s] (I)      5 : MixedSignal
[02/04 23:27:47    116s] (I)      Prerouted net properties:
[02/04 23:27:47    116s] (I)      1 : NotLegal
[02/04 23:27:47    116s] (I)      2 : Special
[02/04 23:27:47    116s] (I)      3 : Analog
[02/04 23:27:47    116s] (I)      4 : Fixed
[02/04 23:27:47    116s] (I)      5 : Skipped
[02/04 23:27:47    116s] (I)      6 : MixedSignal
[02/04 23:27:47    116s] (I)      Early global route reroute all routable nets
[02/04 23:27:47    116s] (I)      Use row-based GCell size
[02/04 23:27:47    116s] (I)      Use row-based GCell align
[02/04 23:27:47    116s] (I)      layer 0 area = 80000
[02/04 23:27:47    116s] (I)      layer 1 area = 80000
[02/04 23:27:47    116s] (I)      layer 2 area = 80000
[02/04 23:27:47    116s] (I)      layer 3 area = 80000
[02/04 23:27:47    116s] (I)      layer 4 area = 80000
[02/04 23:27:47    116s] (I)      layer 5 area = 80000
[02/04 23:27:47    116s] (I)      layer 6 area = 80000
[02/04 23:27:47    116s] (I)      layer 7 area = 80000
[02/04 23:27:47    116s] (I)      layer 8 area = 80000
[02/04 23:27:47    116s] (I)      layer 9 area = 400000
[02/04 23:27:47    116s] (I)      layer 10 area = 400000
[02/04 23:27:47    116s] (I)      GCell unit size   : 3420
[02/04 23:27:47    116s] (I)      GCell multiplier  : 6
[02/04 23:27:47    116s] (I)      GCell row height  : 3420
[02/04 23:27:47    116s] (I)      Actual row height : 3420
[02/04 23:27:47    116s] (I)      GCell align ref   : 40000 40280
[02/04 23:27:47    116s] (I)      Track table information for default rule: 
[02/04 23:27:47    116s] (I)      Metal1 has single uniform track structure
[02/04 23:27:47    116s] (I)      Metal2 has single uniform track structure
[02/04 23:27:47    116s] (I)      Metal3 has single uniform track structure
[02/04 23:27:47    116s] (I)      Metal4 has single uniform track structure
[02/04 23:27:47    116s] (I)      Metal5 has single uniform track structure
[02/04 23:27:47    116s] (I)      Metal6 has single uniform track structure
[02/04 23:27:47    116s] (I)      Metal7 has single uniform track structure
[02/04 23:27:47    116s] (I)      Metal8 has single uniform track structure
[02/04 23:27:47    116s] (I)      Metal9 has single uniform track structure
[02/04 23:27:47    116s] (I)      Metal10 has single uniform track structure
[02/04 23:27:47    116s] (I)      Metal11 has single uniform track structure
[02/04 23:27:47    116s] (I)      ================== Default via ===================
[02/04 23:27:47    116s] (I)      +----+------------------+------------------------+
[02/04 23:27:47    116s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[02/04 23:27:47    116s] (I)      +----+------------------+------------------------+
[02/04 23:27:47    116s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[02/04 23:27:47    116s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[02/04 23:27:47    116s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[02/04 23:27:47    116s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[02/04 23:27:47    116s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[02/04 23:27:47    116s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[02/04 23:27:47    116s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[02/04 23:27:47    116s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[02/04 23:27:47    116s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[02/04 23:27:47    116s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[02/04 23:27:47    116s] (I)      +----+------------------+------------------------+
[02/04 23:27:47    116s] (I)      Design has 0 placement macros with 0 shapes. 
[02/04 23:27:47    116s] (I)      Read 11674 PG shapes from cache
[02/04 23:27:47    116s] (I)      Read 0 clock shapes
[02/04 23:27:47    116s] (I)      Read 0 other shapes
[02/04 23:27:47    116s] (I)      #Routing Blockages  : 0
[02/04 23:27:47    116s] (I)      #Bump Blockages     : 0
[02/04 23:27:47    116s] (I)      #Instance Blockages : 0
[02/04 23:27:47    116s] (I)      #PG Blockages       : 11674
[02/04 23:27:47    116s] (I)      #Halo Blockages     : 0
[02/04 23:27:47    116s] (I)      #Boundary Blockages : 0
[02/04 23:27:47    116s] (I)      #Clock Blockages    : 0
[02/04 23:27:47    116s] (I)      #Other Blockages    : 0
[02/04 23:27:47    116s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/04 23:27:47    116s] (I)      #prerouted nets         : 0
[02/04 23:27:47    116s] (I)      #prerouted special nets : 0
[02/04 23:27:47    116s] (I)      #prerouted wires        : 0
[02/04 23:27:47    116s] (I)      Read 49153 nets ( ignored 0 )
[02/04 23:27:47    116s] (I)        Front-side 49153 ( ignored 0 )
[02/04 23:27:47    116s] (I)        Back-side  0 ( ignored 0 )
[02/04 23:27:47    116s] (I)        Both-side  0 ( ignored 0 )
[02/04 23:27:47    117s] (I)      dcls route internal nets
[02/04 23:27:47    117s] (I)      dcls route interface nets
[02/04 23:27:47    117s] (I)      dcls route common nets
[02/04 23:27:47    117s] (I)      Reading macro buffers
[02/04 23:27:47    117s] (I)      Number of macro buffers: 0
[02/04 23:27:47    117s] (I)      early_global_route_priority property id does not exist.
[02/04 23:27:47    117s] (I)      Read Num Blocks=11674  Num Prerouted Wires=0  Num CS=0
[02/04 23:27:47    117s] (I)      Layer 1 (V) : #blockages 1300 : #preroutes 0
[02/04 23:27:47    117s] (I)      Layer 2 (H) : #blockages 1300 : #preroutes 0
[02/04 23:27:47    117s] (I)      Layer 3 (V) : #blockages 1300 : #preroutes 0
[02/04 23:27:47    117s] (I)      Layer 4 (H) : #blockages 1300 : #preroutes 0
[02/04 23:27:47    117s] (I)      Layer 5 (V) : #blockages 1300 : #preroutes 0
[02/04 23:27:47    117s] (I)      Layer 6 (H) : #blockages 1300 : #preroutes 0
[02/04 23:27:47    117s] (I)      Layer 7 (V) : #blockages 1300 : #preroutes 0
[02/04 23:27:47    117s] (I)      Layer 8 (H) : #blockages 1300 : #preroutes 0
[02/04 23:27:47    117s] (I)      Layer 9 (V) : #blockages 962 : #preroutes 0
[02/04 23:27:47    117s] (I)      Layer 10 (H) : #blockages 312 : #preroutes 0
[02/04 23:27:47    117s] (I)      Number of ignored nets                =      0
[02/04 23:27:47    117s] (I)      Number of connected nets              =      0
[02/04 23:27:47    117s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/04 23:27:47    117s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/04 23:27:47    117s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/04 23:27:47    117s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/04 23:27:47    117s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/04 23:27:47    117s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/04 23:27:47    117s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/04 23:27:47    117s] (I)      There are 1 clock nets ( 0 with NDR ).
[02/04 23:27:47    117s] (I)      Ndr track 0 does not exist
[02/04 23:27:47    117s] (I)      ---------------------Grid Graph Info--------------------
[02/04 23:27:47    117s] (I)      Routing area        : (0, 0) - (1195200, 1188640)
[02/04 23:27:47    117s] (I)      Core area           : (40000, 40280) - (1155200, 1148360)
[02/04 23:27:47    117s] (I)      Site width          :   400  (dbu)
[02/04 23:27:47    117s] (I)      Row height          :  3420  (dbu)
[02/04 23:27:47    117s] (I)      GCell row height    :  3420  (dbu)
[02/04 23:27:47    117s] (I)      GCell width         : 20520  (dbu)
[02/04 23:27:47    117s] (I)      GCell height        : 20520  (dbu)
[02/04 23:27:47    117s] (I)      Grid                :    59    58    11
[02/04 23:27:47    117s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/04 23:27:47    117s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[02/04 23:27:47    117s] (I)      Vertical capacity   :     0 20520     0 20520     0 20520     0 20520     0 20520     0
[02/04 23:27:47    117s] (I)      Horizontal capacity :     0     0 20520     0 20520     0 20520     0 20520     0 20520
[02/04 23:27:47    117s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/04 23:27:47    117s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/04 23:27:47    117s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/04 23:27:47    117s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/04 23:27:47    117s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[02/04 23:27:47    117s] (I)      Num tracks per GCell: 85.50 51.30 54.00 51.30 54.00 51.30 54.00 51.30 54.00 20.52 21.60
[02/04 23:27:47    117s] (I)      Total num of tracks :  3128  2988  3128  2988  3128  2988  3128  2988  3128  1194  1251
[02/04 23:27:47    117s] (I)      --------------------------------------------------------
[02/04 23:27:47    117s] 
[02/04 23:27:47    117s] (I)      ============ Routing rule table ============
[02/04 23:27:47    117s] (I)      Rule id: 0  Rule name: (Default)  Nets: 49153
[02/04 23:27:47    117s] (I)      ========================================
[02/04 23:27:47    117s] (I)      
[02/04 23:27:47    117s] (I)      ==== NDR : (Default) ====
[02/04 23:27:47    117s] (I)      +--------------+--------+
[02/04 23:27:47    117s] (I)      |           ID |      0 |
[02/04 23:27:47    117s] (I)      |      Default |    yes |
[02/04 23:27:47    117s] (I)      |  Clk Special |     no |
[02/04 23:27:47    117s] (I)      | Hard spacing |     no |
[02/04 23:27:47    117s] (I)      |    NDR track | (none) |
[02/04 23:27:47    117s] (I)      |      NDR via | (none) |
[02/04 23:27:47    117s] (I)      |  Extra space |      0 |
[02/04 23:27:47    117s] (I)      |      Shields |      0 |
[02/04 23:27:47    117s] (I)      |   Demand (H) |      1 |
[02/04 23:27:47    117s] (I)      |   Demand (V) |      1 |
[02/04 23:27:47    117s] (I)      |        #Nets |  49153 |
[02/04 23:27:47    117s] (I)      +--------------+--------+
[02/04 23:27:47    117s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:27:47    117s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/04 23:27:47    117s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:27:47    117s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:27:47    117s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:27:47    117s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:27:47    117s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:27:47    117s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:27:47    117s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:27:47    117s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:27:47    117s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:27:47    117s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[02/04 23:27:47    117s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[02/04 23:27:47    117s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:27:47    117s] (I)      =============== Blocked Tracks ===============
[02/04 23:27:47    117s] (I)      +-------+---------+----------+---------------+
[02/04 23:27:47    117s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/04 23:27:47    117s] (I)      +-------+---------+----------+---------------+
[02/04 23:27:47    117s] (I)      |     1 |       0 |        0 |         0.00% |
[02/04 23:27:47    117s] (I)      |     2 |  173304 |     2420 |         1.40% |
[02/04 23:27:47    117s] (I)      |     3 |  184552 |     1952 |         1.06% |
[02/04 23:27:47    117s] (I)      |     4 |  173304 |     2420 |         1.40% |
[02/04 23:27:47    117s] (I)      |     5 |  184552 |     1952 |         1.06% |
[02/04 23:27:47    117s] (I)      |     6 |  173304 |     2420 |         1.40% |
[02/04 23:27:47    117s] (I)      |     7 |  184552 |     1952 |         1.06% |
[02/04 23:27:47    117s] (I)      |     8 |  173304 |     2420 |         1.40% |
[02/04 23:27:47    117s] (I)      |     9 |  184552 |     3904 |         2.12% |
[02/04 23:27:47    117s] (I)      |    10 |   69252 |     7539 |        10.89% |
[02/04 23:27:47    117s] (I)      |    11 |   73809 |     7656 |        10.37% |
[02/04 23:27:47    117s] (I)      +-------+---------+----------+---------------+
[02/04 23:27:47    117s] (I)      Finished Import and model ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3.53 MB )
[02/04 23:27:47    117s] (I)      Reset routing kernel
[02/04 23:27:47    117s] (I)      numLocalWires=154083  numGlobalNetBranches=43331  numLocalNetBranches=33848
[02/04 23:27:47    117s] (I)      totalPins=172715  totalGlobalPin=72225 (41.82%)
[02/04 23:27:47    117s] (I)      total 2D Cap : 1555575 = (802158 H, 753417 V)
[02/04 23:27:47    117s] (I)      total 2D Demand : 13212 = (0 H, 13212 V)
[02/04 23:27:47    117s] (I)      init route region map
[02/04 23:27:47    117s] (I)      #blocked GCells = 0
[02/04 23:27:47    117s] (I)      #regions = 1
[02/04 23:27:47    117s] (I)      init safety region map
[02/04 23:27:47    117s] (I)      #blocked GCells = 0
[02/04 23:27:47    117s] (I)      #regions = 1
[02/04 23:27:47    117s] (I)      
[02/04 23:27:47    117s] (I)      ============  Phase 1a Route ============
[02/04 23:27:47    117s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/04 23:27:47    117s] (I)      Usage: 85205 = (37937 H, 47268 V) = (4.73% H, 6.27% V) = (3.892e+05um H, 4.850e+05um V)
[02/04 23:27:47    117s] (I)      
[02/04 23:27:47    117s] (I)      ============  Phase 1b Route ============
[02/04 23:27:47    117s] (I)      Usage: 85205 = (37937 H, 47268 V) = (4.73% H, 6.27% V) = (3.892e+05um H, 4.850e+05um V)
[02/04 23:27:47    117s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/04 23:27:47    117s] 
[02/04 23:27:47    117s] (I)      Updating congestion map
[02/04 23:27:47    117s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[02/04 23:27:47    117s] (I)      Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 3.55 MB )
[02/04 23:27:47    117s] Finished Early Global Route rough congestion estimation: mem = 3660.8M
[02/04 23:27:47    117s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.288, REAL:0.288, MEM:3660.8M, EPOCH TIME: 1738691867.289461
[02/04 23:27:47    117s] earlyGlobalRoute rough estimation gcell size 6 row height
[02/04 23:27:47    117s] Unignore, current top cell is CONV_ACC.
[02/04 23:27:47    117s] OPERPROF:   Starting CDPad at level 2, MEM:3660.8M, EPOCH TIME: 1738691867.290215
[02/04 23:27:47    117s] CDPadU 0.832 -> 0.832. R=0.716, N=46658, GS=10.260
[02/04 23:27:47    117s] OPERPROF:   Finished CDPad at level 2, CPU:0.088, REAL:0.089, MEM:3671.7M, EPOCH TIME: 1738691867.379525
[02/04 23:27:47    117s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3671.7M, EPOCH TIME: 1738691867.381603
[02/04 23:27:47    117s] OPERPROF:     Starting NP-Place at level 3, MEM:3737.3M, EPOCH TIME: 1738691867.525157
[02/04 23:27:47    117s] OPERPROF:     Finished NP-Place at level 3, CPU:0.105, REAL:0.105, MEM:3779.7M, EPOCH TIME: 1738691867.630479
[02/04 23:27:47    117s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.284, REAL:0.285, MEM:3779.7M, EPOCH TIME: 1738691867.666196
[02/04 23:27:47    117s] Global placement CDP skipped at cutLevel 11.
[02/04 23:27:47    117s] Iteration 11: Total net bbox = 7.687e+05 (3.42e+05 4.27e+05)
[02/04 23:27:47    117s]               Est.  stn bbox = 9.295e+05 (4.27e+05 5.02e+05)
[02/04 23:27:47    117s]               cpu = 0:00:09.7 real = 0:00:09.0 mem = 3779.7M
[02/04 23:27:47    117s] Ignore, current top cell is CONV_ACC.
[02/04 23:27:51    121s] nrCritNet: 4.96% ( 2439 / 49153 ) cutoffSlk: -460.9ps stdDelay: 25.1ps
[02/04 23:27:54    124s] nrCritNet: 1.99% ( 976 / 49153 ) cutoffSlk: -468.7ps stdDelay: 25.1ps
[02/04 23:27:54    124s] Unignore, current top cell is CONV_ACC.
[02/04 23:27:54    124s] Iteration 12: Total net bbox = 7.721e+05 (3.44e+05 4.28e+05)
[02/04 23:27:54    124s]               Est.  stn bbox = 9.330e+05 (4.29e+05 5.04e+05)
[02/04 23:27:54    124s]               cpu = 0:00:06.7 real = 0:00:07.0 mem = 3779.7M
[02/04 23:27:54    124s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3779.7M, EPOCH TIME: 1738691874.415283
[02/04 23:27:54    124s] Ignore, current top cell is CONV_ACC.
[02/04 23:27:54    124s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/04 23:27:54    124s] Unignore, current top cell is CONV_ACC.
[02/04 23:27:54    124s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:3779.7M, EPOCH TIME: 1738691874.416862
[02/04 23:27:54    124s] Legalizing MH Cells... 0 / 0 (level 10) on CONV_ACC
[02/04 23:27:54    124s] MH legal: No MH instances from GP
[02/04 23:27:54    124s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/04 23:27:54    124s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3779.7M, DRC: 0)
[02/04 23:27:54    124s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3779.7M, EPOCH TIME: 1738691874.418668
[02/04 23:27:54    124s] OPERPROF:     Starting NP-Place at level 3, MEM:3779.7M, EPOCH TIME: 1738691874.557670
[02/04 23:27:54    124s] current cut-level : 10, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/04 23:28:02    132s] current cut-level : 10, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/04 23:28:08    138s] current cut-level : 10, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/04 23:28:11    141s] current cut-level : 10, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/04 23:28:11    141s] GP RA stats: MHOnly 0 nrInst 46658 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/04 23:28:14    144s] OPERPROF:       Starting NP-Blockage-Aware-Snap at level 4, MEM:3820.0M, EPOCH TIME: 1738691894.951100
[02/04 23:28:14    144s] OPERPROF:       Finished NP-Blockage-Aware-Snap at level 4, CPU:0.003, REAL:0.003, MEM:3824.0M, EPOCH TIME: 1738691894.954135
[02/04 23:28:14    144s] OPERPROF:     Finished NP-Place at level 3, CPU:20.403, REAL:20.400, MEM:3824.0M, EPOCH TIME: 1738691894.957339
[02/04 23:28:15    144s] OPERPROF:   Finished NP-MAIN at level 2, CPU:20.601, REAL:20.597, MEM:3808.0M, EPOCH TIME: 1738691895.016005
[02/04 23:28:15    144s] Iteration 13: Total net bbox = 8.183e+05 (3.59e+05 4.59e+05)
[02/04 23:28:15    144s]               Est.  stn bbox = 9.752e+05 (4.42e+05 5.33e+05)
[02/04 23:28:15    144s]               cpu = 0:00:20.7 real = 0:00:21.0 mem = 3808.0M
[02/04 23:28:15    144s] Iteration 14: Total net bbox = 8.183e+05 (3.59e+05 4.59e+05)
[02/04 23:28:15    144s]               Est.  stn bbox = 9.752e+05 (4.42e+05 5.33e+05)
[02/04 23:28:15    144s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3808.0M
[02/04 23:28:15    144s] [adp] clock
[02/04 23:28:15    144s] [adp] weight, nr nets, wire length
[02/04 23:28:15    144s] [adp]      0        1  1148.347000
[02/04 23:28:15    144s] [adp] data
[02/04 23:28:15    144s] [adp] weight, nr nets, wire length
[02/04 23:28:15    144s] [adp]      0    49152  817426.878500
[02/04 23:28:15    144s] [adp] 0.000000|0.000000|0.000000
[02/04 23:28:15    145s] Iteration 15: Total net bbox = 8.183e+05 (3.59e+05 4.59e+05)
[02/04 23:28:15    145s]               Est.  stn bbox = 9.752e+05 (4.42e+05 5.33e+05)
[02/04 23:28:15    145s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3808.0M
[02/04 23:28:15    145s] *** cost = 8.183e+05 (3.59e+05 4.59e+05) (cpu for global=0:01:26) real=0:01:28***
[02/04 23:28:15    145s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[02/04 23:28:15    145s] OPERPROF: Finished spIPlaceForNP at level 1, CPU:93.022, REAL:94.379, MEM:3808.0M, EPOCH TIME: 1738691895.284488
[02/04 23:28:15    145s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3808.0M, EPOCH TIME: 1738691895.284555
[02/04 23:28:15    145s] Deleting eGR PG blockage cache
[02/04 23:28:15    145s] Disable eGR PG blockage caching
[02/04 23:28:15    145s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3808.0M, EPOCH TIME: 1738691895.284586
[02/04 23:28:15    145s] Ignore, current top cell is CONV_ACC.
[02/04 23:28:15    145s] Saved padding area to DB
[02/04 23:28:15    145s] Cell CONV_ACC LLGs are deleted
[02/04 23:28:15    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:28:15    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:15    145s] # Resetting pin-track-align track data.
[02/04 23:28:15    145s] Solver runtime cpu: 0:00:55.9 real: 0:00:56.0
[02/04 23:28:15    145s] Core Placement runtime cpu: 0:00:59.0 real: 0:00:59.0
[02/04 23:28:15    145s] Begin: Reorder Scan Chains
[02/04 23:28:15    145s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/04 23:28:15    145s] Type 'man IMPSP-9025' for more detail.
[02/04 23:28:15    145s] End: Reorder Scan Chains
[02/04 23:28:15    145s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3808.0M, EPOCH TIME: 1738691895.318949
[02/04 23:28:15    145s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3808.0M, EPOCH TIME: 1738691895.319025
[02/04 23:28:15    145s] Processing tracks to init pin-track alignment.
[02/04 23:28:15    145s] z: 2, totalTracks: 1
[02/04 23:28:15    145s] z: 4, totalTracks: 1
[02/04 23:28:15    145s] z: 6, totalTracks: 1
[02/04 23:28:15    145s] z: 8, totalTracks: 1
[02/04 23:28:15    145s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:28:15    145s] Cell CONV_ACC LLGs are deleted
[02/04 23:28:15    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:15    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:15    145s] # Building CONV_ACC llgBox search-tree.
[02/04 23:28:15    145s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3808.0M, EPOCH TIME: 1738691895.341002
[02/04 23:28:15    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:15    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:15    145s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3808.0M, EPOCH TIME: 1738691895.342877
[02/04 23:28:15    145s] Max number of tech site patterns supported in site array is 256.
[02/04 23:28:15    145s] Core basic site is CoreSite
[02/04 23:28:15    145s] After signature check, allow fast init is true, keep pre-filter is true.
[02/04 23:28:15    145s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/04 23:28:15    145s] Fast DP-INIT is on for default
[02/04 23:28:15    145s] Keep-away cache is enable on metals: 1-11
[02/04 23:28:15    145s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/04 23:28:15    145s] Atter site array init, number of instance map data is 0.
[02/04 23:28:15    145s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.026, REAL:0.026, MEM:3808.0M, EPOCH TIME: 1738691895.368506
[02/04 23:28:15    145s] 
[02/04 23:28:15    145s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:28:15    145s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:28:15    145s] OPERPROF:       Starting CMU at level 4, MEM:3808.0M, EPOCH TIME: 1738691895.392208
[02/04 23:28:15    145s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.003, MEM:3808.0M, EPOCH TIME: 1738691895.395329
[02/04 23:28:15    145s] 
[02/04 23:28:15    145s] Bad Lib Cell Checking (CMU) is done! (0)
[02/04 23:28:15    145s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.057, REAL:0.058, MEM:3808.0M, EPOCH TIME: 1738691895.399373
[02/04 23:28:15    145s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3808.0M, EPOCH TIME: 1738691895.399413
[02/04 23:28:15    145s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3808.0M, EPOCH TIME: 1738691895.399453
[02/04 23:28:15    145s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3808.0MB).
[02/04 23:28:15    145s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.093, REAL:0.094, MEM:3808.0M, EPOCH TIME: 1738691895.413286
[02/04 23:28:15    145s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.093, REAL:0.094, MEM:3808.0M, EPOCH TIME: 1738691895.413317
[02/04 23:28:15    145s] TDRefine: refinePlace mode is spiral
[02/04 23:28:15    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94434.1
[02/04 23:28:15    145s] OPERPROF: Starting Refine-Place at level 1, MEM:3808.0M, EPOCH TIME: 1738691895.414041
[02/04 23:28:15    145s] *** Starting refinePlace (0:02:25 mem=3808.0M) ***
[02/04 23:28:15    145s] Total net bbox length = 8.184e+05 (3.592e+05 4.592e+05) (ext = 4.836e+03)
[02/04 23:28:15    145s] 
[02/04 23:28:15    145s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:28:15    145s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:28:15    145s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:28:15    145s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3808.0M, EPOCH TIME: 1738691895.470368
[02/04 23:28:15    145s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:3808.0M, EPOCH TIME: 1738691895.472056
[02/04 23:28:15    145s] Set min layer with default ( 2 )
[02/04 23:28:15    145s] Set max layer with default ( 127 )
[02/04 23:28:15    145s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:28:15    145s] Min route layer (adjusted) = 2
[02/04 23:28:15    145s] Max route layer (adjusted) = 11
[02/04 23:28:15    145s] Set min layer with default ( 2 )
[02/04 23:28:15    145s] Set max layer with default ( 127 )
[02/04 23:28:15    145s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:28:15    145s] Min route layer (adjusted) = 2
[02/04 23:28:15    145s] Max route layer (adjusted) = 11
[02/04 23:28:15    145s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3808.0M, EPOCH TIME: 1738691895.478473
[02/04 23:28:15    145s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:3808.0M, EPOCH TIME: 1738691895.480162
[02/04 23:28:15    145s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3808.0M, EPOCH TIME: 1738691895.480201
[02/04 23:28:15    145s] Starting refinePlace ...
[02/04 23:28:15    145s] Set min layer with default ( 2 )
[02/04 23:28:15    145s] Set max layer with default ( 127 )
[02/04 23:28:15    145s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:28:15    145s] Min route layer (adjusted) = 2
[02/04 23:28:15    145s] Max route layer (adjusted) = 11
[02/04 23:28:15    145s] Set min layer with default ( 2 )
[02/04 23:28:15    145s] Set max layer with default ( 127 )
[02/04 23:28:15    145s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:28:15    145s] Min route layer (adjusted) = 2
[02/04 23:28:15    145s] Max route layer (adjusted) = 11
[02/04 23:28:15    145s] DDP initSite1 nrRow 324 nrJob 324
[02/04 23:28:15    145s] DDP markSite nrRow 324 nrJob 324
[02/04 23:28:15    145s] ** Cut row section cpu time 0:00:00.0.
[02/04 23:28:15    145s]  ** Cut row section real time 0:00:00.0.
[02/04 23:28:15    145s]    Spread Effort: high, standalone mode, useDDP on.
[02/04 23:28:15    145s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3808.0MB) @(0:02:25 - 0:02:26).
[02/04 23:28:15    145s] Move report: preRPlace moves 46657 insts, mean move: 0.26 um, max move: 6.50 um 
[02/04 23:28:15    145s] 	Max move on inst (psum_buff0_synch_fifo1_fifo_mem_reg[5][9]): (545.59, 45.79) --> (540.80, 47.50)
[02/04 23:28:15    145s] 	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: MDFFHQX4
[02/04 23:28:15    145s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3808.0M, EPOCH TIME: 1738691895.785884
[02/04 23:28:15    145s] Tweakage: fix icg 1, fix clk 0.
[02/04 23:28:15    145s] Tweakage: density cost 0, scale 0.4.
[02/04 23:28:15    145s] Tweakage: activity cost 0, scale 1.0.
[02/04 23:28:15    145s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3834.4M, EPOCH TIME: 1738691895.873008
[02/04 23:28:15    145s] Cut to 4 partitions.
[02/04 23:28:15    145s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3834.4M, EPOCH TIME: 1738691895.893149
[02/04 23:28:16    145s] Tweakage swap 2391 pairs.
[02/04 23:28:16    146s] Tweakage perm 2189 insts, flip 0 insts.
[02/04 23:28:16    146s] Tweakage perm 201 insts, flip 0 insts.
[02/04 23:28:16    146s] Tweakage swap 665 pairs.
[02/04 23:28:16    146s] Tweakage perm 370 insts, flip 0 insts.
[02/04 23:28:16    146s] Tweakage perm 69 insts, flip 0 insts.
[02/04 23:28:17    146s] Tweakage swap 335 pairs.
[02/04 23:28:17    147s] Tweakage swap 24 pairs.
[02/04 23:28:17    147s] Tweakage perm 464 insts, flip 0 insts.
[02/04 23:28:17    147s] Tweakage perm 18 insts, flip 0 insts.
[02/04 23:28:17    147s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:1.960, REAL:1.974, MEM:3834.4M, EPOCH TIME: 1738691897.867191
[02/04 23:28:17    147s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:1.985, REAL:1.998, MEM:3834.4M, EPOCH TIME: 1738691897.871371
[02/04 23:28:17    147s] Cleanup congestion map
[02/04 23:28:17    147s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:2.062, REAL:2.093, MEM:3834.4M, EPOCH TIME: 1738691897.879055
[02/04 23:28:17    147s] Move report: Congestion aware Tweak moves 8709 insts, mean move: 3.88 um, max move: 33.58 um 
[02/04 23:28:17    147s] 	Max move on inst (pe10_pp_sum_reg[0][8]): (383.20, 160.36) --> (380.40, 191.14)
[02/04 23:28:17    147s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:02.1, real=0:00:02.0, mem=3834.4mb) @(0:02:26 - 0:02:28).
[02/04 23:28:17    147s] Cleanup congestion map
[02/04 23:28:17    147s] 
[02/04 23:28:17    147s]  === Spiral for Logical I: (movable: 46658) ===
[02/04 23:28:17    147s] 
[02/04 23:28:17    147s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[02/04 23:28:18    148s] 
[02/04 23:28:18    148s]  Info: 0 filler has been deleted!
[02/04 23:28:18    148s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/04 23:28:18    148s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:01.0)
[02/04 23:28:18    148s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/04 23:28:18    148s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=3802.4MB) @(0:02:28 - 0:02:28).
[02/04 23:28:18    148s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:28:18    148s] Move report: Detail placement moves 46658 insts, mean move: 0.92 um, max move: 33.66 um 
[02/04 23:28:18    148s] 	Max move on inst (g418212): (96.27, 52.65) --> (128.20, 50.92)
[02/04 23:28:18    148s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 3802.4MB
[02/04 23:28:18    148s] Statistics of distance of Instance movement in refine placement:
[02/04 23:28:18    148s]   maximum (X+Y) =        33.66 um
[02/04 23:28:18    148s]   inst (g418212) with max move: (96.274, 52.6525) -> (128.2, 50.92)
[02/04 23:28:18    148s]   mean    (X+Y) =         0.92 um
[02/04 23:28:18    148s] Summary Report:
[02/04 23:28:18    148s] Instances move: 46658 (out of 46658 movable)
[02/04 23:28:18    148s] Instances flipped: 0
[02/04 23:28:18    148s] Mean displacement: 0.92 um
[02/04 23:28:18    148s] Max displacement: 33.66 um (Instance: g418212) (96.274, 52.6525) -> (128.2, 50.92)
[02/04 23:28:18    148s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX16
[02/04 23:28:18    148s] 	Violation at original loc: Overlapping with other instance
[02/04 23:28:18    148s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/04 23:28:18    148s] Total instances moved : 46658
[02/04 23:28:18    148s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:3.130, REAL:3.223, MEM:3802.4M, EPOCH TIME: 1738691898.703210
[02/04 23:28:18    148s] Total net bbox length = 8.154e+05 (3.566e+05 4.588e+05) (ext = 4.863e+03)
[02/04 23:28:18    148s] Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 3802.4MB
[02/04 23:28:18    148s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:03.0, mem=3802.4MB) @(0:02:25 - 0:02:28).
[02/04 23:28:18    148s] *** Finished refinePlace (0:02:28 mem=3802.4M) ***
[02/04 23:28:18    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94434.1
[02/04 23:28:18    148s] OPERPROF: Finished Refine-Place at level 1, CPU:3.220, REAL:3.314, MEM:3802.4M, EPOCH TIME: 1738691898.727564
[02/04 23:28:18    148s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3802.4M, EPOCH TIME: 1738691898.727615
[02/04 23:28:18    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56702).
[02/04 23:28:18    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:18    148s] Cell CONV_ACC LLGs are deleted
[02/04 23:28:18    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:18    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:18    148s] # Resetting pin-track-align track data.
[02/04 23:28:18    148s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.040, REAL:0.040, MEM:3802.4M, EPOCH TIME: 1738691898.767611
[02/04 23:28:18    148s] *** End of Placement (cpu=0:01:38, real=0:01:39, mem=3802.4M) ***
[02/04 23:28:18    148s] Processing tracks to init pin-track alignment.
[02/04 23:28:18    148s] z: 2, totalTracks: 1
[02/04 23:28:18    148s] z: 4, totalTracks: 1
[02/04 23:28:18    148s] z: 6, totalTracks: 1
[02/04 23:28:18    148s] z: 8, totalTracks: 1
[02/04 23:28:18    148s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:28:18    148s] Cell CONV_ACC LLGs are deleted
[02/04 23:28:18    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:18    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:18    148s] # Building CONV_ACC llgBox search-tree.
[02/04 23:28:18    148s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3802.4M, EPOCH TIME: 1738691898.787687
[02/04 23:28:18    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:18    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:18    148s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3802.4M, EPOCH TIME: 1738691898.788652
[02/04 23:28:18    148s] Max number of tech site patterns supported in site array is 256.
[02/04 23:28:18    148s] Core basic site is CoreSite
[02/04 23:28:18    148s] After signature check, allow fast init is true, keep pre-filter is true.
[02/04 23:28:18    148s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/04 23:28:18    148s] Fast DP-INIT is on for default
[02/04 23:28:18    148s] Keep-away cache is enable on metals: 1-11
[02/04 23:28:18    148s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/04 23:28:18    148s] Atter site array init, number of instance map data is 0.
[02/04 23:28:18    148s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.027, REAL:0.027, MEM:3802.4M, EPOCH TIME: 1738691898.816069
[02/04 23:28:18    148s] 
[02/04 23:28:18    148s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:28:18    148s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:28:18    148s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.046, REAL:0.046, MEM:3802.4M, EPOCH TIME: 1738691898.833318
[02/04 23:28:18    148s] default core: bins with density > 0.750 = 43.25 % ( 471 / 1089 )
[02/04 23:28:18    148s] Density distribution unevenness ratio = 5.378%
[02/04 23:28:18    148s] Density distribution unevenness ratio (U70) = 5.378%
[02/04 23:28:18    148s] Density distribution unevenness ratio (U80) = 0.759%
[02/04 23:28:18    148s] Density distribution unevenness ratio (U90) = 0.004%
[02/04 23:28:18    148s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3802.4M, EPOCH TIME: 1738691898.860695
[02/04 23:28:18    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:28:18    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:18    148s] Cell CONV_ACC LLGs are deleted
[02/04 23:28:18    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:18    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:28:18    148s] # Resetting pin-track-align track data.
[02/04 23:28:18    148s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.032, REAL:0.032, MEM:3802.4M, EPOCH TIME: 1738691898.892414
[02/04 23:28:18    148s] *** Free Virtual Timing Model ...(mem=3802.4M)
[02/04 23:28:18    148s] Starting IO pin assignment...
[02/04 23:28:18    148s] The design is not routed. Using placement based method for pin assignment.
[02/04 23:28:19    148s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1 sns=1 ppa_info=1
[02/04 23:28:19    148s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:28:19    148s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:28:19    148s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:28:19    148s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:28:19    148s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:28:19    148s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:28:19    148s] Completed IO pin assignment.
[02/04 23:28:19    148s] **INFO: Enable pre-place timing setting for timing analysis
[02/04 23:28:19    148s] Set Using Default Delay Limit as 101.
[02/04 23:28:19    148s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/04 23:28:19    148s] Set Default Net Delay as 0 ps.
[02/04 23:28:19    148s] Set Default Net Load as 0 pF. 
[02/04 23:28:19    148s] **INFO: Analyzing IO path groups for slack adjustment
[02/04 23:28:20    149s] Effort level <high> specified for reg2reg_tmp.94434 path_group
[02/04 23:28:20    149s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/04 23:28:20    149s] #################################################################################
[02/04 23:28:20    149s] # Design Stage: PreRoute
[02/04 23:28:20    149s] # Design Name: CONV_ACC
[02/04 23:28:20    149s] # Design Mode: 90nm
[02/04 23:28:20    149s] # Analysis Mode: MMMC Non-OCV 
[02/04 23:28:20    149s] # Parasitics Mode: No SPEF/RCDB 
[02/04 23:28:20    149s] # Signoff Settings: SI Off 
[02/04 23:28:20    149s] #################################################################################
[02/04 23:28:20    150s] Calculate delays in BcWc mode...
[02/04 23:28:20    150s] Topological Sorting (REAL = 0:00:00.0, MEM = 3648.9M, InitMEM = 3648.9M)
[02/04 23:28:20    150s] Start delay calculation (fullDC) (1 T). (MEM=3063.02)
[02/04 23:28:21    150s] End AAE Lib Interpolated Model. (MEM=3063.019531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:28:22    152s] Total number of fetched objects 50574
[02/04 23:28:22    152s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/04 23:28:22    152s] End delay calculation. (MEM=3102.05 CPU=0:00:01.5 REAL=0:00:01.0)
[02/04 23:28:22    152s] End delay calculation (fullDC). (MEM=3102.05 CPU=0:00:01.9 REAL=0:00:02.0)
[02/04 23:28:22    152s] *** CDM Built up (cpu=0:00:02.7  real=0:00:02.0  mem= 3696.6M) ***
[02/04 23:28:24    153s] **INFO: Disable pre-place timing setting for timing analysis
[02/04 23:28:24    153s] Set Using Default Delay Limit as 1000.
[02/04 23:28:24    153s] Set Default Net Delay as 1000 ps.
[02/04 23:28:24    153s] Set Default Net Load as 0.5 pF. 
[02/04 23:28:24    153s] Info: Disable timing driven in postCTS congRepair.
[02/04 23:28:24    153s] 
[02/04 23:28:24    153s] Starting congRepair ...
[02/04 23:28:24    153s] User Input Parameters:
[02/04 23:28:24    153s] - Congestion Driven    : On
[02/04 23:28:24    153s] - Timing Driven        : Off
[02/04 23:28:24    153s] - Area-Violation Based : On
[02/04 23:28:24    153s] - Start Rollback Level : -5
[02/04 23:28:24    153s] - Legalized            : On
[02/04 23:28:24    153s] - Window Based         : Off
[02/04 23:28:24    153s] - eDen incr mode       : Off
[02/04 23:28:24    153s] - Small incr mode      : Off
[02/04 23:28:24    153s] 
[02/04 23:28:24    153s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3687.1M, EPOCH TIME: 1738691904.235882
[02/04 23:28:24    153s] Enable eGR PG blockage caching
[02/04 23:28:24    153s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3687.1M, EPOCH TIME: 1738691904.235932
[02/04 23:28:24    153s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3687.1M, EPOCH TIME: 1738691904.237295
[02/04 23:28:24    153s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.037, MEM:3687.1M, EPOCH TIME: 1738691904.274313
[02/04 23:28:24    153s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3687.1M, EPOCH TIME: 1738691904.274382
[02/04 23:28:24    153s] Starting Early Global Route congestion estimation: mem = 3687.1M
[02/04 23:28:24    153s] (I)      Initializing eGR engine (regular)
[02/04 23:28:24    153s] Set min layer with default ( 2 )
[02/04 23:28:24    153s] Set max layer with default ( 127 )
[02/04 23:28:24    153s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:28:24    153s] Min route layer (adjusted) = 2
[02/04 23:28:24    153s] Max route layer (adjusted) = 11
[02/04 23:28:24    153s] (I)      clean place blk overflow:
[02/04 23:28:24    153s] (I)      H : enabled 1.00 0
[02/04 23:28:24    153s] (I)      V : enabled 1.00 0
[02/04 23:28:24    153s] (I)      Initializing eGR engine (regular)
[02/04 23:28:24    153s] Set min layer with default ( 2 )
[02/04 23:28:24    153s] Set max layer with default ( 127 )
[02/04 23:28:24    153s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:28:24    153s] Min route layer (adjusted) = 2
[02/04 23:28:24    153s] Max route layer (adjusted) = 11
[02/04 23:28:24    153s] (I)      clean place blk overflow:
[02/04 23:28:24    153s] (I)      H : enabled 1.00 0
[02/04 23:28:24    153s] (I)      V : enabled 1.00 0
[02/04 23:28:24    153s] (I)      Started Early Global Route kernel ( Curr Mem: 3.48 MB )
[02/04 23:28:24    153s] (I)      Running eGR Regular flow
[02/04 23:28:24    153s] (I)      # wire layers (front) : 12
[02/04 23:28:24    153s] (I)      # wire layers (back)  : 0
[02/04 23:28:24    153s] (I)      min wire layer : 1
[02/04 23:28:24    153s] (I)      max wire layer : 11
[02/04 23:28:24    153s] (I)      # cut layers (front) : 11
[02/04 23:28:24    153s] (I)      # cut layers (back)  : 0
[02/04 23:28:24    153s] (I)      min cut layer : 1
[02/04 23:28:24    153s] (I)      max cut layer : 10
[02/04 23:28:24    153s] (I)      ================================ Layers ================================
[02/04 23:28:24    153s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:28:24    153s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/04 23:28:24    153s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:28:24    153s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/04 23:28:24    153s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[02/04 23:28:24    153s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[02/04 23:28:24    153s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[02/04 23:28:24    153s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:28:24    153s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[02/04 23:28:24    153s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:28:24    153s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[02/04 23:28:24    153s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:28:24    153s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[02/04 23:28:24    153s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:28:24    153s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[02/04 23:28:24    153s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:28:24    153s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[02/04 23:28:24    153s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:28:24    153s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[02/04 23:28:24    153s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:28:24    153s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[02/04 23:28:24    153s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:28:24    153s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[02/04 23:28:24    153s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[02/04 23:28:24    153s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[02/04 23:28:24    153s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[02/04 23:28:24    153s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[02/04 23:28:24    153s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:28:24    153s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/04 23:28:24    153s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[02/04 23:28:24    153s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[02/04 23:28:24    153s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[02/04 23:28:24    153s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[02/04 23:28:24    153s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[02/04 23:28:24    153s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[02/04 23:28:24    153s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[02/04 23:28:24    153s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[02/04 23:28:24    153s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[02/04 23:28:24    153s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[02/04 23:28:24    153s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[02/04 23:28:24    153s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:28:24    153s] (I)      Started Import and model ( Curr Mem: 3.48 MB )
[02/04 23:28:24    153s] (I)      == Non-default Options ==
[02/04 23:28:24    153s] (I)      Maximum routing layer                              : 11
[02/04 23:28:24    153s] (I)      Top routing layer                                  : 11
[02/04 23:28:24    153s] (I)      Number of threads                                  : 1
[02/04 23:28:24    153s] (I)      Route tie net to shape                             : auto
[02/04 23:28:24    153s] (I)      Use non-blocking free Dbs wires                    : false
[02/04 23:28:24    153s] (I)      Method to set GCell size                           : row
[02/04 23:28:24    153s] (I)      Tie hi/lo max distance                             : 17.100000
[02/04 23:28:24    153s] (I)      Counted 7161 PG shapes. eGR will not process PG shapes layer by layer.
[02/04 23:28:24    153s] (I)      ============== Pin Summary ==============
[02/04 23:28:24    153s] (I)      +-------+--------+---------+------------+
[02/04 23:28:24    153s] (I)      | Layer | # pins | % total |      Group |
[02/04 23:28:24    153s] (I)      +-------+--------+---------+------------+
[02/04 23:28:24    153s] (I)      |     1 | 173987 |  100.00 |        Pin |
[02/04 23:28:24    153s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/04 23:28:24    153s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/04 23:28:24    153s] (I)      |     4 |      0 |    0.00 |      Other |
[02/04 23:28:24    153s] (I)      |     5 |      0 |    0.00 |      Other |
[02/04 23:28:24    153s] (I)      |     6 |      0 |    0.00 |      Other |
[02/04 23:28:24    153s] (I)      |     7 |      0 |    0.00 |      Other |
[02/04 23:28:24    153s] (I)      |     8 |      0 |    0.00 |      Other |
[02/04 23:28:24    153s] (I)      |     9 |      0 |    0.00 |      Other |
[02/04 23:28:24    153s] (I)      |    10 |      0 |    0.00 |      Other |
[02/04 23:28:24    153s] (I)      |    11 |      0 |    0.00 |      Other |
[02/04 23:28:24    153s] (I)      +-------+--------+---------+------------+
[02/04 23:28:24    153s] (I)      Custom ignore net properties:
[02/04 23:28:24    153s] (I)      1 : NotLegal
[02/04 23:28:24    153s] (I)      Default ignore net properties:
[02/04 23:28:24    153s] (I)      1 : Special
[02/04 23:28:24    153s] (I)      2 : Analog
[02/04 23:28:24    153s] (I)      3 : Fixed
[02/04 23:28:24    153s] (I)      4 : Skipped
[02/04 23:28:24    153s] (I)      5 : MixedSignal
[02/04 23:28:24    153s] (I)      Prerouted net properties:
[02/04 23:28:24    153s] (I)      1 : NotLegal
[02/04 23:28:24    153s] (I)      2 : Special
[02/04 23:28:24    153s] (I)      3 : Analog
[02/04 23:28:24    153s] (I)      4 : Fixed
[02/04 23:28:24    153s] (I)      5 : Skipped
[02/04 23:28:24    153s] (I)      6 : MixedSignal
[02/04 23:28:24    153s] [NR-eGR] Early global route reroute all routable nets
[02/04 23:28:24    153s] (I)      Use row-based GCell size
[02/04 23:28:24    153s] (I)      Use row-based GCell align
[02/04 23:28:24    153s] (I)      layer 0 area = 80000
[02/04 23:28:24    153s] (I)      layer 1 area = 80000
[02/04 23:28:24    153s] (I)      layer 2 area = 80000
[02/04 23:28:24    153s] (I)      layer 3 area = 80000
[02/04 23:28:24    153s] (I)      layer 4 area = 80000
[02/04 23:28:24    153s] (I)      layer 5 area = 80000
[02/04 23:28:24    153s] (I)      layer 6 area = 80000
[02/04 23:28:24    153s] (I)      layer 7 area = 80000
[02/04 23:28:24    153s] (I)      layer 8 area = 80000
[02/04 23:28:24    153s] (I)      layer 9 area = 400000
[02/04 23:28:24    153s] (I)      layer 10 area = 400000
[02/04 23:28:24    153s] (I)      GCell unit size   : 3420
[02/04 23:28:24    153s] (I)      GCell multiplier  : 1
[02/04 23:28:24    153s] (I)      GCell row height  : 3420
[02/04 23:28:24    153s] (I)      Actual row height : 3420
[02/04 23:28:24    153s] (I)      GCell align ref   : 40000 40280
[02/04 23:28:24    153s] [NR-eGR] Track table information for default rule: 
[02/04 23:28:24    153s] [NR-eGR] Metal1 has single uniform track structure
[02/04 23:28:24    153s] [NR-eGR] Metal2 has single uniform track structure
[02/04 23:28:24    153s] [NR-eGR] Metal3 has single uniform track structure
[02/04 23:28:24    153s] [NR-eGR] Metal4 has single uniform track structure
[02/04 23:28:24    153s] [NR-eGR] Metal5 has single uniform track structure
[02/04 23:28:24    153s] [NR-eGR] Metal6 has single uniform track structure
[02/04 23:28:24    153s] [NR-eGR] Metal7 has single uniform track structure
[02/04 23:28:24    153s] [NR-eGR] Metal8 has single uniform track structure
[02/04 23:28:24    153s] [NR-eGR] Metal9 has single uniform track structure
[02/04 23:28:24    153s] [NR-eGR] Metal10 has single uniform track structure
[02/04 23:28:24    153s] [NR-eGR] Metal11 has single uniform track structure
[02/04 23:28:24    153s] (I)      ================== Default via ===================
[02/04 23:28:24    153s] (I)      +----+------------------+------------------------+
[02/04 23:28:24    153s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[02/04 23:28:24    153s] (I)      +----+------------------+------------------------+
[02/04 23:28:24    153s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[02/04 23:28:24    153s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[02/04 23:28:24    153s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[02/04 23:28:24    153s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[02/04 23:28:24    153s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[02/04 23:28:24    153s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[02/04 23:28:24    153s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[02/04 23:28:24    153s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[02/04 23:28:24    153s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[02/04 23:28:24    153s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[02/04 23:28:24    153s] (I)      +----+------------------+------------------------+
[02/04 23:28:24    153s] (I)      Design has 0 placement macros with 0 shapes. 
[02/04 23:28:24    153s] [NR-eGR] Read 11674 PG shapes
[02/04 23:28:24    153s] [NR-eGR] Read 0 clock shapes
[02/04 23:28:24    153s] [NR-eGR] Read 0 other shapes
[02/04 23:28:24    153s] [NR-eGR] #Routing Blockages  : 0
[02/04 23:28:24    153s] [NR-eGR] #Bump Blockages     : 0
[02/04 23:28:24    153s] [NR-eGR] #Instance Blockages : 0
[02/04 23:28:24    153s] [NR-eGR] #PG Blockages       : 11674
[02/04 23:28:24    153s] [NR-eGR] #Halo Blockages     : 0
[02/04 23:28:24    153s] [NR-eGR] #Boundary Blockages : 0
[02/04 23:28:24    153s] [NR-eGR] #Clock Blockages    : 0
[02/04 23:28:24    153s] [NR-eGR] #Other Blockages    : 0
[02/04 23:28:24    153s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/04 23:28:24    153s] [NR-eGR] #prerouted nets         : 0
[02/04 23:28:24    153s] [NR-eGR] #prerouted special nets : 0
[02/04 23:28:24    153s] [NR-eGR] #prerouted wires        : 0
[02/04 23:28:24    153s] [NR-eGR] Read 49153 nets ( ignored 0 )
[02/04 23:28:24    153s] (I)        Front-side 49153 ( ignored 0 )
[02/04 23:28:24    153s] (I)        Back-side  0 ( ignored 0 )
[02/04 23:28:24    153s] (I)        Both-side  0 ( ignored 0 )
[02/04 23:28:24    153s] (I)      dcls route internal nets
[02/04 23:28:24    153s] (I)      dcls route interface nets
[02/04 23:28:24    153s] (I)      dcls route common nets
[02/04 23:28:24    154s] (I)      Reading macro buffers
[02/04 23:28:24    154s] (I)      Number of macro buffers: 0
[02/04 23:28:24    154s] (I)      early_global_route_priority property id does not exist.
[02/04 23:28:24    154s] (I)      Read Num Blocks=11674  Num Prerouted Wires=0  Num CS=0
[02/04 23:28:24    154s] (I)      Layer 1 (V) : #blockages 1300 : #preroutes 0
[02/04 23:28:24    154s] (I)      Layer 2 (H) : #blockages 1300 : #preroutes 0
[02/04 23:28:24    154s] (I)      Layer 3 (V) : #blockages 1300 : #preroutes 0
[02/04 23:28:24    154s] (I)      Layer 4 (H) : #blockages 1300 : #preroutes 0
[02/04 23:28:24    154s] (I)      Layer 5 (V) : #blockages 1300 : #preroutes 0
[02/04 23:28:24    154s] (I)      Layer 6 (H) : #blockages 1300 : #preroutes 0
[02/04 23:28:24    154s] (I)      Layer 7 (V) : #blockages 1300 : #preroutes 0
[02/04 23:28:24    154s] (I)      Layer 8 (H) : #blockages 1300 : #preroutes 0
[02/04 23:28:24    154s] (I)      Layer 9 (V) : #blockages 962 : #preroutes 0
[02/04 23:28:24    154s] (I)      Layer 10 (H) : #blockages 312 : #preroutes 0
[02/04 23:28:24    154s] (I)      Number of ignored nets                =      0
[02/04 23:28:24    154s] (I)      Number of connected nets              =      0
[02/04 23:28:24    154s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/04 23:28:24    154s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/04 23:28:24    154s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/04 23:28:24    154s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/04 23:28:24    154s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/04 23:28:24    154s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/04 23:28:24    154s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/04 23:28:24    154s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/04 23:28:24    154s] (I)      Ndr track 0 does not exist
[02/04 23:28:24    154s] (I)      ---------------------Grid Graph Info--------------------
[02/04 23:28:24    154s] (I)      Routing area        : (0, 0) - (1195200, 1188640)
[02/04 23:28:24    154s] (I)      Core area           : (40000, 40280) - (1155200, 1148360)
[02/04 23:28:24    154s] (I)      Site width          :   400  (dbu)
[02/04 23:28:24    154s] (I)      Row height          :  3420  (dbu)
[02/04 23:28:24    154s] (I)      GCell row height    :  3420  (dbu)
[02/04 23:28:24    154s] (I)      GCell width         :  3420  (dbu)
[02/04 23:28:24    154s] (I)      GCell height        :  3420  (dbu)
[02/04 23:28:24    154s] (I)      Grid                :   349   347    11
[02/04 23:28:24    154s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/04 23:28:24    154s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[02/04 23:28:24    154s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/04 23:28:24    154s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/04 23:28:24    154s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/04 23:28:24    154s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/04 23:28:24    154s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/04 23:28:24    154s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/04 23:28:24    154s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[02/04 23:28:24    154s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/04 23:28:24    154s] (I)      Total num of tracks :  3128  2988  3128  2988  3128  2988  3128  2988  3128  1194  1251
[02/04 23:28:24    154s] (I)      --------------------------------------------------------
[02/04 23:28:24    154s] 
[02/04 23:28:24    154s] [NR-eGR] ============ Routing rule table ============
[02/04 23:28:24    154s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 49153
[02/04 23:28:24    154s] [NR-eGR] ========================================
[02/04 23:28:24    154s] [NR-eGR] 
[02/04 23:28:24    154s] (I)      ==== NDR : (Default) ====
[02/04 23:28:24    154s] (I)      +--------------+--------+
[02/04 23:28:24    154s] (I)      |           ID |      0 |
[02/04 23:28:24    154s] (I)      |      Default |    yes |
[02/04 23:28:24    154s] (I)      |  Clk Special |     no |
[02/04 23:28:24    154s] (I)      | Hard spacing |     no |
[02/04 23:28:24    154s] (I)      |    NDR track | (none) |
[02/04 23:28:24    154s] (I)      |      NDR via | (none) |
[02/04 23:28:24    154s] (I)      |  Extra space |      0 |
[02/04 23:28:24    154s] (I)      |      Shields |      0 |
[02/04 23:28:24    154s] (I)      |   Demand (H) |      1 |
[02/04 23:28:24    154s] (I)      |   Demand (V) |      1 |
[02/04 23:28:24    154s] (I)      |        #Nets |  49153 |
[02/04 23:28:24    154s] (I)      +--------------+--------+
[02/04 23:28:24    154s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:28:24    154s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/04 23:28:24    154s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:28:24    154s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:28:24    154s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:28:24    154s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:28:24    154s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:28:24    154s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:28:24    154s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:28:24    154s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:28:24    154s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:28:24    154s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[02/04 23:28:24    154s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[02/04 23:28:24    154s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:28:24    154s] (I)      =============== Blocked Tracks ===============
[02/04 23:28:24    154s] (I)      +-------+---------+----------+---------------+
[02/04 23:28:24    154s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/04 23:28:24    154s] (I)      +-------+---------+----------+---------------+
[02/04 23:28:24    154s] (I)      |     1 |       0 |        0 |         0.00% |
[02/04 23:28:24    154s] (I)      |     2 | 1036836 |    14300 |         1.38% |
[02/04 23:28:24    154s] (I)      |     3 | 1091672 |     2924 |         0.27% |
[02/04 23:28:24    154s] (I)      |     4 | 1036836 |    14300 |         1.38% |
[02/04 23:28:24    154s] (I)      |     5 | 1091672 |     2924 |         0.27% |
[02/04 23:28:24    154s] (I)      |     6 | 1036836 |    14300 |         1.38% |
[02/04 23:28:24    154s] (I)      |     7 | 1091672 |     2924 |         0.27% |
[02/04 23:28:24    154s] (I)      |     8 | 1036836 |    14300 |         1.38% |
[02/04 23:28:24    154s] (I)      |     9 | 1091672 |     5848 |         0.54% |
[02/04 23:28:24    154s] (I)      |    10 |  414318 |    44304 |        10.69% |
[02/04 23:28:24    154s] (I)      |    11 |  436599 |    44912 |        10.29% |
[02/04 23:28:24    154s] (I)      +-------+---------+----------+---------------+
[02/04 23:28:24    154s] (I)      Finished Import and model ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 3.52 MB )
[02/04 23:28:24    154s] (I)      Reset routing kernel
[02/04 23:28:24    154s] (I)      Started Global Routing ( Curr Mem: 3.52 MB )
[02/04 23:28:24    154s] (I)      totalPins=172719  totalGlobalPin=171794 (99.46%)
[02/04 23:28:24    154s] (I)      ================== Net Group Info ==================
[02/04 23:28:24    154s] (I)      +----+----------------+--------------+-------------+
[02/04 23:28:24    154s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[02/04 23:28:24    154s] (I)      +----+----------------+--------------+-------------+
[02/04 23:28:24    154s] (I)      |  1 |          49153 |    Metal2(2) | Metal11(11) |
[02/04 23:28:24    154s] (I)      +----+----------------+--------------+-------------+
[02/04 23:28:24    154s] (I)      total 2D Cap : 9248253 = (4747741 H, 4500512 V)
[02/04 23:28:24    154s] (I)      total 2D Demand : 925 = (0 H, 925 V)
[02/04 23:28:24    154s] (I)      init route region map
[02/04 23:28:24    154s] (I)      #blocked GCells = 0
[02/04 23:28:24    154s] (I)      #regions = 1
[02/04 23:28:24    154s] (I)      init safety region map
[02/04 23:28:24    154s] (I)      #blocked GCells = 0
[02/04 23:28:24    154s] (I)      #regions = 1
[02/04 23:28:24    154s] [NR-eGR] Layer group 1: route 49153 net(s) in layer range [2, 11]
[02/04 23:28:24    154s] (I)      
[02/04 23:28:24    154s] (I)      ============  Phase 1a Route ============
[02/04 23:28:24    154s] (I)      Usage: 562557 = (247399 H, 315158 V) = (5.21% H, 7.00% V) = (4.231e+05um H, 5.389e+05um V)
[02/04 23:28:24    154s] (I)      
[02/04 23:28:24    154s] (I)      ============  Phase 1b Route ============
[02/04 23:28:24    154s] (I)      Usage: 562557 = (247399 H, 315158 V) = (5.21% H, 7.00% V) = (4.231e+05um H, 5.389e+05um V)
[02/04 23:28:24    154s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.619725e+05um
[02/04 23:28:24    154s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/04 23:28:24    154s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/04 23:28:24    154s] (I)      
[02/04 23:28:24    154s] (I)      ============  Phase 1c Route ============
[02/04 23:28:24    154s] (I)      Usage: 562557 = (247399 H, 315158 V) = (5.21% H, 7.00% V) = (4.231e+05um H, 5.389e+05um V)
[02/04 23:28:24    154s] (I)      
[02/04 23:28:24    154s] (I)      ============  Phase 1d Route ============
[02/04 23:28:24    154s] (I)      Usage: 562557 = (247399 H, 315158 V) = (5.21% H, 7.00% V) = (4.231e+05um H, 5.389e+05um V)
[02/04 23:28:24    154s] (I)      
[02/04 23:28:24    154s] (I)      ============  Phase 1e Route ============
[02/04 23:28:24    154s] (I)      Usage: 562557 = (247399 H, 315158 V) = (5.21% H, 7.00% V) = (4.231e+05um H, 5.389e+05um V)
[02/04 23:28:24    154s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.619725e+05um
[02/04 23:28:24    154s] (I)      
[02/04 23:28:24    154s] (I)      ============  Phase 1l Route ============
[02/04 23:28:25    154s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/04 23:28:25    154s] (I)      Layer  2:    1029987    273145         0           0     1032447    ( 0.00%) 
[02/04 23:28:25    154s] (I)      Layer  3:    1086528    236823         0           0     1086804    ( 0.00%) 
[02/04 23:28:25    154s] (I)      Layer  4:    1029987     93941         0           0     1032447    ( 0.00%) 
[02/04 23:28:25    154s] (I)      Layer  5:    1086528     12929         0           0     1086804    ( 0.00%) 
[02/04 23:28:25    154s] (I)      Layer  6:    1029987      1623         0           0     1032447    ( 0.00%) 
[02/04 23:28:25    154s] (I)      Layer  7:    1086528         3         0           0     1086804    ( 0.00%) 
[02/04 23:28:25    154s] (I)      Layer  8:    1029987        74         0           0     1032447    ( 0.00%) 
[02/04 23:28:25    154s] (I)      Layer  9:    1084881         3         0           0     1086804    ( 0.00%) 
[02/04 23:28:25    154s] (I)      Layer 10:     368909         0         0       27661      385318    ( 6.70%) 
[02/04 23:28:25    154s] (I)      Layer 11:     390527         0         0       34164      400558    ( 7.86%) 
[02/04 23:28:25    154s] (I)      Total:       9223849    618541         0       61824     9262874    ( 0.66%) 
[02/04 23:28:25    154s] (I)      
[02/04 23:28:25    154s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/04 23:28:25    154s] [NR-eGR]                        OverCon            
[02/04 23:28:25    154s] [NR-eGR]                         #Gcell     %Gcell
[02/04 23:28:25    154s] [NR-eGR]        Layer             (1-0)    OverCon
[02/04 23:28:25    154s] [NR-eGR] ----------------------------------------------
[02/04 23:28:25    154s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/04 23:28:25    154s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/04 23:28:25    154s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/04 23:28:25    154s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/04 23:28:25    154s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/04 23:28:25    154s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/04 23:28:25    154s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/04 23:28:25    154s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/04 23:28:25    154s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/04 23:28:25    154s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/04 23:28:25    154s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/04 23:28:25    154s] [NR-eGR] ----------------------------------------------
[02/04 23:28:25    154s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/04 23:28:25    154s] [NR-eGR] 
[02/04 23:28:25    154s] (I)      Finished Global Routing ( CPU: 0.60 sec, Real: 0.61 sec, Curr Mem: 3.54 MB )
[02/04 23:28:25    154s] (I)      Updating congestion map
[02/04 23:28:25    154s] (I)      total 2D Cap : 9250570 = (4748722 H, 4501848 V)
[02/04 23:28:25    154s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/04 23:28:25    154s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.93 sec, Real: 0.93 sec, Curr Mem: 3.54 MB )
[02/04 23:28:25    154s] Early Global Route congestion estimation runtime: 0.93 seconds, mem = 3662.5M
[02/04 23:28:25    154s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.932, REAL:0.933, MEM:3662.5M, EPOCH TIME: 1738691905.207613
[02/04 23:28:25    154s] OPERPROF: Starting HotSpotCal at level 1, MEM:3662.5M, EPOCH TIME: 1738691905.207645
[02/04 23:28:25    154s] [hotspot] +------------+---------------+---------------+
[02/04 23:28:25    154s] [hotspot] |            |   max hotspot | total hotspot |
[02/04 23:28:25    154s] [hotspot] +------------+---------------+---------------+
[02/04 23:28:25    154s] [hotspot] | normalized |          0.00 |          0.00 |
[02/04 23:28:25    154s] [hotspot] +------------+---------------+---------------+
[02/04 23:28:25    154s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/04 23:28:25    154s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/04 23:28:25    154s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.007, MEM:3678.5M, EPOCH TIME: 1738691905.214350
[02/04 23:28:25    154s] Skipped repairing congestion.
[02/04 23:28:25    154s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3678.5M, EPOCH TIME: 1738691905.214439
[02/04 23:28:25    154s] Starting Early Global Route wiring: mem = 3678.5M
[02/04 23:28:25    154s] (I)      Running track assignment and export wires
[02/04 23:28:25    154s] (I)      Delete wires for 49153 nets 
[02/04 23:28:25    154s] (I)      ============= Track Assignment ============
[02/04 23:28:25    154s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.55 MB )
[02/04 23:28:25    154s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/04 23:28:25    154s] (I)      Run Multi-thread track assignment
[02/04 23:28:25    155s] (I)      Finished Track Assignment (1T) ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 3.58 MB )
[02/04 23:28:25    155s] (I)      Started Export ( Curr Mem: 3.58 MB )
[02/04 23:28:25    155s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/04 23:28:25    155s] [NR-eGR] Total eGR-routed clock nets wire length: 32318um, number of vias: 22004
[02/04 23:28:25    155s] [NR-eGR] --------------------------------------------------------------------------
[02/04 23:28:25    155s] [NR-eGR]                  Length (um)    Vias 
[02/04 23:28:25    155s] [NR-eGR] -------------------------------------
[02/04 23:28:25    155s] [NR-eGR]  Metal1   (1H)             0  172566 
[02/04 23:28:25    155s] [NR-eGR]  Metal2   (2V)        401341  263038 
[02/04 23:28:25    155s] [NR-eGR]  Metal3   (3H)        410262    9000 
[02/04 23:28:25    155s] [NR-eGR]  Metal4   (4V)        160344    1484 
[02/04 23:28:25    155s] [NR-eGR]  Metal5   (5H)         22199      87 
[02/04 23:28:25    155s] [NR-eGR]  Metal6   (6V)          2792       7 
[02/04 23:28:25    155s] [NR-eGR]  Metal7   (7H)             0       4 
[02/04 23:28:25    155s] [NR-eGR]  Metal8   (8V)           128       3 
[02/04 23:28:25    155s] [NR-eGR]  Metal9   (9H)             0       1 
[02/04 23:28:25    155s] [NR-eGR]  Metal10  (10V)            0       0 
[02/04 23:28:25    155s] [NR-eGR]  Metal11  (11H)            0       0 
[02/04 23:28:25    155s] [NR-eGR] -------------------------------------
[02/04 23:28:25    155s] [NR-eGR]           Total       997066  446190 
[02/04 23:28:25    155s] [NR-eGR] --------------------------------------------------------------------------
[02/04 23:28:25    155s] [NR-eGR] Total half perimeter of net bounding box: 815291um
[02/04 23:28:25    155s] [NR-eGR] Total length: 997066um, number of vias: 446190
[02/04 23:28:25    155s] [NR-eGR] --------------------------------------------------------------------------
[02/04 23:28:25    155s] (I)      == Layer wire length by net rule ==
[02/04 23:28:25    155s] (I)                        Default 
[02/04 23:28:25    155s] (I)      --------------------------
[02/04 23:28:25    155s] (I)       Metal1   (1H)        0um 
[02/04 23:28:25    155s] (I)       Metal2   (2V)   401341um 
[02/04 23:28:25    155s] (I)       Metal3   (3H)   410262um 
[02/04 23:28:25    155s] (I)       Metal4   (4V)   160344um 
[02/04 23:28:25    155s] (I)       Metal5   (5H)    22199um 
[02/04 23:28:25    155s] (I)       Metal6   (6V)     2792um 
[02/04 23:28:25    155s] (I)       Metal7   (7H)        0um 
[02/04 23:28:25    155s] (I)       Metal8   (8V)      128um 
[02/04 23:28:25    155s] (I)       Metal9   (9H)        0um 
[02/04 23:28:25    155s] (I)       Metal10  (10V)       0um 
[02/04 23:28:25    155s] (I)       Metal11  (11H)       0um 
[02/04 23:28:25    155s] (I)      --------------------------
[02/04 23:28:25    155s] (I)                Total  997066um 
[02/04 23:28:25    155s] (I)      == Layer via count by net rule ==
[02/04 23:28:25    155s] (I)                       Default 
[02/04 23:28:25    155s] (I)      -------------------------
[02/04 23:28:25    155s] (I)       Metal1   (1H)    172566 
[02/04 23:28:25    155s] (I)       Metal2   (2V)    263038 
[02/04 23:28:25    155s] (I)       Metal3   (3H)      9000 
[02/04 23:28:25    155s] (I)       Metal4   (4V)      1484 
[02/04 23:28:25    155s] (I)       Metal5   (5H)        87 
[02/04 23:28:25    155s] (I)       Metal6   (6V)         7 
[02/04 23:28:25    155s] (I)       Metal7   (7H)         4 
[02/04 23:28:25    155s] (I)       Metal8   (8V)         3 
[02/04 23:28:25    155s] (I)       Metal9   (9H)         1 
[02/04 23:28:25    155s] (I)       Metal10  (10V)        0 
[02/04 23:28:25    155s] (I)       Metal11  (11H)        0 
[02/04 23:28:25    155s] (I)      -------------------------
[02/04 23:28:25    155s] (I)                Total   446190 
[02/04 23:28:25    155s] (I)      Finished Export ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 3.59 MB )
[02/04 23:28:25    155s] eee: RC Grid memory freed = 152592 (34 X 34 X 11 X 12b)
[02/04 23:28:25    155s] (I)      Global routing data unavailable, rerun eGR
[02/04 23:28:25    155s] (I)      Initializing eGR engine (regular)
[02/04 23:28:25    155s] Set min layer with default ( 2 )
[02/04 23:28:25    155s] Set max layer with default ( 127 )
[02/04 23:28:25    155s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:28:25    155s] Min route layer (adjusted) = 2
[02/04 23:28:25    155s] Max route layer (adjusted) = 11
[02/04 23:28:25    155s] (I)      clean place blk overflow:
[02/04 23:28:25    155s] (I)      H : enabled 1.00 0
[02/04 23:28:25    155s] (I)      V : enabled 1.00 0
[02/04 23:28:25    155s] Early Global Route wiring runtime: 0.71 seconds, mem = 3705.9M
[02/04 23:28:25    155s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.699, REAL:0.711, MEM:3705.9M, EPOCH TIME: 1738691905.925676
[02/04 23:28:25    155s] Tdgp not enabled or already been cleared! skip clearing
[02/04 23:28:25    155s] End of congRepair (cpu=0:00:01.6, real=0:00:01.0)
[02/04 23:28:25    155s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3705.9M, EPOCH TIME: 1738691905.927245
[02/04 23:28:25    155s] Deleting eGR PG blockage cache
[02/04 23:28:25    155s] Disable eGR PG blockage caching
[02/04 23:28:25    155s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3705.9M, EPOCH TIME: 1738691905.927290
[02/04 23:28:25    155s] *** Finishing placeDesign default flow ***
[02/04 23:28:25    155s] **placeDesign ... cpu = 0: 1:52, real = 0: 1:55, mem = 3655.9M **
[02/04 23:28:25    155s] Tdgp not enabled or already been cleared! skip clearing
[02/04 23:28:26    155s] 
[02/04 23:28:26    155s] *** Summary of all messages that are not suppressed in this session:
[02/04 23:28:26    155s] Severity  ID               Count  Summary                                  
[02/04 23:28:26    155s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/04 23:28:26    155s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/04 23:28:26    155s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[02/04 23:28:26    155s] WARNING   NRDR-157             1  In option '%s %s', %s is invalid and wil...
[02/04 23:28:26    155s] WARNING   NRIF-67              1  In option '%s %s', %s is an unknown type...
[02/04 23:28:26    155s] WARNING   NRIF-68              1  Option '%s %s' did not specify a correct...
[02/04 23:28:26    155s] WARNING   NRIF-79              1  Wrong option value for %s <%s>, reset to...
[02/04 23:28:26    155s] WARNING   NRIF-95              2  Option setNanoRouteMode -routeTopRouting...
[02/04 23:28:26    155s] *** Message Summary: 10 warning(s), 0 error(s)
[02/04 23:28:26    155s] 
[02/04 23:28:26    155s] *** placeDesign #1 [finish] () : cpu/real = 0:01:52.2/0:01:55.0 (1.0), totSession cpu/real = 0:02:35.6/0:15:56.1 (0.2), mem = 3655.9M
[02/04 23:28:26    155s] 
[02/04 23:28:26    155s] =============================================================================================
[02/04 23:28:26    155s]  Final TAT Report : placeDesign #1                                              23.13-s082_1
[02/04 23:28:26    155s] =============================================================================================
[02/04 23:28:26    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:28:26    155s] ---------------------------------------------------------------------------------------------
[02/04 23:28:26    155s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[02/04 23:28:26    155s] [ RefinePlace            ]      1   0:00:03.3  (   2.9 % )     0:00:03.3 /  0:00:03.2    1.0
[02/04 23:28:26    155s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/04 23:28:26    155s] [ FullDelayCalc          ]      9   0:00:25.1  (  21.9 % )     0:00:25.1 /  0:00:24.5    1.0
[02/04 23:28:26    155s] [ TimingUpdate           ]     12   0:00:07.6  (   6.6 % )     0:00:07.6 /  0:00:07.6    1.0
[02/04 23:28:26    155s] [ MISC                   ]          0:01:18.8  (  68.5 % )     0:01:18.8 /  0:01:16.7    1.0
[02/04 23:28:26    155s] ---------------------------------------------------------------------------------------------
[02/04 23:28:26    155s]  placeDesign #1 TOTAL               0:01:55.0  ( 100.0 % )     0:01:55.0 /  0:01:52.2    1.0
[02/04 23:28:26    155s] ---------------------------------------------------------------------------------------------
[02/04 23:30:51    160s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/04 23:30:51    160s] <CMD> timeDesign -timingDebugReport -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_ACC_preCTS -outDir timingReports
[02/04 23:30:51    160s] AAE DB initialization (MEM=3062.808594 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/04 23:30:51    160s] #optDebug: fT-S <1 1 0 0 0>
[02/04 23:30:51    160s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:02:40.5/0:18:21.6 (0.1), mem = 3370.9M
[02/04 23:30:51    160s] Info: 1 threads available for lower-level modules during optimization.
[02/04 23:30:51    160s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[02/04 23:30:51    160s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3333.9M, EPOCH TIME: 1738692051.602758
[02/04 23:30:51    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:30:51    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:30:51    160s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3333.9M, EPOCH TIME: 1738692051.602802
[02/04 23:30:51    160s] Start to check current routing status for nets...
[02/04 23:30:51    160s] All nets are already routed correctly.
[02/04 23:30:51    160s] End to check current routing status for nets (mem=3333.9M)
[02/04 23:30:51    160s] Extraction called for design 'CONV_ACC' of instances=56702 and nets=50831 using extraction engine 'preRoute' .
[02/04 23:30:51    160s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/04 23:30:51    160s] Type 'man IMPEXT-3530' for more detail.
[02/04 23:30:51    160s] PreRoute RC Extraction called for design CONV_ACC.
[02/04 23:30:51    160s] RC Extraction called in multi-corner(1) mode.
[02/04 23:30:51    160s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/04 23:30:51    160s] Type 'man IMPEXT-6197' for more detail.
[02/04 23:30:51    160s] RCMode: PreRoute
[02/04 23:30:51    160s]       RC Corner Indexes            0   
[02/04 23:30:51    160s] Capacitance Scaling Factor   : 1.00000 
[02/04 23:30:51    160s] Resistance Scaling Factor    : 1.00000 
[02/04 23:30:51    160s] Clock Cap. Scaling Factor    : 1.00000 
[02/04 23:30:51    160s] Clock Res. Scaling Factor    : 1.00000 
[02/04 23:30:51    160s] Shrink Factor                : 1.00000
[02/04 23:30:51    160s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/04 23:30:51    160s] eee: RC Grid memory allocated = 171072 (36 X 36 X 11 X 12b)
[02/04 23:30:51    160s] Updating RC Grid density data for preRoute extraction ...
[02/04 23:30:51    160s] eee: pegSigSF=1.070000
[02/04 23:30:51    160s] Initializing multi-corner resistance tables ...
[02/04 23:30:51    160s] eee: Grid unit RC data computation started
[02/04 23:30:51    160s] eee: Grid unit RC data computation completed
[02/04 23:30:51    160s] eee: l=1 avDens=0.106006 usedTrk=11019.349913 availTrk=103950.000000 sigTrk=11019.349913
[02/04 23:30:51    160s] eee: l=2 avDens=0.249123 usedTrk=23472.661152 availTrk=94221.000000 sigTrk=23472.661152
[02/04 23:30:51    160s] eee: l=3 avDens=0.242796 usedTrk=23993.135643 availTrk=98820.000000 sigTrk=23993.135643
[02/04 23:30:51    160s] eee: l=4 avDens=0.105368 usedTrk=9378.287524 availTrk=89005.500000 sigTrk=9378.287524
[02/04 23:30:51    160s] eee: l=5 avDens=0.033017 usedTrk=1298.559910 availTrk=39330.000000 sigTrk=1298.559910
[02/04 23:30:51    160s] eee: l=6 avDens=0.013529 usedTrk=164.258772 availTrk=12141.000000 sigTrk=164.258772
[02/04 23:30:51    160s] eee: l=7 avDens=0.000118 usedTrk=0.021316 availTrk=180.000000 sigTrk=0.021316
[02/04 23:30:51    160s] eee: l=8 avDens=0.024800 usedTrk=8.481550 availTrk=342.000000 sigTrk=8.481550
[02/04 23:30:51    160s] eee: l=9 avDens=0.000258 usedTrk=0.023216 availTrk=90.000000 sigTrk=0.023216
[02/04 23:30:51    160s] eee: l=10 avDens=0.050938 usedTrk=914.595119 availTrk=17955.000000 sigTrk=914.595119
[02/04 23:30:51    160s] eee: l=11 avDens=0.051180 usedTrk=902.819153 availTrk=17640.000000 sigTrk=902.819153
[02/04 23:30:51    160s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:30:51    160s] eee: LAM-FP: thresh=1 ; dimX=3145.263158 ; dimY=3128.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[02/04 23:30:51    160s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248193 uaWl=1.000000 uaWlH=0.186000 aWlH=0.000000 lMod=0 pMax=0.814000 pMod=83 pModAss=50 wcR=0.772700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.931800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/04 23:30:51    160s] eee: uR 0.000256 of RC Grid (26 31 8) is > max uR 0.000147 of layer.
[02/04 23:30:51    160s] eee: uR 0.000226 of RC Grid (26 32 8) is > max uR 0.000147 of layer.
[02/04 23:30:51    160s] eee: uR 0.000174 of RC Grid (26 34 9) is > max uR 0.000147 of layer.
[02/04 23:30:51    160s] eee: uC 0.000109 of RC Grid (0 0 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 0 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 1 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 1 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 2 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 2 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 3 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 3 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 4 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 4 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 5 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 5 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 6 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 6 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 7 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 7 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 8 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 8 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 9 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 9 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 10 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 10 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 11 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 11 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 12 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 12 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 13 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 13 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 14 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 14 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 15 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 15 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 16 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 16 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 17 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 17 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 18 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 18 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 19 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 19 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 20 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 20 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 21 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 21 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 22 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 22 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 23 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 23 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 24 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 24 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 25 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 25 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 26 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 26 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 27 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 27 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 28 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 28 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 29 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 29 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 30 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 30 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 31 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 31 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 32 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 32 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (0 33 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 33 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000108 of RC Grid (0 34 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (0 34 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000109 of RC Grid (1 0 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 0 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 1 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 1 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 2 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 2 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 3 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 3 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 4 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 4 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 5 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 5 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 6 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 6 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 7 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 7 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 8 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 8 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 9 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 9 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 10 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 10 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 11 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 11 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 12 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 12 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 13 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 13 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 14 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 14 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 15 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 15 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 16 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 16 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 17 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 17 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 18 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 18 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 19 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 19 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 20 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 20 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 21 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 21 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 22 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 22 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 23 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 23 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 24 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 24 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 25 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 25 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 26 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 26 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 27 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 27 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 28 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 28 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 29 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 29 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 30 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 30 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 31 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 31 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 32 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 32 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (1 33 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 33 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000109 of RC Grid (1 34 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (1 34 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000109 of RC Grid (4 0 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 0 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 1 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 1 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 2 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 2 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 3 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 3 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 4 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 4 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 5 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 5 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 6 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 6 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 7 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 7 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 8 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 8 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 9 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 9 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 10 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 10 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 11 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 11 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 12 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 12 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 13 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 13 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 14 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 14 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 15 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 15 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 16 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 16 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 17 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 17 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 18 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 18 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 19 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 19 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 20 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 20 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 21 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 21 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 22 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 22 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 23 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 23 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 24 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 24 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 25 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 25 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 26 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uR 0.000109 of RC Grid (4 26 10) is > max uR 0.000054 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 27 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 28 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: uC 0.000112 of RC Grid (4 29 10) is <  min uC 0.000137 of layer.
[02/04 23:30:51    160s] eee: NetCapCache creation started. (Current Mem: 3333.891M) 
[02/04 23:30:51    160s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 3333.891M) 
[02/04 23:30:51    160s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(597.600000, 594.320000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (35 X 35)
[02/04 23:30:51    160s] eee: Metal Layers Info:
[02/04 23:30:51    160s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:30:51    160s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/04 23:30:51    160s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:30:51    160s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.000 |   1.23 | H | 0 |  1 |
[02/04 23:30:51    160s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:30:51    160s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:30:51    160s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:30:51    160s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:30:51    160s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:30:51    160s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:30:51    160s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.000 |   0.27 | V | 0 |  1 |
[02/04 23:30:51    160s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.000 |   0.27 | H | 0 |  1 |
[02/04 23:30:51    160s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.000 |   0.10 | V | 0 |  1 |
[02/04 23:30:51    160s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  0.000 |   0.10 | H | 0 |  1 |
[02/04 23:30:51    160s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:30:51    160s] eee: uC/uR for corner default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[02/04 23:30:51    160s] eee: +-----------------------NDR Info-----------------------+
[02/04 23:30:51    160s] eee: NDR Count = 2, Fake NDR = 0
[02/04 23:30:51    160s] eee: +----------------------------------------------------+
[02/04 23:30:51    160s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[02/04 23:30:51    160s] eee: +----------------------------------------------------+
[02/04 23:30:51    160s] eee: +----------------------------------------------------+
[02/04 23:30:51    160s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[02/04 23:30:51    160s] eee: +----------------------------------------------------+
[02/04 23:30:51    160s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3333.891M)
[02/04 23:30:51    160s] Effort level <high> specified for reg2reg path_group
[02/04 23:30:52    161s] Cell CONV_ACC LLGs are deleted
[02/04 23:30:52    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:30:52    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:30:52    161s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3354.0M, EPOCH TIME: 1738692052.265197
[02/04 23:30:52    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:30:52    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:30:52    161s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3354.0M, EPOCH TIME: 1738692052.265914
[02/04 23:30:52    161s] Max number of tech site patterns supported in site array is 256.
[02/04 23:30:52    161s] Core basic site is CoreSite
[02/04 23:30:52    161s] After signature check, allow fast init is true, keep pre-filter is true.
[02/04 23:30:52    161s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/04 23:30:52    161s] Fast DP-INIT is on for default
[02/04 23:30:52    161s] Atter site array init, number of instance map data is 0.
[02/04 23:30:52    161s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.017, REAL:0.017, MEM:3354.0M, EPOCH TIME: 1738692052.283183
[02/04 23:30:52    161s] 
[02/04 23:30:52    161s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:30:52    161s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:30:52    161s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.028, REAL:0.028, MEM:3354.0M, EPOCH TIME: 1738692052.293312
[02/04 23:30:52    161s] Cell CONV_ACC LLGs are deleted
[02/04 23:30:52    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:30:52    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:30:52    161s] Starting delay calculation for Setup views
[02/04 23:30:52    161s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/04 23:30:52    161s] #################################################################################
[02/04 23:30:52    161s] # Design Stage: PreRoute
[02/04 23:30:52    161s] # Design Name: CONV_ACC
[02/04 23:30:52    161s] # Design Mode: 90nm
[02/04 23:30:52    161s] # Analysis Mode: MMMC Non-OCV 
[02/04 23:30:52    161s] # Parasitics Mode: No SPEF/RCDB 
[02/04 23:30:52    161s] # Signoff Settings: SI Off 
[02/04 23:30:52    161s] #################################################################################
[02/04 23:30:52    161s] Calculate delays in BcWc mode...
[02/04 23:30:52    161s] Topological Sorting (REAL = 0:00:00.0, MEM = 3368.5M, InitMEM = 3368.5M)
[02/04 23:30:52    161s] Start delay calculation (fullDC) (1 T). (MEM=3086.8)
[02/04 23:30:52    161s] Start AAE Lib Loading. (MEM=3086.796875)
[02/04 23:30:52    161s] End AAE Lib Loading. (MEM=3093.957031 CPU=0:00:00.0 Real=0:00:00.0)
[02/04 23:30:52    161s] End AAE Lib Interpolated Model. (MEM=3093.957031 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:30:52    161s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/04 23:30:52    161s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/04 23:30:52    161s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4_M3_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/04 23:30:52    161s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M5_M4_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/04 23:30:52    161s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M6_M5_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/04 23:30:52    161s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M7_M6_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/04 23:30:52    161s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M10_M9_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/04 23:30:52    161s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M9_M8_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/04 23:30:52    161s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M8_M7_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/04 23:30:55    164s] Total number of fetched objects 50574
[02/04 23:30:55    164s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/04 23:30:55    164s] End delay calculation. (MEM=3144.11 CPU=0:00:02.0 REAL=0:00:02.0)
[02/04 23:30:55    164s] End delay calculation (fullDC). (MEM=3119.17 CPU=0:00:02.7 REAL=0:00:03.0)
[02/04 23:30:55    164s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 3752.0M) ***
[02/04 23:30:56    164s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:02:45 mem=3744.0M)
[02/04 23:30:56    165s] Generating machine readable timing report  timingReports/CONV_ACC_preCTS.btarpt.gz
[02/04 23:30:57    165s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 Setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.069  | -1.069  | -0.147  |
|           TNS (ns):|-766.685 |-766.685 | -3.715  |
|    Violating Paths:|  2444   |  2444   |   41    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     8 (721)      |   -1.050   |     8 (721)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.028%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/04 23:30:57    165s] Reported timing to dir timingReports
[02/04 23:30:57    165s] Total CPU time: 5.42 sec
[02/04 23:30:57    165s] Total Real time: 6.0 sec
[02/04 23:30:57    165s] Total Memory Usage: 3713.125 Mbytes
[02/04 23:30:57    165s] Info: pop threads available for lower-level modules during optimization.
[02/04 23:30:57    165s] *** timeDesign #1 [finish] () : cpu/real = 0:00:05.4/0:00:06.4 (0.8), totSession cpu/real = 0:02:45.9/0:18:28.0 (0.1), mem = 3713.1M
[02/04 23:30:57    165s] 
[02/04 23:30:57    165s] =============================================================================================
[02/04 23:30:57    165s]  Final TAT Report : timeDesign #1                                               23.13-s082_1
[02/04 23:30:57    165s] =============================================================================================
[02/04 23:30:57    165s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:30:57    165s] ---------------------------------------------------------------------------------------------
[02/04 23:30:57    165s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:30:57    165s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.8 % )     0:00:05.6 /  0:00:04.6    0.8
[02/04 23:30:57    165s] [ DrvReport              ]      1   0:00:00.8  (  12.4 % )     0:00:00.8 /  0:00:00.6    0.8
[02/04 23:30:57    165s] [ ExtractRC              ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:30:57    165s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   2.3 % )     0:00:03.9 /  0:00:03.6    0.9
[02/04 23:30:57    165s] [ FullDelayCalc          ]      1   0:00:03.4  (  53.1 % )     0:00:03.4 /  0:00:03.1    0.9
[02/04 23:30:57    165s] [ TimingUpdate           ]      1   0:00:00.4  (   6.3 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:30:57    165s] [ TimingReport           ]      1   0:00:00.4  (   5.9 % )     0:00:00.4 /  0:00:00.2    0.5
[02/04 23:30:57    165s] [ GenerateReports        ]      1   0:00:00.5  (   7.3 % )     0:00:00.5 /  0:00:00.2    0.5
[02/04 23:30:57    165s] [ MISC                   ]          0:00:00.6  (   8.9 % )     0:00:00.6 /  0:00:00.6    1.0
[02/04 23:30:57    165s] ---------------------------------------------------------------------------------------------
[02/04 23:30:57    165s]  timeDesign #1 TOTAL                0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:05.4    0.8
[02/04 23:30:57    165s] ---------------------------------------------------------------------------------------------
[02/04 23:31:56    167s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/04 23:31:56    167s] <CMD> timeDesign -timingDebugReport -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix CONV_ACC_preCTS -outDir timingReports
[02/04 23:31:56    167s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:02:47.5/0:19:27.0 (0.1), mem = 3719.7M
[02/04 23:31:56    167s] Info: 1 threads available for lower-level modules during optimization.
[02/04 23:31:57    167s] 
[02/04 23:31:57    167s] TimeStamp Deleting Cell Server Begin ...
[02/04 23:31:57    167s] 
[02/04 23:31:57    167s] TimeStamp Deleting Cell Server End ...
[02/04 23:31:57    167s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3687.1M, EPOCH TIME: 1738692117.076832
[02/04 23:31:57    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:31:57    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:31:57    167s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3687.1M, EPOCH TIME: 1738692117.076905
[02/04 23:31:57    167s] Start to check current routing status for nets...
[02/04 23:31:57    167s] All nets are already routed correctly.
[02/04 23:31:57    167s] End to check current routing status for nets (mem=3687.1M)
[02/04 23:31:57    167s] Effort level <high> specified for reg2reg path_group
[02/04 23:31:57    168s] Cell CONV_ACC LLGs are deleted
[02/04 23:31:57    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:31:57    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:31:57    168s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3701.5M, EPOCH TIME: 1738692117.884142
[02/04 23:31:57    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:31:57    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:31:57    168s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3701.5M, EPOCH TIME: 1738692117.885169
[02/04 23:31:57    168s] Max number of tech site patterns supported in site array is 256.
[02/04 23:31:57    168s] Core basic site is CoreSite
[02/04 23:31:57    168s] After signature check, allow fast init is true, keep pre-filter is true.
[02/04 23:31:57    168s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/04 23:31:57    168s] Fast DP-INIT is on for default
[02/04 23:31:57    168s] Atter site array init, number of instance map data is 0.
[02/04 23:31:57    168s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.026, REAL:0.026, MEM:3701.5M, EPOCH TIME: 1738692117.911511
[02/04 23:31:57    168s] 
[02/04 23:31:57    168s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:31:57    168s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:31:57    168s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.045, REAL:0.045, MEM:3701.5M, EPOCH TIME: 1738692117.929263
[02/04 23:31:57    168s] Cell CONV_ACC LLGs are deleted
[02/04 23:31:57    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:31:57    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:31:57    168s] Starting delay calculation for Hold views
[02/04 23:31:58    168s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/04 23:31:58    168s] #################################################################################
[02/04 23:31:58    168s] # Design Stage: PreRoute
[02/04 23:31:58    168s] # Design Name: CONV_ACC
[02/04 23:31:58    168s] # Design Mode: 90nm
[02/04 23:31:58    168s] # Analysis Mode: MMMC Non-OCV 
[02/04 23:31:58    168s] # Parasitics Mode: No SPEF/RCDB 
[02/04 23:31:58    168s] # Signoff Settings: SI Off 
[02/04 23:31:58    168s] #################################################################################
[02/04 23:31:58    169s] Calculate delays in BcWc mode...
[02/04 23:31:58    169s] Topological Sorting (REAL = 0:00:00.0, MEM = 3716.0M, InitMEM = 3716.0M)
[02/04 23:31:58    169s] Start delay calculation (fullDC) (1 T). (MEM=3122.71)
[02/04 23:31:58    169s] *** Calculating scaling factor for MIN libraries using the default operating condition of each library.
[02/04 23:31:58    169s] End AAE Lib Interpolated Model. (MEM=3122.714844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:32:01    171s] Total number of fetched objects 50574
[02/04 23:32:01    171s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/04 23:32:01    171s] End delay calculation. (MEM=3154.66 CPU=0:00:01.9 REAL=0:00:02.0)
[02/04 23:32:01    171s] End delay calculation (fullDC). (MEM=3154.66 CPU=0:00:02.6 REAL=0:00:03.0)
[02/04 23:32:01    171s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 3749.7M) ***
[02/04 23:32:01    172s] Turning on fast DC mode.
[02/04 23:32:02    172s] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:02:53 mem=3749.7M)
[02/04 23:32:02    173s] Generating machine readable timing report  timingReports/CONV_ACC_preCTS_hold.btarpt.gz
[02/04 23:32:03    173s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 Hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.094  |  0.008  | -0.094  |
|           TNS (ns):|-319.177 |  0.000  |-319.177 |
|    Violating Paths:|  3708   |    0    |  3708   |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

Density: 71.028%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/04 23:32:03    173s] Reported timing to dir timingReports
[02/04 23:32:03    173s] Total CPU time: 6.43 sec
[02/04 23:32:03    173s] Total Real time: 7.0 sec
[02/04 23:32:03    173s] Total Memory Usage: 3675.164062 Mbytes
[02/04 23:32:03    173s] Info: pop threads available for lower-level modules during optimization.
[02/04 23:32:03    173s] *** timeDesign #2 [finish] () : cpu/real = 0:00:06.4/0:00:06.5 (1.0), totSession cpu/real = 0:02:54.0/0:19:33.5 (0.1), mem = 3675.2M
[02/04 23:32:03    173s] 
[02/04 23:32:03    173s] =============================================================================================
[02/04 23:32:03    173s]  Final TAT Report : timeDesign #2                                               23.13-s082_1
[02/04 23:32:03    173s] =============================================================================================
[02/04 23:32:03    173s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:32:03    173s] ---------------------------------------------------------------------------------------------
[02/04 23:32:03    173s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:32:03    173s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.4 % )     0:00:05.3 /  0:00:05.3    1.0
[02/04 23:32:03    173s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   2.4 % )     0:00:04.4 /  0:00:04.4    1.0
[02/04 23:32:03    173s] [ FullDelayCalc          ]      1   0:00:03.3  (  51.5 % )     0:00:03.3 /  0:00:03.3    1.0
[02/04 23:32:03    173s] [ TimingUpdate           ]      1   0:00:00.9  (  13.6 % )     0:00:00.9 /  0:00:00.9    1.0
[02/04 23:32:03    173s] [ TimingReport           ]      1   0:00:00.4  (   6.9 % )     0:00:00.4 /  0:00:00.5    1.0
[02/04 23:32:03    173s] [ GenerateReports        ]      1   0:00:00.4  (   5.9 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:32:03    173s] [ MISC                   ]          0:00:01.2  (  18.3 % )     0:00:01.2 /  0:00:01.2    1.0
[02/04 23:32:03    173s] ---------------------------------------------------------------------------------------------
[02/04 23:32:03    173s]  timeDesign #2 TOTAL                0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:06.4    1.0
[02/04 23:32:03    173s] ---------------------------------------------------------------------------------------------
[02/04 23:32:16    174s] <CMD> getCTSMode -obs_engine -quiet
[02/04 23:32:31    174s] <CMD> create_ccopt_clock_tree_spec
[02/04 23:32:31    174s] Creating clock tree spec for modes (timing configs): top
[02/04 23:32:31    174s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/04 23:32:31    174s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/04 23:32:31    174s] 
[02/04 23:32:31    174s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/04 23:32:31    174s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/04 23:32:31    174s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/04 23:32:31    174s] SBFF Setting to complicate: SEDFFX4 complicate code: 30.05
[02/04 23:32:31    174s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/04 23:32:31    174s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[02/04 23:32:31    174s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/04 23:32:31    174s] SBFF Setting to complicate: SEDFFX1 complicate code: 30.05
[02/04 23:32:31    174s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/04 23:32:31    174s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[02/04 23:32:31    174s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[02/04 23:32:31    174s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[02/04 23:32:31    174s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[02/04 23:32:31    174s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[02/04 23:32:31    174s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[02/04 23:32:31    174s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[02/04 23:32:31    174s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/04 23:32:31    174s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/04 23:32:31    174s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/04 23:32:31    174s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/04 23:32:31    174s] SBFF Setting to complicate: SEDFFXL complicate code: 30.05
[02/04 23:32:31    174s] SBFF Setting to complicate: SEDFFX2 complicate code: 30.05
[02/04 23:32:31    174s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/04 23:32:31    174s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/04 23:32:31    174s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/04 23:32:31    174s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/04 23:32:31    174s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/04 23:32:31    174s] SBFF Setting to complicate: SDFFTRXL complicate code: 30.1
[02/04 23:32:31    174s] SBFF Setting to complicate: SDFFTRX4 complicate code: 30.1
[02/04 23:32:31    174s] SBFF Setting to complicate: SDFFTRX2 complicate code: 30.1
[02/04 23:32:31    174s] SBFF Setting to complicate: SDFFTRX1 complicate code: 30.1
[02/04 23:32:31    174s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/04 23:32:31    174s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/04 23:32:31    174s] Summary for sequential cells identification: 
[02/04 23:32:31    174s]   Identified SBFF number: 94
[02/04 23:32:31    174s]   Identified MBFF number: 0
[02/04 23:32:31    174s]   Identified SB Latch number: 8
[02/04 23:32:31    174s]   Identified MB Latch number: 0
[02/04 23:32:31    174s]   Not identified SBFF number: 24
[02/04 23:32:31    174s]   Not identified MBFF number: 0
[02/04 23:32:31    174s]   Not identified SB Latch number: 8
[02/04 23:32:31    174s]   Not identified MB Latch number: 0
[02/04 23:32:31    174s]   Number of sequential cells which are not FFs: 16
[02/04 23:32:31    174s]  Visiting view : Setup
[02/04 23:32:31    174s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[02/04 23:32:31    174s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[02/04 23:32:31    174s]  Visiting view : Hold
[02/04 23:32:31    174s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = 0
[02/04 23:32:31    174s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[02/04 23:32:31    174s] TLC MultiMap info (StdDelay):
[02/04 23:32:31    174s]   : min_delay + MIN + 0 + no RcCorner := 6.6ps
[02/04 23:32:31    174s]   : min_delay + MIN + 0 + default_rc_corner := 8.9ps
[02/04 23:32:31    174s]   : max_delay + MAX + 0 + no RcCorner := 18.4ps
[02/04 23:32:31    174s]   : max_delay + MAX + 0 + default_rc_corner := 25.1ps
[02/04 23:32:31    174s]  Setting StdDelay to: 25.1ps
[02/04 23:32:31    174s] 
[02/04 23:32:31    174s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/04 23:32:31    174s] Reset timing graph...
[02/04 23:32:31    174s] Ignoring AAE DB Resetting ...
[02/04 23:32:31    174s] Reset timing graph done.
[02/04 23:32:31    174s] Ignoring AAE DB Resetting ...
[02/04 23:32:32    175s] Analyzing clock structure...
[02/04 23:32:32    175s] Analyzing clock structure done.
[02/04 23:32:32    175s] Reset timing graph...
[02/04 23:32:32    175s] Ignoring AAE DB Resetting ...
[02/04 23:32:32    175s] Reset timing graph done.
[02/04 23:32:32    175s] Extracting original clock gating for clk...
[02/04 23:32:33    176s]   clock_tree clk contains 7615 sinks and 0 clock gates.
[02/04 23:32:33    176s] Extracting original clock gating for clk done.
[02/04 23:32:33    176s] The skew group clk/top was created. It contains 7615 sinks and 1 sources.
[02/04 23:32:33    176s] Checking clock tree convergence...
[02/04 23:32:33    176s] Checking clock tree convergence done.
[02/04 23:32:33    176s] <CMD> ctd_win -side none -id ctd_window
[02/04 23:32:33    176s] Clock tree timing engine global stage delay update for max_delay:setup.late...
[02/04 23:32:33    176s] Turning off fast DC mode.
[02/04 23:32:33    176s] End AAE Lib Interpolated Model. (MEM=3134.937500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:32:33    176s] Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/04 23:33:13    177s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/04 23:33:13    177s] <CMD> timeDesign -timingDebugReport -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_ACC_postCTS -outDir timingReports
[02/04 23:33:13    177s] *** timeDesign #3 [begin] () : totSession cpu/real = 0:02:57.3/0:20:43.7 (0.1), mem = 3752.2M
[02/04 23:33:13    177s] Info: 1 threads available for lower-level modules during optimization.
[02/04 23:33:13    177s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3680.2M, EPOCH TIME: 1738692193.643933
[02/04 23:33:13    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:33:13    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:33:13    177s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3680.2M, EPOCH TIME: 1738692193.643982
[02/04 23:33:13    177s] Start to check current routing status for nets...
[02/04 23:33:13    177s] All nets are already routed correctly.
[02/04 23:33:13    177s] End to check current routing status for nets (mem=3680.2M)
[02/04 23:33:13    177s] Effort level <high> specified for reg2reg path_group
[02/04 23:33:14    177s] Cell CONV_ACC LLGs are deleted
[02/04 23:33:14    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:33:14    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:33:14    177s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3707.8M, EPOCH TIME: 1738692194.119293
[02/04 23:33:14    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:33:14    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:33:14    177s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3708.8M, EPOCH TIME: 1738692194.120035
[02/04 23:33:14    177s] Max number of tech site patterns supported in site array is 256.
[02/04 23:33:14    177s] Core basic site is CoreSite
[02/04 23:33:14    177s] After signature check, allow fast init is true, keep pre-filter is true.
[02/04 23:33:14    177s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/04 23:33:14    177s] Fast DP-INIT is on for default
[02/04 23:33:14    177s] Atter site array init, number of instance map data is 0.
[02/04 23:33:14    177s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.017, REAL:0.017, MEM:3708.8M, EPOCH TIME: 1738692194.137210
[02/04 23:33:14    177s] 
[02/04 23:33:14    177s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:33:14    177s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:33:14    177s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.028, REAL:0.028, MEM:3709.8M, EPOCH TIME: 1738692194.147518
[02/04 23:33:14    177s] Cell CONV_ACC LLGs are deleted
[02/04 23:33:14    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:33:14    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:33:14    177s] Starting delay calculation for Setup views
[02/04 23:33:14    177s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/04 23:33:14    177s] #################################################################################
[02/04 23:33:14    177s] # Design Stage: PreRoute
[02/04 23:33:14    177s] # Design Name: CONV_ACC
[02/04 23:33:14    177s] # Design Mode: 90nm
[02/04 23:33:14    177s] # Analysis Mode: MMMC Non-OCV 
[02/04 23:33:14    177s] # Parasitics Mode: No SPEF/RCDB 
[02/04 23:33:14    177s] # Signoff Settings: SI Off 
[02/04 23:33:14    177s] #################################################################################
[02/04 23:33:14    178s] Calculate delays in BcWc mode...
[02/04 23:33:14    178s] Topological Sorting (REAL = 0:00:00.0, MEM = 3724.4M, InitMEM = 3724.4M)
[02/04 23:33:14    178s] Start delay calculation (fullDC) (1 T). (MEM=3158.69)
[02/04 23:33:14    178s] *** Calculating scaling factor for MAX libraries using the default operating condition of each library.
[02/04 23:33:14    178s] End AAE Lib Interpolated Model. (MEM=3158.687500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:33:16    180s] Total number of fetched objects 50574
[02/04 23:33:17    180s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/04 23:33:17    180s] End delay calculation. (MEM=3186.86 CPU=0:00:01.9 REAL=0:00:02.0)
[02/04 23:33:17    180s] End delay calculation (fullDC). (MEM=3186.86 CPU=0:00:02.5 REAL=0:00:03.0)
[02/04 23:33:17    180s] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 3774.0M) ***
[02/04 23:33:17    181s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:03:01 mem=3774.0M)
[02/04 23:33:17    181s] Generating machine readable timing report  timingReports/CONV_ACC_postCTS.btarpt.gz
[02/04 23:33:18    182s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 Setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.068  | -1.068  | -0.153  |
|           TNS (ns):|-768.869 |-768.869 | -3.939  |
|    Violating Paths:|  2443   |  2443   |   41    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     8 (722)      |   -1.050   |     8 (722)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.028%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/04 23:33:18    182s] Reported timing to dir timingReports
[02/04 23:33:18    182s] Total CPU time: 5.06 sec
[02/04 23:33:18    182s] Total Real time: 5.0 sec
[02/04 23:33:18    182s] Total Memory Usage: 3743.203125 Mbytes
[02/04 23:33:18    182s] Info: pop threads available for lower-level modules during optimization.
[02/04 23:33:18    182s] *** timeDesign #3 [finish] () : cpu/real = 0:00:05.1/0:00:05.2 (1.0), totSession cpu/real = 0:03:02.4/0:20:48.9 (0.1), mem = 3743.2M
[02/04 23:33:18    182s] 
[02/04 23:33:18    182s] =============================================================================================
[02/04 23:33:18    182s]  Final TAT Report : timeDesign #3                                               23.13-s082_1
[02/04 23:33:18    182s] =============================================================================================
[02/04 23:33:18    182s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:33:18    182s] ---------------------------------------------------------------------------------------------
[02/04 23:33:18    182s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:33:18    182s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:04.7 /  0:00:04.5    1.0
[02/04 23:33:18    182s] [ DrvReport              ]      1   0:00:00.8  (  14.5 % )     0:00:00.8 /  0:00:00.6    0.8
[02/04 23:33:18    182s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   2.8 % )     0:00:03.4 /  0:00:03.4    1.0
[02/04 23:33:18    182s] [ FullDelayCalc          ]      1   0:00:02.8  (  53.9 % )     0:00:02.8 /  0:00:02.8    1.0
[02/04 23:33:18    182s] [ TimingUpdate           ]      1   0:00:00.4  (   7.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:33:18    182s] [ TimingReport           ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:33:18    182s] [ GenerateReports        ]      1   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/04 23:33:18    182s] [ MISC                   ]          0:00:00.6  (  10.7 % )     0:00:00.6 /  0:00:00.5    0.9
[02/04 23:33:18    182s] ---------------------------------------------------------------------------------------------
[02/04 23:33:18    182s]  timeDesign #3 TOTAL                0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:05.1    1.0
[02/04 23:33:18    182s] ---------------------------------------------------------------------------------------------
[02/04 23:34:00    183s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/04 23:34:00    183s] <CMD> timeDesign -timingDebugReport -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CONV_ACC_postCTS -outDir timingReports
[02/04 23:34:00    183s] *** timeDesign #4 [begin] () : totSession cpu/real = 0:03:03.3/0:21:30.5 (0.1), mem = 3749.7M
[02/04 23:34:00    183s] Info: 1 threads available for lower-level modules during optimization.
[02/04 23:34:00    183s] 
[02/04 23:34:00    183s] TimeStamp Deleting Cell Server Begin ...
[02/04 23:34:00    183s] 
[02/04 23:34:00    183s] TimeStamp Deleting Cell Server End ...
[02/04 23:34:00    183s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3714.2M, EPOCH TIME: 1738692240.514224
[02/04 23:34:00    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:00    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:00    183s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3714.2M, EPOCH TIME: 1738692240.514269
[02/04 23:34:00    183s] Start to check current routing status for nets...
[02/04 23:34:00    183s] All nets are already routed correctly.
[02/04 23:34:00    183s] End to check current routing status for nets (mem=3714.2M)
[02/04 23:34:00    183s] Effort level <high> specified for reg2reg path_group
[02/04 23:34:00    183s] Cell CONV_ACC LLGs are deleted
[02/04 23:34:00    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:00    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:00    183s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3733.1M, EPOCH TIME: 1738692240.958950
[02/04 23:34:00    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:00    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:00    183s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3733.1M, EPOCH TIME: 1738692240.959631
[02/04 23:34:00    183s] Max number of tech site patterns supported in site array is 256.
[02/04 23:34:00    183s] Core basic site is CoreSite
[02/04 23:34:00    183s] After signature check, allow fast init is true, keep pre-filter is true.
[02/04 23:34:00    183s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/04 23:34:00    183s] Fast DP-INIT is on for default
[02/04 23:34:00    183s] Atter site array init, number of instance map data is 0.
[02/04 23:34:00    183s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.017, REAL:0.017, MEM:3733.1M, EPOCH TIME: 1738692240.976610
[02/04 23:34:00    183s] 
[02/04 23:34:00    183s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:34:00    183s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:34:00    183s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.028, REAL:0.028, MEM:3734.1M, EPOCH TIME: 1738692240.986686
[02/04 23:34:00    183s] Cell CONV_ACC LLGs are deleted
[02/04 23:34:00    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:34:00    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:00    183s] Starting delay calculation for Hold views
[02/04 23:34:01    183s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/04 23:34:01    184s] #################################################################################
[02/04 23:34:01    184s] # Design Stage: PreRoute
[02/04 23:34:01    184s] # Design Name: CONV_ACC
[02/04 23:34:01    184s] # Design Mode: 90nm
[02/04 23:34:01    184s] # Analysis Mode: MMMC Non-OCV 
[02/04 23:34:01    184s] # Parasitics Mode: No SPEF/RCDB 
[02/04 23:34:01    184s] # Signoff Settings: SI Off 
[02/04 23:34:01    184s] #################################################################################
[02/04 23:34:01    184s] Calculate delays in BcWc mode...
[02/04 23:34:01    184s] Topological Sorting (REAL = 0:00:00.0, MEM = 3748.6M, InitMEM = 3748.6M)
[02/04 23:34:01    184s] Start delay calculation (fullDC) (1 T). (MEM=3167.23)
[02/04 23:34:01    184s] *** Calculating scaling factor for MIN libraries using the default operating condition of each library.
[02/04 23:34:01    184s] End AAE Lib Interpolated Model. (MEM=3167.230469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:34:03    186s] Total number of fetched objects 50574
[02/04 23:34:03    186s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/04 23:34:03    186s] End delay calculation. (MEM=3194.26 CPU=0:00:01.9 REAL=0:00:02.0)
[02/04 23:34:03    186s] End delay calculation (fullDC). (MEM=3194.26 CPU=0:00:02.5 REAL=0:00:02.0)
[02/04 23:34:03    186s] *** CDM Built up (cpu=0:00:02.8  real=0:00:02.0  mem= 3782.3M) ***
[02/04 23:34:04    187s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:04.0 totSessionCpu=0:03:07 mem=3782.3M)
[02/04 23:34:04    187s] Generating machine readable timing report  timingReports/CONV_ACC_postCTS_hold.btarpt.gz
[02/04 23:34:04    187s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 Hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.094  |  0.008  | -0.094  |
|           TNS (ns):|-319.177 |  0.000  |-319.177 |
|    Violating Paths:|  3708   |    0    |  3708   |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

Density: 71.028%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/04 23:34:04    187s] Reported timing to dir timingReports
[02/04 23:34:04    187s] Total CPU time: 4.43 sec
[02/04 23:34:04    187s] Total Real time: 4.0 sec
[02/04 23:34:04    187s] Total Memory Usage: 3705.773438 Mbytes
[02/04 23:34:04    187s] Info: pop threads available for lower-level modules during optimization.
[02/04 23:34:04    187s] *** timeDesign #4 [finish] () : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:03:07.8/0:21:34.9 (0.1), mem = 3705.8M
[02/04 23:34:04    187s] 
[02/04 23:34:04    187s] =============================================================================================
[02/04 23:34:04    187s]  Final TAT Report : timeDesign #4                                               23.13-s082_1
[02/04 23:34:04    187s] =============================================================================================
[02/04 23:34:04    187s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:34:04    187s] ---------------------------------------------------------------------------------------------
[02/04 23:34:04    187s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:34:04    187s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.1 % )     0:00:03.8 /  0:00:03.8    1.0
[02/04 23:34:04    187s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   2.2 % )     0:00:03.3 /  0:00:03.3    1.0
[02/04 23:34:04    187s] [ FullDelayCalc          ]      1   0:00:02.8  (  64.1 % )     0:00:02.8 /  0:00:02.8    1.0
[02/04 23:34:04    187s] [ TimingUpdate           ]      1   0:00:00.4  (   8.7 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:34:04    187s] [ TimingReport           ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:34:04    187s] [ GenerateReports        ]      1   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:34:04    187s] [ MISC                   ]          0:00:00.7  (  14.8 % )     0:00:00.7 /  0:00:00.7    1.0
[02/04 23:34:04    187s] ---------------------------------------------------------------------------------------------
[02/04 23:34:04    187s]  timeDesign #4 TOTAL                0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.4    1.0
[02/04 23:34:04    187s] ---------------------------------------------------------------------------------------------
[02/04 23:34:32    188s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/04 23:34:32    188s] <CMD> optDesign -postCTS
[02/04 23:34:32    188s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3128.1M, totSessionCpu=0:03:08 **
[02/04 23:34:32    188s] 
[02/04 23:34:32    188s] Active Setup views: Setup 
[02/04 23:34:32    188s] *** optDesign #1 [begin] () : totSession cpu/real = 0:03:08.2/0:22:03.0 (0.1), mem = 3706.3M
[02/04 23:34:32    188s] Info: 1 threads available for lower-level modules during optimization.
[02/04 23:34:32    188s] GigaOpt running with 1 threads.
[02/04 23:34:32    188s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:08.2/0:22:03.0 (0.1), mem = 3706.3M
[02/04 23:34:32    188s] **INFO: User settings:
[02/04 23:34:32    188s] setExtractRCMode -engine                            preRoute
[02/04 23:34:32    188s] setUsefulSkewMode -opt_skew_max_allowed_delay       1
[02/04 23:34:32    188s] setUsefulSkewMode -opt_skew_no_boundary             false
[02/04 23:34:32    188s] setDelayCalMode -enable_high_fanout                 true
[02/04 23:34:32    188s] setDelayCalMode -enable_ideal_seq_async_pins        false
[02/04 23:34:32    188s] setDelayCalMode -eng_enablePrePlacedFlow            false
[02/04 23:34:32    188s] setDelayCalMode -engine                             aae
[02/04 23:34:32    188s] setDelayCalMode -ignoreNetLoad                      false
[02/04 23:34:32    188s] setDelayCalMode -socv_accuracy_mode                 low
[02/04 23:34:32    188s] setOptMode -opt_drv_fix_max_cap                     true
[02/04 23:34:32    188s] setOptMode -opt_fix_fanout_load                     false
[02/04 23:34:32    188s] setOptMode -opt_drv_fix_max_tran                    true
[02/04 23:34:32    188s] setPlaceMode -place_design_floorplan_mode           false
[02/04 23:34:32    188s] setPlaceMode -place_detail_check_route              false
[02/04 23:34:32    188s] setPlaceMode -place_detail_preserve_routing         true
[02/04 23:34:32    188s] setPlaceMode -place_detail_remove_affected_routing  false
[02/04 23:34:32    188s] setPlaceMode -place_detail_swap_eeq_cells           false
[02/04 23:34:32    188s] setPlaceMode -place_global_clock_gate_aware         true
[02/04 23:34:32    188s] setPlaceMode -place_global_cong_effort              auto
[02/04 23:34:32    188s] setPlaceMode -place_global_ignore_scan              true
[02/04 23:34:32    188s] setPlaceMode -place_global_ignore_spare             false
[02/04 23:34:32    188s] setPlaceMode -place_global_module_aware_spare       false
[02/04 23:34:32    188s] setPlaceMode -place_global_place_io_pins            true
[02/04 23:34:32    188s] setPlaceMode -place_global_reorder_scan             true
[02/04 23:34:32    188s] setPlaceMode -powerDriven                           false
[02/04 23:34:32    188s] setPlaceMode -timingDriven                          true
[02/04 23:34:32    188s] setAnalysisMode -analysisType                       bcwc
[02/04 23:34:32    188s] setAnalysisMode -checkType                          setup
[02/04 23:34:32    188s] setAnalysisMode -clkSrcPath                         true
[02/04 23:34:32    188s] setAnalysisMode -clockPropagation                   sdcControl
[02/04 23:34:32    188s] setAnalysisMode -skew                               true
[02/04 23:34:32    188s] setAnalysisMode -virtualIPO                         false
[02/04 23:34:32    188s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[02/04 23:34:32    188s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[02/04 23:34:32    188s] 
[02/04 23:34:32    188s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/04 23:34:33    188s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/04 23:34:33    188s] 
[02/04 23:34:33    188s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/04 23:34:33    188s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/04 23:34:33    188s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/04 23:34:33    188s] SBFF Setting to complicate: SEDFFX4 complicate code: 30.05
[02/04 23:34:33    188s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/04 23:34:33    188s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[02/04 23:34:33    188s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/04 23:34:33    188s] SBFF Setting to complicate: SEDFFX1 complicate code: 30.05
[02/04 23:34:33    188s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/04 23:34:33    188s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[02/04 23:34:33    188s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[02/04 23:34:33    188s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[02/04 23:34:33    188s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[02/04 23:34:33    188s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[02/04 23:34:33    188s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[02/04 23:34:33    188s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[02/04 23:34:33    188s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/04 23:34:33    188s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/04 23:34:33    188s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/04 23:34:33    188s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/04 23:34:33    188s] SBFF Setting to complicate: SEDFFXL complicate code: 30.05
[02/04 23:34:33    188s] SBFF Setting to complicate: SEDFFX2 complicate code: 30.05
[02/04 23:34:33    188s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/04 23:34:33    188s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/04 23:34:33    188s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/04 23:34:33    188s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/04 23:34:33    188s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/04 23:34:33    188s] SBFF Setting to complicate: SDFFTRXL complicate code: 30.1
[02/04 23:34:33    188s] SBFF Setting to complicate: SDFFTRX4 complicate code: 30.1
[02/04 23:34:33    188s] SBFF Setting to complicate: SDFFTRX2 complicate code: 30.1
[02/04 23:34:33    188s] SBFF Setting to complicate: SDFFTRX1 complicate code: 30.1
[02/04 23:34:33    188s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/04 23:34:33    188s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/04 23:34:33    188s] Summary for sequential cells identification: 
[02/04 23:34:33    188s]   Identified SBFF number: 94
[02/04 23:34:33    188s]   Identified MBFF number: 0
[02/04 23:34:33    188s]   Identified SB Latch number: 8
[02/04 23:34:33    188s]   Identified MB Latch number: 0
[02/04 23:34:33    188s]   Not identified SBFF number: 24
[02/04 23:34:33    188s]   Not identified MBFF number: 0
[02/04 23:34:33    188s]   Not identified SB Latch number: 8
[02/04 23:34:33    188s]   Not identified MB Latch number: 0
[02/04 23:34:33    188s]   Number of sequential cells which are not FFs: 16
[02/04 23:34:33    188s]  Visiting view : Setup
[02/04 23:34:33    188s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[02/04 23:34:33    188s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[02/04 23:34:33    188s]  Visiting view : Hold
[02/04 23:34:33    188s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = 0
[02/04 23:34:33    188s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[02/04 23:34:33    188s] TLC MultiMap info (StdDelay):
[02/04 23:34:33    188s]   : min_delay + MIN + 0 + no RcCorner := 6.6ps
[02/04 23:34:33    188s]   : min_delay + MIN + 0 + default_rc_corner := 8.9ps
[02/04 23:34:33    188s]   : max_delay + MAX + 0 + no RcCorner := 18.4ps
[02/04 23:34:33    188s]   : max_delay + MAX + 0 + default_rc_corner := 25.1ps
[02/04 23:34:33    188s]  Setting StdDelay to: 25.1ps
[02/04 23:34:33    188s] 
[02/04 23:34:33    188s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/04 23:34:33    188s] Need call spDPlaceInit before registerPrioInstLoc.
[02/04 23:34:33    188s] OPERPROF: Starting DPlace-Init at level 1, MEM:3728.9M, EPOCH TIME: 1738692273.296939
[02/04 23:34:33    188s] Processing tracks to init pin-track alignment.
[02/04 23:34:33    188s] z: 2, totalTracks: 1
[02/04 23:34:33    188s] z: 4, totalTracks: 1
[02/04 23:34:33    188s] z: 6, totalTracks: 1
[02/04 23:34:33    188s] z: 8, totalTracks: 1
[02/04 23:34:33    188s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:34:33    188s] Cell CONV_ACC LLGs are deleted
[02/04 23:34:33    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:33    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:33    188s] # Building CONV_ACC llgBox search-tree.
[02/04 23:34:33    188s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3728.9M, EPOCH TIME: 1738692273.308100
[02/04 23:34:33    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:33    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:33    188s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3728.9M, EPOCH TIME: 1738692273.309322
[02/04 23:34:33    188s] Max number of tech site patterns supported in site array is 256.
[02/04 23:34:33    188s] Core basic site is CoreSite
[02/04 23:34:33    188s] After signature check, allow fast init is true, keep pre-filter is true.
[02/04 23:34:33    188s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/04 23:34:33    188s] Fast DP-INIT is on for default
[02/04 23:34:33    188s] Keep-away cache is enable on metals: 1-11
[02/04 23:34:33    188s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/04 23:34:33    188s] Atter site array init, number of instance map data is 0.
[02/04 23:34:33    188s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.017, REAL:0.017, MEM:3728.9M, EPOCH TIME: 1738692273.326174
[02/04 23:34:33    188s] 
[02/04 23:34:33    188s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:34:33    188s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:34:33    188s] OPERPROF:     Starting CMU at level 3, MEM:3728.9M, EPOCH TIME: 1738692273.334638
[02/04 23:34:33    188s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3728.9M, EPOCH TIME: 1738692273.336174
[02/04 23:34:33    188s] 
[02/04 23:34:33    188s] Bad Lib Cell Checking (CMU) is done! (0)
[02/04 23:34:33    188s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.030, REAL:0.030, MEM:3728.9M, EPOCH TIME: 1738692273.338516
[02/04 23:34:33    188s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3728.9M, EPOCH TIME: 1738692273.338532
[02/04 23:34:33    188s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3728.9M, EPOCH TIME: 1738692273.338562
[02/04 23:34:33    188s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3728.9MB).
[02/04 23:34:33    188s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.049, REAL:0.049, MEM:3728.9M, EPOCH TIME: 1738692273.346371
[02/04 23:34:33    188s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3728.9M, EPOCH TIME: 1738692273.346420
[02/04 23:34:33    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:34:33    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:33    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:33    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:33    188s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.049, REAL:0.049, MEM:3728.9M, EPOCH TIME: 1738692273.395765
[02/04 23:34:33    188s] 
[02/04 23:34:33    188s] Creating Lib Analyzer ...
[02/04 23:34:33    188s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/04 23:34:33    188s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[02/04 23:34:33    188s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/04 23:34:33    188s] 
[02/04 23:34:33    188s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:34:33    189s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:09 mem=3748.9M
[02/04 23:34:33    189s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:09 mem=3748.9M
[02/04 23:34:33    189s] Creating Lib Analyzer, finished. 
[02/04 23:34:34    189s] Effort level <high> specified for reg2reg path_group
[02/04 23:34:34    189s] Info: IPO magic value 0x80BDBEEF.
[02/04 23:34:34    189s] Info: Using SynthesisEngine executable '/mnt/cadence_tools/DDI23.1/INNOVUS231/bin/innovus_'.
[02/04 23:34:34    189s]       SynthesisEngine workers will not check out additional licenses.
[02/04 23:34:59    189s] **INFO: Using Advanced Metric Collection system.
[02/04 23:34:59    189s] **optDesign ... cpu = 0:00:02, real = 0:00:27, mem = 3161.3M, totSessionCpu=0:03:10 **
[02/04 23:34:59    189s] #optDebug: { P: 90 W: 0201 FE: standard PE: none LDR: 1}
[02/04 23:34:59    189s] *** optDesign -postCTS ***
[02/04 23:34:59    189s] DRC Margin: user margin 0.0; extra margin 0.2
[02/04 23:34:59    189s] Hold Target Slack: user slack 0
[02/04 23:34:59    189s] Setup Target Slack: user slack 0; extra slack 0.0
[02/04 23:34:59    189s] setUsefulSkewMode -opt_skew_eco_route false
[02/04 23:34:59    189s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/04 23:34:59    189s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3752.9M, EPOCH TIME: 1738692299.778906
[02/04 23:34:59    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:59    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:59    189s] 
[02/04 23:34:59    189s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:34:59    189s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:34:59    189s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.027, REAL:0.027, MEM:3754.9M, EPOCH TIME: 1738692299.805625
[02/04 23:34:59    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:34:59    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:59    189s] Multi-VT timing optimization disabled based on library information.
[02/04 23:34:59    189s] 
[02/04 23:34:59    189s] TimeStamp Deleting Cell Server Begin ...
[02/04 23:34:59    189s] Deleting Lib Analyzer.
[02/04 23:34:59    189s] 
[02/04 23:34:59    189s] TimeStamp Deleting Cell Server End ...
[02/04 23:34:59    189s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/04 23:34:59    189s] 
[02/04 23:34:59    189s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/04 23:34:59    189s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/04 23:34:59    189s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/04 23:34:59    189s] SBFF Setting to complicate: SEDFFX4 complicate code: 30.05
[02/04 23:34:59    189s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/04 23:34:59    189s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[02/04 23:34:59    189s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/04 23:34:59    189s] SBFF Setting to complicate: SEDFFX1 complicate code: 30.05
[02/04 23:34:59    189s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/04 23:34:59    189s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[02/04 23:34:59    189s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[02/04 23:34:59    189s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[02/04 23:34:59    189s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[02/04 23:34:59    189s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[02/04 23:34:59    189s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[02/04 23:34:59    189s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[02/04 23:34:59    189s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/04 23:34:59    189s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/04 23:34:59    189s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/04 23:34:59    189s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/04 23:34:59    189s] SBFF Setting to complicate: SEDFFXL complicate code: 30.05
[02/04 23:34:59    189s] SBFF Setting to complicate: SEDFFX2 complicate code: 30.05
[02/04 23:34:59    189s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/04 23:34:59    189s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/04 23:34:59    189s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/04 23:34:59    189s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/04 23:34:59    189s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/04 23:34:59    189s] SBFF Setting to complicate: SDFFTRXL complicate code: 30.1
[02/04 23:34:59    189s] SBFF Setting to complicate: SDFFTRX4 complicate code: 30.1
[02/04 23:34:59    189s] SBFF Setting to complicate: SDFFTRX2 complicate code: 30.1
[02/04 23:34:59    189s] SBFF Setting to complicate: SDFFTRX1 complicate code: 30.1
[02/04 23:34:59    189s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/04 23:34:59    189s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/04 23:34:59    189s] Summary for sequential cells identification: 
[02/04 23:34:59    189s]   Identified SBFF number: 94
[02/04 23:34:59    189s]   Identified MBFF number: 0
[02/04 23:34:59    189s]   Identified SB Latch number: 8
[02/04 23:34:59    189s]   Identified MB Latch number: 0
[02/04 23:34:59    189s]   Not identified SBFF number: 24
[02/04 23:34:59    189s]   Not identified MBFF number: 0
[02/04 23:34:59    189s]   Not identified SB Latch number: 8
[02/04 23:34:59    189s]   Not identified MB Latch number: 0
[02/04 23:34:59    189s]   Number of sequential cells which are not FFs: 16
[02/04 23:34:59    189s]  Visiting view : Setup
[02/04 23:34:59    189s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[02/04 23:34:59    189s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[02/04 23:34:59    189s]  Visiting view : Hold
[02/04 23:34:59    189s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = 0
[02/04 23:34:59    189s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[02/04 23:34:59    189s] TLC MultiMap info (StdDelay):
[02/04 23:34:59    189s]   : min_delay + MIN + 0 + no RcCorner := 6.6ps
[02/04 23:34:59    189s]   : min_delay + MIN + 0 + default_rc_corner := 8.9ps
[02/04 23:34:59    189s]   : max_delay + MAX + 0 + no RcCorner := 18.4ps
[02/04 23:34:59    189s]   : max_delay + MAX + 0 + default_rc_corner := 25.1ps
[02/04 23:34:59    189s]  Setting StdDelay to: 25.1ps
[02/04 23:34:59    189s] 
[02/04 23:34:59    189s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/04 23:34:59    189s] 
[02/04 23:34:59    189s] TimeStamp Deleting Cell Server Begin ...
[02/04 23:34:59    189s] 
[02/04 23:34:59    189s] TimeStamp Deleting Cell Server End ...
[02/04 23:34:59    189s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3754.9M, EPOCH TIME: 1738692299.876403
[02/04 23:34:59    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:59    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:59    189s] Cell CONV_ACC LLGs are deleted
[02/04 23:34:59    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:59    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:34:59    189s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3754.9M, EPOCH TIME: 1738692299.876470
[02/04 23:34:59    189s] Start to check current routing status for nets...
[02/04 23:34:59    190s] All nets are already routed correctly.
[02/04 23:34:59    190s] End to check current routing status for nets (mem=3754.9M)
[02/04 23:34:59    190s] 
[02/04 23:34:59    190s] Creating Lib Analyzer ...
[02/04 23:34:59    190s] 
[02/04 23:34:59    190s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/04 23:34:59    190s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/04 23:34:59    190s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/04 23:34:59    190s] SBFF Setting to complicate: SEDFFX4 complicate code: 30.05
[02/04 23:34:59    190s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/04 23:34:59    190s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[02/04 23:34:59    190s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/04 23:34:59    190s] SBFF Setting to complicate: SEDFFX1 complicate code: 30.05
[02/04 23:34:59    190s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/04 23:34:59    190s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[02/04 23:34:59    190s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[02/04 23:34:59    190s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[02/04 23:34:59    190s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[02/04 23:34:59    190s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[02/04 23:34:59    190s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[02/04 23:34:59    190s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[02/04 23:34:59    190s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/04 23:34:59    190s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/04 23:34:59    190s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/04 23:34:59    190s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/04 23:34:59    190s] SBFF Setting to complicate: SEDFFXL complicate code: 30.05
[02/04 23:34:59    190s] SBFF Setting to complicate: SEDFFX2 complicate code: 30.05
[02/04 23:34:59    190s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/04 23:34:59    190s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/04 23:34:59    190s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/04 23:34:59    190s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/04 23:34:59    190s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/04 23:34:59    190s] SBFF Setting to complicate: SDFFTRXL complicate code: 30.1
[02/04 23:34:59    190s] SBFF Setting to complicate: SDFFTRX4 complicate code: 30.1
[02/04 23:34:59    190s] SBFF Setting to complicate: SDFFTRX2 complicate code: 30.1
[02/04 23:34:59    190s] SBFF Setting to complicate: SDFFTRX1 complicate code: 30.1
[02/04 23:34:59    190s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/04 23:34:59    190s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/04 23:34:59    190s] Summary for sequential cells identification: 
[02/04 23:34:59    190s]   Identified SBFF number: 94
[02/04 23:34:59    190s]   Identified MBFF number: 0
[02/04 23:34:59    190s]   Identified SB Latch number: 8
[02/04 23:34:59    190s]   Identified MB Latch number: 0
[02/04 23:34:59    190s]   Not identified SBFF number: 24
[02/04 23:34:59    190s]   Not identified MBFF number: 0
[02/04 23:34:59    190s]   Not identified SB Latch number: 8
[02/04 23:34:59    190s]   Not identified MB Latch number: 0
[02/04 23:34:59    190s]   Number of sequential cells which are not FFs: 16
[02/04 23:34:59    190s]  Visiting view : Setup
[02/04 23:34:59    190s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = 0
[02/04 23:34:59    190s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[02/04 23:34:59    190s]  Visiting view : Hold
[02/04 23:34:59    190s]    : PowerDomain = none : Weighted F : unweighted  = 9.00 (1.000) with rcCorner = 0
[02/04 23:34:59    190s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[02/04 23:34:59    190s] TLC MultiMap info (StdDelay):
[02/04 23:34:59    190s]   : min_delay + MIN + 0 + no RcCorner := 6.6ps
[02/04 23:34:59    190s]   : min_delay + MIN + 0 + default_rc_corner := 9ps
[02/04 23:34:59    190s]   : max_delay + MAX + 0 + no RcCorner := 18.4ps
[02/04 23:34:59    190s]   : max_delay + MAX + 0 + default_rc_corner := 25.2ps
[02/04 23:34:59    190s]  Setting StdDelay to: 25.2ps
[02/04 23:34:59    190s] 
[02/04 23:34:59    190s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/04 23:34:59    190s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/04 23:34:59    190s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[02/04 23:34:59    190s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/04 23:34:59    190s] 
[02/04 23:35:00    190s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:35:00    190s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:11 mem=3757.0M
[02/04 23:35:00    190s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:11 mem=3757.0M
[02/04 23:35:00    190s] Creating Lib Analyzer, finished. 
[02/04 23:35:00    190s] ### Creating TopoMgr, started
[02/04 23:35:00    190s] ### Creating TopoMgr, finished
[02/04 23:35:00    190s] #optDebug: Start CG creation (mem=3786.0M)
[02/04 23:35:00    190s]  ...initializing CG 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:00    190s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:00    190s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:00    190s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:00    190s] ToF 729.5580um
[02/04 23:35:00    190s] (cpu=0:00:00.2, mem=3981.3M)
[02/04 23:35:00    190s]  ...processing cgPrt (cpu=0:00:00.2, mem=3981.3M)
[02/04 23:35:00    190s]  ...processing cgEgp (cpu=0:00:00.2, mem=3981.3M)
[02/04 23:35:00    190s]  ...processing cgPbk (cpu=0:00:00.2, mem=3981.3M)
[02/04 23:35:00    190s]  ...processing cgNrb(cpu=0:00:00.2, mem=3981.3M)
[02/04 23:35:00    190s]  ...processing cgObs (cpu=0:00:00.2, mem=3981.3M)
[02/04 23:35:00    190s]  ...processing cgCon (cpu=0:00:00.2, mem=3981.3M)
[02/04 23:35:00    190s]  ...processing cgPdm (cpu=0:00:00.2, mem=3981.3M)
[02/04 23:35:00    190s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3981.3M)
[02/04 23:35:01    191s] Compute RC Scale Done ...
[02/04 23:35:01    191s] Cell CONV_ACC LLGs are deleted
[02/04 23:35:01    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:01    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:01    191s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3981.3M, EPOCH TIME: 1738692301.205157
[02/04 23:35:01    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:01    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:01    191s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3981.3M, EPOCH TIME: 1738692301.206381
[02/04 23:35:01    191s] Max number of tech site patterns supported in site array is 256.
[02/04 23:35:01    191s] Core basic site is CoreSite
[02/04 23:35:01    191s] After signature check, allow fast init is true, keep pre-filter is true.
[02/04 23:35:01    191s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/04 23:35:01    191s] Fast DP-INIT is on for default
[02/04 23:35:01    191s] Atter site array init, number of instance map data is 0.
[02/04 23:35:01    191s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.017, REAL:0.017, MEM:3981.3M, EPOCH TIME: 1738692301.223152
[02/04 23:35:01    191s] 
[02/04 23:35:01    191s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:35:01    191s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:35:01    191s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.029, REAL:0.029, MEM:3981.3M, EPOCH TIME: 1738692301.234443
[02/04 23:35:01    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:35:01    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:01    191s] Starting delay calculation for Setup views
[02/04 23:35:01    191s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/04 23:35:01    191s] #################################################################################
[02/04 23:35:01    191s] # Design Stage: PreRoute
[02/04 23:35:01    191s] # Design Name: CONV_ACC
[02/04 23:35:01    191s] # Design Mode: 90nm
[02/04 23:35:01    191s] # Analysis Mode: MMMC Non-OCV 
[02/04 23:35:01    191s] # Parasitics Mode: No SPEF/RCDB 
[02/04 23:35:01    191s] # Signoff Settings: SI Off 
[02/04 23:35:01    191s] #################################################################################
[02/04 23:35:01    191s] Calculate delays in BcWc mode...
[02/04 23:35:01    191s] Topological Sorting (REAL = 0:00:00.0, MEM = 3990.9M, InitMEM = 3990.9M)
[02/04 23:35:01    191s] Start delay calculation (fullDC) (1 T). (MEM=3297.3)
[02/04 23:35:01    191s] *** Calculating scaling factor for MAX libraries using the default operating condition of each library.
[02/04 23:35:01    191s] End AAE Lib Interpolated Model. (MEM=3297.300781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:35:04    194s] Total number of fetched objects 50574
[02/04 23:35:04    194s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/04 23:35:04    194s] End delay calculation. (MEM=3326.8 CPU=0:00:02.0 REAL=0:00:02.0)
[02/04 23:35:04    194s] End delay calculation (fullDC). (MEM=3326.8 CPU=0:00:02.5 REAL=0:00:03.0)
[02/04 23:35:04    194s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 3966.9M) ***
[02/04 23:35:04    194s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:03:15 mem=3966.9M)
[02/04 23:35:05    195s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 Setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.068  | -1.068  | -0.153  |
|           TNS (ns):|-768.869 |-768.869 | -3.939  |
|    Violating Paths:|  2443   |  2443   |   41    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     8 (722)      |   -1.050   |     8 (722)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.028%
------------------------------------------------------------------

[02/04 23:35:05    195s] **optDesign ... cpu = 0:00:07, real = 0:00:33, mem = 3305.1M, totSessionCpu=0:03:15 **
[02/04 23:35:05    195s] Begin: Collecting metrics
[02/04 23:35:05    195s] 
 ------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                | TNS  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)      |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+------+-------------+----------+-------------+------+-----|
| initial_summary |    -1.068 | -1.068 | -769 |       71.03 | 0:00:04  |        3876 |    8 |   0 |
 ------------------------------------------------------------------------------------------------- 
[02/04 23:35:05    195s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3335.6M, current mem=3305.0M)

[02/04 23:35:05    195s] End: Collecting metrics
[02/04 23:35:05    195s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:07.1/0:00:32.3 (0.2), totSession cpu/real = 0:03:15.3/0:22:35.3 (0.1), mem = 3872.9M
[02/04 23:35:05    195s] 
[02/04 23:35:05    195s] =============================================================================================
[02/04 23:35:05    195s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.13-s082_1
[02/04 23:35:05    195s] =============================================================================================
[02/04 23:35:05    195s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:35:05    195s] ---------------------------------------------------------------------------------------------
[02/04 23:35:05    195s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:35:05    195s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.2 % )     0:00:04.0 /  0:00:04.0    1.0
[02/04 23:35:05    195s] [ MetricReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/04 23:35:05    195s] [ DrvReport              ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/04 23:35:05    195s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/04 23:35:05    195s] [ LibAnalyzerInit        ]      2   0:00:01.1  (   3.4 % )     0:00:01.1 /  0:00:01.1    1.0
[02/04 23:35:05    195s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:35:05    195s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    0.9
[02/04 23:35:05    195s] [ ChannelGraphInit       ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[02/04 23:35:05    195s] [ MetricInit             ]      1   0:00:00.5  (   1.7 % )     0:00:00.5 /  0:00:00.6    1.0
[02/04 23:35:05    195s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.0
[02/04 23:35:05    195s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   0.3 % )     0:00:03.4 /  0:00:03.4    1.0
[02/04 23:35:05    195s] [ FullDelayCalc          ]      1   0:00:02.9  (   9.0 % )     0:00:02.9 /  0:00:02.9    1.0
[02/04 23:35:05    195s] [ TimingUpdate           ]      1   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:35:05    195s] [ TimingReport           ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:35:05    195s] [ MISC                   ]          0:00:26.3  (  81.5 % )     0:00:26.3 /  0:00:01.2    0.0
[02/04 23:35:05    195s] ---------------------------------------------------------------------------------------------
[02/04 23:35:05    195s]  InitOpt #1 TOTAL                   0:00:32.3  ( 100.0 % )     0:00:32.3 /  0:00:07.1    0.2
[02/04 23:35:05    195s] ---------------------------------------------------------------------------------------------
[02/04 23:35:05    195s] ** INFO : this run is activating low effort ccoptDesign flow
[02/04 23:35:05    195s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/04 23:35:05    195s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:15 mem=3872.9M
[02/04 23:35:05    195s] OPERPROF: Starting DPlace-Init at level 1, MEM:3872.9M, EPOCH TIME: 1738692305.230591
[02/04 23:35:05    195s] Processing tracks to init pin-track alignment.
[02/04 23:35:05    195s] z: 2, totalTracks: 1
[02/04 23:35:05    195s] z: 4, totalTracks: 1
[02/04 23:35:05    195s] z: 6, totalTracks: 1
[02/04 23:35:05    195s] z: 8, totalTracks: 1
[02/04 23:35:05    195s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:35:05    195s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3872.9M, EPOCH TIME: 1738692305.241985
[02/04 23:35:05    195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:05    195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:05    195s] 
[02/04 23:35:05    195s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:35:05    195s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:35:05    195s] 
[02/04 23:35:05    195s]  Skipping Bad Lib Cell Checking (CMU) !
[02/04 23:35:05    195s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.026, REAL:0.026, MEM:3872.9M, EPOCH TIME: 1738692305.267684
[02/04 23:35:05    195s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3872.9M, EPOCH TIME: 1738692305.267724
[02/04 23:35:05    195s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3872.9M, EPOCH TIME: 1738692305.267758
[02/04 23:35:05    195s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3872.9MB).
[02/04 23:35:05    195s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:3872.9M, EPOCH TIME: 1738692305.270547
[02/04 23:35:05    195s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:15 mem=3872.9M
[02/04 23:35:05    195s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3872.9M, EPOCH TIME: 1738692305.299650
[02/04 23:35:05    195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:35:05    195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:05    195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:05    195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:05    195s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:3872.9M, EPOCH TIME: 1738692305.349215
[02/04 23:35:05    195s] OPTC: m4 20.0 50.0 [ 100.0 20.0 50.0 ]
[02/04 23:35:05    195s] OPTC: view 50.0:100.0 [ 0.0500 ]
[02/04 23:35:06    196s] #optDebug: fT-E <X 2 0 0 1>
[02/04 23:35:06    196s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[02/04 23:35:06    196s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -126.0 -useBottleneckAnalyzer -drvRatio 0.4
[02/04 23:35:06    196s] Begin: GigaOpt Route Type Constraints Refinement
[02/04 23:35:06    196s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:17.0/0:22:37.0 (0.1), mem = 3873.9M
[02/04 23:35:06    196s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94434.1
[02/04 23:35:06    196s] ### Creating RouteCongInterface, started
[02/04 23:35:06    197s] 
[02/04 23:35:06    197s] Footprint cell information for calculating maxBufDist
[02/04 23:35:06    197s] *info: There are 15 candidate Buffer cells
[02/04 23:35:06    197s] *info: There are 15 candidate Inverter cells
[02/04 23:35:06    197s] 
[02/04 23:35:07    197s] 
[02/04 23:35:07    197s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/04 23:35:07    197s] 
[02/04 23:35:07    197s] #optDebug: {0, 1.000}
[02/04 23:35:07    197s] ### Creating RouteCongInterface, finished
[02/04 23:35:07    197s] Updated routing constraints on 0 nets.
[02/04 23:35:07    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94434.1
[02/04 23:35:07    197s] Bottom Preferred Layer:
[02/04 23:35:07    197s]     None
[02/04 23:35:07    197s] Via Pillar Rule:
[02/04 23:35:07    197s]     None
[02/04 23:35:07    197s] Finished writing unified metrics of routing constraints.
[02/04 23:35:07    197s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:17.3/0:22:37.3 (0.1), mem = 3873.9M
[02/04 23:35:07    197s] 
[02/04 23:35:07    197s] =============================================================================================
[02/04 23:35:07    197s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        23.13-s082_1
[02/04 23:35:07    197s] =============================================================================================
[02/04 23:35:07    197s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:35:07    197s] ---------------------------------------------------------------------------------------------
[02/04 23:35:07    197s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  94.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/04 23:35:07    197s] [ MISC                   ]          0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    0.6
[02/04 23:35:07    197s] ---------------------------------------------------------------------------------------------
[02/04 23:35:07    197s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/04 23:35:07    197s] ---------------------------------------------------------------------------------------------
[02/04 23:35:07    197s] End: GigaOpt Route Type Constraints Refinement
[02/04 23:35:07    197s] Begin: Collecting metrics
[02/04 23:35:07    197s] 
 ------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                | TNS  | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)      |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+--------+------+-------------+----------+-------------+------+-----|
| initial_summary       |    -1.068 | -1.068 | -769 |       71.03 | 0:00:04  |        3876 |    8 |   0 |
| route_type_refinement |           |        |      |             | 0:00:01  |        3872 |      |     |
 ------------------------------------------------------------------------------------------------------- 
[02/04 23:35:07    197s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3307.1M, current mem=3307.1M)

[02/04 23:35:07    197s] End: Collecting metrics
[02/04 23:35:07    197s] Deleting Lib Analyzer.
[02/04 23:35:07    197s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:17.3/0:22:37.4 (0.1), mem = 3871.9M
[02/04 23:35:07    197s] Info: 1 clock net  excluded from IPO operation.
[02/04 23:35:07    197s] ### Creating LA Mngr. totSessionCpu=0:03:17 mem=3871.9M
[02/04 23:35:07    197s] ### Creating LA Mngr, finished. totSessionCpu=0:03:17 mem=3871.9M
[02/04 23:35:07    197s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/04 23:35:07    197s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94434.2
[02/04 23:35:07    197s] 
[02/04 23:35:07    197s] Creating Lib Analyzer ...
[02/04 23:35:07    197s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/04 23:35:07    197s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[02/04 23:35:07    197s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/04 23:35:07    197s] 
[02/04 23:35:07    197s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:35:07    197s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:18 mem=3871.9M
[02/04 23:35:07    197s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:18 mem=3871.9M
[02/04 23:35:07    197s] Creating Lib Analyzer, finished. 
[02/04 23:35:07    197s] 
[02/04 23:35:07    197s] Active Setup views: Setup 
[02/04 23:35:07    197s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3871.9M, EPOCH TIME: 1738692307.974578
[02/04 23:35:07    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:07    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:07    198s] 
[02/04 23:35:07    198s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:35:07    198s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:35:08    198s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.026, REAL:0.026, MEM:3871.9M, EPOCH TIME: 1738692308.000174
[02/04 23:35:08    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:35:08    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:08    198s] [oiPhyDebug] optDemand 885673296000.00, spDemand 858192912000.00.
[02/04 23:35:08    198s] [LDM::Info] TotalInstCnt at InitDesignMc1: 56702
[02/04 23:35:08    198s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/04 23:35:08    198s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:18 mem=3871.9M
[02/04 23:35:08    198s] OPERPROF: Starting DPlace-Init at level 1, MEM:3871.9M, EPOCH TIME: 1738692308.009254
[02/04 23:35:08    198s] Processing tracks to init pin-track alignment.
[02/04 23:35:08    198s] z: 2, totalTracks: 1
[02/04 23:35:08    198s] z: 4, totalTracks: 1
[02/04 23:35:08    198s] z: 6, totalTracks: 1
[02/04 23:35:08    198s] z: 8, totalTracks: 1
[02/04 23:35:08    198s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:35:08    198s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3871.9M, EPOCH TIME: 1738692308.019912
[02/04 23:35:08    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:08    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:08    198s] 
[02/04 23:35:08    198s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:35:08    198s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:35:08    198s] 
[02/04 23:35:08    198s]  Skipping Bad Lib Cell Checking (CMU) !
[02/04 23:35:08    198s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.025, REAL:0.025, MEM:3871.9M, EPOCH TIME: 1738692308.045292
[02/04 23:35:08    198s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3871.9M, EPOCH TIME: 1738692308.045332
[02/04 23:35:08    198s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3871.9M, EPOCH TIME: 1738692308.045437
[02/04 23:35:08    198s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3871.9MB).
[02/04 23:35:08    198s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.039, MEM:3871.9M, EPOCH TIME: 1738692308.048500
[02/04 23:35:08    198s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:35:08    198s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 56702
[02/04 23:35:08    198s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:18 mem=3877.9M
[02/04 23:35:08    198s] ### Creating RouteCongInterface, started
[02/04 23:35:08    198s] 
[02/04 23:35:08    198s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/04 23:35:08    198s] 
[02/04 23:35:08    198s] #optDebug: {0, 1.000}
[02/04 23:35:08    198s] ### Creating RouteCongInterface, finished
[02/04 23:35:08    198s] {MG pre T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:08    198s] {MG pre T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:08    198s] {MG pre T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:35:08    198s] {MG pre T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:08    198s] {MG post T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:08    198s] {MG post T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:08    198s] {MG post T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:35:08    198s] {MG post T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:08    198s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3936.0M, EPOCH TIME: 1738692308.299902
[02/04 23:35:08    198s] Found 0 hard placement blockage before merging.
[02/04 23:35:08    198s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3936.0M, EPOCH TIME: 1738692308.300338
[02/04 23:35:08    198s] 
[02/04 23:35:08    198s] Netlist preparation processing... 
[02/04 23:35:08    198s] Removed 0 instance
[02/04 23:35:08    198s] *info: Marking 0 isolation instances dont touch
[02/04 23:35:08    198s] *info: Marking 0 level shifter instances dont touch
[02/04 23:35:08    198s] Deleting 0 temporary hard placement blockage(s).
[02/04 23:35:08    198s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 56702
[02/04 23:35:08    198s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4007.2M, EPOCH TIME: 1738692308.441968
[02/04 23:35:08    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56702).
[02/04 23:35:08    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:08    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:08    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:08    198s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.054, REAL:0.054, MEM:4007.2M, EPOCH TIME: 1738692308.495917
[02/04 23:35:08    198s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94434.2
[02/04 23:35:08    198s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:01.2/0:00:01.2 (0.9), totSession cpu/real = 0:03:18.5/0:22:38.6 (0.1), mem = 4007.2M
[02/04 23:35:08    198s] 
[02/04 23:35:08    198s] =============================================================================================
[02/04 23:35:08    198s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            23.13-s082_1
[02/04 23:35:08    198s] =============================================================================================
[02/04 23:35:08    198s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:35:08    198s] ---------------------------------------------------------------------------------------------
[02/04 23:35:08    198s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  42.6 % )     0:00:00.5 /  0:00:00.5    1.0
[02/04 23:35:08    198s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:35:08    198s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  11.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:35:08    198s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:35:08    198s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/04 23:35:08    198s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:35:08    198s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[02/04 23:35:08    198s] [ IncrDelayCalc          ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.0
[02/04 23:35:08    198s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.0
[02/04 23:35:08    198s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:35:08    198s] [ MISC                   ]          0:00:00.3  (  28.4 % )     0:00:00.3 /  0:00:00.3    0.8
[02/04 23:35:08    198s] ---------------------------------------------------------------------------------------------
[02/04 23:35:08    198s]  SimplifyNetlist #1 TOTAL           0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    0.9
[02/04 23:35:08    198s] ---------------------------------------------------------------------------------------------
[02/04 23:35:08    198s] Begin: Collecting metrics
[02/04 23:35:08    198s] 
 ------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                | TNS  | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)      |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+--------+------+-------------+----------+-------------+------+-----|
| initial_summary       |    -1.068 | -1.068 | -769 |       71.03 | 0:00:04  |        3876 |    8 |   0 |
| route_type_refinement |           |        |      |             | 0:00:01  |        3872 |      |     |
| simplify_netlist      |           |        |      |             | 0:00:01  |        3899 |      |     |
 ------------------------------------------------------------------------------------------------------- 
[02/04 23:35:08    198s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3321.8M, current mem=3321.8M)

[02/04 23:35:08    198s] End: Collecting metrics
[02/04 23:35:08    198s] *** ExcludedClockNetOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:18.5/0:22:38.7 (0.1), mem = 3899.2M
[02/04 23:35:08    198s] *** Starting optimizing excluded clock nets MEM= 3899.2M) ***
[02/04 23:35:08    198s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3899.2M) ***
[02/04 23:35:08    198s] *** ExcludedClockNetOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:03:18.5/0:22:38.7 (0.1), mem = 3899.2M
[02/04 23:35:08    198s] 
[02/04 23:35:08    198s] =============================================================================================
[02/04 23:35:08    198s]  Step TAT Report : ExcludedClockNetOpt #1 / optDesign #1                        23.13-s082_1
[02/04 23:35:08    198s] =============================================================================================
[02/04 23:35:08    198s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:35:08    198s] ---------------------------------------------------------------------------------------------
[02/04 23:35:08    198s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[02/04 23:35:08    198s] ---------------------------------------------------------------------------------------------
[02/04 23:35:08    198s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[02/04 23:35:08    198s] ---------------------------------------------------------------------------------------------
[02/04 23:35:08    198s] *** ExcludedClockNetOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:18.5/0:22:38.7 (0.1), mem = 3899.2M
[02/04 23:35:08    198s] *** Starting optimizing excluded clock nets MEM= 3899.2M) ***
[02/04 23:35:08    198s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3899.2M) ***
[02/04 23:35:08    198s] *** ExcludedClockNetOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:18.5/0:22:38.7 (0.1), mem = 3899.2M
[02/04 23:35:08    198s] 
[02/04 23:35:08    198s] =============================================================================================
[02/04 23:35:08    198s]  Step TAT Report : ExcludedClockNetOpt #2 / optDesign #1                        23.13-s082_1
[02/04 23:35:08    198s] =============================================================================================
[02/04 23:35:08    198s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:35:08    198s] ---------------------------------------------------------------------------------------------
[02/04 23:35:08    198s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:35:08    198s] ---------------------------------------------------------------------------------------------
[02/04 23:35:08    198s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:35:08    198s] ---------------------------------------------------------------------------------------------
[02/04 23:35:08    198s] Begin: Collecting metrics
[02/04 23:35:08    198s] 
 --------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                | TNS  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)      |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+--------+------+-------------+----------+-------------+------+-----|
| initial_summary         |    -1.068 | -1.068 | -769 |       71.03 | 0:00:04  |        3876 |    8 |   0 |
| route_type_refinement   |           |        |      |             | 0:00:01  |        3872 |      |     |
| simplify_netlist        |           |        |      |             | 0:00:01  |        3899 |      |     |
| excluded_clk_net_fixing |           |        |      |             | 0:00:00  |        3899 |      |     |
 --------------------------------------------------------------------------------------------------------- 
[02/04 23:35:08    198s] Ending "collect_metrics" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3323.4M, current mem=3323.4M)

[02/04 23:35:08    198s] End: Collecting metrics
[02/04 23:35:08    198s] Info: Done creating the CCOpt slew target map.
[02/04 23:35:08    198s] Begin: GigaOpt high fanout net optimization
[02/04 23:35:08    198s] GigaOpt HFN: use maxLocalDensity 1.2
[02/04 23:35:08    198s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/04 23:35:08    198s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:18.6/0:22:38.8 (0.1), mem = 3899.2M
[02/04 23:35:08    198s] Info: 1 clock net  excluded from IPO operation.
[02/04 23:35:08    198s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94434.3
[02/04 23:35:08    198s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/04 23:35:08    198s] 
[02/04 23:35:08    198s] Active Setup views: Setup 
[02/04 23:35:08    198s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3899.2M, EPOCH TIME: 1738692308.791773
[02/04 23:35:08    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:08    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:08    198s] 
[02/04 23:35:08    198s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:35:08    198s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:35:08    198s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.027, REAL:0.027, MEM:3899.2M, EPOCH TIME: 1738692308.818620
[02/04 23:35:08    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:35:08    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:08    198s] [oiPhyDebug] optDemand 885673296000.00, spDemand 858192912000.00.
[02/04 23:35:08    198s] [LDM::Info] TotalInstCnt at InitDesignMc1: 56702
[02/04 23:35:08    198s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/04 23:35:08    198s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:19 mem=3899.2M
[02/04 23:35:08    198s] OPERPROF: Starting DPlace-Init at level 1, MEM:3899.2M, EPOCH TIME: 1738692308.828269
[02/04 23:35:08    198s] Processing tracks to init pin-track alignment.
[02/04 23:35:08    198s] z: 2, totalTracks: 1
[02/04 23:35:08    198s] z: 4, totalTracks: 1
[02/04 23:35:08    198s] z: 6, totalTracks: 1
[02/04 23:35:08    198s] z: 8, totalTracks: 1
[02/04 23:35:08    198s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:35:08    198s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3899.2M, EPOCH TIME: 1738692308.839032
[02/04 23:35:08    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:08    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:08    198s] 
[02/04 23:35:08    198s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:35:08    198s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:35:08    198s] 
[02/04 23:35:08    198s]  Skipping Bad Lib Cell Checking (CMU) !
[02/04 23:35:08    198s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.026, REAL:0.026, MEM:3899.2M, EPOCH TIME: 1738692308.865481
[02/04 23:35:08    198s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3899.2M, EPOCH TIME: 1738692308.865522
[02/04 23:35:08    198s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3899.2M, EPOCH TIME: 1738692308.865554
[02/04 23:35:08    198s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3899.2MB).
[02/04 23:35:08    198s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:3899.2M, EPOCH TIME: 1738692308.868647
[02/04 23:35:08    198s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:35:09    198s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 56702
[02/04 23:35:09    198s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:19 mem=3899.2M
[02/04 23:35:09    198s] ### Creating RouteCongInterface, started
[02/04 23:35:09    199s] 
[02/04 23:35:09    199s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/04 23:35:09    199s] 
[02/04 23:35:09    199s] #optDebug: {0, 1.000}
[02/04 23:35:09    199s] ### Creating RouteCongInterface, finished
[02/04 23:35:09    199s] {MG pre T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:09    199s] {MG pre T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:09    199s] {MG pre T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:35:09    199s] {MG pre T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:09    199s] {MG post T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:09    199s] {MG post T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:09    199s] {MG post T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:35:09    199s] {MG post T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:09    199s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:09    199s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:09    199s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:09    199s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:09    199s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:09    199s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:09    199s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:09    199s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:09    199s] AoF 2019.5400um
[02/04 23:35:09    199s] **WARN: (IMPOPT-7330):	Net rst_n has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[02/04 23:35:09    199s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[02/04 23:35:09    199s] [GPS-DRV] Optimizer inputs ============================= 
[02/04 23:35:09    199s] [GPS-DRV] drvFixingStage: Large Scale
[02/04 23:35:09    199s] [GPS-DRV] costLowerBound: 0.1
[02/04 23:35:09    199s] [GPS-DRV] setupTNSCost  : 0
[02/04 23:35:09    199s] [GPS-DRV] maxIter       : 1
[02/04 23:35:09    199s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[02/04 23:35:09    199s] [GPS-DRV] Optimizer parameters ============================= 
[02/04 23:35:09    199s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/04 23:35:09    199s] [GPS-DRV] maxDensity (design): 0.95
[02/04 23:35:09    199s] [GPS-DRV] maxLocalDensity: 1.2
[02/04 23:35:09    199s] [GPS-DRV] MaxBufDistForPlaceBlk: 302um
[02/04 23:35:09    199s] [GPS-DRV] Dflt RT Characteristic Length 1551.36um AoF 2019.54um x 1
[02/04 23:35:09    199s] [GPS-DRV] isCPECostingOn: false
[02/04 23:35:09    199s] [GPS-DRV] All active and enabled setup views
[02/04 23:35:09    199s] [GPS-DRV]     Setup
[02/04 23:35:09    199s] [GPS-DRV] maxTran off
[02/04 23:35:09    199s] [GPS-DRV] maxCap off
[02/04 23:35:09    199s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/04 23:35:09    199s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[02/04 23:35:09    199s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/04 23:35:09    199s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3958.3M, EPOCH TIME: 1738692309.632056
[02/04 23:35:09    199s] Found 0 hard placement blockage before merging.
[02/04 23:35:09    199s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3958.3M, EPOCH TIME: 1738692309.632444
[02/04 23:35:09    199s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[02/04 23:35:09    199s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.9135e-11; DynamicP: 2.736e+06)DBU
[02/04 23:35:09    199s] +---------+---------+--------+--------+------------+--------+
[02/04 23:35:09    199s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/04 23:35:09    199s] +---------+---------+--------+--------+------------+--------+
[02/04 23:35:09    199s] |   71.03%|        -|  -1.068|-768.870|   0:00:00.0| 3959.3M|
[02/04 23:35:09    199s] **WARN: (IMPOPT-7330):	Net rst_n has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[02/04 23:35:09    199s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[02/04 23:35:10    200s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/04 23:35:10    200s] |   71.08%|       77|  -1.536|-5200.824|   0:00:01.0| 4053.0M|
[02/04 23:35:10    200s] +---------+---------+--------+--------+------------+--------+
[02/04 23:35:10    200s] 
[02/04 23:35:10    200s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=4053.0M) ***
[02/04 23:35:10    200s] Bottom Preferred Layer:
[02/04 23:35:10    200s]     None
[02/04 23:35:10    200s] Via Pillar Rule:
[02/04 23:35:10    200s]     None
[02/04 23:35:10    200s] Finished writing unified metrics of routing constraints.
[02/04 23:35:10    200s] Deleting 0 temporary hard placement blockage(s).
[02/04 23:35:10    200s] Total-nets :: 49230, Stn-nets :: 78, ratio :: 0.15844 %, Total-len 1.00049e+06, Stn-len 21576.6
[02/04 23:35:10    200s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 56779
[02/04 23:35:10    200s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4053.0M, EPOCH TIME: 1738692310.719890
[02/04 23:35:10    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56779).
[02/04 23:35:10    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:10    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:10    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:10    200s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.054, REAL:0.054, MEM:4053.0M, EPOCH TIME: 1738692310.773805
[02/04 23:35:10    200s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94434.3
[02/04 23:35:10    200s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:03:20.7/0:22:40.9 (0.1), mem = 4053.0M
[02/04 23:35:10    200s] 
[02/04 23:35:10    200s] =============================================================================================
[02/04 23:35:10    200s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.13-s082_1
[02/04 23:35:10    200s] =============================================================================================
[02/04 23:35:10    200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:35:10    200s] ---------------------------------------------------------------------------------------------
[02/04 23:35:10    200s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.1
[02/04 23:35:10    200s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:35:10    200s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:35:10    200s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:35:10    200s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.1
[02/04 23:35:10    200s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:35:10    200s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:00.9    0.9
[02/04 23:35:10    200s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:00.9 /  0:00:00.9    0.9
[02/04 23:35:10    200s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:35:10    200s] [ OptEval                ]      1   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    0.7
[02/04 23:35:10    200s] [ OptCommit              ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:35:10    200s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:35:10    200s] [ IncrDelayCalc          ]     10   0:00:00.4  (  18.8 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:35:10    200s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.5
[02/04 23:35:10    200s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[02/04 23:35:10    200s] [ IncrTimingUpdate       ]      2   0:00:00.3  (  15.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/04 23:35:10    200s] [ MISC                   ]          0:00:00.8  (  36.9 % )     0:00:00.8 /  0:00:00.8    1.0
[02/04 23:35:10    200s] ---------------------------------------------------------------------------------------------
[02/04 23:35:10    200s]  DrvOpt #1 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[02/04 23:35:10    200s] ---------------------------------------------------------------------------------------------
[02/04 23:35:10    200s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/04 23:35:10    200s] End: GigaOpt high fanout net optimization
[02/04 23:35:11    200s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/04 23:35:11    200s] Deleting Lib Analyzer.
[02/04 23:35:11    200s] Begin: GigaOpt DRV Optimization
[02/04 23:35:11    200s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[02/04 23:35:11    200s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[02/04 23:35:11    200s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:21.0/0:22:41.2 (0.1), mem = 4053.0M
[02/04 23:35:11    201s] Info: 1 clock net  excluded from IPO operation.
[02/04 23:35:11    201s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94434.4
[02/04 23:35:11    201s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/04 23:35:11    201s] 
[02/04 23:35:11    201s] Creating Lib Analyzer ...
[02/04 23:35:11    201s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/04 23:35:11    201s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[02/04 23:35:11    201s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/04 23:35:11    201s] 
[02/04 23:35:11    201s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:35:11    201s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:22 mem=4053.0M
[02/04 23:35:11    201s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:22 mem=4053.0M
[02/04 23:35:11    201s] Creating Lib Analyzer, finished. 
[02/04 23:35:11    201s] 
[02/04 23:35:11    201s] Active Setup views: Setup 
[02/04 23:35:11    201s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4053.0M, EPOCH TIME: 1738692311.787197
[02/04 23:35:11    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:11    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:11    201s] 
[02/04 23:35:11    201s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:35:11    201s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:35:11    201s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.027, REAL:0.027, MEM:4053.0M, EPOCH TIME: 1738692311.813943
[02/04 23:35:11    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:35:11    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:11    201s] [oiPhyDebug] optDemand 886309416000.00, spDemand 858829032000.00.
[02/04 23:35:11    201s] [LDM::Info] TotalInstCnt at InitDesignMc1: 56779
[02/04 23:35:11    201s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/04 23:35:11    201s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:22 mem=4053.0M
[02/04 23:35:11    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:4053.0M, EPOCH TIME: 1738692311.824339
[02/04 23:35:11    201s] Processing tracks to init pin-track alignment.
[02/04 23:35:11    201s] z: 2, totalTracks: 1
[02/04 23:35:11    201s] z: 4, totalTracks: 1
[02/04 23:35:11    201s] z: 6, totalTracks: 1
[02/04 23:35:11    201s] z: 8, totalTracks: 1
[02/04 23:35:11    201s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:35:11    201s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4053.0M, EPOCH TIME: 1738692311.835466
[02/04 23:35:11    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:11    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:11    201s] 
[02/04 23:35:11    201s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:35:11    201s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:35:11    201s] 
[02/04 23:35:11    201s]  Skipping Bad Lib Cell Checking (CMU) !
[02/04 23:35:11    201s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.026, REAL:0.026, MEM:4053.0M, EPOCH TIME: 1738692311.861330
[02/04 23:35:11    201s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4053.0M, EPOCH TIME: 1738692311.861372
[02/04 23:35:11    201s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4053.0M, EPOCH TIME: 1738692311.861400
[02/04 23:35:11    201s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4053.0MB).
[02/04 23:35:11    201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:4053.0M, EPOCH TIME: 1738692311.864160
[02/04 23:35:11    201s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:35:11    201s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 56779
[02/04 23:35:11    201s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:22 mem=4053.0M
[02/04 23:35:11    201s] ### Creating RouteCongInterface, started
[02/04 23:35:12    201s] 
[02/04 23:35:12    201s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/04 23:35:12    201s] 
[02/04 23:35:12    201s] #optDebug: {0, 1.000}
[02/04 23:35:12    201s] ### Creating RouteCongInterface, finished
[02/04 23:35:12    201s] {MG pre T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:12    201s] {MG pre T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:12    201s] {MG pre T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:35:12    201s] {MG pre T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:12    201s] {MG post T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:12    201s] {MG post T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:12    201s] {MG post T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:35:12    201s] {MG post T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:12    202s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:12    202s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:12    202s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:12    202s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:12    202s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:12    202s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:12    202s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:12    202s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:35:12    202s] AoF 2019.5400um
[02/04 23:35:12    202s] [GPS-DRV] Optimizer inputs ============================= 
[02/04 23:35:12    202s] [GPS-DRV] drvFixingStage: Small Scale
[02/04 23:35:12    202s] [GPS-DRV] costLowerBound: 0.1
[02/04 23:35:12    202s] [GPS-DRV] setupTNSCost  : 3
[02/04 23:35:12    202s] [GPS-DRV] maxIter       : 3
[02/04 23:35:12    202s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/04 23:35:12    202s] [GPS-DRV] Optimizer parameters ============================= 
[02/04 23:35:12    202s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/04 23:35:12    202s] [GPS-DRV] maxDensity (design): 0.95
[02/04 23:35:12    202s] [GPS-DRV] maxLocalDensity: 0.98
[02/04 23:35:12    202s] [GPS-DRV] MaxBufDistForPlaceBlk: 302um
[02/04 23:35:12    202s] [GPS-DRV] Dflt RT Characteristic Length 1534.38um AoF 2019.54um x 1
[02/04 23:35:12    202s] [GPS-DRV] isCPECostingOn: false
[02/04 23:35:12    202s] [GPS-DRV] All active and enabled setup views
[02/04 23:35:12    202s] [GPS-DRV]     Setup
[02/04 23:35:12    202s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/04 23:35:12    202s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/04 23:35:12    202s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/04 23:35:12    202s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/04 23:35:12    202s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/04 23:35:12    202s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4053.0M, EPOCH TIME: 1738692312.608294
[02/04 23:35:12    202s] Found 0 hard placement blockage before merging.
[02/04 23:35:12    202s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4053.0M, EPOCH TIME: 1738692312.608673
[02/04 23:35:12    202s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[02/04 23:35:12    202s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.9135e-11; DynamicP: 2.736e+06)DBU
[02/04 23:35:12    202s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/04 23:35:12    202s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/04 23:35:12    202s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/04 23:35:12    202s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/04 23:35:12    202s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/04 23:35:12    202s] Info: violation cost 3898.129150 (cap = 0.000000, tran = 3895.129150, len = 0.000000, fanout load = 0.000000, fanout count = 3.000000, glitch 0.000000)
[02/04 23:35:12    202s] |   102|  3798|    -1.21|     0|     0|     0.00|     0|     0|     0|     0|    -1.54| -5200.82|       0|       0|       0| 71.08%|          |         |
[02/04 23:35:16    206s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/04 23:35:16    206s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.03| -1623.25|      85|      16|      45| 71.14%| 0:00:04.0|  4092.2M|
[02/04 23:35:16    206s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/04 23:35:16    206s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.03| -1623.25|       0|       0|       0| 71.14%| 0:00:00.0|  4092.2M|
[02/04 23:35:16    206s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/04 23:35:16    206s] 
[02/04 23:35:16    206s] ###############################################################################
[02/04 23:35:16    206s] #
[02/04 23:35:16    206s] #  Large fanout net report:  
[02/04 23:35:16    206s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[02/04 23:35:16    206s] #     - current density: 71.14
[02/04 23:35:16    206s] #
[02/04 23:35:16    206s] #  List of high fanout nets:
[02/04 23:35:16    206s] #        Net(1):  n_3725: (fanouts = 76)
[02/04 23:35:16    206s] #        Net(2):  n_3793: (fanouts = 76)
[02/04 23:35:16    206s] #        Net(3):  n_3801: (fanouts = 76)
[02/04 23:35:16    206s] #
[02/04 23:35:16    206s] ###############################################################################
[02/04 23:35:16    206s] Bottom Preferred Layer:
[02/04 23:35:16    206s]     None
[02/04 23:35:16    206s] Via Pillar Rule:
[02/04 23:35:16    206s]     None
[02/04 23:35:16    206s] Finished writing unified metrics of routing constraints.
[02/04 23:35:16    206s] 
[02/04 23:35:16    206s] 
[02/04 23:35:16    206s] =======================================================================
[02/04 23:35:16    206s]                 Reasons for remaining drv violations
[02/04 23:35:16    206s] =======================================================================
[02/04 23:35:16    206s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[02/04 23:35:16    206s] 
[02/04 23:35:16    206s] MultiBuffering failure reasons
[02/04 23:35:16    206s] ------------------------------------------------
[02/04 23:35:16    206s] *info:     3 net(s): Could not be fixed because the gain is not enough.
[02/04 23:35:16    206s] 
[02/04 23:35:16    206s] 
[02/04 23:35:16    206s] *** Finish DRV Fixing (cpu=0:00:04.2 real=0:00:04.0 mem=4092.2M) ***
[02/04 23:35:16    206s] 
[02/04 23:35:16    206s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4092.2M, EPOCH TIME: 1738692316.843698
[02/04 23:35:16    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56880).
[02/04 23:35:16    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:16    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:16    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:16    206s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.055, REAL:0.055, MEM:4092.2M, EPOCH TIME: 1738692316.898528
[02/04 23:35:16    206s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4092.2M, EPOCH TIME: 1738692316.903485
[02/04 23:35:16    206s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4092.2M, EPOCH TIME: 1738692316.903516
[02/04 23:35:16    206s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4092.2M, EPOCH TIME: 1738692316.915000
[02/04 23:35:16    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:16    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:16    206s] 
[02/04 23:35:16    206s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:35:16    206s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:35:16    206s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.030, REAL:0.030, MEM:4092.2M, EPOCH TIME: 1738692316.944664
[02/04 23:35:16    206s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4092.2M, EPOCH TIME: 1738692316.944709
[02/04 23:35:16    206s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4092.2M, EPOCH TIME: 1738692316.944778
[02/04 23:35:16    206s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4092.2M, EPOCH TIME: 1738692316.947888
[02/04 23:35:16    206s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4092.2M, EPOCH TIME: 1738692316.948235
[02/04 23:35:16    206s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.045, REAL:0.045, MEM:4092.2M, EPOCH TIME: 1738692316.948273
[02/04 23:35:16    206s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.045, REAL:0.045, MEM:4092.2M, EPOCH TIME: 1738692316.948284
[02/04 23:35:16    206s] TDRefine: refinePlace mode is spiral
[02/04 23:35:16    206s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94434.2
[02/04 23:35:16    206s] OPERPROF: Starting Refine-Place at level 1, MEM:4092.2M, EPOCH TIME: 1738692316.948319
[02/04 23:35:16    206s] *** Starting refinePlace (0:03:27 mem=4092.2M) ***
[02/04 23:35:16    206s] Total net bbox length = 8.293e+05 (3.636e+05 4.657e+05) (ext = 4.759e+03)
[02/04 23:35:16    206s] 
[02/04 23:35:16    206s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:35:16    206s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:35:16    206s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:35:16    206s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4092.2M, EPOCH TIME: 1738692316.976706
[02/04 23:35:16    206s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:4092.2M, EPOCH TIME: 1738692316.977658
[02/04 23:35:16    206s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[02/04 23:35:16    206s] Type 'man IMPSP-5140' for more detail.
[02/04 23:35:16    206s] **WARN: (IMPSP-315):	Found 56880 instances insts with no PG Term connections.
[02/04 23:35:16    206s] Type 'man IMPSP-315' for more detail.
[02/04 23:35:16    206s] Set min layer with default ( 2 )
[02/04 23:35:16    206s] Set max layer with default ( 127 )
[02/04 23:35:16    206s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:35:16    206s] Min route layer (adjusted) = 2
[02/04 23:35:16    206s] Max route layer (adjusted) = 11
[02/04 23:35:16    206s] Set min layer with default ( 2 )
[02/04 23:35:16    206s] Set max layer with default ( 127 )
[02/04 23:35:16    206s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:35:16    206s] Min route layer (adjusted) = 2
[02/04 23:35:16    206s] Max route layer (adjusted) = 11
[02/04 23:35:16    206s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4092.2M, EPOCH TIME: 1738692316.982341
[02/04 23:35:16    206s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:4092.2M, EPOCH TIME: 1738692316.983267
[02/04 23:35:16    206s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4092.2M, EPOCH TIME: 1738692316.983285
[02/04 23:35:16    206s] Starting refinePlace ...
[02/04 23:35:16    206s] Set min layer with default ( 2 )
[02/04 23:35:16    206s] Set max layer with default ( 127 )
[02/04 23:35:16    206s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:35:16    206s] Min route layer (adjusted) = 2
[02/04 23:35:16    206s] Max route layer (adjusted) = 11
[02/04 23:35:16    206s] One DDP V2 for no tweak run.
[02/04 23:35:16    206s] Set min layer with default ( 2 )
[02/04 23:35:16    206s] Set max layer with default ( 127 )
[02/04 23:35:16    206s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:35:16    206s] Min route layer (adjusted) = 2
[02/04 23:35:16    206s] Max route layer (adjusted) = 11
[02/04 23:35:17    206s] DDP initSite1 nrRow 324 nrJob 324
[02/04 23:35:17    206s] DDP markSite nrRow 324 nrJob 324
[02/04 23:35:17    206s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/04 23:35:17    206s] ** Cut row section cpu time 0:00:00.0.
[02/04 23:35:17    206s]  ** Cut row section real time 0:00:00.0.
[02/04 23:35:17    206s]    Spread Effort: high, pre-route mode, useDDP on.
[02/04 23:35:17    206s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=4092.2MB) @(0:03:27 - 0:03:27).
[02/04 23:35:17    206s] Move report: preRPlace moves 330 insts, mean move: 0.94 um, max move: 3.91 um 
[02/04 23:35:17    206s] 	Max move on inst (psum_buff4_adder_tree_psum1_reg[3]): (107.20, 288.61) --> (109.40, 290.32)
[02/04 23:35:17    206s] 	Length: 28 sites, height: 1 rows, site name: CoreSite, cell type: DFFRHQX4
[02/04 23:35:17    206s] wireLenOptFixPriorityInst 0 inst fixed
[02/04 23:35:17    206s] 
[02/04 23:35:17    206s]  === Spiral for Logical I: (movable: 46836) ===
[02/04 23:35:17    206s] 
[02/04 23:35:17    206s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[02/04 23:35:17    207s] 
[02/04 23:35:17    207s]  Info: 0 filler has been deleted!
[02/04 23:35:17    207s] Move report: legalization moves 66 insts, mean move: 2.10 um, max move: 7.53 um spiral
[02/04 23:35:17    207s] 	Max move on inst (pe32_mul_396_34_g3465): (109.80, 498.94) --> (112.20, 504.07)
[02/04 23:35:17    207s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[02/04 23:35:17    207s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/04 23:35:17    207s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=4076.2MB) @(0:03:27 - 0:03:27).
[02/04 23:35:17    207s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:35:17    207s] Move report: Detail placement moves 396 insts, mean move: 1.13 um, max move: 7.53 um 
[02/04 23:35:17    207s] 	Max move on inst (pe32_mul_396_34_g3465): (109.80, 498.94) --> (112.20, 504.07)
[02/04 23:35:17    207s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4076.2MB
[02/04 23:35:17    207s] Statistics of distance of Instance movement in refine placement:
[02/04 23:35:17    207s]   maximum (X+Y) =         7.53 um
[02/04 23:35:17    207s]   inst (pe32_mul_396_34_g3465) with max move: (109.8, 498.94) -> (112.2, 504.07)
[02/04 23:35:17    207s]   mean    (X+Y) =         1.13 um
[02/04 23:35:17    207s] Summary Report:
[02/04 23:35:17    207s] Instances move: 396 (out of 46836 movable)
[02/04 23:35:17    207s] Instances flipped: 0
[02/04 23:35:17    207s] Mean displacement: 1.13 um
[02/04 23:35:17    207s] Max displacement: 7.53 um (Instance: pe32_mul_396_34_g3465) (109.8, 498.94) -> (112.2, 504.07)
[02/04 23:35:17    207s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X2
[02/04 23:35:17    207s] 	Violation at original loc: Overlapping with other instance
[02/04 23:35:17    207s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/04 23:35:17    207s] Total instances moved : 396
[02/04 23:35:17    207s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.681, REAL:0.680, MEM:4076.2M, EPOCH TIME: 1738692317.663027
[02/04 23:35:17    207s] Total net bbox length = 8.295e+05 (3.637e+05 4.658e+05) (ext = 4.760e+03)
[02/04 23:35:17    207s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4076.2MB
[02/04 23:35:17    207s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=4076.2MB) @(0:03:27 - 0:03:27).
[02/04 23:35:17    207s] *** Finished refinePlace (0:03:27 mem=4076.2M) ***
[02/04 23:35:17    207s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94434.2
[02/04 23:35:17    207s] OPERPROF: Finished Refine-Place at level 1, CPU:0.730, REAL:0.728, MEM:4076.2M, EPOCH TIME: 1738692317.676664
[02/04 23:35:17    207s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4076.2M, EPOCH TIME: 1738692317.787372
[02/04 23:35:17    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56880).
[02/04 23:35:17    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:17    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:17    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:17    207s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.055, REAL:0.055, MEM:4076.2M, EPOCH TIME: 1738692317.842561
[02/04 23:35:17    207s] *** maximum move = 7.53 um ***
[02/04 23:35:17    207s] *** Finished re-routing un-routed nets (4076.2M) ***
[02/04 23:35:17    207s] OPERPROF: Starting DPlace-Init at level 1, MEM:4076.2M, EPOCH TIME: 1738692317.867108
[02/04 23:35:17    207s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4076.2M, EPOCH TIME: 1738692317.878407
[02/04 23:35:17    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:17    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:17    207s] 
[02/04 23:35:17    207s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:35:17    207s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:35:17    207s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.028, REAL:0.028, MEM:4076.2M, EPOCH TIME: 1738692317.906160
[02/04 23:35:17    207s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4076.2M, EPOCH TIME: 1738692317.906205
[02/04 23:35:17    207s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4076.2M, EPOCH TIME: 1738692317.906370
[02/04 23:35:17    207s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4076.2M, EPOCH TIME: 1738692317.909524
[02/04 23:35:17    207s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4076.2M, EPOCH TIME: 1738692317.909739
[02/04 23:35:17    207s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.043, REAL:0.043, MEM:4076.2M, EPOCH TIME: 1738692317.909772
[02/04 23:35:17    207s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:35:18    207s] 
[02/04 23:35:18    207s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:02.0 mem=4076.2M) ***
[02/04 23:35:18    207s] Deleting 0 temporary hard placement blockage(s).
[02/04 23:35:18    207s] Total-nets :: 49331, Stn-nets :: 125, ratio :: 0.25339 %, Total-len 1.00124e+06, Stn-len 30679
[02/04 23:35:18    207s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 56880
[02/04 23:35:18    207s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4076.2M, EPOCH TIME: 1738692318.114189
[02/04 23:35:18    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:35:18    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:18    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:18    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:18    207s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:4076.2M, EPOCH TIME: 1738692318.164692
[02/04 23:35:18    207s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94434.4
[02/04 23:35:18    207s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:07.0/0:00:07.1 (1.0), totSession cpu/real = 0:03:28.0/0:22:48.3 (0.2), mem = 4076.2M
[02/04 23:35:18    207s] 
[02/04 23:35:18    207s] =============================================================================================
[02/04 23:35:18    207s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     23.13-s082_1
[02/04 23:35:18    207s] =============================================================================================
[02/04 23:35:18    207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:35:18    207s] ---------------------------------------------------------------------------------------------
[02/04 23:35:18    207s] [ SlackTraversorInit     ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[02/04 23:35:18    207s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   7.8 % )     0:00:00.5 /  0:00:00.6    1.0
[02/04 23:35:18    207s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:35:18    207s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:35:18    207s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:35:18    207s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:35:18    207s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:35:18    207s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:04.1 /  0:00:04.0    1.0
[02/04 23:35:18    207s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.0 % )     0:00:03.9 /  0:00:03.8    1.0
[02/04 23:35:18    207s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:35:18    207s] [ OptEval                ]      4   0:00:02.9  (  41.0 % )     0:00:02.9 /  0:00:02.9    1.0
[02/04 23:35:18    207s] [ OptCommit              ]      4   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.7
[02/04 23:35:18    207s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.4 % )     0:00:00.5 /  0:00:00.6    1.0
[02/04 23:35:18    207s] [ IncrDelayCalc          ]     26   0:00:00.5  (   7.3 % )     0:00:00.5 /  0:00:00.5    1.0
[02/04 23:35:18    207s] [ DrvFindVioNets         ]      3   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    0.9
[02/04 23:35:18    207s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[02/04 23:35:18    207s] [ RefinePlace            ]      1   0:00:01.2  (  16.8 % )     0:00:01.2 /  0:00:01.2    1.0
[02/04 23:35:18    207s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[02/04 23:35:18    207s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/04 23:35:18    207s] [ IncrTimingUpdate       ]      5   0:00:00.4  (   5.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:35:18    207s] [ MISC                   ]          0:00:00.8  (  10.7 % )     0:00:00.8 /  0:00:00.8    1.0
[02/04 23:35:18    207s] ---------------------------------------------------------------------------------------------
[02/04 23:35:18    207s]  DrvOpt #2 TOTAL                    0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:07.0    1.0
[02/04 23:35:18    207s] ---------------------------------------------------------------------------------------------
[02/04 23:35:18    207s] End: GigaOpt DRV Optimization
[02/04 23:35:18    207s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/04 23:35:18    207s] **optDesign ... cpu = 0:00:20, real = 0:00:46, mem = 3370.4M, totSessionCpu=0:03:28 **
[02/04 23:35:18    207s] Begin: Collecting metrics
[02/04 23:35:18    208s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -1.068 |   -1.068 |           |     -769 |       71.03 | 0:00:04  |        3876 |    8 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        3872 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3899 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3899 |      |     |
| drv_fixing              |    -1.025 |   -1.025 |      -549 |    -1623 |       71.14 | 0:00:07  |        3943 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:35:18    208s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3468.2M, current mem=3370.4M)

[02/04 23:35:18    208s] End: Collecting metrics
[02/04 23:35:18    208s] Number of setup views: 1
[02/04 23:35:18    208s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/04 23:35:18    208s] Deleting Lib Analyzer.
[02/04 23:35:18    208s] Begin: GigaOpt Global Optimization
[02/04 23:35:18    208s] *info: use new DP (enabled)
[02/04 23:35:18    208s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/04 23:35:18    208s] Info: 1 clock net  excluded from IPO operation.
[02/04 23:35:18    208s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:28.1/0:22:48.4 (0.2), mem = 3943.2M
[02/04 23:35:18    208s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94434.5
[02/04 23:35:18    208s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/04 23:35:18    208s] 
[02/04 23:35:18    208s] Creating Lib Analyzer ...
[02/04 23:35:18    208s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/04 23:35:18    208s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[02/04 23:35:18    208s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/04 23:35:18    208s] 
[02/04 23:35:18    208s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:35:18    208s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:29 mem=3943.2M
[02/04 23:35:18    208s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:29 mem=3943.2M
[02/04 23:35:18    208s] Creating Lib Analyzer, finished. 
[02/04 23:35:18    208s] 
[02/04 23:35:18    208s] Active Setup views: Setup 
[02/04 23:35:18    208s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3943.2M, EPOCH TIME: 1738692318.878001
[02/04 23:35:18    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:18    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:18    208s] 
[02/04 23:35:18    208s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:35:18    208s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:35:18    208s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.026, REAL:0.026, MEM:3943.2M, EPOCH TIME: 1738692318.904226
[02/04 23:35:18    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:35:18    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:18    208s] [oiPhyDebug] optDemand 887089176000.00, spDemand 859608792000.00.
[02/04 23:35:18    208s] [LDM::Info] TotalInstCnt at InitDesignMc1: 56880
[02/04 23:35:18    208s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/04 23:35:18    208s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:29 mem=3943.2M
[02/04 23:35:18    208s] OPERPROF: Starting DPlace-Init at level 1, MEM:3943.2M, EPOCH TIME: 1738692318.914155
[02/04 23:35:18    208s] Processing tracks to init pin-track alignment.
[02/04 23:35:18    208s] z: 2, totalTracks: 1
[02/04 23:35:18    208s] z: 4, totalTracks: 1
[02/04 23:35:18    208s] z: 6, totalTracks: 1
[02/04 23:35:18    208s] z: 8, totalTracks: 1
[02/04 23:35:18    208s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:35:18    208s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3943.2M, EPOCH TIME: 1738692318.925149
[02/04 23:35:18    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:18    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:35:18    208s] 
[02/04 23:35:18    208s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:35:18    208s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:35:18    208s] 
[02/04 23:35:18    208s]  Skipping Bad Lib Cell Checking (CMU) !
[02/04 23:35:18    208s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.026, REAL:0.026, MEM:3943.2M, EPOCH TIME: 1738692318.951267
[02/04 23:35:18    208s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3943.2M, EPOCH TIME: 1738692318.951308
[02/04 23:35:18    208s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3943.2M, EPOCH TIME: 1738692318.951390
[02/04 23:35:18    208s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3943.2MB).
[02/04 23:35:18    208s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:3943.2M, EPOCH TIME: 1738692318.954213
[02/04 23:35:18    208s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:35:19    208s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 56880
[02/04 23:35:19    208s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:29 mem=3943.2M
[02/04 23:35:19    208s] ### Creating RouteCongInterface, started
[02/04 23:35:19    208s] 
[02/04 23:35:19    208s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/04 23:35:19    208s] 
[02/04 23:35:19    208s] #optDebug: {0, 1.000}
[02/04 23:35:19    208s] ### Creating RouteCongInterface, finished
[02/04 23:35:19    208s] {MG pre T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:19    208s] {MG pre T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:19    208s] {MG pre T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:35:19    208s] {MG pre T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:19    208s] {MG post T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:19    208s] {MG post T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:19    208s] {MG post T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:35:19    208s] {MG post T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:35:19    209s] *info: 1 clock net excluded
[02/04 23:35:19    209s] *info: 250 no-driver nets excluded.
[02/04 23:35:19    209s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4001.3M, EPOCH TIME: 1738692319.393262
[02/04 23:35:19    209s] Found 0 hard placement blockage before merging.
[02/04 23:35:19    209s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4001.3M, EPOCH TIME: 1738692319.393647
[02/04 23:35:19    209s] ** GigaOpt Global Opt WNS Slack -1.025  TNS Slack -1623.248 
[02/04 23:35:19    209s] +--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
[02/04 23:35:19    209s] |  WNS   |   TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                   End Point                    |
[02/04 23:35:19    209s] +--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
[02/04 23:35:19    209s] |  -1.025|-1623.248|   71.14%|   0:00:00.0| 4001.3M|     Setup|  reg2reg| pe31_product_reg[0][11]/D                      |
[02/04 23:35:29    218s] |  -0.905| -445.506|   71.13%|   0:00:10.0| 4073.8M|     Setup|  reg2reg| pe31_product_reg[0][11]/D                      |
[02/04 23:35:32    222s] |  -0.804| -312.488|   71.19%|   0:00:03.0| 4083.5M|     Setup|  reg2reg| pe34_product_reg[0][11]/D                      |
[02/04 23:35:33    223s] |  -0.804| -312.488|   71.19%|   0:00:01.0| 4090.4M|     Setup|  reg2reg| pe34_product_reg[0][11]/D                      |
[02/04 23:35:41    231s] |  -0.677| -255.244|   71.05%|   0:00:08.0| 4219.7M|     Setup|  reg2reg| pe32_product_reg[0][14]/D                      |
[02/04 23:35:51    241s] |  -0.644| -224.743|   71.02%|   0:00:10.0| 4219.7M|     Setup|  reg2reg| pe02_product_reg[3][13]/D                      |
[02/04 23:35:54    243s] |  -0.504| -189.185|   71.06%|   0:00:03.0| 4219.7M|     Setup|  reg2reg| pe02_product_reg[3][13]/D                      |
[02/04 23:35:54    244s] |  -0.504| -189.185|   71.06%|   0:00:00.0| 4219.7M|     Setup|  reg2reg| pe02_product_reg[3][13]/D                      |
[02/04 23:35:56    246s] |  -0.427| -173.404|   71.09%|   0:00:02.0| 4219.7M|     Setup|  reg2reg| pe00_product_reg[0][11]/D                      |
[02/04 23:36:00    250s] |  -0.396| -166.678|   71.09%|   0:00:04.0| 4219.7M|     Setup|  reg2reg| pe00_product_reg[0][11]/D                      |
[02/04 23:36:02    251s] |  -0.347| -155.795|   71.12%|   0:00:02.0| 4219.7M|     Setup|  reg2reg| pe04_product_reg[0][12]/D                      |
[02/04 23:36:02    252s] |  -0.347| -155.795|   71.12%|   0:00:00.0| 4219.7M|     Setup|  reg2reg| pe04_product_reg[0][12]/D                      |
[02/04 23:36:03    253s] |  -0.333| -151.387|   71.14%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][13]/D                      |
[02/04 23:36:07    256s] |  -0.333| -147.942|   71.15%|   0:00:04.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][13]/D                      |
[02/04 23:36:08    258s] |  -0.333| -144.478|   71.18%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][13]/D                      |
[02/04 23:36:08    258s] |  -0.333| -144.478|   71.18%|   0:00:00.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][13]/D                      |
[02/04 23:36:09    259s] |  -0.336| -140.563|   71.20%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
[02/04 23:36:12    262s] |  -0.336| -138.776|   71.21%|   0:00:03.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
[02/04 23:36:13    263s] |  -0.336| -138.184|   71.24%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
[02/04 23:36:14    263s] |  -0.336| -138.184|   71.24%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
[02/04 23:36:15    264s] |  -0.328| -134.412|   71.26%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
[02/04 23:36:17    267s] |  -0.328| -133.931|   71.26%|   0:00:02.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
[02/04 23:36:18    268s] |  -0.328| -133.748|   71.28%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
[02/04 23:36:19    269s] |  -0.328| -133.748|   71.28%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
[02/04 23:36:20    269s] |  -0.328| -131.642|   71.31%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
[02/04 23:36:21    271s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M11_M10_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/04 23:36:24    273s] Dumping Information for Job 1 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M11_M10_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
[02/04 23:36:24    274s] |  -0.303| -130.120|   71.31%|   0:00:04.0| 4219.7M|     Setup|  reg2reg| pe21_product_reg[2][13]/D                      |
[02/04 23:36:24    274s] +--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
[02/04 23:36:24    274s] 
[02/04 23:36:24    274s] *** Finish post-CTS Global Setup Fixing (cpu=0:01:05 real=0:01:05 mem=4219.7M) ***
[02/04 23:36:24    274s] 
[02/04 23:36:24    274s] *** Finish post-CTS Setup Fixing (cpu=0:01:05 real=0:01:05 mem=4219.7M) ***
[02/04 23:36:24    274s] Deleting 0 temporary hard placement blockage(s).
[02/04 23:36:24    274s] Bottom Preferred Layer:
[02/04 23:36:24    274s]     None
[02/04 23:36:24    274s] Via Pillar Rule:
[02/04 23:36:24    274s]     None
[02/04 23:36:24    274s] Finished writing unified metrics of routing constraints.
[02/04 23:36:24    274s] ** GigaOpt Global Opt End WNS Slack -0.303  TNS Slack -130.120 
[02/04 23:36:24    274s] Total-nets :: 50128, Stn-nets :: 797, ratio :: 1.58993 %, Total-len 1.00101e+06, Stn-len 56255.7
[02/04 23:36:24    274s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 57677
[02/04 23:36:24    274s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4219.7M, EPOCH TIME: 1738692384.518339
[02/04 23:36:24    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:57677).
[02/04 23:36:24    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:36:24    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:36:24    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:36:24    274s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.085, REAL:0.085, MEM:4219.7M, EPOCH TIME: 1738692384.603583
[02/04 23:36:24    274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94434.5
[02/04 23:36:24    274s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:01:06.2/0:01:06.3 (1.0), totSession cpu/real = 0:04:34.3/0:23:54.7 (0.2), mem = 4219.7M
[02/04 23:36:24    274s] 
[02/04 23:36:24    274s] =============================================================================================
[02/04 23:36:24    274s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  23.13-s082_1
[02/04 23:36:24    274s] =============================================================================================
[02/04 23:36:24    274s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:36:24    274s] ---------------------------------------------------------------------------------------------
[02/04 23:36:24    274s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/04 23:36:24    274s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[02/04 23:36:24    274s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:36:24    274s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:36:24    274s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:36:24    274s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/04 23:36:24    274s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:36:24    274s] [ BottleneckAnalyzerInit ]      7   0:00:04.9  (   7.4 % )     0:00:04.9 /  0:00:04.9    1.0
[02/04 23:36:24    274s] [ TransformInit          ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.9
[02/04 23:36:24    274s] [ OptSingleIteration     ]     25   0:00:00.2  (   0.3 % )     0:00:59.7 /  0:00:59.6    1.0
[02/04 23:36:24    274s] [ OptGetWeight           ]     25   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.1
[02/04 23:36:24    274s] [ OptEval                ]     25   0:00:36.8  (  55.5 % )     0:00:36.8 /  0:00:36.7    1.0
[02/04 23:36:24    274s] [ OptCommit              ]     25   0:00:01.1  (   1.6 % )     0:00:01.1 /  0:00:01.1    1.0
[02/04 23:36:24    274s] [ PostCommitDelayUpdate  ]     25   0:00:00.2  (   0.3 % )     0:00:03.3 /  0:00:03.3    1.0
[02/04 23:36:24    274s] [ IncrDelayCalc          ]    175   0:00:03.0  (   4.6 % )     0:00:03.0 /  0:00:03.0    1.0
[02/04 23:36:24    274s] [ SetupOptGetWorkingSet  ]     25   0:00:06.6  (   9.9 % )     0:00:06.6 /  0:00:06.6    1.0
[02/04 23:36:24    274s] [ SetupOptGetActiveNode  ]     25   0:00:02.9  (   4.4 % )     0:00:02.9 /  0:00:02.9    1.0
[02/04 23:36:24    274s] [ SetupOptSlackGraph     ]     25   0:00:04.9  (   7.3 % )     0:00:04.9 /  0:00:04.8    1.0
[02/04 23:36:24    274s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/04 23:36:24    274s] [ IncrTimingUpdate       ]     20   0:00:03.7  (   5.5 % )     0:00:03.7 /  0:00:03.7    1.0
[02/04 23:36:24    274s] [ MISC                   ]          0:00:00.6  (   1.0 % )     0:00:00.6 /  0:00:00.7    1.0
[02/04 23:36:24    274s] ---------------------------------------------------------------------------------------------
[02/04 23:36:24    274s]  GlobalOpt #1 TOTAL                 0:01:06.3  ( 100.0 % )     0:01:06.3 /  0:01:06.2    1.0
[02/04 23:36:24    274s] ---------------------------------------------------------------------------------------------
[02/04 23:36:24    274s] End: GigaOpt Global Optimization
[02/04 23:36:24    274s] Begin: Collecting metrics
[02/04 23:36:24    274s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -1.068 |   -1.068 |           |     -769 |       71.03 | 0:00:04  |        3876 |    8 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        3872 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3899 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3899 |      |     |
| drv_fixing              |    -1.025 |   -1.025 |      -549 |    -1623 |       71.14 | 0:00:07  |        3943 |    0 |   0 |
| global_opt              |           |   -0.303 |           |     -130 |       71.31 | 0:01:06  |        4030 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:36:24    274s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3611.9M, current mem=3433.8M)

[02/04 23:36:24    274s] End: Collecting metrics
[02/04 23:36:24    274s] *** Timing NOT met, worst failing slack is -0.303
[02/04 23:36:24    274s] *** Check timing (0:00:00.0)
[02/04 23:36:24    274s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/04 23:36:24    274s] Deleting Lib Analyzer.
[02/04 23:36:24    274s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[02/04 23:36:24    274s] Info: 1 clock net  excluded from IPO operation.
[02/04 23:36:24    274s] ### Creating LA Mngr. totSessionCpu=0:04:34 mem=4029.7M
[02/04 23:36:24    274s] ### Creating LA Mngr, finished. totSessionCpu=0:04:34 mem=4029.7M
[02/04 23:36:24    274s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/04 23:36:24    274s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4029.7M, EPOCH TIME: 1738692384.811502
[02/04 23:36:24    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:36:24    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:36:24    274s] 
[02/04 23:36:24    274s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:36:24    274s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:36:24    274s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.043, REAL:0.043, MEM:4029.7M, EPOCH TIME: 1738692384.854697
[02/04 23:36:24    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:36:24    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:36:24    274s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4087.8M, EPOCH TIME: 1738692384.897697
[02/04 23:36:24    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:36:24    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:36:24    274s] 
[02/04 23:36:24    274s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:36:24    274s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:36:24    274s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.043, REAL:0.043, MEM:4087.8M, EPOCH TIME: 1738692384.940376
[02/04 23:36:24    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:36:24    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:36:24    274s] [oiPhyDebug] optDemand 889059096000.00, spDemand 861578712000.00.
[02/04 23:36:24    274s] [LDM::Info] TotalInstCnt at InitDesignMc1: 57677
[02/04 23:36:24    274s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/04 23:36:24    274s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:35 mem=4087.8M
[02/04 23:36:24    274s] OPERPROF: Starting DPlace-Init at level 1, MEM:4087.8M, EPOCH TIME: 1738692384.957467
[02/04 23:36:24    274s] Processing tracks to init pin-track alignment.
[02/04 23:36:24    274s] z: 2, totalTracks: 1
[02/04 23:36:24    274s] z: 4, totalTracks: 1
[02/04 23:36:24    274s] z: 6, totalTracks: 1
[02/04 23:36:24    274s] z: 8, totalTracks: 1
[02/04 23:36:24    274s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:36:24    274s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4087.8M, EPOCH TIME: 1738692384.979742
[02/04 23:36:24    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:36:24    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:36:25    274s] 
[02/04 23:36:25    274s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:36:25    274s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:36:25    274s] 
[02/04 23:36:25    274s]  Skipping Bad Lib Cell Checking (CMU) !
[02/04 23:36:25    274s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.043, REAL:0.043, MEM:4087.8M, EPOCH TIME: 1738692385.022317
[02/04 23:36:25    274s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4087.8M, EPOCH TIME: 1738692385.022378
[02/04 23:36:25    274s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4087.8M, EPOCH TIME: 1738692385.022464
[02/04 23:36:25    274s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4087.8MB).
[02/04 23:36:25    274s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:4087.8M, EPOCH TIME: 1738692385.027522
[02/04 23:36:25    274s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:36:25    274s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 57677
[02/04 23:36:25    274s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:35 mem=4087.8M
[02/04 23:36:25    274s] Begin: Area Reclaim Optimization
[02/04 23:36:25    274s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:04:34.9/0:23:55.4 (0.2), mem = 4087.8M
[02/04 23:36:25    274s] 
[02/04 23:36:25    274s] Creating Lib Analyzer ...
[02/04 23:36:25    274s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/04 23:36:25    274s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[02/04 23:36:25    274s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/04 23:36:25    274s] 
[02/04 23:36:25    274s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:36:26    275s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:36 mem=4089.8M
[02/04 23:36:26    275s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:36 mem=4089.8M
[02/04 23:36:26    275s] Creating Lib Analyzer, finished. 
[02/04 23:36:26    275s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94434.6
[02/04 23:36:26    276s] 
[02/04 23:36:26    276s] Active Setup views: Setup 
[02/04 23:36:26    276s] [LDM::Info] TotalInstCnt at InitDesignMc2: 57677
[02/04 23:36:26    276s] ### Creating RouteCongInterface, started
[02/04 23:36:26    276s] 
[02/04 23:36:26    276s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/04 23:36:26    276s] 
[02/04 23:36:26    276s] #optDebug: {0, 1.000}
[02/04 23:36:26    276s] ### Creating RouteCongInterface, finished
[02/04 23:36:26    276s] {MG pre T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:36:26    276s] {MG pre T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:36:26    276s] {MG pre T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:36:26    276s] {MG pre T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:36:26    276s] {MG post T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:36:26    276s] {MG post T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:36:26    276s] {MG post T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:36:26    276s] {MG post T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:36:26    276s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4089.8M, EPOCH TIME: 1738692386.557613
[02/04 23:36:26    276s] Found 0 hard placement blockage before merging.
[02/04 23:36:26    276s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4089.8M, EPOCH TIME: 1738692386.557977
[02/04 23:36:26    276s] Reclaim Optimization WNS Slack -0.303  TNS Slack -130.120 Density 71.31
[02/04 23:36:26    276s] +---------+---------+--------+--------+------------+--------+
[02/04 23:36:26    276s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/04 23:36:26    276s] +---------+---------+--------+--------+------------+--------+
[02/04 23:36:26    276s] |   71.31%|        -|  -0.303|-130.120|   0:00:00.0| 4089.8M|
[02/04 23:36:28    278s] |   71.29%|       29|  -0.303|-130.129|   0:00:02.0| 4110.7M|
[02/04 23:36:28    278s] #optDebug: <stH: 1.7100 MiSeL: 27.5430>
[02/04 23:36:28    278s] |   71.29%|        0|  -0.303|-130.129|   0:00:00.0| 4110.7M|
[02/04 23:36:29    279s] |   71.25%|       30|  -0.303|-130.084|   0:00:01.0| 4115.2M|
[02/04 23:37:09    319s] |   55.85%|    30677|  -0.220| -68.389|   0:00:40.0| 4120.0M|
[02/04 23:37:22    332s] |   55.01%|     2338|  -0.220| -65.859|   0:00:13.0| 4120.0M|
[02/04 23:37:25    334s] |   54.95%|      260|  -0.220| -65.715|   0:00:03.0| 4120.0M|
[02/04 23:37:25    335s] |   54.94%|       19|  -0.220| -65.690|   0:00:00.0| 4120.0M|
[02/04 23:37:25    335s] |   54.94%|        1|  -0.220| -65.690|   0:00:00.0| 4120.0M|
[02/04 23:37:25    335s] #optDebug: <stH: 1.7100 MiSeL: 27.5430>
[02/04 23:37:26    335s] |   54.94%|        0|  -0.220| -65.690|   0:00:01.0| 4120.0M|
[02/04 23:37:26    335s] +---------+---------+--------+--------+------------+--------+
[02/04 23:37:26    335s] Reclaim Optimization End WNS Slack -0.220  TNS Slack -65.690 Density 54.94
[02/04 23:37:26    335s] 
[02/04 23:37:26    335s] ** Summary: Restruct = 29 Buffer Deletion = 2 Declone = 28 Resize = 31744 **
[02/04 23:37:26    335s] --------------------------------------------------------------
[02/04 23:37:26    335s] |                                   | Total     | Sequential |
[02/04 23:37:26    335s] --------------------------------------------------------------
[02/04 23:37:26    335s] | Num insts resized                 |   29867  |    6378    |
[02/04 23:37:26    335s] | Num insts undone                  |    1498  |      54    |
[02/04 23:37:26    335s] | Num insts Downsized               |   29867  |    6378    |
[02/04 23:37:26    335s] | Num insts Samesized               |       0  |       0    |
[02/04 23:37:26    335s] | Num insts Upsized                 |       0  |       0    |
[02/04 23:37:26    335s] | Num multiple commits+uncommits    |    1983  |       -    |
[02/04 23:37:26    335s] --------------------------------------------------------------
[02/04 23:37:26    335s] Bottom Preferred Layer:
[02/04 23:37:26    335s]     None
[02/04 23:37:26    335s] Via Pillar Rule:
[02/04 23:37:26    335s]     None
[02/04 23:37:26    335s] Finished writing unified metrics of routing constraints.
[02/04 23:37:26    335s] 
[02/04 23:37:26    335s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/04 23:37:26    335s] End: Core Area Reclaim Optimization (cpu = 0:01:01) (real = 0:01:01) **
[02/04 23:37:26    335s] Deleting 0 temporary hard placement blockage(s).
[02/04 23:37:26    335s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 57635
[02/04 23:37:26    335s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94434.6
[02/04 23:37:26    335s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:01:00.8/0:01:00.9 (1.0), totSession cpu/real = 0:05:35.7/0:24:56.3 (0.2), mem = 4120.0M
[02/04 23:37:26    335s] 
[02/04 23:37:26    335s] =============================================================================================
[02/04 23:37:26    335s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    23.13-s082_1
[02/04 23:37:26    335s] =============================================================================================
[02/04 23:37:26    335s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:37:26    335s] ---------------------------------------------------------------------------------------------
[02/04 23:37:26    335s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/04 23:37:26    335s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   1.7 % )     0:00:01.0 /  0:00:01.0    1.0
[02/04 23:37:26    335s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:37:26    335s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:37:26    335s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:37:26    335s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:37:26    335s] [ OptimizationStep       ]      1   0:00:00.9  (   1.4 % )     0:00:59.4 /  0:00:59.3    1.0
[02/04 23:37:26    335s] [ OptSingleIteration     ]      9   0:00:01.1  (   1.7 % )     0:00:58.5 /  0:00:58.4    1.0
[02/04 23:37:26    335s] [ OptGetWeight           ]    184   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:37:26    335s] [ OptEval                ]    184   0:00:20.8  (  34.2 % )     0:00:20.8 /  0:00:20.7    1.0
[02/04 23:37:26    335s] [ OptCommit              ]    184   0:00:00.7  (   1.1 % )     0:00:00.7 /  0:00:00.6    1.0
[02/04 23:37:26    335s] [ PostCommitDelayUpdate  ]    223   0:00:02.0  (   3.4 % )     0:00:21.4 /  0:00:21.4    1.0
[02/04 23:37:26    335s] [ IncrDelayCalc          ]    642   0:00:19.3  (  31.7 % )     0:00:19.3 /  0:00:19.3    1.0
[02/04 23:37:26    335s] [ IncrTimingUpdate       ]    119   0:00:14.6  (  23.9 % )     0:00:14.6 /  0:00:14.6    1.0
[02/04 23:37:26    335s] [ MISC                   ]          0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:37:26    335s] ---------------------------------------------------------------------------------------------
[02/04 23:37:26    335s]  AreaOpt #1 TOTAL                   0:01:00.9  ( 100.0 % )     0:01:00.9 /  0:01:00.8    1.0
[02/04 23:37:26    335s] ---------------------------------------------------------------------------------------------
[02/04 23:37:26    335s] Executing incremental physical updates
[02/04 23:37:26    335s] Executing incremental physical updates
[02/04 23:37:26    335s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 57635
[02/04 23:37:26    335s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4120.0M, EPOCH TIME: 1738692446.153736
[02/04 23:37:26    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:57635).
[02/04 23:37:26    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:37:26    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:37:26    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:37:26    335s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.086, REAL:0.086, MEM:4120.0M, EPOCH TIME: 1738692446.239335
[02/04 23:37:26    335s] End: Area Reclaim Optimization (cpu=0:01:01, real=0:01:01, mem=4027.97M, totSessionCpu=0:05:36).
[02/04 23:37:26    335s] Begin: Collecting metrics
[02/04 23:37:26    335s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -1.068 |   -1.068 |           |     -769 |       71.03 | 0:00:04  |        3876 |    8 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        3872 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3899 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3899 |      |     |
| drv_fixing              |    -1.025 |   -1.025 |      -549 |    -1623 |       71.14 | 0:00:07  |        3943 |    0 |   0 |
| global_opt              |           |   -0.303 |           |     -130 |       71.31 | 0:01:06  |        4030 |      |     |
| area_reclaiming         |    -0.220 |   -0.220 |       -66 |      -66 |       54.94 | 0:01:02  |        4028 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:37:26    335s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3481.8M, current mem=3432.6M)

[02/04 23:37:26    335s] End: Collecting metrics
[02/04 23:37:27    336s] 
[02/04 23:37:27    336s] Active setup views:
[02/04 23:37:27    336s]  Setup
[02/04 23:37:27    336s]   Dominating endpoints: 0
[02/04 23:37:27    336s]   Dominating TNS: -0.000
[02/04 23:37:27    336s] 
[02/04 23:37:27    336s] Deleting Lib Analyzer.
[02/04 23:37:27    336s] Begin: GigaOpt Optimization in WNS mode
[02/04 23:37:27    336s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[02/04 23:37:27    336s] Info: 1 clock net  excluded from IPO operation.
[02/04 23:37:27    336s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:36.7/0:24:57.3 (0.2), mem = 4086.1M
[02/04 23:37:27    336s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94434.7
[02/04 23:37:27    336s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/04 23:37:27    336s] 
[02/04 23:37:27    336s] Creating Lib Analyzer ...
[02/04 23:37:27    336s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/04 23:37:27    336s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[02/04 23:37:27    336s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/04 23:37:27    336s] 
[02/04 23:37:27    336s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:37:28    337s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:38 mem=4086.1M
[02/04 23:37:28    337s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:38 mem=4086.1M
[02/04 23:37:28    337s] Creating Lib Analyzer, finished. 
[02/04 23:37:28    337s] 
[02/04 23:37:28    337s] Active Setup views: Setup 
[02/04 23:37:28    337s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4086.1M, EPOCH TIME: 1738692448.394865
[02/04 23:37:28    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:37:28    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:37:28    337s] 
[02/04 23:37:28    337s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:37:28    337s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:37:28    337s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.043, REAL:0.044, MEM:4086.1M, EPOCH TIME: 1738692448.438370
[02/04 23:37:28    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:37:28    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:37:28    338s] [oiPhyDebug] optDemand 691316064000.00, spDemand 663835680000.00.
[02/04 23:37:28    338s] [LDM::Info] TotalInstCnt at InitDesignMc1: 57635
[02/04 23:37:28    338s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/04 23:37:28    338s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:38 mem=4086.1M
[02/04 23:37:28    338s] OPERPROF: Starting DPlace-Init at level 1, MEM:4086.1M, EPOCH TIME: 1738692448.455834
[02/04 23:37:28    338s] Processing tracks to init pin-track alignment.
[02/04 23:37:28    338s] z: 2, totalTracks: 1
[02/04 23:37:28    338s] z: 4, totalTracks: 1
[02/04 23:37:28    338s] z: 6, totalTracks: 1
[02/04 23:37:28    338s] z: 8, totalTracks: 1
[02/04 23:37:28    338s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:37:28    338s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4086.1M, EPOCH TIME: 1738692448.478037
[02/04 23:37:28    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:37:28    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:37:28    338s] 
[02/04 23:37:28    338s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:37:28    338s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:37:28    338s] 
[02/04 23:37:28    338s]  Skipping Bad Lib Cell Checking (CMU) !
[02/04 23:37:28    338s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.042, REAL:0.042, MEM:4086.1M, EPOCH TIME: 1738692448.520274
[02/04 23:37:28    338s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4086.1M, EPOCH TIME: 1738692448.520343
[02/04 23:37:28    338s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4086.1M, EPOCH TIME: 1738692448.520438
[02/04 23:37:28    338s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4086.1MB).
[02/04 23:37:28    338s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:4086.1M, EPOCH TIME: 1738692448.525527
[02/04 23:37:28    338s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:37:28    338s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 57635
[02/04 23:37:28    338s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:38 mem=4086.1M
[02/04 23:37:28    338s] ### Creating RouteCongInterface, started
[02/04 23:37:28    338s] 
[02/04 23:37:28    338s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[02/04 23:37:28    338s] 
[02/04 23:37:28    338s] #optDebug: {0, 1.000}
[02/04 23:37:28    338s] ### Creating RouteCongInterface, finished
[02/04 23:37:28    338s] {MG pre T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:37:28    338s] {MG pre T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:37:28    338s] {MG pre T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:37:28    338s] {MG pre T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:37:28    338s] {MG post T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:37:28    338s] {MG post T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:37:28    338s] {MG post T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:37:28    338s] {MG post T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:37:29    338s] *info: 1 clock net excluded
[02/04 23:37:29    338s] *info: 250 no-driver nets excluded.
[02/04 23:37:29    338s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.94434.1
[02/04 23:37:29    338s] PathGroup :  reg2reg  TargetSlack : 0.0252 
[02/04 23:37:29    338s] ** GigaOpt Optimizer WNS Slack -0.220 TNS Slack -65.690 Density 54.94
[02/04 23:37:29    338s] Optimizer WNS Pass 0
[02/04 23:37:29    338s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.087|  0.000|
|reg2reg   |-0.220|-65.690|
|HEPG      |-0.220|-65.690|
|All Paths |-0.220|-65.690|
+----------+------+-------+

[02/04 23:37:29    338s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4086.1M, EPOCH TIME: 1738692449.306683
[02/04 23:37:29    338s] Found 0 hard placement blockage before merging.
[02/04 23:37:29    338s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4086.1M, EPOCH TIME: 1738692449.307216
[02/04 23:37:29    339s] Active Path Group: reg2reg  
[02/04 23:37:38    339s] Info: initial physical memory for 2 CRR processes is 827.58MB.
[02/04 23:37:38    339s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
[02/04 23:37:38    339s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                   End Point                    |
[02/04 23:37:38    339s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
[02/04 23:37:38    339s] |  -0.220|   -0.220| -65.690|  -65.690|   54.94%|   0:00:00.0| 4086.1M|     Setup|  reg2reg| pe03_product_reg[3][11]/D                      |
[02/04 23:37:38    339s] |  -0.184|   -0.184| -63.831|  -63.831|   54.95%|   0:00:00.0| 4112.8M|     Setup|  reg2reg| pe00_product_reg[0][11]/D                      |
[02/04 23:37:40    340s] |  -0.180|   -0.180| -63.415|  -63.415|   54.96%|   0:00:02.0| 4197.0M|     Setup|  reg2reg| pe03_product_reg[3][12]/D                      |
[02/04 23:37:40    340s] |  -0.170|   -0.170| -61.839|  -61.839|   54.97%|   0:00:00.0| 4197.0M|     Setup|  reg2reg| pe02_product_reg[3][11]/D                      |
[02/04 23:37:44    344s] |  -0.167|   -0.167| -60.287|  -60.287|   55.01%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[3][11]/D                      |
[02/04 23:37:45    345s] |  -0.155|   -0.155| -58.815|  -58.815|   55.03%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe02_product_reg[0][13]/D                      |
[02/04 23:37:51    351s] |  -0.147|   -0.147| -56.353|  -56.353|   55.08%|   0:00:06.0| 4216.1M|     Setup|  reg2reg| pe30_product_reg[0][11]/D                      |
[02/04 23:37:56    356s] |  -0.145|   -0.145| -53.096|  -53.096|   55.13%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe31_product_reg[0][12]/D                      |
[02/04 23:37:57    358s] |  -0.141|   -0.141| -51.953|  -51.953|   55.16%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[3][13]/D                      |
[02/04 23:38:01    361s] |  -0.140|   -0.140| -50.815|  -50.815|   55.18%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[0][13]/D                      |
[02/04 23:38:02    362s] |  -0.134|   -0.134| -50.416|  -50.416|   55.19%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[0][11]/D                      |
[02/04 23:38:05    366s] |  -0.128|   -0.128| -49.009|  -49.009|   55.23%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[0][13]/D                      |
[02/04 23:38:14    374s] |  -0.127|   -0.127| -47.070|  -47.070|   55.28%|   0:00:09.0| 4216.1M|     Setup|  reg2reg| pe30_product_reg[3][13]/D                      |
[02/04 23:38:16    376s] |  -0.123|   -0.123| -46.427|  -46.427|   55.30%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe30_product_reg[3][13]/D                      |
[02/04 23:38:21    381s] |  -0.112|   -0.112| -45.066|  -45.066|   55.33%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe02_product_reg[3][12]/D                      |
[02/04 23:38:42    402s] |  -0.110|   -0.110| -40.250|  -40.250|   55.50%|   0:00:21.0| 4216.1M|     Setup|  reg2reg| pe30_product_reg[2][13]/D                      |
[02/04 23:38:45    406s] |  -0.106|   -0.106| -38.867|  -38.867|   55.54%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe04_product_reg[2][14]/D                      |
[02/04 23:38:50    410s] |  -0.104|   -0.104| -37.423|  -37.423|   55.59%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe01_product_reg[1][13]/D                      |
[02/04 23:38:52    412s] |  -0.102|   -0.102| -36.454|  -36.454|   55.61%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[0][13]/D                      |
[02/04 23:38:54    414s] |  -0.099|   -0.099| -35.390|  -35.390|   55.65%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe04_product_reg[2][14]/D                      |
[02/04 23:38:56    416s] |  -0.097|   -0.097| -34.733|  -34.733|   55.68%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe00_product_reg[0][12]/D                      |
[02/04 23:38:58    418s] |  -0.095|   -0.095| -33.125|  -33.125|   55.73%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe11_product_reg[0][13]/D                      |
[02/04 23:39:01    421s] |  -0.091|   -0.091| -32.178|  -32.178|   55.77%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe12_product_reg[0][13]/D                      |
[02/04 23:39:07    427s] |  -0.086|   -0.086| -30.804|  -30.804|   55.85%|   0:00:06.0| 4216.1M|     Setup|  reg2reg| pe31_product_reg[3][12]/D                      |
[02/04 23:39:12    432s] |  -0.085|   -0.085| -28.956|  -28.956|   55.91%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe04_product_reg[2][14]/D                      |
[02/04 23:39:13    433s] |  -0.082|   -0.082| -28.303|  -28.303|   55.94%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[0][13]/D                      |
[02/04 23:39:17    437s] |  -0.080|   -0.080| -26.570|  -26.570|   55.99%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[3][12]/D                      |
[02/04 23:39:21    441s] |  -0.079|   -0.079| -25.918|  -25.918|   56.02%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[1][14]/D                      |
[02/04 23:39:22    443s] |  -0.077|   -0.077| -25.275|  -25.275|   56.06%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[0][12]/D                      |
[02/04 23:39:25    446s] |  -0.075|   -0.075| -24.653|  -24.653|   56.09%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[0][13]/D                      |
[02/04 23:39:29    449s] |  -0.072|   -0.072| -23.840|  -23.840|   56.13%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe02_product_reg[1][14]/D                      |
[02/04 23:39:33    454s] |  -0.070|   -0.070| -22.264|  -22.264|   56.19%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[1][14]/D                      |
[02/04 23:39:37    457s] |  -0.069|   -0.069| -21.448|  -21.448|   56.25%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[0][13]/D                      |
[02/04 23:39:39    459s] |  -0.067|   -0.067| -20.921|  -20.921|   56.28%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe24_product_reg[1][14]/D                      |
[02/04 23:39:40    460s] |  -0.067|   -0.067| -19.874|  -19.874|   56.32%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[2][15]/D                      |
[02/04 23:39:41    461s] |  -0.065|   -0.065| -19.633|  -19.633|   56.32%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe20_product_reg[2][13]/D                      |
[02/04 23:39:43    463s] |  -0.064|   -0.064| -18.942|  -18.942|   56.36%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[1][12]/D                      |
[02/04 23:39:45    466s] |  -0.062|   -0.062| -18.109|  -18.109|   56.39%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe34_product_reg[3][13]/D                      |
[02/04 23:39:49    469s] |  -0.060|   -0.060| -17.402|  -17.402|   56.42%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[1][12]/D                      |
[02/04 23:39:51    472s] |  -0.059|   -0.059| -16.439|  -16.439|   56.48%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe20_product_reg[1][14]/D                      |
[02/04 23:39:52    472s] |  -0.058|   -0.058| -16.303|  -16.303|   56.50%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[0][14]/D                      |
[02/04 23:39:54    474s] |  -0.056|   -0.056| -15.530|  -15.530|   56.52%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[3][15]/D                      |
[02/04 23:39:56    476s] |  -0.054|   -0.054| -14.942|  -14.942|   56.56%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe23_product_reg[3][12]/D                      |
[02/04 23:39:59    479s] |  -0.053|   -0.053| -14.109|  -14.109|   56.59%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe22_product_reg[1][12]/D                      |
[02/04 23:40:02    482s] |  -0.051|   -0.051| -13.176|  -13.176|   56.62%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe31_product_reg[0][11]/D                      |
[02/04 23:40:04    484s] |  -0.051|   -0.051| -12.630|  -12.630|   56.65%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[0][13]/D                      |
[02/04 23:40:04    484s] |  -0.049|   -0.049| -12.419|  -12.419|   56.66%|   0:00:00.0| 4216.1M|     Setup|  reg2reg| pe33_product_reg[3][13]/D                      |
[02/04 23:40:05    486s] |  -0.048|   -0.048| -11.701|  -11.701|   56.69%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe12_product_reg[2][14]/D                      |
[02/04 23:40:08    488s] |  -0.048|   -0.048| -11.032|  -11.032|   56.73%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[3][11]/D                      |
[02/04 23:40:08    488s] |  -0.046|   -0.046| -10.824|  -10.824|   56.74%|   0:00:00.0| 4216.1M|     Setup|  reg2reg| pe21_product_reg[1][12]/D                      |
[02/04 23:40:11    490s] |  -0.044|   -0.044|  -9.840|   -9.840|   56.78%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[0][14]/D                      |
[02/04 23:40:13    492s] |  -0.039|   -0.039|  -8.874|   -8.874|   56.82%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe33_product_reg[2][13]/D                      |
[02/04 23:40:18    497s] |  -0.036|   -0.036|  -7.505|   -7.505|   56.92%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[1][14]/D                      |
[02/04 23:40:21    501s] |  -0.033|   -0.033|  -6.590|   -6.590|   56.98%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe04_product_reg[2][14]/D                      |
[02/04 23:40:27    507s] |  -0.031|   -0.031|  -5.170|   -5.170|   57.06%|   0:00:06.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[3][12]/D                      |
[02/04 23:40:30    510s] |  -0.026|   -0.026|  -4.439|   -4.439|   57.09%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe30_product_reg[3][14]/D                      |
[02/04 23:40:37    517s] |  -0.027|   -0.027|  -3.496|   -3.496|   57.17%|   0:00:07.0| 4216.1M|     Setup|  reg2reg| pe20_product_reg[2][13]/D                      |
[02/04 23:40:38    518s] |  -0.024|   -0.024|  -3.216|   -3.216|   57.19%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe04_product_reg[3][14]/D                      |
[02/04 23:40:41    521s] |  -0.023|   -0.023|  -2.669|   -2.669|   57.24%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe11_product_reg[3][13]/D                      |
[02/04 23:40:43    523s] |  -0.021|   -0.021|  -2.187|   -2.187|   57.29%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe04_product_reg[2][14]/D                      |
[02/04 23:40:48    528s] |  -0.026|   -0.026|  -1.413|   -1.413|   57.47%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe00_product_reg[0][12]/D                      |
[02/04 23:40:48    529s] |  -0.019|   -0.019|  -1.317|   -1.317|   57.47%|   0:00:00.0| 4216.1M|     Setup|  reg2reg| pe01_product_reg[2][14]/D                      |
[02/04 23:40:51    531s] |  -0.018|   -0.018|  -1.110|   -1.110|   57.54%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe12_product_reg[2][14]/D                      |
[02/04 23:40:53    533s] |  -0.015|   -0.015|  -0.878|   -0.878|   57.60%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe20_product_reg[2][13]/D                      |
[02/04 23:40:58    537s] |  -0.016|   -0.016|  -0.599|   -0.599|   57.70%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe34_product_reg[2][14]/D                      |
[02/04 23:40:59    539s] |  -0.014|   -0.014|  -0.479|   -0.479|   57.72%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[3][12]/D                      |
[02/04 23:41:00    540s] |  -0.013|   -0.013|  -0.390|   -0.390|   57.73%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe23_product_reg[2][12]/D                      |
[02/04 23:41:04    544s] |  -0.011|   -0.011|  -0.233|   -0.233|   57.80%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe11_product_reg[3][13]/D                      |
[02/04 23:41:07    547s] |  -0.024|   -0.024|  -0.225|   -0.225|   57.87%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe10_p_sum_reg[16]/D                           |
[02/04 23:41:07    547s] |  -0.008|   -0.008|  -0.202|   -0.202|   57.87%|   0:00:00.0| 4216.1M|     Setup|  reg2reg| pe22_product_reg[3][14]/D                      |
[02/04 23:41:13    553s] |  -0.013|   -0.013|  -0.107|   -0.107|   57.96%|   0:00:06.0| 4216.1M|     Setup|  reg2reg| pe11_product_reg[3][14]/D                      |
[02/04 23:41:14    553s] |  -0.006|   -0.006|  -0.077|   -0.077|   57.97%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe22_product_reg[0][12]/D                      |
[02/04 23:41:17    556s] |  -0.005|   -0.005|  -0.055|   -0.055|   58.04%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe04_product_reg[2][14]/D                      |
[02/04 23:41:19    558s] |  -0.004|   -0.004|  -0.021|   -0.021|   58.10%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe20_product_reg[0][14]/D                      |
[02/04 23:41:21    561s] |  -0.002|   -0.002|  -0.011|   -0.011|   58.17%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[1][14]/D                      |
[02/04 23:41:26    565s] |  -0.002|   -0.002|  -0.002|   -0.002|   58.24%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[1][14]/D                      |
[02/04 23:41:27    566s] |   0.000|    0.000|   0.000|    0.000|   58.27%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe22_product_reg[1][14]/D                      |
[02/04 23:41:30    570s] |   0.001|    0.001|   0.000|    0.000|   58.31%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe23_product_reg[0][14]/D                      |
[02/04 23:41:34    573s] |   0.003|    0.003|   0.000|    0.000|   58.38%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[3][11]/D                      |
[02/04 23:41:37    577s] |   0.005|    0.005|   0.000|    0.000|   58.45%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe30_product_reg[3][14]/D                      |
[02/04 23:41:41    581s] |   0.007|    0.007|   0.000|    0.000|   58.54%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe02_product_reg[2][14]/D                      |
[02/04 23:41:46    586s] |   0.009|    0.009|   0.000|    0.000|   58.61%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe33_product_reg[1][13]/D                      |
[02/04 23:41:49    589s] |   0.011|    0.011|   0.000|    0.000|   58.68%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe23_product_reg[1][11]/D                      |
[02/04 23:41:55    595s] |   0.011|    0.011|   0.000|    0.000|   58.80%|   0:00:06.0| 4216.1M|     Setup|  reg2reg| pe32_product_reg[2][11]/D                      |
[02/04 23:41:55    595s] |   0.013|    0.013|   0.000|    0.000|   58.80%|   0:00:00.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[2][12]/D                      |
[02/04 23:41:58    598s] |   0.014|    0.014|   0.000|    0.000|   58.87%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe01_product_reg[0][12]/D                      |
[02/04 23:42:02    602s] |   0.015|    0.015|   0.000|    0.000|   58.97%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe31_product_reg[3][14]/D                      |
[02/04 23:42:03    603s] |   0.017|    0.017|   0.000|    0.000|   58.98%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe01_product_reg[3][13]/D                      |
[02/04 23:42:09    610s] |   0.018|    0.018|   0.000|    0.000|   59.07%|   0:00:06.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[2][12]/D                      |
[02/04 23:42:14    614s] |   0.019|    0.019|   0.000|    0.000|   59.12%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[0][11]/D                      |
[02/04 23:42:18    618s] |   0.020|    0.020|   0.000|    0.000|   59.19%|   0:00:04.0| 4219.4M|     Setup|  reg2reg| pe11_product_reg[3][13]/D                      |
[02/04 23:42:24    624s] |   0.021|    0.021|   0.000|    0.000|   59.25%|   0:00:06.0| 4219.4M|     Setup|  reg2reg| pe14_product_reg[1][14]/D                      |
[02/04 23:42:29    629s] |   0.023|    0.023|   0.000|    0.000|   59.29%|   0:00:05.0| 4219.4M|     Setup|  reg2reg| pe03_product_reg[1][14]/D                      |
[02/04 23:42:35    635s] |   0.024|    0.024|   0.000|    0.000|   59.36%|   0:00:06.0| 4219.4M|     Setup|  reg2reg| pe03_product_reg[3][9]/D                       |
[02/04 23:42:43    643s] |   0.025|    0.025|   0.000|    0.000|   59.41%|   0:00:08.0| 4219.4M|     Setup|  reg2reg| pe04_product_reg[2][14]/D                      |
[02/04 23:42:46    646s] |   0.025|    0.025|   0.000|    0.000|   59.45%|   0:00:03.0| 4219.4M|     Setup|  reg2reg| pe00_product_reg[2][12]/D                      |
[02/04 23:42:46    646s] |   0.025|    0.025|   0.000|    0.000|   59.45%|   0:00:00.0| 4219.4M|     Setup|  reg2reg| pe04_product_reg[2][15]/D                      |
[02/04 23:42:46    646s] |   0.025|    0.025|   0.000|    0.000|   59.45%|   0:00:00.0| 4219.4M|     Setup|  reg2reg| pe04_product_reg[2][15]/D                      |
[02/04 23:42:46    646s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
[02/04 23:42:46    646s] 
[02/04 23:42:46    646s] *** Finish Core Optimize Step (cpu=0:05:07 real=0:05:08 mem=4219.4M) ***
[02/04 23:42:46    646s] 
[02/04 23:42:46    646s] *** Finished Optimize Step Cumulative (cpu=0:05:08 real=0:05:17 mem=4219.4M) ***
[02/04 23:42:46    646s] Deleting 0 temporary hard placement blockage(s).
[02/04 23:42:46    646s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.087|0.000|
|reg2reg   |0.025|0.000|
|HEPG      |0.025|0.000|
|All Paths |0.025|0.000|
+----------+-----+-----+

[02/04 23:42:46    646s] ** GigaOpt Optimizer WNS Slack 0.025 TNS Slack 0.000 Density 59.45
[02/04 23:42:46    646s] Placement Snapshot: Density distribution:
[02/04 23:42:46    646s] [1.00 -  +++]: 4 (0.38%)
[02/04 23:42:46    646s] [0.95 - 1.00]: 1 (0.09%)
[02/04 23:42:46    646s] [0.90 - 0.95]: 3 (0.28%)
[02/04 23:42:46    646s] [0.85 - 0.90]: 5 (0.47%)
[02/04 23:42:46    646s] [0.80 - 0.85]: 9 (0.85%)
[02/04 23:42:46    646s] [0.75 - 0.80]: 9 (0.85%)
[02/04 23:42:46    646s] [0.70 - 0.75]: 11 (1.04%)
[02/04 23:42:46    646s] [0.65 - 0.70]: 28 (2.65%)
[02/04 23:42:46    646s] [0.60 - 0.65]: 38 (3.60%)
[02/04 23:42:46    646s] [0.55 - 0.60]: 93 (8.81%)
[02/04 23:42:46    646s] [0.50 - 0.55]: 110 (10.42%)
[02/04 23:42:46    646s] [0.45 - 0.50]: 211 (19.98%)
[02/04 23:42:46    646s] [0.40 - 0.45]: 157 (14.87%)
[02/04 23:42:46    646s] [0.35 - 0.40]: 141 (13.35%)
[02/04 23:42:46    646s] [0.30 - 0.35]: 99 (9.38%)
[02/04 23:42:46    646s] [0.25 - 0.30]: 68 (6.44%)
[02/04 23:42:46    646s] [0.20 - 0.25]: 36 (3.41%)
[02/04 23:42:46    646s] [0.15 - 0.20]: 18 (1.70%)
[02/04 23:42:46    646s] [0.10 - 0.15]: 10 (0.95%)
[02/04 23:42:46    646s] [0.05 - 0.10]: 4 (0.38%)
[02/04 23:42:46    646s] [0.00 - 0.05]: 1 (0.09%)
[02/04 23:42:46    646s] Begin: Area Reclaim Optimization
[02/04 23:42:46    646s] *** AreaOpt #2 [begin] (WnsOpt #1 / optDesign #1) : totSession cpu/real = 0:10:46.6/0:30:16.8 (0.4), mem = 4219.4M
[02/04 23:42:46    646s] 
[02/04 23:42:46    646s] Active Setup views: Setup 
[02/04 23:42:46    646s] [LDM::Info] TotalInstCnt at InitDesignMc2: 63421
[02/04 23:42:46    646s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4219.4M, EPOCH TIME: 1738692766.648631
[02/04 23:42:46    646s] Found 0 hard placement blockage before merging.
[02/04 23:42:46    646s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4219.4M, EPOCH TIME: 1738692766.648920
[02/04 23:42:46    646s] Reclaim Optimization WNS Slack 0.025  TNS Slack 0.000 Density 59.45
[02/04 23:42:46    646s] +---------+---------+--------+--------+------------+--------+
[02/04 23:42:46    646s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/04 23:42:46    646s] +---------+---------+--------+--------+------------+--------+
[02/04 23:42:46    646s] |   59.45%|        -|   0.025|   0.000|   0:00:00.0| 4219.4M|
[02/04 23:42:46    646s] #optDebug: <stH: 1.7100 MiSeL: 27.5430>
[02/04 23:42:49    649s] |   58.96%|      822|   0.025|   0.000|   0:00:03.0| 4219.4M|
[02/04 23:43:00    660s] |   56.24%|     7134|   0.027|   0.000|   0:00:11.0| 4219.4M|
[02/04 23:43:02    661s] |   56.09%|      493|   0.027|   0.000|   0:00:02.0| 4219.4M|
[02/04 23:43:02    662s] |   56.08%|       13|   0.027|   0.000|   0:00:00.0| 4219.4M|
[02/04 23:43:02    662s] |   56.08%|        1|   0.027|   0.000|   0:00:00.0| 4219.4M|
[02/04 23:43:02    662s] |   56.08%|        0|   0.027|   0.000|   0:00:00.0| 4219.4M|
[02/04 23:43:02    662s] #optDebug: <stH: 1.7100 MiSeL: 27.5430>
[02/04 23:43:02    662s] +---------+---------+--------+--------+------------+--------+
[02/04 23:43:02    662s] Reclaim Optimization End WNS Slack 0.027  TNS Slack 0.000 Density 56.08
[02/04 23:43:02    662s] 
[02/04 23:43:02    662s] ** Summary: Restruct = 0 Buffer Deletion = 626 Declone = 246 Resize = 7556 **
[02/04 23:43:02    662s] --------------------------------------------------------------
[02/04 23:43:02    662s] |                                   | Total     | Sequential |
[02/04 23:43:02    662s] --------------------------------------------------------------
[02/04 23:43:02    662s] | Num insts resized                 |    7098  |     340    |
[02/04 23:43:02    662s] | Num insts undone                  |      83  |       7    |
[02/04 23:43:02    662s] | Num insts Downsized               |    7098  |     340    |
[02/04 23:43:02    662s] | Num insts Samesized               |       0  |       0    |
[02/04 23:43:02    662s] | Num insts Upsized                 |       0  |       0    |
[02/04 23:43:02    662s] | Num multiple commits+uncommits    |     462  |       -    |
[02/04 23:43:02    662s] --------------------------------------------------------------
[02/04 23:43:02    662s] Bottom Preferred Layer:
[02/04 23:43:02    662s] +-----------------+------------+----------+
[02/04 23:43:02    662s] |      Layer      |   OPT_LA   |   Rule   |
[02/04 23:43:02    662s] +-----------------+------------+----------+
[02/04 23:43:02    662s] | Metal8 (z=8)    |         26 | default  |
[02/04 23:43:02    662s] | Metal10 (z=10)  |          1 | default  |
[02/04 23:43:02    662s] +-----------------+------------+----------+
[02/04 23:43:02    662s] Via Pillar Rule:
[02/04 23:43:02    662s]     None
[02/04 23:43:02    662s] Finished writing unified metrics of routing constraints.
[02/04 23:43:02    662s] 
[02/04 23:43:02    662s] Number of times islegalLocAvaiable called = 15291 skipped = 0, called in commitmove = 7641, skipped in commitmove = 0
[02/04 23:43:02    662s] End: Core Area Reclaim Optimization (cpu = 0:00:15.6) (real = 0:00:16.0) **
[02/04 23:43:02    662s] Deleting 0 temporary hard placement blockage(s).
[02/04 23:43:02    662s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 62549
[02/04 23:43:02    662s] *** AreaOpt #2 [finish] (WnsOpt #1 / optDesign #1) : cpu/real = 0:00:15.6/0:00:15.6 (1.0), totSession cpu/real = 0:11:02.2/0:30:32.4 (0.4), mem = 4219.4M
[02/04 23:43:02    662s] 
[02/04 23:43:02    662s] =============================================================================================
[02/04 23:43:02    662s]  Step TAT Report : AreaOpt #2 / WnsOpt #1 / optDesign #1                        23.13-s082_1
[02/04 23:43:02    662s] =============================================================================================
[02/04 23:43:02    662s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:43:02    662s] ---------------------------------------------------------------------------------------------
[02/04 23:43:02    662s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:43:02    662s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:43:02    662s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/04 23:43:02    662s] [ OptimizationStep       ]      1   0:00:00.3  (   1.8 % )     0:00:15.5 /  0:00:15.5    1.0
[02/04 23:43:02    662s] [ OptSingleIteration     ]      6   0:00:00.2  (   1.5 % )     0:00:15.3 /  0:00:15.3    1.0
[02/04 23:43:02    662s] [ OptGetWeight           ]    211   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:43:02    662s] [ OptEval                ]    211   0:00:08.3  (  53.3 % )     0:00:08.3 /  0:00:08.3    1.0
[02/04 23:43:02    662s] [ OptCommit              ]    211   0:00:00.6  (   3.6 % )     0:00:00.6 /  0:00:00.5    0.9
[02/04 23:43:02    662s] [ PostCommitDelayUpdate  ]    232   0:00:00.3  (   2.2 % )     0:00:03.7 /  0:00:03.7    1.0
[02/04 23:43:02    662s] [ IncrDelayCalc          ]    525   0:00:03.4  (  21.4 % )     0:00:03.4 /  0:00:03.2    1.0
[02/04 23:43:02    662s] [ IncrTimingUpdate       ]    120   0:00:02.4  (  15.6 % )     0:00:02.4 /  0:00:02.5    1.0
[02/04 23:43:02    662s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[02/04 23:43:02    662s] ---------------------------------------------------------------------------------------------
[02/04 23:43:02    662s]  AreaOpt #2 TOTAL                   0:00:15.6  ( 100.0 % )     0:00:15.6 /  0:00:15.6    1.0
[02/04 23:43:02    662s] ---------------------------------------------------------------------------------------------
[02/04 23:43:02    662s] End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=4181.39M, totSessionCpu=0:11:02).
[02/04 23:43:02    662s] Placement Snapshot: Density distribution:
[02/04 23:43:02    662s] [1.00 -  +++]: 4 (0.38%)
[02/04 23:43:02    662s] [0.95 - 1.00]: 1 (0.09%)
[02/04 23:43:02    662s] [0.90 - 0.95]: 4 (0.38%)
[02/04 23:43:02    662s] [0.85 - 0.90]: 7 (0.66%)
[02/04 23:43:02    662s] [0.80 - 0.85]: 7 (0.66%)
[02/04 23:43:02    662s] [0.75 - 0.80]: 9 (0.85%)
[02/04 23:43:02    662s] [0.70 - 0.75]: 11 (1.04%)
[02/04 23:43:02    662s] [0.65 - 0.70]: 29 (2.75%)
[02/04 23:43:02    662s] [0.60 - 0.65]: 45 (4.26%)
[02/04 23:43:02    662s] [0.55 - 0.60]: 96 (9.09%)
[02/04 23:43:02    662s] [0.50 - 0.55]: 152 (14.39%)
[02/04 23:43:02    662s] [0.45 - 0.50]: 270 (25.57%)
[02/04 23:43:02    662s] [0.40 - 0.45]: 203 (19.22%)
[02/04 23:43:02    662s] [0.35 - 0.40]: 114 (10.80%)
[02/04 23:43:02    662s] [0.30 - 0.35]: 61 (5.78%)
[02/04 23:43:02    662s] [0.25 - 0.30]: 26 (2.46%)
[02/04 23:43:02    662s] [0.20 - 0.25]: 13 (1.23%)
[02/04 23:43:02    662s] [0.15 - 0.20]: 3 (0.28%)
[02/04 23:43:02    662s] [0.10 - 0.15]: 1 (0.09%)
[02/04 23:43:02    662s] [0.05 - 0.10]: 0 (0.00%)
[02/04 23:43:02    662s] [0.00 - 0.05]: 0 (0.00%)
[02/04 23:43:02    662s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.94434.1
[02/04 23:43:02    662s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4197.4M, EPOCH TIME: 1738692782.321129
[02/04 23:43:02    662s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:62549).
[02/04 23:43:02    662s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:02    662s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:02    662s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:02    662s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.061, REAL:0.061, MEM:4197.4M, EPOCH TIME: 1738692782.381722
[02/04 23:43:02    662s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4197.4M, EPOCH TIME: 1738692782.385888
[02/04 23:43:02    662s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4197.4M, EPOCH TIME: 1738692782.385921
[02/04 23:43:02    662s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4197.4M, EPOCH TIME: 1738692782.398914
[02/04 23:43:02    662s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:02    662s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:02    662s] 
[02/04 23:43:02    662s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:43:02    662s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:43:02    662s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.030, REAL:0.030, MEM:4197.4M, EPOCH TIME: 1738692782.428719
[02/04 23:43:02    662s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4197.4M, EPOCH TIME: 1738692782.428767
[02/04 23:43:02    662s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4197.4M, EPOCH TIME: 1738692782.428840
[02/04 23:43:02    662s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.046, REAL:0.046, MEM:4197.4M, EPOCH TIME: 1738692782.432125
[02/04 23:43:02    662s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.046, REAL:0.046, MEM:4197.4M, EPOCH TIME: 1738692782.432137
[02/04 23:43:02    662s] TDRefine: refinePlace mode is spiral
[02/04 23:43:02    662s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94434.3
[02/04 23:43:02    662s] OPERPROF: Starting Refine-Place at level 1, MEM:4197.4M, EPOCH TIME: 1738692782.432166
[02/04 23:43:02    662s] *** Starting refinePlace (0:11:02 mem=4197.4M) ***
[02/04 23:43:02    662s] Total net bbox length = 8.565e+05 (3.790e+05 4.775e+05) (ext = 4.807e+03)
[02/04 23:43:02    662s] 
[02/04 23:43:02    662s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:43:02    662s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:43:02    662s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:43:02    662s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4197.4M, EPOCH TIME: 1738692782.463001
[02/04 23:43:02    662s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:4197.4M, EPOCH TIME: 1738692782.463978
[02/04 23:43:02    662s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[02/04 23:43:02    662s] Type 'man IMPSP-5140' for more detail.
[02/04 23:43:02    662s] **WARN: (IMPSP-315):	Found 62549 instances insts with no PG Term connections.
[02/04 23:43:02    662s] Type 'man IMPSP-315' for more detail.
[02/04 23:43:02    662s] Set min layer with default ( 2 )
[02/04 23:43:02    662s] Set max layer with default ( 127 )
[02/04 23:43:02    662s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:43:02    662s] Min route layer (adjusted) = 2
[02/04 23:43:02    662s] Max route layer (adjusted) = 11
[02/04 23:43:02    662s] Set min layer with default ( 2 )
[02/04 23:43:02    662s] Set max layer with default ( 127 )
[02/04 23:43:02    662s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:43:02    662s] Min route layer (adjusted) = 2
[02/04 23:43:02    662s] Max route layer (adjusted) = 11
[02/04 23:43:02    662s] 
[02/04 23:43:02    662s] Starting Small incrNP...
[02/04 23:43:02    662s] User Input Parameters:
[02/04 23:43:02    662s] - Congestion Driven    : Off
[02/04 23:43:02    662s] - Timing Driven        : Off
[02/04 23:43:02    662s] - Area-Violation Based : Off
[02/04 23:43:02    662s] - Start Rollback Level : -5
[02/04 23:43:02    662s] - Legalized            : On
[02/04 23:43:02    662s] - Window Based         : Off
[02/04 23:43:02    662s] - eDen incr mode       : Off
[02/04 23:43:02    662s] - Small incr mode      : On
[02/04 23:43:02    662s] 
[02/04 23:43:02    662s] default core: bins with density > 0.750 =  3.67 % ( 40 / 1089 )
[02/04 23:43:02    662s] Density distribution unevenness ratio = 7.671%
[02/04 23:43:02    662s] Density distribution unevenness ratio (U70) = 0.929%
[02/04 23:43:02    662s] Density distribution unevenness ratio (U80) = 0.113%
[02/04 23:43:02    662s] Density distribution unevenness ratio (U90) = 0.006%
[02/04 23:43:02    662s] cost 0.935714, thresh 1.000000
[02/04 23:43:02    662s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4197.4M)
[02/04 23:43:02    662s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/04 23:43:02    662s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4197.4M, EPOCH TIME: 1738692782.479989
[02/04 23:43:02    662s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:4197.4M, EPOCH TIME: 1738692782.480982
[02/04 23:43:02    662s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4197.4M, EPOCH TIME: 1738692782.480998
[02/04 23:43:02    662s] Starting refinePlace ...
[02/04 23:43:02    662s] Set min layer with default ( 2 )
[02/04 23:43:02    662s] Set max layer with default ( 127 )
[02/04 23:43:02    662s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:43:02    662s] Min route layer (adjusted) = 2
[02/04 23:43:02    662s] Max route layer (adjusted) = 11
[02/04 23:43:02    662s] One DDP V2 for no tweak run.
[02/04 23:43:02    662s] Set min layer with default ( 2 )
[02/04 23:43:02    662s] Set max layer with default ( 127 )
[02/04 23:43:02    662s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:43:02    662s] Min route layer (adjusted) = 2
[02/04 23:43:02    662s] Max route layer (adjusted) = 11
[02/04 23:43:02    662s] DDP initSite1 nrRow 324 nrJob 324
[02/04 23:43:02    662s] DDP markSite nrRow 324 nrJob 324
[02/04 23:43:02    662s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/04 23:43:02    662s] ** Cut row section cpu time 0:00:00.0.
[02/04 23:43:02    662s]  ** Cut row section real time 0:00:00.0.
[02/04 23:43:02    662s]    Spread Effort: high, pre-route mode, useDDP on.
[02/04 23:43:02    662s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=4210.2MB) @(0:11:02 - 0:11:03).
[02/04 23:43:02    662s] Move report: preRPlace moves 11292 insts, mean move: 0.79 um, max move: 6.42 um 
[02/04 23:43:02    662s] 	Max move on inst (FE_OCPC2797_ifm_buf41_7): (196.00, 156.94) --> (193.00, 160.36)
[02/04 23:43:02    662s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: BUFX16
[02/04 23:43:02    662s] wireLenOptFixPriorityInst 0 inst fixed
[02/04 23:43:02    662s] 
[02/04 23:43:02    662s]  === Spiral for Logical I: (movable: 52505) ===
[02/04 23:43:02    662s] 
[02/04 23:43:02    662s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[02/04 23:43:03    663s] 
[02/04 23:43:03    663s]  Info: 0 filler has been deleted!
[02/04 23:43:03    663s] Move report: legalization moves 734 insts, mean move: 1.40 um, max move: 8.75 um spiral
[02/04 23:43:03    663s] 	Max move on inst (FE_OCPC2555_FE_OFN10856_wgt_buf12_7): (291.80, 411.73) --> (291.60, 403.18)
[02/04 23:43:03    663s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[02/04 23:43:03    663s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/04 23:43:03    663s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=4194.2MB) @(0:11:03 - 0:11:03).
[02/04 23:43:03    663s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:43:03    663s] Move report: Detail placement moves 11845 insts, mean move: 0.83 um, max move: 8.75 um 
[02/04 23:43:03    663s] 	Max move on inst (FE_OCPC2555_FE_OFN10856_wgt_buf12_7): (291.80, 411.73) --> (291.60, 403.18)
[02/04 23:43:03    663s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4194.2MB
[02/04 23:43:03    663s] Statistics of distance of Instance movement in refine placement:
[02/04 23:43:03    663s]   maximum (X+Y) =         8.75 um
[02/04 23:43:03    663s]   inst (FE_OCPC2555_FE_OFN10856_wgt_buf12_7) with max move: (291.8, 411.73) -> (291.6, 403.18)
[02/04 23:43:03    663s]   mean    (X+Y) =         0.83 um
[02/04 23:43:03    663s] Summary Report:
[02/04 23:43:03    663s] Instances move: 11845 (out of 52505 movable)
[02/04 23:43:03    663s] Instances flipped: 0
[02/04 23:43:03    663s] Mean displacement: 0.83 um
[02/04 23:43:03    663s] Max displacement: 8.75 um (Instance: FE_OCPC2555_FE_OFN10856_wgt_buf12_7) (291.8, 411.73) -> (291.6, 403.18)
[02/04 23:43:03    663s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[02/04 23:43:03    663s] 	Violation at original loc: Overlapping with other instance
[02/04 23:43:03    663s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/04 23:43:03    663s] Total instances moved : 11845
[02/04 23:43:03    663s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.752, REAL:0.749, MEM:4194.2M, EPOCH TIME: 1738692783.230354
[02/04 23:43:03    663s] Total net bbox length = 8.643e+05 (3.843e+05 4.800e+05) (ext = 4.809e+03)
[02/04 23:43:03    663s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 4194.2MB
[02/04 23:43:03    663s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=4194.2MB) @(0:11:02 - 0:11:03).
[02/04 23:43:03    663s] *** Finished refinePlace (0:11:03 mem=4194.2M) ***
[02/04 23:43:03    663s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94434.3
[02/04 23:43:03    663s] OPERPROF: Finished Refine-Place at level 1, CPU:0.816, REAL:0.813, MEM:4194.2M, EPOCH TIME: 1738692783.245554
[02/04 23:43:03    663s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4194.2M, EPOCH TIME: 1738692783.360223
[02/04 23:43:03    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:62549).
[02/04 23:43:03    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:03    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:03    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:03    663s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.061, REAL:0.061, MEM:4194.2M, EPOCH TIME: 1738692783.421128
[02/04 23:43:03    663s] *** maximum move = 8.75 um ***
[02/04 23:43:03    663s] *** Finished re-routing un-routed nets (4194.2M) ***
[02/04 23:43:03    663s] OPERPROF: Starting DPlace-Init at level 1, MEM:4194.2M, EPOCH TIME: 1738692783.448778
[02/04 23:43:03    663s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4194.2M, EPOCH TIME: 1738692783.461414
[02/04 23:43:03    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:03    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:03    663s] 
[02/04 23:43:03    663s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:43:03    663s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:43:03    663s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.027, REAL:0.027, MEM:4194.2M, EPOCH TIME: 1738692783.488786
[02/04 23:43:03    663s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4194.2M, EPOCH TIME: 1738692783.488834
[02/04 23:43:03    663s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4194.2M, EPOCH TIME: 1738692783.488908
[02/04 23:43:03    663s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.043, REAL:0.043, MEM:4194.2M, EPOCH TIME: 1738692783.492010
[02/04 23:43:03    663s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:43:03    663s] 
[02/04 23:43:03    663s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=4194.2M) ***
[02/04 23:43:03    663s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.94434.1
[02/04 23:43:03    663s] ** GigaOpt Optimizer WNS Slack 0.027 TNS Slack 0.000 Density 56.08
[02/04 23:43:03    663s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.087|0.000|
|reg2reg   |0.027|0.000|
|HEPG      |0.027|0.000|
|All Paths |0.027|0.000|
+----------+-----+-----+

[02/04 23:43:03    663s] Bottom Preferred Layer:
[02/04 23:43:03    663s] +-----------------+------------+----------+
[02/04 23:43:03    663s] |      Layer      |   OPT_LA   |   Rule   |
[02/04 23:43:03    663s] +-----------------+------------+----------+
[02/04 23:43:03    663s] | Metal8 (z=8)    |         26 | default  |
[02/04 23:43:03    663s] | Metal10 (z=10)  |          1 | default  |
[02/04 23:43:03    663s] +-----------------+------------+----------+
[02/04 23:43:03    663s] Via Pillar Rule:
[02/04 23:43:03    663s]     None
[02/04 23:43:03    663s] Finished writing unified metrics of routing constraints.
[02/04 23:43:03    663s] 
[02/04 23:43:03    663s] *** Finish post-CTS Setup Fixing (cpu=0:05:25 real=0:05:34 mem=4194.2M) ***
[02/04 23:43:03    663s] 
[02/04 23:43:03    663s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.94434.1
[02/04 23:43:03    663s] Total-nets :: 54997, Stn-nets :: 13926, ratio :: 25.3214 %, Total-len 1.00796e+06, Stn-len 229487
[02/04 23:43:03    663s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 62549
[02/04 23:43:03    663s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4194.2M, EPOCH TIME: 1738692783.780214
[02/04 23:43:03    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:43:03    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:03    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:03    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:03    663s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.054, REAL:0.054, MEM:4194.2M, EPOCH TIME: 1738692783.834619
[02/04 23:43:03    663s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94434.7
[02/04 23:43:03    663s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:05:27.1/0:05:36.7 (1.0), totSession cpu/real = 0:11:03.8/0:30:33.9 (0.4), mem = 4194.2M
[02/04 23:43:03    663s] 
[02/04 23:43:03    663s] =============================================================================================
[02/04 23:43:03    663s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     23.13-s082_1
[02/04 23:43:03    663s] =============================================================================================
[02/04 23:43:03    663s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:43:03    663s] ---------------------------------------------------------------------------------------------
[02/04 23:43:03    663s] [ AreaOpt                ]      1   0:00:15.6  (   4.6 % )     0:00:15.6 /  0:00:15.6    1.0
[02/04 23:43:03    663s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:43:03    663s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   0.3 % )     0:00:01.1 /  0:00:01.1    1.0
[02/04 23:43:03    663s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:43:03    663s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/04 23:43:03    663s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[02/04 23:43:03    663s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:43:03    663s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:43:03    663s] [ TransformInit          ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/04 23:43:03    663s] [ OptimizationStep       ]      1   0:00:09.2  (   2.7 % )     0:05:17.1 /  0:05:07.6    1.0
[02/04 23:43:03    663s] [ OptSingleIteration     ]     99   0:00:00.3  (   0.1 % )     0:05:07.9 /  0:05:07.4    1.0
[02/04 23:43:03    663s] [ OptGetWeight           ]     99   0:00:01.3  (   0.4 % )     0:00:01.3 /  0:00:01.3    1.0
[02/04 23:43:03    663s] [ OptEval                ]     99   0:04:45.9  (  84.9 % )     0:04:45.9 /  0:04:45.4    1.0
[02/04 23:43:03    663s] [ OptCommit              ]     99   0:00:02.2  (   0.6 % )     0:00:02.2 /  0:00:02.2    1.0
[02/04 23:43:03    663s] [ PostCommitDelayUpdate  ]     99   0:00:00.5  (   0.2 % )     0:00:07.4 /  0:00:07.4    1.0
[02/04 23:43:03    663s] [ IncrDelayCalc          ]    985   0:00:06.9  (   2.0 % )     0:00:06.9 /  0:00:06.9    1.0
[02/04 23:43:03    663s] [ SetupOptGetWorkingSet  ]    234   0:00:01.2  (   0.3 % )     0:00:01.2 /  0:00:01.1    1.0
[02/04 23:43:03    663s] [ SetupOptGetActiveNode  ]    234   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:43:03    663s] [ SetupOptSlackGraph     ]     99   0:00:01.3  (   0.4 % )     0:00:01.3 /  0:00:01.3    1.0
[02/04 23:43:03    663s] [ RefinePlace            ]      1   0:00:01.3  (   0.4 % )     0:00:01.3 /  0:00:01.3    1.0
[02/04 23:43:03    663s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/04 23:43:03    663s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[02/04 23:43:03    663s] [ IncrTimingUpdate       ]    105   0:00:08.4  (   2.5 % )     0:00:08.4 /  0:00:08.3    1.0
[02/04 23:43:03    663s] [ MISC                   ]          0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[02/04 23:43:03    663s] ---------------------------------------------------------------------------------------------
[02/04 23:43:03    663s]  WnsOpt #1 TOTAL                    0:05:36.7  ( 100.0 % )     0:05:36.7 /  0:05:27.1    1.0
[02/04 23:43:03    663s] ---------------------------------------------------------------------------------------------
[02/04 23:43:03    663s] Begin: Collecting metrics
[02/04 23:43:03    663s] 
	GigaOpt Setup Optimization summary:
[02/04 23:43:03    663s] 
	 -------------------------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | Layer-OPT        |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Metal10 | Metal8 |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+---------+--------|
	| init_wns_pass_0  |    -0.220 |   -0.220 |       -66 |      -66 |       54.94 | 0:00:02  |        4086 |         |        |
	| wns_pass_0       |     0.025 |    0.025 |         0 |        0 |       59.45 | 0:05:17  |        4219 |         |        |
	| reclaim_area_0   |     0.027 |    0.027 |         0 |        0 |       56.08 | 0:00:16  |        4181 |       1 |     26 |
	| legalization_0   |     0.027 |    0.027 |         0 |        0 |       56.08 | 0:00:01  |        4194 |         |        |
	| end_setup_fixing |     0.027 |    0.027 |         0 |        0 |       56.08 | 0:00:00  |        4194 |         |        |
	 -------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:43:03    663s] 
[02/04 23:43:03    663s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       | Layer-OPT        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap | Metal10 | Metal8 |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----+---------+--------|
| initial_summary         |    -1.068 |   -1.068 |           |     -769 |       71.03 | 0:00:04  |        3876 |    8 |   0 |         |        |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        3872 |      |     |         |        |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3899 |      |     |         |        |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3899 |      |     |         |        |
| drv_fixing              |    -1.025 |   -1.025 |      -549 |    -1623 |       71.14 | 0:00:07  |        3943 |    0 |   0 |         |        |
| global_opt              |           |   -0.303 |           |     -130 |       71.31 | 0:01:06  |        4030 |      |     |         |        |
| area_reclaiming         |    -0.220 |   -0.220 |       -66 |      -66 |       54.94 | 0:01:02  |        4028 |      |     |         |        |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       56.08 | 0:05:36  |        4219 |      |     |       1 |     26 |
 ---------------------------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:43:03    663s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3598.6M, current mem=3515.7M)

[02/04 23:43:03    663s] End: Collecting metrics
[02/04 23:43:03    663s] End: GigaOpt Optimization in WNS mode
[02/04 23:43:03    663s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/04 23:43:03    663s] Deleting Lib Analyzer.
[02/04 23:43:03    663s] **INFO: Flow update: Design timing is met.
[02/04 23:43:03    663s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[02/04 23:43:04    663s] Info: 1 clock net  excluded from IPO operation.
[02/04 23:43:04    663s] ### Creating LA Mngr. totSessionCpu=0:11:04 mem=4089.2M
[02/04 23:43:04    663s] ### Creating LA Mngr, finished. totSessionCpu=0:11:04 mem=4089.2M
[02/04 23:43:04    663s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/04 23:43:04    664s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4147.4M, EPOCH TIME: 1738692784.037275
[02/04 23:43:04    664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:04    664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:04    664s] 
[02/04 23:43:04    664s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:43:04    664s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:43:04    664s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.026, REAL:0.026, MEM:4147.4M, EPOCH TIME: 1738692784.063773
[02/04 23:43:04    664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:43:04    664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:04    664s] [oiPhyDebug] optDemand 705094560000.00, spDemand 677614176000.00.
[02/04 23:43:04    664s] [LDM::Info] TotalInstCnt at InitDesignMc1: 62549
[02/04 23:43:04    664s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/04 23:43:04    664s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:11:04 mem=4147.4M
[02/04 23:43:04    664s] OPERPROF: Starting DPlace-Init at level 1, MEM:4147.4M, EPOCH TIME: 1738692784.074393
[02/04 23:43:04    664s] Processing tracks to init pin-track alignment.
[02/04 23:43:04    664s] z: 2, totalTracks: 1
[02/04 23:43:04    664s] z: 4, totalTracks: 1
[02/04 23:43:04    664s] z: 6, totalTracks: 1
[02/04 23:43:04    664s] z: 8, totalTracks: 1
[02/04 23:43:04    664s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:43:04    664s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4147.4M, EPOCH TIME: 1738692784.086854
[02/04 23:43:04    664s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:04    664s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:04    664s] 
[02/04 23:43:04    664s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:43:04    664s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:43:04    664s] 
[02/04 23:43:04    664s]  Skipping Bad Lib Cell Checking (CMU) !
[02/04 23:43:04    664s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.026, REAL:0.026, MEM:4147.4M, EPOCH TIME: 1738692784.113350
[02/04 23:43:04    664s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4147.4M, EPOCH TIME: 1738692784.113390
[02/04 23:43:04    664s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4147.4M, EPOCH TIME: 1738692784.113458
[02/04 23:43:04    664s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4147.4MB).
[02/04 23:43:04    664s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:4147.4M, EPOCH TIME: 1738692784.116517
[02/04 23:43:04    664s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:43:04    664s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 62549
[02/04 23:43:04    664s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:11:04 mem=4147.4M
[02/04 23:43:04    664s] Begin: Area Reclaim Optimization
[02/04 23:43:04    664s] *** AreaOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:11:04.2/0:30:34.4 (0.4), mem = 4147.4M
[02/04 23:43:04    664s] 
[02/04 23:43:04    664s] Creating Lib Analyzer ...
[02/04 23:43:04    664s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/04 23:43:04    664s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 CLKINVX16)
[02/04 23:43:04    664s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/04 23:43:04    664s] 
[02/04 23:43:04    664s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:43:04    664s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:05 mem=4151.4M
[02/04 23:43:04    664s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:05 mem=4151.4M
[02/04 23:43:04    664s] Creating Lib Analyzer, finished. 
[02/04 23:43:04    664s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94434.8
[02/04 23:43:04    664s] 
[02/04 23:43:04    664s] Active Setup views: Setup 
[02/04 23:43:04    664s] [LDM::Info] TotalInstCnt at InitDesignMc2: 62549
[02/04 23:43:04    664s] ### Creating RouteCongInterface, started
[02/04 23:43:04    664s] 
[02/04 23:43:04    664s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[02/04 23:43:04    664s] 
[02/04 23:43:04    664s] #optDebug: {0, 1.000}
[02/04 23:43:04    664s] ### Creating RouteCongInterface, finished
[02/04 23:43:04    664s] {MG pre T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:43:04    664s] {MG pre T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:43:04    664s] {MG pre T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:43:04    664s] {MG pre T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:43:04    664s] {MG post T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:43:04    664s] {MG post T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:43:04    664s] {MG post T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:43:04    664s] {MG post T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:43:04    664s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4151.4M, EPOCH TIME: 1738692784.948056
[02/04 23:43:04    664s] Found 0 hard placement blockage before merging.
[02/04 23:43:04    664s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.001, MEM:4151.4M, EPOCH TIME: 1738692784.948557
[02/04 23:43:05    665s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 56.08
[02/04 23:43:05    665s] +---------+---------+--------+--------+------------+--------+
[02/04 23:43:05    665s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/04 23:43:05    665s] +---------+---------+--------+--------+------------+--------+
[02/04 23:43:05    665s] |   56.08%|        -|   0.000|   0.000|   0:00:00.0| 4151.4M|
[02/04 23:43:05    665s] #optDebug: <stH: 1.7100 MiSeL: 27.5430>
[02/04 23:43:28    688s] |   54.83%|     2530|  -0.002|  -0.014|   0:00:23.0| 4238.7M|
[02/04 23:43:28    688s] #optDebug: <stH: 1.7100 MiSeL: 27.5430>
[02/04 23:43:28    688s] +---------+---------+--------+--------+------------+--------+
[02/04 23:43:28    688s] Reclaim Optimization End WNS Slack -0.002  TNS Slack -0.014 Density 54.83
[02/04 23:43:28    688s] 
[02/04 23:43:28    688s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/04 23:43:28    688s] --------------------------------------------------------------
[02/04 23:43:28    688s] |                                   | Total     | Sequential |
[02/04 23:43:28    688s] --------------------------------------------------------------
[02/04 23:43:28    688s] | Num insts resized                 |       0  |       0    |
[02/04 23:43:28    688s] | Num insts undone                  |       0  |       0    |
[02/04 23:43:28    688s] | Num insts Downsized               |       0  |       0    |
[02/04 23:43:28    688s] | Num insts Samesized               |       0  |       0    |
[02/04 23:43:28    688s] | Num insts Upsized                 |       0  |       0    |
[02/04 23:43:28    688s] | Num multiple commits+uncommits    |       0  |       -    |
[02/04 23:43:28    688s] --------------------------------------------------------------
[02/04 23:43:28    688s] Bottom Preferred Layer:
[02/04 23:43:28    688s] +-----------------+------------+----------+
[02/04 23:43:28    688s] |      Layer      |   OPT_LA   |   Rule   |
[02/04 23:43:28    688s] +-----------------+------------+----------+
[02/04 23:43:28    688s] | Metal8 (z=8)    |         24 | default  |
[02/04 23:43:28    688s] | Metal10 (z=10)  |          1 | default  |
[02/04 23:43:28    688s] +-----------------+------------+----------+
[02/04 23:43:28    688s] Via Pillar Rule:
[02/04 23:43:28    688s]     None
[02/04 23:43:28    688s] Finished writing unified metrics of routing constraints.
[02/04 23:43:28    688s] 
[02/04 23:43:28    688s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/04 23:43:28    688s] End: Core Area Reclaim Optimization (cpu = 0:00:24.4) (real = 0:00:24.0) **
[02/04 23:43:28    688s] Deleting 0 temporary hard placement blockage(s).
[02/04 23:43:28    688s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 61512
[02/04 23:43:28    688s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94434.8
[02/04 23:43:28    688s] *** AreaOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:24.4/0:00:24.4 (1.0), totSession cpu/real = 0:11:28.6/0:30:58.8 (0.4), mem = 4238.7M
[02/04 23:43:28    688s] 
[02/04 23:43:28    688s] =============================================================================================
[02/04 23:43:28    688s]  Step TAT Report : AreaOpt #3 / optDesign #1                                    23.13-s082_1
[02/04 23:43:28    688s] =============================================================================================
[02/04 23:43:28    688s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:43:28    688s] ---------------------------------------------------------------------------------------------
[02/04 23:43:28    688s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[02/04 23:43:28    688s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   2.1 % )     0:00:00.5 /  0:00:00.5    1.0
[02/04 23:43:28    688s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:43:28    688s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/04 23:43:28    688s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[02/04 23:43:28    688s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:43:28    688s] [ OptimizationStep       ]      1   0:00:00.2  (   0.9 % )     0:00:23.6 /  0:00:23.6    1.0
[02/04 23:43:28    688s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:23.4 /  0:00:23.3    1.0
[02/04 23:43:28    688s] [ OptGetWeight           ]     29   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:43:28    688s] [ OptEval                ]     29   0:00:19.5  (  79.7 % )     0:00:19.5 /  0:00:19.4    1.0
[02/04 23:43:28    688s] [ OptCommit              ]     29   0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:00.5    1.0
[02/04 23:43:28    688s] [ PostCommitDelayUpdate  ]     29   0:00:00.2  (   0.8 % )     0:00:01.7 /  0:00:01.7    1.0
[02/04 23:43:28    688s] [ IncrDelayCalc          ]    163   0:00:01.5  (   6.1 % )     0:00:01.5 /  0:00:01.6    1.0
[02/04 23:43:28    688s] [ IncrTimingUpdate       ]     30   0:00:01.7  (   6.9 % )     0:00:01.7 /  0:00:01.7    1.0
[02/04 23:43:28    688s] [ MISC                   ]          0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[02/04 23:43:28    688s] ---------------------------------------------------------------------------------------------
[02/04 23:43:28    688s]  AreaOpt #3 TOTAL                   0:00:24.4  ( 100.0 % )     0:00:24.4 /  0:00:24.4    1.0
[02/04 23:43:28    688s] ---------------------------------------------------------------------------------------------
[02/04 23:43:28    688s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 61512
[02/04 23:43:28    688s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4238.7M, EPOCH TIME: 1738692808.684394
[02/04 23:43:28    688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:61512).
[02/04 23:43:28    688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:28    688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:28    688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:28    688s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.062, REAL:0.062, MEM:4238.7M, EPOCH TIME: 1738692808.746322
[02/04 23:43:28    688s] End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:24, mem=4092.69M, totSessionCpu=0:11:29).
[02/04 23:43:28    688s] Begin: Collecting metrics
[02/04 23:43:28    688s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       | Layer-OPT        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap | Metal10 | Metal8 |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----+---------+--------|
| initial_summary         |    -1.068 |   -1.068 |           |     -769 |       71.03 | 0:00:04  |        3876 |    8 |   0 |         |        |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        3872 |      |     |         |        |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3899 |      |     |         |        |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3899 |      |     |         |        |
| drv_fixing              |    -1.025 |   -1.025 |      -549 |    -1623 |       71.14 | 0:00:07  |        3943 |    0 |   0 |         |        |
| global_opt              |           |   -0.303 |           |     -130 |       71.31 | 0:01:06  |        4030 |      |     |         |        |
| area_reclaiming         |    -0.220 |   -0.220 |       -66 |      -66 |       54.94 | 0:01:02  |        4028 |      |     |         |        |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       56.08 | 0:05:36  |        4219 |      |     |       1 |     26 |
| area_reclaiming_2       |    -0.002 |   -0.002 |        -0 |       -0 |       54.83 | 0:00:25  |        4093 |      |     |       1 |     24 |
 ---------------------------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:43:28    688s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3576.6M, current mem=3517.4M)

[02/04 23:43:28    688s] End: Collecting metrics
[02/04 23:43:28    688s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[02/04 23:43:28    688s] Info: 1 clock net  excluded from IPO operation.
[02/04 23:43:28    688s] ### Creating LA Mngr. totSessionCpu=0:11:29 mem=4092.7M
[02/04 23:43:28    688s] ### Creating LA Mngr, finished. totSessionCpu=0:11:29 mem=4092.7M
[02/04 23:43:28    688s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4150.8M, EPOCH TIME: 1738692808.897369
[02/04 23:43:28    688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:28    688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:28    688s] 
[02/04 23:43:28    688s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:43:28    688s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:43:28    688s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.028, REAL:0.028, MEM:4150.8M, EPOCH TIME: 1738692808.925536
[02/04 23:43:28    688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:43:28    688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:28    688s] [oiPhyDebug] optDemand 689937120000.00, spDemand 662456736000.00.
[02/04 23:43:28    688s] [LDM::Info] TotalInstCnt at InitDesignMc1: 61512
[02/04 23:43:28    688s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/04 23:43:28    688s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:11:29 mem=4150.8M
[02/04 23:43:28    688s] OPERPROF: Starting DPlace-Init at level 1, MEM:4150.8M, EPOCH TIME: 1738692808.937029
[02/04 23:43:28    688s] Processing tracks to init pin-track alignment.
[02/04 23:43:28    688s] z: 2, totalTracks: 1
[02/04 23:43:28    688s] z: 4, totalTracks: 1
[02/04 23:43:28    688s] z: 6, totalTracks: 1
[02/04 23:43:28    688s] z: 8, totalTracks: 1
[02/04 23:43:28    688s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:43:28    688s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4150.8M, EPOCH TIME: 1738692808.950620
[02/04 23:43:28    688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:28    688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:28    688s] 
[02/04 23:43:28    688s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:43:28    688s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:43:28    688s] 
[02/04 23:43:28    688s]  Skipping Bad Lib Cell Checking (CMU) !
[02/04 23:43:28    688s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.027, REAL:0.027, MEM:4150.8M, EPOCH TIME: 1738692808.977874
[02/04 23:43:28    688s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4150.8M, EPOCH TIME: 1738692808.977917
[02/04 23:43:28    688s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4150.8M, EPOCH TIME: 1738692808.977946
[02/04 23:43:28    688s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4150.8MB).
[02/04 23:43:28    688s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.044, MEM:4150.8M, EPOCH TIME: 1738692808.981131
[02/04 23:43:29    688s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:43:29    689s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 61512
[02/04 23:43:29    689s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:11:29 mem=4150.8M
[02/04 23:43:29    689s] Begin: Area Reclaim Optimization
[02/04 23:43:29    689s] *** AreaOpt #4 [begin] (optDesign #1) : totSession cpu/real = 0:11:29.1/0:30:59.2 (0.4), mem = 4150.8M
[02/04 23:43:29    689s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94434.9
[02/04 23:43:29    689s] 
[02/04 23:43:29    689s] Active Setup views: Setup 
[02/04 23:43:29    689s] [LDM::Info] TotalInstCnt at InitDesignMc2: 61512
[02/04 23:43:29    689s] ### Creating RouteCongInterface, started
[02/04 23:43:29    689s] 
[02/04 23:43:29    689s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/04 23:43:29    689s] 
[02/04 23:43:29    689s] #optDebug: {0, 1.000}
[02/04 23:43:29    689s] ### Creating RouteCongInterface, finished
[02/04 23:43:29    689s] {MG pre T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:43:29    689s] {MG pre T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:43:29    689s] {MG pre T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:43:29    689s] {MG pre T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:43:29    689s] {MG post T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:43:29    689s] {MG post T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:43:29    689s] {MG post T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:43:29    689s] {MG post T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:43:29    689s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4150.8M, EPOCH TIME: 1738692809.317415
[02/04 23:43:29    689s] Found 0 hard placement blockage before merging.
[02/04 23:43:29    689s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4150.8M, EPOCH TIME: 1738692809.317923
[02/04 23:43:29    689s] Reclaim Optimization WNS Slack -0.002  TNS Slack -0.014 Density 54.83
[02/04 23:43:29    689s] +---------+---------+--------+--------+------------+--------+
[02/04 23:43:29    689s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/04 23:43:29    689s] +---------+---------+--------+--------+------------+--------+
[02/04 23:43:29    689s] |   54.83%|        -|  -0.002|  -0.014|   0:00:00.0| 4150.8M|
[02/04 23:43:31    691s] |   54.82%|       31|  -0.002|  -0.014|   0:00:02.0| 4177.8M|
[02/04 23:43:31    691s] #optDebug: <stH: 1.7100 MiSeL: 27.5430>
[02/04 23:43:31    691s] |   54.82%|        4|  -0.002|  -0.014|   0:00:00.0| 4177.8M|
[02/04 23:43:32    692s] |   54.81%|       30|  -0.002|  -0.014|   0:00:01.0| 4177.8M|
[02/04 23:43:38    698s] |   54.20%|     1784|  -0.002|  -0.007|   0:00:06.0| 4177.8M|
[02/04 23:43:39    699s] |   54.16%|      120|  -0.002|  -0.007|   0:00:01.0| 4177.8M|
[02/04 23:43:39    699s] |   54.16%|       13|  -0.002|  -0.007|   0:00:00.0| 4177.8M|
[02/04 23:43:39    699s] |   54.16%|        2|  -0.002|  -0.007|   0:00:00.0| 4177.8M|
[02/04 23:43:39    699s] |   54.16%|        0|  -0.002|  -0.007|   0:00:00.0| 4177.8M|
[02/04 23:43:39    699s] #optDebug: <stH: 1.7100 MiSeL: 27.5430>
[02/04 23:43:39    699s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[02/04 23:43:39    699s] |   54.16%|        5|  -0.009|  -0.021|   0:00:00.0| 4177.8M|
[02/04 23:43:40    699s] +---------+---------+--------+--------+------------+--------+
[02/04 23:43:40    699s] Reclaim Optimization End WNS Slack -0.009  TNS Slack -0.021 Density 54.16
[02/04 23:43:40    699s] 
[02/04 23:43:40    699s] ** Summary: Restruct = 31 Buffer Deletion = 8 Declone = 22 Resize = 1641 **
[02/04 23:43:40    699s] --------------------------------------------------------------
[02/04 23:43:40    699s] |                                   | Total     | Sequential |
[02/04 23:43:40    699s] --------------------------------------------------------------
[02/04 23:43:40    699s] | Num insts resized                 |    1576  |     150    |
[02/04 23:43:40    699s] | Num insts undone                  |     278  |      16    |
[02/04 23:43:40    699s] | Num insts Downsized               |    1576  |     150    |
[02/04 23:43:40    699s] | Num insts Samesized               |       0  |       0    |
[02/04 23:43:40    699s] | Num insts Upsized                 |       0  |       0    |
[02/04 23:43:40    699s] | Num multiple commits+uncommits    |      65  |       -    |
[02/04 23:43:40    699s] --------------------------------------------------------------
[02/04 23:43:40    699s] Bottom Preferred Layer:
[02/04 23:43:40    699s] +---------------+------------+----------+
[02/04 23:43:40    699s] |     Layer     |   OPT_LA   |   Rule   |
[02/04 23:43:40    699s] +---------------+------------+----------+
[02/04 23:43:40    699s] | Metal8 (z=8)  |         16 | default  |
[02/04 23:43:40    699s] +---------------+------------+----------+
[02/04 23:43:40    699s] Via Pillar Rule:
[02/04 23:43:40    699s]     None
[02/04 23:43:40    699s] Finished writing unified metrics of routing constraints.
[02/04 23:43:40    699s] 
[02/04 23:43:40    699s] Number of times islegalLocAvaiable called = 4048 skipped = 0, called in commitmove = 1919, skipped in commitmove = 0
[02/04 23:43:40    699s] End: Core Area Reclaim Optimization (cpu = 0:00:10.9) (real = 0:00:11.0) **
[02/04 23:43:40    699s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4193.8M, EPOCH TIME: 1738692820.019744
[02/04 23:43:40    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:61480).
[02/04 23:43:40    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:40    700s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:40    700s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:40    700s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.062, REAL:0.062, MEM:4193.8M, EPOCH TIME: 1738692820.081507
[02/04 23:43:40    700s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4193.8M, EPOCH TIME: 1738692820.087324
[02/04 23:43:40    700s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4193.8M, EPOCH TIME: 1738692820.087366
[02/04 23:43:40    700s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4193.8M, EPOCH TIME: 1738692820.101206
[02/04 23:43:40    700s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:40    700s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:40    700s] 
[02/04 23:43:40    700s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:43:40    700s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:43:40    700s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.031, REAL:0.031, MEM:4193.8M, EPOCH TIME: 1738692820.132058
[02/04 23:43:40    700s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4193.8M, EPOCH TIME: 1738692820.132104
[02/04 23:43:40    700s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4193.8M, EPOCH TIME: 1738692820.132269
[02/04 23:43:40    700s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4193.8M, EPOCH TIME: 1738692820.135751
[02/04 23:43:40    700s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4193.8M, EPOCH TIME: 1738692820.136175
[02/04 23:43:40    700s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.049, REAL:0.049, MEM:4193.8M, EPOCH TIME: 1738692820.136210
[02/04 23:43:40    700s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.049, REAL:0.049, MEM:4193.8M, EPOCH TIME: 1738692820.136219
[02/04 23:43:40    700s] TDRefine: refinePlace mode is spiral
[02/04 23:43:40    700s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94434.4
[02/04 23:43:40    700s] OPERPROF: Starting Refine-Place at level 1, MEM:4193.8M, EPOCH TIME: 1738692820.136248
[02/04 23:43:40    700s] *** Starting refinePlace (0:11:40 mem=4193.8M) ***
[02/04 23:43:40    700s] Total net bbox length = 8.592e+05 (3.808e+05 4.784e+05) (ext = 4.833e+03)
[02/04 23:43:40    700s] 
[02/04 23:43:40    700s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:43:40    700s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:43:40    700s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:43:40    700s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4193.8M, EPOCH TIME: 1738692820.168781
[02/04 23:43:40    700s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:4193.8M, EPOCH TIME: 1738692820.169813
[02/04 23:43:40    700s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[02/04 23:43:40    700s] Type 'man IMPSP-5140' for more detail.
[02/04 23:43:40    700s] **WARN: (IMPSP-315):	Found 61480 instances insts with no PG Term connections.
[02/04 23:43:40    700s] Type 'man IMPSP-315' for more detail.
[02/04 23:43:40    700s] Set min layer with default ( 2 )
[02/04 23:43:40    700s] Set max layer with default ( 127 )
[02/04 23:43:40    700s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:43:40    700s] Min route layer (adjusted) = 2
[02/04 23:43:40    700s] Max route layer (adjusted) = 11
[02/04 23:43:40    700s] Set min layer with default ( 2 )
[02/04 23:43:40    700s] Set max layer with default ( 127 )
[02/04 23:43:40    700s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:43:40    700s] Min route layer (adjusted) = 2
[02/04 23:43:40    700s] Max route layer (adjusted) = 11
[02/04 23:43:40    700s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4193.8M, EPOCH TIME: 1738692820.174717
[02/04 23:43:40    700s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:4193.8M, EPOCH TIME: 1738692820.175733
[02/04 23:43:40    700s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4193.8M, EPOCH TIME: 1738692820.175749
[02/04 23:43:40    700s] Starting refinePlace ...
[02/04 23:43:40    700s] Set min layer with default ( 2 )
[02/04 23:43:40    700s] Set max layer with default ( 127 )
[02/04 23:43:40    700s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:43:40    700s] Min route layer (adjusted) = 2
[02/04 23:43:40    700s] Max route layer (adjusted) = 11
[02/04 23:43:40    700s] One DDP V2 for no tweak run.
[02/04 23:43:40    700s] 
[02/04 23:43:40    700s]  === Spiral for Logical I: (movable: 51436) ===
[02/04 23:43:40    700s] 
[02/04 23:43:40    700s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[02/04 23:43:40    700s] 
[02/04 23:43:40    700s]  Info: 0 filler has been deleted!
[02/04 23:43:40    700s] Move report: legalization moves 1347 insts, mean move: 1.02 um, max move: 6.60 um spiral
[02/04 23:43:40    700s] 	Max move on inst (FE_OFC1857_wgt_buf03_3): (289.80, 473.29) --> (283.20, 473.29)
[02/04 23:43:40    700s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[02/04 23:43:40    700s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/04 23:43:40    700s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=4177.8MB) @(0:11:40 - 0:11:41).
[02/04 23:43:40    700s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:43:40    700s] Move report: Detail placement moves 1347 insts, mean move: 1.02 um, max move: 6.60 um 
[02/04 23:43:40    700s] 	Max move on inst (FE_OFC1857_wgt_buf03_3): (289.80, 473.29) --> (283.20, 473.29)
[02/04 23:43:40    700s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4177.8MB
[02/04 23:43:40    700s] Statistics of distance of Instance movement in refine placement:
[02/04 23:43:40    700s]   maximum (X+Y) =         6.60 um
[02/04 23:43:40    700s]   inst (FE_OFC1857_wgt_buf03_3) with max move: (289.8, 473.29) -> (283.2, 473.29)
[02/04 23:43:40    700s]   mean    (X+Y) =         1.02 um
[02/04 23:43:40    700s] Summary Report:
[02/04 23:43:40    700s] Instances move: 1347 (out of 51436 movable)
[02/04 23:43:40    700s] Instances flipped: 0
[02/04 23:43:40    700s] Mean displacement: 1.02 um
[02/04 23:43:40    700s] Max displacement: 6.60 um (Instance: FE_OFC1857_wgt_buf03_3) (289.8, 473.29) -> (283.2, 473.29)
[02/04 23:43:40    700s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
[02/04 23:43:40    700s] 	Violation at original loc: Overlapping with other instance
[02/04 23:43:40    700s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/04 23:43:40    700s] Total instances moved : 1347
[02/04 23:43:40    700s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.580, REAL:0.579, MEM:4177.8M, EPOCH TIME: 1738692820.754358
[02/04 23:43:40    700s] Total net bbox length = 8.598e+05 (3.811e+05 4.787e+05) (ext = 4.833e+03)
[02/04 23:43:40    700s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4177.8MB
[02/04 23:43:40    700s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=4177.8MB) @(0:11:40 - 0:11:41).
[02/04 23:43:40    700s] *** Finished refinePlace (0:11:41 mem=4177.8M) ***
[02/04 23:43:40    700s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94434.4
[02/04 23:43:40    700s] OPERPROF: Finished Refine-Place at level 1, CPU:0.636, REAL:0.634, MEM:4177.8M, EPOCH TIME: 1738692820.770140
[02/04 23:43:40    700s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4177.8M, EPOCH TIME: 1738692820.886815
[02/04 23:43:40    700s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:61480).
[02/04 23:43:40    700s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:40    700s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:40    700s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:40    700s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.062, REAL:0.062, MEM:4177.8M, EPOCH TIME: 1738692820.948546
[02/04 23:43:40    700s] *** maximum move = 6.60 um ***
[02/04 23:43:40    700s] *** Finished re-routing un-routed nets (4177.8M) ***
[02/04 23:43:40    700s] OPERPROF: Starting DPlace-Init at level 1, MEM:4177.8M, EPOCH TIME: 1738692820.977591
[02/04 23:43:40    700s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4177.8M, EPOCH TIME: 1738692820.991033
[02/04 23:43:40    700s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:40    700s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:41    700s] 
[02/04 23:43:41    700s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:43:41    700s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:43:41    700s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.029, REAL:0.029, MEM:4177.8M, EPOCH TIME: 1738692821.019887
[02/04 23:43:41    700s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4177.8M, EPOCH TIME: 1738692821.019930
[02/04 23:43:41    700s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4177.8M, EPOCH TIME: 1738692821.020004
[02/04 23:43:41    700s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4177.8M, EPOCH TIME: 1738692821.023112
[02/04 23:43:41    700s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4177.8M, EPOCH TIME: 1738692821.023415
[02/04 23:43:41    700s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.046, REAL:0.046, MEM:4177.8M, EPOCH TIME: 1738692821.023448
[02/04 23:43:41    700s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:43:41    701s] 
[02/04 23:43:41    701s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=4177.8M) ***
[02/04 23:43:41    701s] Deleting 0 temporary hard placement blockage(s).
[02/04 23:43:41    701s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 61480
[02/04 23:43:41    701s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94434.9
[02/04 23:43:41    701s] *** AreaOpt #4 [finish] (optDesign #1) : cpu/real = 0:00:12.0/0:00:12.0 (1.0), totSession cpu/real = 0:11:41.1/0:31:11.3 (0.4), mem = 4177.8M
[02/04 23:43:41    701s] 
[02/04 23:43:41    701s] =============================================================================================
[02/04 23:43:41    701s]  Step TAT Report : AreaOpt #4 / optDesign #1                                    23.13-s082_1
[02/04 23:43:41    701s] =============================================================================================
[02/04 23:43:41    701s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:43:41    701s] ---------------------------------------------------------------------------------------------
[02/04 23:43:41    701s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:43:41    701s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:43:41    701s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:43:41    701s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:43:41    701s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:43:41    701s] [ OptimizationStep       ]      1   0:00:00.6  (   4.9 % )     0:00:10.6 /  0:00:10.6    1.0
[02/04 23:43:41    701s] [ OptSingleIteration     ]      9   0:00:00.2  (   1.6 % )     0:00:10.0 /  0:00:10.0    1.0
[02/04 23:43:41    701s] [ OptGetWeight           ]    235   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:43:41    701s] [ OptEval                ]    235   0:00:06.0  (  50.0 % )     0:00:06.0 /  0:00:06.0    1.0
[02/04 23:43:41    701s] [ OptCommit              ]    235   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.7
[02/04 23:43:41    701s] [ PostCommitDelayUpdate  ]    266   0:00:00.2  (   1.3 % )     0:00:02.0 /  0:00:02.0    1.0
[02/04 23:43:41    701s] [ IncrDelayCalc          ]    524   0:00:01.9  (  15.5 % )     0:00:01.9 /  0:00:01.9    1.0
[02/04 23:43:41    701s] [ RefinePlace            ]      1   0:00:01.1  (   9.5 % )     0:00:01.2 /  0:00:01.2    1.0
[02/04 23:43:41    701s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/04 23:43:41    701s] [ IncrTimingUpdate       ]    119   0:00:01.6  (  13.5 % )     0:00:01.6 /  0:00:01.6    1.0
[02/04 23:43:41    701s] [ MISC                   ]          0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:43:41    701s] ---------------------------------------------------------------------------------------------
[02/04 23:43:41    701s]  AreaOpt #4 TOTAL                   0:00:12.0  ( 100.0 % )     0:00:12.0 /  0:00:12.0    1.0
[02/04 23:43:41    701s] ---------------------------------------------------------------------------------------------
[02/04 23:43:41    701s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 61480
[02/04 23:43:41    701s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4177.8M, EPOCH TIME: 1738692821.186105
[02/04 23:43:41    701s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:43:41    701s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:41    701s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:41    701s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:41    701s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.056, REAL:0.056, MEM:4177.8M, EPOCH TIME: 1738692821.241833
[02/04 23:43:41    701s] End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=4093.83M, totSessionCpu=0:11:41).
[02/04 23:43:41    701s] Begin: Collecting metrics
[02/04 23:43:41    701s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       | Layer-OPT        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap | Metal10 | Metal8 |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----+---------+--------|
| initial_summary         |    -1.068 |   -1.068 |           |     -769 |       71.03 | 0:00:04  |        3876 |    8 |   0 |         |        |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        3872 |      |     |         |        |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3899 |      |     |         |        |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3899 |      |     |         |        |
| drv_fixing              |    -1.025 |   -1.025 |      -549 |    -1623 |       71.14 | 0:00:07  |        3943 |    0 |   0 |         |        |
| global_opt              |           |   -0.303 |           |     -130 |       71.31 | 0:01:06  |        4030 |      |     |         |        |
| area_reclaiming         |    -0.220 |   -0.220 |       -66 |      -66 |       54.94 | 0:01:02  |        4028 |      |     |         |        |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       56.08 | 0:05:36  |        4219 |      |     |       1 |     26 |
| area_reclaiming_2       |    -0.002 |   -0.002 |        -0 |       -0 |       54.83 | 0:00:25  |        4093 |      |     |       1 |     24 |
| area_reclaiming_3       |    -0.009 |   -0.009 |        -0 |       -0 |       54.16 | 0:00:13  |        4094 |      |     |         |     16 |
 ---------------------------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:43:41    701s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3517.4M, current mem=3516.7M)

[02/04 23:43:41    701s] End: Collecting metrics
[02/04 23:43:41    701s] *** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:11:41.2/0:31:11.4 (0.4), mem = 4093.8M
[02/04 23:43:41    701s] Starting local wire reclaim
[02/04 23:43:41    701s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4093.8M, EPOCH TIME: 1738692821.322857
[02/04 23:43:41    701s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4093.8M, EPOCH TIME: 1738692821.322893
[02/04 23:43:41    701s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4093.8M, EPOCH TIME: 1738692821.322911
[02/04 23:43:41    701s] Processing tracks to init pin-track alignment.
[02/04 23:43:41    701s] z: 2, totalTracks: 1
[02/04 23:43:41    701s] z: 4, totalTracks: 1
[02/04 23:43:41    701s] z: 6, totalTracks: 1
[02/04 23:43:41    701s] z: 8, totalTracks: 1
[02/04 23:43:41    701s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:43:41    701s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4093.8M, EPOCH TIME: 1738692821.337315
[02/04 23:43:41    701s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:41    701s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:43:41    701s] 
[02/04 23:43:41    701s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:43:41    701s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:43:41    701s] 
[02/04 23:43:41    701s]  Skipping Bad Lib Cell Checking (CMU) !
[02/04 23:43:41    701s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.030, REAL:0.030, MEM:4093.8M, EPOCH TIME: 1738692821.367183
[02/04 23:43:41    701s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4093.8M, EPOCH TIME: 1738692821.367224
[02/04 23:43:41    701s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4093.8M, EPOCH TIME: 1738692821.367380
[02/04 23:43:41    701s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4093.8MB).
[02/04 23:43:41    701s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.048, REAL:0.048, MEM:4093.8M, EPOCH TIME: 1738692821.370851
[02/04 23:43:41    701s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.048, REAL:0.048, MEM:4093.8M, EPOCH TIME: 1738692821.370861
[02/04 23:43:41    701s] TDRefine: refinePlace mode is spiral
[02/04 23:43:41    701s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94434.5
[02/04 23:43:41    701s] OPERPROF:   Starting Refine-Place at level 2, MEM:4093.8M, EPOCH TIME: 1738692821.370897
[02/04 23:43:41    701s] *** Starting refinePlace (0:11:41 mem=4093.8M) ***
[02/04 23:43:41    701s] Total net bbox length = 8.598e+05 (3.811e+05 4.787e+05) (ext = 4.833e+03)
[02/04 23:43:41    701s] 
[02/04 23:43:41    701s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:43:41    701s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:43:41    701s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4093.8M, EPOCH TIME: 1738692821.410340
[02/04 23:43:41    701s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:4093.8M, EPOCH TIME: 1738692821.411416
[02/04 23:43:41    701s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[02/04 23:43:41    701s] Type 'man IMPSP-5140' for more detail.
[02/04 23:43:41    701s] **WARN: (IMPSP-315):	Found 61480 instances insts with no PG Term connections.
[02/04 23:43:41    701s] Type 'man IMPSP-315' for more detail.
[02/04 23:43:41    701s] Set min layer with default ( 2 )
[02/04 23:43:41    701s] Set max layer with default ( 127 )
[02/04 23:43:41    701s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:43:41    701s] Min route layer (adjusted) = 2
[02/04 23:43:41    701s] Max route layer (adjusted) = 11
[02/04 23:43:41    701s] Set min layer with default ( 2 )
[02/04 23:43:41    701s] Set max layer with default ( 127 )
[02/04 23:43:41    701s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:43:41    701s] Min route layer (adjusted) = 2
[02/04 23:43:41    701s] Max route layer (adjusted) = 11
[02/04 23:43:41    701s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4093.8M, EPOCH TIME: 1738692821.416652
[02/04 23:43:41    701s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:4093.8M, EPOCH TIME: 1738692821.417669
[02/04 23:43:41    701s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4093.8M, EPOCH TIME: 1738692821.417687
[02/04 23:43:41    701s] Starting refinePlace ...
[02/04 23:43:41    701s] Set min layer with default ( 2 )
[02/04 23:43:41    701s] Set max layer with default ( 127 )
[02/04 23:43:41    701s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:43:41    701s] Min route layer (adjusted) = 2
[02/04 23:43:41    701s] Max route layer (adjusted) = 11
[02/04 23:43:41    701s] One DDP V2 for no tweak run.
[02/04 23:43:41    701s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4093.8M, EPOCH TIME: 1738692821.427525
[02/04 23:43:41    701s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:4139.6M, EPOCH TIME: 1738692821.479192
[02/04 23:43:41    701s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:4139.6M, EPOCH TIME: 1738692821.480588
[02/04 23:43:41    701s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:4139.6M, EPOCH TIME: 1738692821.480616
[02/04 23:43:41    701s] MP Top (51436): mp=1.050. U=0.542.
[02/04 23:43:41    701s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.010, REAL:0.010, MEM:4139.6M, EPOCH TIME: 1738692821.489212
[02/04 23:43:41    701s] [Pin padding] pin density ratio 0.45
[02/04 23:43:41    701s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:4139.6M, EPOCH TIME: 1738692821.491551
[02/04 23:43:41    701s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:4139.6M, EPOCH TIME: 1738692821.491584
[02/04 23:43:41    701s] OPERPROF:             Starting InitSKP at level 7, MEM:4139.6M, EPOCH TIME: 1738692821.491681
[02/04 23:43:41    701s] no activity file in design. spp won't run.
[02/04 23:43:41    701s] no activity file in design. spp won't run.
[02/04 23:43:42    702s] *** Finished SKP initialization (cpu=0:00:01.2, real=0:00:01.0)***
[02/04 23:43:42    702s] OPERPROF:             Finished InitSKP at level 7, CPU:1.208, REAL:1.245, MEM:4250.3M, EPOCH TIME: 1738692822.736799
[02/04 23:43:42    702s] Timing cost in AAE based: 1357374.6656176301185042
[02/04 23:43:43    703s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:1.635, REAL:1.672, MEM:4285.8M, EPOCH TIME: 1738692823.163986
[02/04 23:43:43    703s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:1.637, REAL:1.675, MEM:4285.8M, EPOCH TIME: 1738692823.166650
[02/04 23:43:43    703s] SKP cleared!
[02/04 23:43:43    703s] AAE Timing clean up.
[02/04 23:43:43    703s] Tweakage: fix icg 1, fix clk 0.
[02/04 23:43:43    703s] Tweakage: density cost 1, scale 0.4.
[02/04 23:43:43    703s] Tweakage: activity cost 0, scale 1.0.
[02/04 23:43:43    703s] Tweakage: timing cost on, scale 1.0.
[02/04 23:43:43    703s] Tweakage: congestion cost on, scale 1.0.
[02/04 23:43:43    703s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4285.8M, EPOCH TIME: 1738692823.176753
[02/04 23:43:43    703s] Cut to 4 partitions.
[02/04 23:43:43    703s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:4285.8M, EPOCH TIME: 1738692823.205972
[02/04 23:43:44    704s] Tweakage swap 3937 pairs.
[02/04 23:43:46    705s] Tweakage swap 3143 pairs.
[02/04 23:43:47    707s] Tweakage swap 2499 pairs.
[02/04 23:43:48    708s] Tweakage swap 2083 pairs.
[02/04 23:43:49    709s] Tweakage swap 846 pairs.
[02/04 23:43:51    711s] Tweakage swap 741 pairs.
[02/04 23:43:52    712s] Tweakage swap 616 pairs.
[02/04 23:43:53    713s] Tweakage swap 572 pairs.
[02/04 23:43:54    714s] Tweakage swap 287 pairs.
[02/04 23:43:56    715s] Tweakage swap 265 pairs.
[02/04 23:43:57    717s] Tweakage swap 216 pairs.
[02/04 23:43:58    718s] Tweakage swap 211 pairs.
[02/04 23:43:59    719s] Tweakage swap 921 pairs.
[02/04 23:44:00    720s] Tweakage swap 734 pairs.
[02/04 23:44:02    722s] Tweakage swap 553 pairs.
[02/04 23:44:03    723s] Tweakage swap 461 pairs.
[02/04 23:44:03    723s] Cleanup congestion map
[02/04 23:44:03    723s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/04 23:44:03    723s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/04 23:44:03    723s] High layer ICDP is OFF.
[02/04 23:44:03    723s] icdpInitRowCol for CONV_ACC: nrRow 81 -> 81, nrCol 81 -> 81
[02/04 23:44:03    723s] Starting Early Global Route supply map. mem = 4301.8M
[02/04 23:44:03    723s] (I)      Initializing eGR engine (regular)
[02/04 23:44:03    723s] Set min layer with default ( 2 )
[02/04 23:44:03    723s] Set max layer with default ( 127 )
[02/04 23:44:03    723s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:44:03    723s] Min route layer (adjusted) = 2
[02/04 23:44:03    723s] Max route layer (adjusted) = 11
[02/04 23:44:03    723s] (I)      clean place blk overflow:
[02/04 23:44:03    723s] (I)      H : enabled 1.00 0
[02/04 23:44:03    723s] (I)      V : enabled 1.00 0
[02/04 23:44:03    723s] (I)      Initializing eGR engine (regular)
[02/04 23:44:03    723s] Set min layer with default ( 2 )
[02/04 23:44:03    723s] Set max layer with default ( 127 )
[02/04 23:44:03    723s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:44:03    723s] Min route layer (adjusted) = 2
[02/04 23:44:03    723s] Max route layer (adjusted) = 11
[02/04 23:44:03    723s] (I)      clean place blk overflow:
[02/04 23:44:03    723s] (I)      H : enabled 1.00 0
[02/04 23:44:03    723s] (I)      V : enabled 1.00 0
[02/04 23:44:03    723s] (I)      Started Early Global Route kernel ( Curr Mem: 4.12 MB )
[02/04 23:44:03    723s] (I)      Running eGR Regular flow
[02/04 23:44:03    723s] (I)      # wire layers (front) : 12
[02/04 23:44:03    723s] (I)      # wire layers (back)  : 0
[02/04 23:44:03    723s] (I)      min wire layer : 1
[02/04 23:44:03    723s] (I)      max wire layer : 11
[02/04 23:44:03    723s] (I)      # cut layers (front) : 11
[02/04 23:44:03    723s] (I)      # cut layers (back)  : 0
[02/04 23:44:03    723s] (I)      min cut layer : 1
[02/04 23:44:03    723s] (I)      max cut layer : 10
[02/04 23:44:03    723s] (I)      ================================ Layers ================================
[02/04 23:44:03    723s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:44:03    723s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/04 23:44:03    723s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:44:03    723s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/04 23:44:03    723s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[02/04 23:44:03    723s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[02/04 23:44:03    723s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[02/04 23:44:03    723s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:44:03    723s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[02/04 23:44:03    723s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:44:03    723s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[02/04 23:44:03    723s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:44:03    723s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[02/04 23:44:03    723s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:44:03    723s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[02/04 23:44:03    723s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:44:03    723s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[02/04 23:44:03    723s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:44:03    723s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[02/04 23:44:03    723s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:44:03    723s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[02/04 23:44:03    723s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:44:03    723s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[02/04 23:44:03    723s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[02/04 23:44:03    723s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[02/04 23:44:03    723s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[02/04 23:44:03    723s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[02/04 23:44:03    723s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:44:03    723s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/04 23:44:03    723s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[02/04 23:44:03    723s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[02/04 23:44:03    723s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[02/04 23:44:03    723s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[02/04 23:44:03    723s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[02/04 23:44:03    723s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[02/04 23:44:03    723s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[02/04 23:44:03    723s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[02/04 23:44:03    723s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[02/04 23:44:03    723s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[02/04 23:44:03    723s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[02/04 23:44:03    723s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:44:03    723s] Finished Early Global Route supply map. mem = 4250.3M
[02/04 23:44:03    723s] icdp deduct supply (H , V) = 20 , 20
[02/04 23:44:03    723s] icdp demand smooth ratio : 0.771340
[02/04 23:44:03    723s] Cleanup congestion map
[02/04 23:44:03    723s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/04 23:44:04    724s] Cleanup congestion map
[02/04 23:44:04    724s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/04 23:44:04    724s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/04 23:44:04    724s] High layer ICDP is OFF.
[02/04 23:44:04    724s] icdpInitRowCol for CONV_ACC: nrRow 81 -> 81, nrCol 81 -> 81
[02/04 23:44:04    724s] icdp deduct supply (H , V) = 20 , 20
[02/04 23:44:04    724s] icdp demand smooth ratio : 0.765401
[02/04 23:44:04    724s] Cleanup congestion map
[02/04 23:44:04    724s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/04 23:44:05    725s] Cleanup congestion map
[02/04 23:44:05    725s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/04 23:44:05    725s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/04 23:44:05    725s] High layer ICDP is OFF.
[02/04 23:44:05    725s] icdpInitRowCol for CONV_ACC: nrRow 81 -> 81, nrCol 81 -> 81
[02/04 23:44:05    725s] icdp deduct supply (H , V) = 20 , 20
[02/04 23:44:05    725s] icdp demand smooth ratio : 0.763055
[02/04 23:44:05    725s] Cleanup congestion map
[02/04 23:44:05    725s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/04 23:44:05    725s] Cleanup congestion map
[02/04 23:44:05    725s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/04 23:44:05    725s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/04 23:44:05    725s] High layer ICDP is OFF.
[02/04 23:44:05    725s] icdpInitRowCol for CONV_ACC: nrRow 81 -> 81, nrCol 81 -> 81
[02/04 23:44:05    725s] icdp deduct supply (H , V) = 20 , 20
[02/04 23:44:05    725s] icdp demand smooth ratio : 0.761225
[02/04 23:44:05    725s] Cleanup congestion map
[02/04 23:44:05    725s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/04 23:44:07    727s] Tweakage swap 455 pairs.
[02/04 23:44:08    728s] Tweakage swap 276 pairs.
[02/04 23:44:09    728s] Tweakage swap 305 pairs.
[02/04 23:44:09    729s] Tweakage swap 184 pairs.
[02/04 23:44:10    729s] Cleanup congestion map
[02/04 23:44:10    729s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/04 23:44:10    729s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/04 23:44:10    729s] High layer ICDP is OFF.
[02/04 23:44:10    729s] icdpInitRowCol for CONV_ACC: nrRow 81 -> 81, nrCol 81 -> 81
[02/04 23:44:10    729s] icdp deduct supply (H , V) = 20 , 20
[02/04 23:44:10    730s] icdp demand smooth ratio : 0.759301
[02/04 23:44:10    730s] Cleanup congestion map
[02/04 23:44:10    730s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/04 23:44:10    730s] Cleanup congestion map
[02/04 23:44:10    730s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/04 23:44:10    730s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/04 23:44:10    730s] High layer ICDP is OFF.
[02/04 23:44:10    730s] icdpInitRowCol for CONV_ACC: nrRow 81 -> 81, nrCol 81 -> 81
[02/04 23:44:10    730s] icdp deduct supply (H , V) = 20 , 20
[02/04 23:44:10    730s] icdp demand smooth ratio : 0.758908
[02/04 23:44:10    730s] Cleanup congestion map
[02/04 23:44:10    730s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/04 23:44:11    731s] Cleanup congestion map
[02/04 23:44:11    731s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/04 23:44:11    731s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/04 23:44:11    731s] High layer ICDP is OFF.
[02/04 23:44:11    731s] icdpInitRowCol for CONV_ACC: nrRow 81 -> 81, nrCol 81 -> 81
[02/04 23:44:11    731s] icdp deduct supply (H , V) = 20 , 20
[02/04 23:44:11    731s] icdp demand smooth ratio : 0.758679
[02/04 23:44:11    731s] Cleanup congestion map
[02/04 23:44:11    731s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/04 23:44:11    731s] Cleanup congestion map
[02/04 23:44:11    731s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/04 23:44:11    731s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/04 23:44:11    731s] High layer ICDP is OFF.
[02/04 23:44:11    731s] icdpInitRowCol for CONV_ACC: nrRow 81 -> 81, nrCol 81 -> 81
[02/04 23:44:11    731s] icdp deduct supply (H , V) = 20 , 20
[02/04 23:44:12    731s] icdp demand smooth ratio : 0.758457
[02/04 23:44:12    731s] Cleanup congestion map
[02/04 23:44:12    731s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/04 23:44:13    733s] Tweakage swap 54 pairs.
[02/04 23:44:14    734s] Tweakage swap 40 pairs.
[02/04 23:44:14    734s] Tweakage swap 62 pairs.
[02/04 23:44:15    735s] Tweakage swap 37 pairs.
[02/04 23:44:15    735s] Cleanup congestion map
[02/04 23:44:15    735s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/04 23:44:15    735s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/04 23:44:15    735s] High layer ICDP is OFF.
[02/04 23:44:15    735s] icdpInitRowCol for CONV_ACC: nrRow 81 -> 81, nrCol 81 -> 81
[02/04 23:44:16    735s] icdp deduct supply (H , V) = 20 , 20
[02/04 23:44:16    735s] icdp demand smooth ratio : 0.758229
[02/04 23:44:16    735s] Cleanup congestion map
[02/04 23:44:16    735s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/04 23:44:16    736s] Cleanup congestion map
[02/04 23:44:16    736s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/04 23:44:16    736s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/04 23:44:16    736s] High layer ICDP is OFF.
[02/04 23:44:16    736s] icdpInitRowCol for CONV_ACC: nrRow 81 -> 81, nrCol 81 -> 81
[02/04 23:44:16    736s] icdp deduct supply (H , V) = 20 , 20
[02/04 23:44:16    736s] icdp demand smooth ratio : 0.758186
[02/04 23:44:16    736s] Cleanup congestion map
[02/04 23:44:16    736s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/04 23:44:17    737s] Cleanup congestion map
[02/04 23:44:17    737s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/04 23:44:17    737s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/04 23:44:17    737s] High layer ICDP is OFF.
[02/04 23:44:17    737s] icdpInitRowCol for CONV_ACC: nrRow 81 -> 81, nrCol 81 -> 81
[02/04 23:44:17    737s] icdp deduct supply (H , V) = 20 , 20
[02/04 23:44:17    737s] icdp demand smooth ratio : 0.758150
[02/04 23:44:17    737s] Cleanup congestion map
[02/04 23:44:17    737s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/04 23:44:17    737s] Cleanup congestion map
[02/04 23:44:17    737s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/04 23:44:17    737s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/04 23:44:17    737s] High layer ICDP is OFF.
[02/04 23:44:17    737s] icdpInitRowCol for CONV_ACC: nrRow 81 -> 81, nrCol 81 -> 81
[02/04 23:44:17    737s] icdp deduct supply (H , V) = 20 , 20
[02/04 23:44:17    737s] icdp demand smooth ratio : 0.758121
[02/04 23:44:17    737s] Cleanup congestion map
[02/04 23:44:17    737s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/04 23:44:18    738s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:35.040, REAL:35.039, MEM:4321.5M, EPOCH TIME: 1738692858.244888
[02/04 23:44:18    738s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:35.074, REAL:35.073, MEM:4321.5M, EPOCH TIME: 1738692858.249634
[02/04 23:44:18    738s] Cleanup congestion map
[02/04 23:44:18    738s] Call icdpEval cleanup ...
[02/04 23:44:18    738s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:36.796, REAL:36.833, MEM:4313.5M, EPOCH TIME: 1738692858.261009
[02/04 23:44:18    738s] Move report: Congestion aware Tweak moves 33638 insts, mean move: 3.08 um, max move: 34.39 um 
[02/04 23:44:18    738s] 	Max move on inst (psum_buff2_adder_tree_psum1_reg[4]): (161.60, 280.06) --> (142.60, 295.45)
[02/04 23:44:18    738s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:36.8, real=0:00:37.0, mem=4313.5mb) @(0:11:41 - 0:12:18).
[02/04 23:44:18    738s] Cleanup congestion map
[02/04 23:44:18    738s] 
[02/04 23:44:18    738s]  === Spiral for Logical I: (movable: 51436) ===
[02/04 23:44:18    738s] 
[02/04 23:44:18    738s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[02/04 23:44:18    738s] 
[02/04 23:44:18    738s]  Info: 0 filler has been deleted!
[02/04 23:44:18    738s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/04 23:44:18    738s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[02/04 23:44:18    738s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/04 23:44:18    738s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=4281.5MB) @(0:12:18 - 0:12:19).
[02/04 23:44:18    738s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:44:18    738s] Move report: Detail placement moves 33638 insts, mean move: 3.08 um, max move: 34.39 um 
[02/04 23:44:18    738s] 	Max move on inst (psum_buff2_adder_tree_psum1_reg[4]): (161.60, 280.06) --> (142.60, 295.45)
[02/04 23:44:18    738s] 	Runtime: CPU: 0:00:37.4 REAL: 0:00:37.0 MEM: 4281.5MB
[02/04 23:44:18    738s] Statistics of distance of Instance movement in refine placement:
[02/04 23:44:18    738s]   maximum (X+Y) =        34.39 um
[02/04 23:44:18    738s]   inst (psum_buff2_adder_tree_psum1_reg[4]) with max move: (161.6, 280.06) -> (142.6, 295.45)
[02/04 23:44:18    738s]   mean    (X+Y) =         3.08 um
[02/04 23:44:18    738s] Summary Report:
[02/04 23:44:18    738s] Instances move: 33638 (out of 51436 movable)
[02/04 23:44:18    738s] Instances flipped: 0
[02/04 23:44:18    738s] Mean displacement: 3.08 um
[02/04 23:44:18    738s] Max displacement: 34.39 um (Instance: psum_buff2_adder_tree_psum1_reg[4]) (161.6, 280.06) -> (142.6, 295.45)
[02/04 23:44:18    738s] 	Length: 23 sites, height: 1 rows, site name: CoreSite, cell type: DFFRHQX2
[02/04 23:44:18    738s] 	Violation at original loc: Overlapping with other instance
[02/04 23:44:18    738s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/04 23:44:18    738s] Total instances moved : 33638
[02/04 23:44:18    738s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:37.382, REAL:37.418, MEM:4281.5M, EPOCH TIME: 1738692858.835332
[02/04 23:44:18    738s] Total net bbox length = 8.211e+05 (3.575e+05 4.636e+05) (ext = 4.870e+03)
[02/04 23:44:18    738s] Runtime: CPU: 0:00:37.4 REAL: 0:00:37.0 MEM: 4281.5MB
[02/04 23:44:18    738s] [CPU] RefinePlace/total (cpu=0:00:37.4, real=0:00:37.0, mem=4281.5MB) @(0:11:41 - 0:12:19).
[02/04 23:44:18    738s] *** Finished refinePlace (0:12:19 mem=4281.5M) ***
[02/04 23:44:18    738s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94434.5
[02/04 23:44:18    738s] OPERPROF:   Finished Refine-Place at level 2, CPU:37.438, REAL:37.480, MEM:4281.5M, EPOCH TIME: 1738692858.850767
[02/04 23:44:18    738s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4281.5M, EPOCH TIME: 1738692858.850791
[02/04 23:44:18    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:61480).
[02/04 23:44:18    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:18    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:18    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:18    738s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.062, REAL:0.062, MEM:4281.5M, EPOCH TIME: 1738692858.912598
[02/04 23:44:18    738s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:37.548, REAL:37.590, MEM:4281.5M, EPOCH TIME: 1738692858.912660
[02/04 23:44:18    738s] *** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:00:37.5/0:00:37.6 (1.0), totSession cpu/real = 0:12:18.8/0:31:49.0 (0.4), mem = 4281.5M
[02/04 23:44:18    738s] 
[02/04 23:44:18    738s] =============================================================================================
[02/04 23:44:18    738s]  Step TAT Report : LocalWireReclaim #1 / optDesign #1                           23.13-s082_1
[02/04 23:44:18    738s] =============================================================================================
[02/04 23:44:18    738s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:44:18    738s] ---------------------------------------------------------------------------------------------
[02/04 23:44:18    738s] [ RefinePlace            ]      1   0:00:37.5  (  99.7 % )     0:00:37.5 /  0:00:37.4    1.0
[02/04 23:44:18    738s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/04 23:44:18    738s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:44:18    738s] [ MISC                   ]          0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/04 23:44:18    738s] ---------------------------------------------------------------------------------------------
[02/04 23:44:18    738s]  LocalWireReclaim #1 TOTAL          0:00:37.6  ( 100.0 % )     0:00:37.6 /  0:00:37.5    1.0
[02/04 23:44:18    738s] ---------------------------------------------------------------------------------------------
[02/04 23:44:18    738s] Begin: Collecting metrics
[02/04 23:44:18    738s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       | Layer-OPT        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap | Metal10 | Metal8 |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----+---------+--------|
| initial_summary         |    -1.068 |   -1.068 |           |     -769 |       71.03 | 0:00:04  |        3876 |    8 |   0 |         |        |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        3872 |      |     |         |        |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3899 |      |     |         |        |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3899 |      |     |         |        |
| drv_fixing              |    -1.025 |   -1.025 |      -549 |    -1623 |       71.14 | 0:00:07  |        3943 |    0 |   0 |         |        |
| global_opt              |           |   -0.303 |           |     -130 |       71.31 | 0:01:06  |        4030 |      |     |         |        |
| area_reclaiming         |    -0.220 |   -0.220 |       -66 |      -66 |       54.94 | 0:01:02  |        4028 |      |     |         |        |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       56.08 | 0:05:36  |        4219 |      |     |       1 |     26 |
| area_reclaiming_2       |    -0.002 |   -0.002 |        -0 |       -0 |       54.83 | 0:00:25  |        4093 |      |     |       1 |     24 |
| area_reclaiming_3       |    -0.009 |   -0.009 |        -0 |       -0 |       54.16 | 0:00:13  |        4094 |      |     |         |     16 |
| local_wire_reclaim      |           |          |           |          |             | 0:00:37  |        4109 |      |     |         |        |
 ---------------------------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:44:18    738s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3732.7M, current mem=3519.0M)

[02/04 23:44:18    738s] End: Collecting metrics
[02/04 23:44:19    739s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/04 23:44:19    739s] #################################################################################
[02/04 23:44:19    739s] # Design Stage: PreRoute
[02/04 23:44:19    739s] # Design Name: CONV_ACC
[02/04 23:44:19    739s] # Design Mode: 90nm
[02/04 23:44:19    739s] # Analysis Mode: MMMC Non-OCV 
[02/04 23:44:19    739s] # Parasitics Mode: No SPEF/RCDB 
[02/04 23:44:19    739s] # Signoff Settings: SI Off 
[02/04 23:44:19    739s] #################################################################################
[02/04 23:44:19    739s] Calculate delays in BcWc mode...
[02/04 23:44:19    739s] Topological Sorting (REAL = 0:00:00.0, MEM = 4091.5M, InitMEM = 4091.5M)
[02/04 23:44:19    739s] Start delay calculation (fullDC) (1 T). (MEM=3523.9)
[02/04 23:44:20    739s] End AAE Lib Interpolated Model. (MEM=3523.898438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:44:22    742s] Total number of fetched objects 55253
[02/04 23:44:22    742s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/04 23:44:22    742s] End delay calculation. (MEM=3547.56 CPU=0:00:02.1 REAL=0:00:02.0)
[02/04 23:44:22    742s] End delay calculation (fullDC). (MEM=3547.56 CPU=0:00:02.6 REAL=0:00:03.0)
[02/04 23:44:22    742s] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 4149.2M) ***
[02/04 23:44:23    743s] eGR doReRoute: optGuide
[02/04 23:44:23    743s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4165.2M, EPOCH TIME: 1738692863.440104
[02/04 23:44:23    743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:23    743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:23    743s] Cell CONV_ACC LLGs are deleted
[02/04 23:44:23    743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:23    743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:23    743s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4165.2M, EPOCH TIME: 1738692863.440165
[02/04 23:44:23    743s] {MMLU 0 0 55253}
[02/04 23:44:23    743s] [oiLAM] Zs 11, 12
[02/04 23:44:23    743s] ### Creating LA Mngr. totSessionCpu=0:12:23 mem=4165.2M
[02/04 23:44:23    743s] ### Creating LA Mngr, finished. totSessionCpu=0:12:23 mem=4165.2M
[02/04 23:44:23    743s] Running pre-eGR process
[02/04 23:44:23    743s] Set min layer with default ( 2 )
[02/04 23:44:23    743s] Set max layer with default ( 127 )
[02/04 23:44:23    743s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:44:23    743s] Min route layer (adjusted) = 2
[02/04 23:44:23    743s] Max route layer (adjusted) = 11
[02/04 23:44:23    743s] Set min layer with default ( 2 )
[02/04 23:44:23    743s] Set max layer with default ( 127 )
[02/04 23:44:23    743s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:44:23    743s] Min route layer (adjusted) = 2
[02/04 23:44:23    743s] Max route layer (adjusted) = 11
[02/04 23:44:23    743s] (I)      Started Import and model ( Curr Mem: 3.95 MB )
[02/04 23:44:23    743s] (I)      == Non-default Options ==
[02/04 23:44:23    743s] (I)      Maximum routing layer                              : 11
[02/04 23:44:23    743s] (I)      Top routing layer                                  : 11
[02/04 23:44:23    743s] (I)      Number of threads                                  : 1
[02/04 23:44:23    743s] (I)      Route tie net to shape                             : auto
[02/04 23:44:23    743s] (I)      Method to set GCell size                           : row
[02/04 23:44:23    743s] (I)      Tie hi/lo max distance                             : 17.100000
[02/04 23:44:23    743s] (I)      Counted 7161 PG shapes. eGR will not process PG shapes layer by layer.
[02/04 23:44:23    743s] (I)      ============== Pin Summary ==============
[02/04 23:44:23    743s] (I)      +-------+--------+---------+------------+
[02/04 23:44:23    743s] (I)      | Layer | # pins | % total |      Group |
[02/04 23:44:23    743s] (I)      +-------+--------+---------+------------+
[02/04 23:44:23    743s] (I)      |     1 | 185727 |  100.00 |        Pin |
[02/04 23:44:23    743s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/04 23:44:23    743s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/04 23:44:23    743s] (I)      |     4 |      0 |    0.00 |      Other |
[02/04 23:44:23    743s] (I)      |     5 |      0 |    0.00 |      Other |
[02/04 23:44:23    743s] (I)      |     6 |      0 |    0.00 |      Other |
[02/04 23:44:23    743s] (I)      |     7 |      0 |    0.00 |      Other |
[02/04 23:44:23    743s] (I)      |     8 |      0 |    0.00 |      Other |
[02/04 23:44:23    743s] (I)      |     9 |      0 |    0.00 |      Other |
[02/04 23:44:23    743s] (I)      |    10 |      0 |    0.00 |      Other |
[02/04 23:44:23    743s] (I)      |    11 |      0 |    0.00 |      Other |
[02/04 23:44:23    743s] (I)      +-------+--------+---------+------------+
[02/04 23:44:23    743s] (I)      Custom ignore net properties:
[02/04 23:44:23    743s] (I)      1 : NotLegal
[02/04 23:44:23    743s] (I)      Default ignore net properties:
[02/04 23:44:23    743s] (I)      1 : Special
[02/04 23:44:23    743s] (I)      2 : Analog
[02/04 23:44:23    743s] (I)      3 : Fixed
[02/04 23:44:23    743s] (I)      4 : Skipped
[02/04 23:44:23    743s] (I)      5 : MixedSignal
[02/04 23:44:23    743s] (I)      Prerouted net properties:
[02/04 23:44:23    743s] (I)      1 : NotLegal
[02/04 23:44:23    743s] (I)      2 : Special
[02/04 23:44:23    743s] (I)      3 : Analog
[02/04 23:44:23    743s] (I)      4 : Fixed
[02/04 23:44:23    743s] (I)      5 : Skipped
[02/04 23:44:23    743s] (I)      6 : MixedSignal
[02/04 23:44:23    743s] [NR-eGR] Early global route reroute all routable nets
[02/04 23:44:23    743s] (I)      Use row-based GCell size
[02/04 23:44:23    743s] (I)      Use row-based GCell align
[02/04 23:44:23    743s] (I)      layer 0 area = 80000
[02/04 23:44:23    743s] (I)      layer 1 area = 80000
[02/04 23:44:23    743s] (I)      layer 2 area = 80000
[02/04 23:44:23    743s] (I)      layer 3 area = 80000
[02/04 23:44:23    743s] (I)      layer 4 area = 80000
[02/04 23:44:23    743s] (I)      layer 5 area = 80000
[02/04 23:44:23    743s] (I)      layer 6 area = 80000
[02/04 23:44:23    743s] (I)      layer 7 area = 80000
[02/04 23:44:23    743s] (I)      layer 8 area = 80000
[02/04 23:44:23    743s] (I)      layer 9 area = 400000
[02/04 23:44:23    743s] (I)      layer 10 area = 400000
[02/04 23:44:23    743s] (I)      GCell unit size   : 3420
[02/04 23:44:23    743s] (I)      GCell multiplier  : 1
[02/04 23:44:23    743s] (I)      GCell row height  : 3420
[02/04 23:44:23    743s] (I)      Actual row height : 3420
[02/04 23:44:23    743s] (I)      GCell align ref   : 40000 40280
[02/04 23:44:23    743s] [NR-eGR] Track table information for default rule: 
[02/04 23:44:23    743s] [NR-eGR] Metal1 has single uniform track structure
[02/04 23:44:23    743s] [NR-eGR] Metal2 has single uniform track structure
[02/04 23:44:23    743s] [NR-eGR] Metal3 has single uniform track structure
[02/04 23:44:23    743s] [NR-eGR] Metal4 has single uniform track structure
[02/04 23:44:23    743s] [NR-eGR] Metal5 has single uniform track structure
[02/04 23:44:23    743s] [NR-eGR] Metal6 has single uniform track structure
[02/04 23:44:23    743s] [NR-eGR] Metal7 has single uniform track structure
[02/04 23:44:23    743s] [NR-eGR] Metal8 has single uniform track structure
[02/04 23:44:23    743s] [NR-eGR] Metal9 has single uniform track structure
[02/04 23:44:23    743s] [NR-eGR] Metal10 has single uniform track structure
[02/04 23:44:23    743s] [NR-eGR] Metal11 has single uniform track structure
[02/04 23:44:23    743s] (I)      ================== Default via ===================
[02/04 23:44:23    743s] (I)      +----+------------------+------------------------+
[02/04 23:44:23    743s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[02/04 23:44:23    743s] (I)      +----+------------------+------------------------+
[02/04 23:44:23    743s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[02/04 23:44:23    743s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[02/04 23:44:23    743s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[02/04 23:44:23    743s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[02/04 23:44:23    743s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[02/04 23:44:23    743s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[02/04 23:44:23    743s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[02/04 23:44:23    743s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[02/04 23:44:23    743s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[02/04 23:44:23    743s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[02/04 23:44:23    743s] (I)      +----+------------------+------------------------+
[02/04 23:44:23    743s] (I)      Design has 0 placement macros with 0 shapes. 
[02/04 23:44:23    743s] [NR-eGR] Read 11674 PG shapes
[02/04 23:44:23    743s] [NR-eGR] Read 0 clock shapes
[02/04 23:44:23    743s] [NR-eGR] Read 0 other shapes
[02/04 23:44:23    743s] [NR-eGR] #Routing Blockages  : 0
[02/04 23:44:23    743s] [NR-eGR] #Bump Blockages     : 0
[02/04 23:44:23    743s] [NR-eGR] #Instance Blockages : 0
[02/04 23:44:23    743s] [NR-eGR] #PG Blockages       : 11674
[02/04 23:44:23    743s] [NR-eGR] #Halo Blockages     : 0
[02/04 23:44:23    743s] [NR-eGR] #Boundary Blockages : 0
[02/04 23:44:23    743s] [NR-eGR] #Clock Blockages    : 0
[02/04 23:44:23    743s] [NR-eGR] #Other Blockages    : 0
[02/04 23:44:23    743s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/04 23:44:23    743s] [NR-eGR] #prerouted nets         : 0
[02/04 23:44:23    743s] [NR-eGR] #prerouted special nets : 0
[02/04 23:44:23    743s] [NR-eGR] #prerouted wires        : 0
[02/04 23:44:23    743s] [NR-eGR] Read 53928 nets ( ignored 0 )
[02/04 23:44:23    743s] (I)        Front-side 53928 ( ignored 0 )
[02/04 23:44:23    743s] (I)        Back-side  0 ( ignored 0 )
[02/04 23:44:23    743s] (I)        Both-side  0 ( ignored 0 )
[02/04 23:44:23    743s] (I)      dcls route internal nets
[02/04 23:44:23    743s] (I)      dcls route interface nets
[02/04 23:44:23    743s] (I)      dcls route common nets
[02/04 23:44:23    743s] (I)      Reading macro buffers
[02/04 23:44:23    743s] (I)      Number of macro buffers: 0
[02/04 23:44:23    743s] (I)      early_global_route_priority property id does not exist.
[02/04 23:44:23    743s] (I)      Read Num Blocks=11674  Num Prerouted Wires=0  Num CS=0
[02/04 23:44:23    743s] (I)      Layer 1 (V) : #blockages 1300 : #preroutes 0
[02/04 23:44:23    743s] (I)      Layer 2 (H) : #blockages 1300 : #preroutes 0
[02/04 23:44:23    743s] (I)      Layer 3 (V) : #blockages 1300 : #preroutes 0
[02/04 23:44:23    743s] (I)      Layer 4 (H) : #blockages 1300 : #preroutes 0
[02/04 23:44:23    743s] (I)      Layer 5 (V) : #blockages 1300 : #preroutes 0
[02/04 23:44:23    743s] (I)      Layer 6 (H) : #blockages 1300 : #preroutes 0
[02/04 23:44:23    743s] (I)      Layer 7 (V) : #blockages 1300 : #preroutes 0
[02/04 23:44:23    743s] (I)      Layer 8 (H) : #blockages 1300 : #preroutes 0
[02/04 23:44:23    743s] (I)      Layer 9 (V) : #blockages 962 : #preroutes 0
[02/04 23:44:23    743s] (I)      Layer 10 (H) : #blockages 312 : #preroutes 0
[02/04 23:44:23    743s] (I)      Number of ignored nets                =      0
[02/04 23:44:23    743s] (I)      Number of connected nets              =      0
[02/04 23:44:23    743s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/04 23:44:23    743s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/04 23:44:23    743s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/04 23:44:23    743s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/04 23:44:23    743s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/04 23:44:23    743s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/04 23:44:23    743s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/04 23:44:23    743s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/04 23:44:23    743s] (I)      Ndr track 0 does not exist
[02/04 23:44:23    743s] (I)      ---------------------Grid Graph Info--------------------
[02/04 23:44:23    743s] (I)      Routing area        : (0, 0) - (1195200, 1188640)
[02/04 23:44:23    743s] (I)      Core area           : (40000, 40280) - (1155200, 1148360)
[02/04 23:44:23    743s] (I)      Site width          :   400  (dbu)
[02/04 23:44:23    743s] (I)      Row height          :  3420  (dbu)
[02/04 23:44:23    743s] (I)      GCell row height    :  3420  (dbu)
[02/04 23:44:23    743s] (I)      GCell width         :  3420  (dbu)
[02/04 23:44:23    743s] (I)      GCell height        :  3420  (dbu)
[02/04 23:44:23    743s] (I)      Grid                :   349   347    11
[02/04 23:44:23    743s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/04 23:44:23    743s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[02/04 23:44:23    743s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/04 23:44:23    743s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/04 23:44:23    743s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/04 23:44:23    743s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/04 23:44:23    743s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/04 23:44:23    743s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/04 23:44:23    743s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[02/04 23:44:23    743s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/04 23:44:23    743s] (I)      Total num of tracks :  3128  2988  3128  2988  3128  2988  3128  2988  3128  1194  1251
[02/04 23:44:23    743s] (I)      --------------------------------------------------------
[02/04 23:44:23    743s] 
[02/04 23:44:23    743s] [NR-eGR] ============ Routing rule table ============
[02/04 23:44:23    743s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 53928
[02/04 23:44:23    743s] [NR-eGR] ========================================
[02/04 23:44:23    743s] [NR-eGR] 
[02/04 23:44:23    743s] (I)      ==== NDR : (Default) ====
[02/04 23:44:23    743s] (I)      +--------------+--------+
[02/04 23:44:23    743s] (I)      |           ID |      0 |
[02/04 23:44:23    743s] (I)      |      Default |    yes |
[02/04 23:44:23    743s] (I)      |  Clk Special |     no |
[02/04 23:44:23    743s] (I)      | Hard spacing |     no |
[02/04 23:44:23    743s] (I)      |    NDR track | (none) |
[02/04 23:44:23    743s] (I)      |      NDR via | (none) |
[02/04 23:44:23    743s] (I)      |  Extra space |      0 |
[02/04 23:44:23    743s] (I)      |      Shields |      0 |
[02/04 23:44:23    743s] (I)      |   Demand (H) |      1 |
[02/04 23:44:23    743s] (I)      |   Demand (V) |      1 |
[02/04 23:44:23    743s] (I)      |        #Nets |  53928 |
[02/04 23:44:23    743s] (I)      +--------------+--------+
[02/04 23:44:23    743s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:44:23    743s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/04 23:44:23    743s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:44:23    743s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:44:23    743s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:44:23    743s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:44:23    743s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:44:23    743s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:44:23    743s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:44:23    743s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:44:23    743s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:44:23    743s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[02/04 23:44:23    743s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[02/04 23:44:23    743s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:44:23    743s] (I)      =============== Blocked Tracks ===============
[02/04 23:44:23    743s] (I)      +-------+---------+----------+---------------+
[02/04 23:44:23    743s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/04 23:44:23    743s] (I)      +-------+---------+----------+---------------+
[02/04 23:44:23    743s] (I)      |     1 |       0 |        0 |         0.00% |
[02/04 23:44:23    743s] (I)      |     2 | 1036836 |    14300 |         1.38% |
[02/04 23:44:23    743s] (I)      |     3 | 1091672 |     2924 |         0.27% |
[02/04 23:44:23    743s] (I)      |     4 | 1036836 |    14300 |         1.38% |
[02/04 23:44:23    743s] (I)      |     5 | 1091672 |     2924 |         0.27% |
[02/04 23:44:23    743s] (I)      |     6 | 1036836 |    14300 |         1.38% |
[02/04 23:44:23    743s] (I)      |     7 | 1091672 |     2924 |         0.27% |
[02/04 23:44:23    743s] (I)      |     8 | 1036836 |    14300 |         1.38% |
[02/04 23:44:23    743s] (I)      |     9 | 1091672 |     5848 |         0.54% |
[02/04 23:44:23    743s] (I)      |    10 |  414318 |    44304 |        10.69% |
[02/04 23:44:23    743s] (I)      |    11 |  436599 |    44912 |        10.29% |
[02/04 23:44:23    743s] (I)      +-------+---------+----------+---------------+
[02/04 23:44:23    743s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3.99 MB )
[02/04 23:44:23    743s] (I)      Reset routing kernel
[02/04 23:44:23    743s] (I)      Started Global Routing ( Curr Mem: 3.99 MB )
[02/04 23:44:23    743s] (I)      totalPins=184555  totalGlobalPin=179623 (97.33%)
[02/04 23:44:23    743s] (I)      ================== Net Group Info ==================
[02/04 23:44:23    743s] (I)      +----+----------------+--------------+-------------+
[02/04 23:44:23    743s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[02/04 23:44:23    743s] (I)      +----+----------------+--------------+-------------+
[02/04 23:44:23    743s] (I)      |  1 |              0 |    Metal8(8) | Metal11(11) |
[02/04 23:44:23    743s] (I)      |  2 |          53928 |    Metal2(2) | Metal11(11) |
[02/04 23:44:23    743s] (I)      +----+----------------+--------------+-------------+
[02/04 23:44:23    743s] (I)      total 2D Cap : 9248253 = (4747741 H, 4500512 V)
[02/04 23:44:23    743s] (I)      total 2D Demand : 4884 = (0 H, 4884 V)
[02/04 23:44:23    743s] (I)      init route region map
[02/04 23:44:23    743s] (I)      #blocked GCells = 0
[02/04 23:44:23    743s] (I)      #regions = 1
[02/04 23:44:23    743s] (I)      init safety region map
[02/04 23:44:23    743s] (I)      #blocked GCells = 0
[02/04 23:44:23    743s] (I)      #regions = 1
[02/04 23:44:23    743s] [NR-eGR] Layer group 1: route 53928 net(s) in layer range [2, 11]
[02/04 23:44:23    743s] (I)      
[02/04 23:44:23    743s] (I)      ============  Phase 1a Route ============
[02/04 23:44:23    743s] (I)      Usage: 552295 = (241836 H, 310459 V) = (5.09% H, 6.90% V) = (4.135e+05um H, 5.309e+05um V)
[02/04 23:44:23    743s] (I)      
[02/04 23:44:23    743s] (I)      ============  Phase 1b Route ============
[02/04 23:44:23    743s] (I)      Usage: 552295 = (241836 H, 310459 V) = (5.09% H, 6.90% V) = (4.135e+05um H, 5.309e+05um V)
[02/04 23:44:23    743s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.444244e+05um
[02/04 23:44:23    743s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/04 23:44:23    743s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/04 23:44:23    743s] (I)      
[02/04 23:44:23    743s] (I)      ============  Phase 1c Route ============
[02/04 23:44:23    743s] (I)      Usage: 552295 = (241836 H, 310459 V) = (5.09% H, 6.90% V) = (4.135e+05um H, 5.309e+05um V)
[02/04 23:44:23    743s] (I)      
[02/04 23:44:23    743s] (I)      ============  Phase 1d Route ============
[02/04 23:44:23    743s] (I)      Usage: 552295 = (241836 H, 310459 V) = (5.09% H, 6.90% V) = (4.135e+05um H, 5.309e+05um V)
[02/04 23:44:23    743s] (I)      
[02/04 23:44:23    743s] (I)      ============  Phase 1e Route ============
[02/04 23:44:23    743s] (I)      Usage: 552295 = (241836 H, 310459 V) = (5.09% H, 6.90% V) = (4.135e+05um H, 5.309e+05um V)
[02/04 23:44:23    743s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.444244e+05um
[02/04 23:44:23    743s] (I)      
[02/04 23:44:23    743s] (I)      ============  Phase 1l Route ============
[02/04 23:44:24    743s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/04 23:44:24    743s] (I)      Layer  2:    1029987    264580         1           0     1032447    ( 0.00%) 
[02/04 23:44:24    743s] (I)      Layer  3:    1086528    229536         0           0     1086804    ( 0.00%) 
[02/04 23:44:24    743s] (I)      Layer  4:    1029987    103413         0           0     1032447    ( 0.00%) 
[02/04 23:44:24    743s] (I)      Layer  5:    1086528     15216         0           0     1086804    ( 0.00%) 
[02/04 23:44:24    743s] (I)      Layer  6:    1029987      1809         0           0     1032447    ( 0.00%) 
[02/04 23:44:24    743s] (I)      Layer  7:    1086528        58         0           0     1086804    ( 0.00%) 
[02/04 23:44:24    743s] (I)      Layer  8:    1029987       738         0           0     1032447    ( 0.00%) 
[02/04 23:44:24    743s] (I)      Layer  9:    1084881       163         0           0     1086804    ( 0.00%) 
[02/04 23:44:24    743s] (I)      Layer 10:     368909         0         0       27661      385318    ( 6.70%) 
[02/04 23:44:24    743s] (I)      Layer 11:     390527         0         0       34164      400558    ( 7.86%) 
[02/04 23:44:24    743s] (I)      Total:       9223849    615513         1       61824     9262874    ( 0.66%) 
[02/04 23:44:24    743s] (I)      
[02/04 23:44:24    743s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/04 23:44:24    743s] [NR-eGR]                        OverCon            
[02/04 23:44:24    743s] [NR-eGR]                         #Gcell     %Gcell
[02/04 23:44:24    743s] [NR-eGR]        Layer               (1)    OverCon
[02/04 23:44:24    743s] [NR-eGR] ----------------------------------------------
[02/04 23:44:24    743s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/04 23:44:24    743s] [NR-eGR]  Metal2 ( 2)         1( 0.00%)   ( 0.00%) 
[02/04 23:44:24    743s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/04 23:44:24    743s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/04 23:44:24    743s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/04 23:44:24    743s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/04 23:44:24    743s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/04 23:44:24    743s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/04 23:44:24    743s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/04 23:44:24    743s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/04 23:44:24    743s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/04 23:44:24    743s] [NR-eGR] ----------------------------------------------
[02/04 23:44:24    743s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[02/04 23:44:24    743s] [NR-eGR] 
[02/04 23:44:24    743s] (I)      Finished Global Routing ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 4.01 MB )
[02/04 23:44:24    743s] (I)      Updating congestion map
[02/04 23:44:24    743s] (I)      total 2D Cap : 9250570 = (4748722 H, 4501848 V)
[02/04 23:44:24    743s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/04 23:44:24    743s] (I)      Running track assignment and export wires
[02/04 23:44:24    743s] (I)      Delete wires for 53928 nets 
[02/04 23:44:24    743s] (I)      ============= Track Assignment ============
[02/04 23:44:24    743s] (I)      Started Track Assignment (1T) ( Curr Mem: 4.00 MB )
[02/04 23:44:24    743s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/04 23:44:24    743s] (I)      Run Multi-thread track assignment
[02/04 23:44:24    744s] (I)      Finished Track Assignment (1T) ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 4.01 MB )
[02/04 23:44:24    744s] (I)      Started Export ( Curr Mem: 4.01 MB )
[02/04 23:44:24    744s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/04 23:44:24    744s] [NR-eGR] Total eGR-routed clock nets wire length: 31431um, number of vias: 21503
[02/04 23:44:24    744s] [NR-eGR] --------------------------------------------------------------------------
[02/04 23:44:24    744s] [NR-eGR]                  Length (um)    Vias 
[02/04 23:44:24    744s] [NR-eGR] -------------------------------------
[02/04 23:44:24    744s] [NR-eGR]  Metal1   (1H)             0  184402 
[02/04 23:44:24    744s] [NR-eGR]  Metal2   (2V)        375646  261500 
[02/04 23:44:24    744s] [NR-eGR]  Metal3   (3H)        396075   10625 
[02/04 23:44:24    744s] [NR-eGR]  Metal4   (4V)        176220    1811 
[02/04 23:44:24    744s] [NR-eGR]  Metal5   (5H)         26014     226 
[02/04 23:44:24    744s] [NR-eGR]  Metal6   (6V)          3018      92 
[02/04 23:44:24    744s] [NR-eGR]  Metal7   (7H)             8      83 
[02/04 23:44:24    744s] [NR-eGR]  Metal8   (8V)          1233      97 
[02/04 23:44:24    744s] [NR-eGR]  Metal9   (9H)           274       1 
[02/04 23:44:24    744s] [NR-eGR]  Metal10  (10V)            0       0 
[02/04 23:44:24    744s] [NR-eGR]  Metal11  (11H)            0       0 
[02/04 23:44:24    744s] [NR-eGR] -------------------------------------
[02/04 23:44:24    744s] [NR-eGR]           Total       978488  458837 
[02/04 23:44:24    744s] [NR-eGR] --------------------------------------------------------------------------
[02/04 23:44:24    744s] [NR-eGR] Total half perimeter of net bounding box: 821143um
[02/04 23:44:24    744s] [NR-eGR] Total length: 978488um, number of vias: 458837
[02/04 23:44:24    744s] [NR-eGR] --------------------------------------------------------------------------
[02/04 23:44:24    744s] (I)      == Layer wire length by net rule ==
[02/04 23:44:24    744s] (I)                        Default 
[02/04 23:44:24    744s] (I)      --------------------------
[02/04 23:44:24    744s] (I)       Metal1   (1H)        0um 
[02/04 23:44:24    744s] (I)       Metal2   (2V)   375646um 
[02/04 23:44:24    744s] (I)       Metal3   (3H)   396075um 
[02/04 23:44:24    744s] (I)       Metal4   (4V)   176220um 
[02/04 23:44:24    744s] (I)       Metal5   (5H)    26014um 
[02/04 23:44:24    744s] (I)       Metal6   (6V)     3018um 
[02/04 23:44:24    744s] (I)       Metal7   (7H)        8um 
[02/04 23:44:24    744s] (I)       Metal8   (8V)     1233um 
[02/04 23:44:24    744s] (I)       Metal9   (9H)      274um 
[02/04 23:44:24    744s] (I)       Metal10  (10V)       0um 
[02/04 23:44:24    744s] (I)       Metal11  (11H)       0um 
[02/04 23:44:24    744s] (I)      --------------------------
[02/04 23:44:24    744s] (I)                Total  978488um 
[02/04 23:44:24    744s] (I)      == Layer via count by net rule ==
[02/04 23:44:24    744s] (I)                       Default 
[02/04 23:44:24    744s] (I)      -------------------------
[02/04 23:44:24    744s] (I)       Metal1   (1H)    184402 
[02/04 23:44:24    744s] (I)       Metal2   (2V)    261500 
[02/04 23:44:24    744s] (I)       Metal3   (3H)     10625 
[02/04 23:44:24    744s] (I)       Metal4   (4V)      1811 
[02/04 23:44:24    744s] (I)       Metal5   (5H)       226 
[02/04 23:44:24    744s] (I)       Metal6   (6V)        92 
[02/04 23:44:24    744s] (I)       Metal7   (7H)        83 
[02/04 23:44:24    744s] (I)       Metal8   (8V)        97 
[02/04 23:44:24    744s] (I)       Metal9   (9H)         1 
[02/04 23:44:24    744s] (I)       Metal10  (10V)        0 
[02/04 23:44:24    744s] (I)       Metal11  (11H)        0 
[02/04 23:44:24    744s] (I)      -------------------------
[02/04 23:44:24    744s] (I)                Total   458837 
[02/04 23:44:24    744s] (I)      Finished Export ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 3.97 MB )
[02/04 23:44:24    744s] eee: RC Grid memory freed = 171072 (36 X 36 X 11 X 12b)
[02/04 23:44:24    744s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.21 sec, Real: 1.21 sec, Curr Mem: 3.97 MB )
[02/04 23:44:24    744s] [NR-eGR] Finished Early Global Route ( CPU: 1.22 sec, Real: 1.22 sec, Curr Mem: 3.91 MB )
[02/04 23:44:24    744s] (I)      ========================================== Runtime Summary ===========================================
[02/04 23:44:24    744s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[02/04 23:44:24    744s] (I)      ------------------------------------------------------------------------------------------------------
[02/04 23:44:24    744s] (I)       Early Global Route                             100.00%  1035.89 sec  1037.11 sec  1.22 sec  1.22 sec 
[02/04 23:44:24    744s] (I)       +-Early Global Route kernel                     99.42%  1035.90 sec  1037.11 sec  1.21 sec  1.21 sec 
[02/04 23:44:24    744s] (I)       | +-Import and model                            15.75%  1035.90 sec  1036.09 sec  0.19 sec  0.19 sec 
[02/04 23:44:24    744s] (I)       | | +-Create place DB                            6.52%  1035.90 sec  1035.97 sec  0.08 sec  0.08 sec 
[02/04 23:44:24    744s] (I)       | | | +-Import place data                        6.52%  1035.90 sec  1035.97 sec  0.08 sec  0.08 sec 
[02/04 23:44:24    744s] (I)       | | | | +-Read instances and placement           1.76%  1035.90 sec  1035.92 sec  0.02 sec  0.02 sec 
[02/04 23:44:24    744s] (I)       | | | | +-Read nets                              4.70%  1035.92 sec  1035.97 sec  0.06 sec  0.06 sec 
[02/04 23:44:24    744s] (I)       | | +-Create route DB                            8.66%  1035.98 sec  1036.08 sec  0.11 sec  0.11 sec 
[02/04 23:44:24    744s] (I)       | | | +-Import route data (1T)                   8.64%  1035.98 sec  1036.08 sec  0.11 sec  0.11 sec 
[02/04 23:44:24    744s] (I)       | | | | +-Read blockages ( Layer 2-11 )          0.71%  1035.99 sec  1036.00 sec  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)       | | | | | +-Read routing blockages               0.00%  1035.99 sec  1035.99 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | | | +-Read bump blockages                  0.00%  1035.99 sec  1035.99 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | | | +-Read instance blockages              0.57%  1035.99 sec  1036.00 sec  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)       | | | | | +-Read PG blockages                    0.08%  1036.00 sec  1036.00 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | | | | +-Allocate memory for PG via list    0.03%  1036.00 sec  1036.00 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | | | +-Read clock blockages                 0.00%  1036.00 sec  1036.00 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | | | +-Read other blockages                 0.00%  1036.00 sec  1036.00 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | | | +-Read halo blockages                  0.03%  1036.00 sec  1036.00 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1036.00 sec  1036.00 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | | +-Read blackboxes                        0.00%  1036.00 sec  1036.00 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | | +-Read prerouted                         0.01%  1036.00 sec  1036.00 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | | +-Read nets                              0.80%  1036.00 sec  1036.01 sec  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)       | | | | +-Set up via pillars                     0.86%  1036.02 sec  1036.03 sec  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)       | | | | +-Initialize 3D grid graph               0.15%  1036.03 sec  1036.04 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | | +-Model blockage capacity                3.08%  1036.04 sec  1036.07 sec  0.04 sec  0.04 sec 
[02/04 23:44:24    744s] (I)       | | | | | +-Initialize 3D capacity               2.92%  1036.04 sec  1036.07 sec  0.04 sec  0.04 sec 
[02/04 23:44:24    744s] (I)       | | +-Read aux data                              0.00%  1036.08 sec  1036.08 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | +-Others data preparation                    0.00%  1036.08 sec  1036.08 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | +-Create route kernel                        0.22%  1036.08 sec  1036.08 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | +-Global Routing                              28.67%  1036.09 sec  1036.44 sec  0.35 sec  0.35 sec 
[02/04 23:44:24    744s] (I)       | | +-Initialization                             0.88%  1036.09 sec  1036.10 sec  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)       | | +-Net group 1                               26.52%  1036.10 sec  1036.42 sec  0.32 sec  0.32 sec 
[02/04 23:44:24    744s] (I)       | | | +-Generate topology                        2.54%  1036.10 sec  1036.13 sec  0.03 sec  0.03 sec 
[02/04 23:44:24    744s] (I)       | | | +-Phase 1a                                 6.19%  1036.16 sec  1036.23 sec  0.08 sec  0.08 sec 
[02/04 23:44:24    744s] (I)       | | | | +-Pattern routing (1T)                   5.09%  1036.16 sec  1036.22 sec  0.06 sec  0.06 sec 
[02/04 23:44:24    744s] (I)       | | | | +-Add via demand to 2D                   1.02%  1036.22 sec  1036.23 sec  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)       | | | +-Phase 1b                                 2.18%  1036.23 sec  1036.26 sec  0.03 sec  0.03 sec 
[02/04 23:44:24    744s] (I)       | | | +-Phase 1c                                 0.00%  1036.26 sec  1036.26 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | +-Phase 1d                                 0.00%  1036.26 sec  1036.26 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | +-Phase 1e                                 0.03%  1036.26 sec  1036.26 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | | +-Route legalization                     0.00%  1036.26 sec  1036.26 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | | +-Phase 1l                                13.44%  1036.26 sec  1036.42 sec  0.16 sec  0.16 sec 
[02/04 23:44:24    744s] (I)       | | | | +-Layer assignment (1T)                 13.13%  1036.26 sec  1036.42 sec  0.16 sec  0.16 sec 
[02/04 23:44:24    744s] (I)       | +-Export cong map                              1.76%  1036.44 sec  1036.46 sec  0.02 sec  0.02 sec 
[02/04 23:44:24    744s] (I)       | | +-Export 2D cong map                         0.64%  1036.45 sec  1036.46 sec  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)       | +-Extract Global 3D Wires                      0.54%  1036.46 sec  1036.47 sec  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)       | +-Track Assignment (1T)                       23.63%  1036.47 sec  1036.76 sec  0.29 sec  0.29 sec 
[02/04 23:44:24    744s] (I)       | | +-Initialization                             0.13%  1036.47 sec  1036.47 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | | +-Track Assignment Kernel                   23.19%  1036.47 sec  1036.75 sec  0.28 sec  0.28 sec 
[02/04 23:44:24    744s] (I)       | | +-Free Memory                                0.01%  1036.76 sec  1036.76 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)       | +-Export                                      28.85%  1036.76 sec  1037.11 sec  0.35 sec  0.35 sec 
[02/04 23:44:24    744s] (I)       | | +-Export DB wires                            9.81%  1036.76 sec  1036.87 sec  0.12 sec  0.12 sec 
[02/04 23:44:24    744s] (I)       | | | +-Export all nets                          7.27%  1036.76 sec  1036.85 sec  0.09 sec  0.09 sec 
[02/04 23:44:24    744s] (I)       | | | +-Set wire vias                            2.08%  1036.85 sec  1036.87 sec  0.03 sec  0.03 sec 
[02/04 23:44:24    744s] (I)       | | +-Report wirelength                          6.25%  1036.88 sec  1036.95 sec  0.08 sec  0.08 sec 
[02/04 23:44:24    744s] (I)       | | +-Update net boxes                           4.12%  1036.95 sec  1037.00 sec  0.05 sec  0.05 sec 
[02/04 23:44:24    744s] (I)       | | +-Update timing                              8.57%  1037.00 sec  1037.11 sec  0.10 sec  0.10 sec 
[02/04 23:44:24    744s] (I)       | +-Postprocess design                           0.01%  1037.11 sec  1037.11 sec  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)      ====================== Summary by functions ======================
[02/04 23:44:24    744s] (I)       Lv  Step                                   %      Real       CPU 
[02/04 23:44:24    744s] (I)      ------------------------------------------------------------------
[02/04 23:44:24    744s] (I)        0  Early Global Route               100.00%  1.22 sec  1.22 sec 
[02/04 23:44:24    744s] (I)        1  Early Global Route kernel         99.42%  1.21 sec  1.21 sec 
[02/04 23:44:24    744s] (I)        2  Export                            28.85%  0.35 sec  0.35 sec 
[02/04 23:44:24    744s] (I)        2  Global Routing                    28.67%  0.35 sec  0.35 sec 
[02/04 23:44:24    744s] (I)        2  Track Assignment (1T)             23.63%  0.29 sec  0.29 sec 
[02/04 23:44:24    744s] (I)        2  Import and model                  15.75%  0.19 sec  0.19 sec 
[02/04 23:44:24    744s] (I)        2  Export cong map                    1.76%  0.02 sec  0.02 sec 
[02/04 23:44:24    744s] (I)        2  Extract Global 3D Wires            0.54%  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)        2  Postprocess design                 0.01%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        3  Net group 1                       26.52%  0.32 sec  0.32 sec 
[02/04 23:44:24    744s] (I)        3  Track Assignment Kernel           23.19%  0.28 sec  0.28 sec 
[02/04 23:44:24    744s] (I)        3  Export DB wires                    9.81%  0.12 sec  0.12 sec 
[02/04 23:44:24    744s] (I)        3  Create route DB                    8.66%  0.11 sec  0.11 sec 
[02/04 23:44:24    744s] (I)        3  Update timing                      8.57%  0.10 sec  0.10 sec 
[02/04 23:44:24    744s] (I)        3  Create place DB                    6.52%  0.08 sec  0.08 sec 
[02/04 23:44:24    744s] (I)        3  Report wirelength                  6.25%  0.08 sec  0.08 sec 
[02/04 23:44:24    744s] (I)        3  Update net boxes                   4.12%  0.05 sec  0.05 sec 
[02/04 23:44:24    744s] (I)        3  Initialization                     1.01%  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)        3  Export 2D cong map                 0.64%  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)        3  Create route kernel                0.22%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        3  Free Memory                        0.01%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        4  Phase 1l                          13.44%  0.16 sec  0.16 sec 
[02/04 23:44:24    744s] (I)        4  Import route data (1T)             8.64%  0.11 sec  0.11 sec 
[02/04 23:44:24    744s] (I)        4  Export all nets                    7.27%  0.09 sec  0.09 sec 
[02/04 23:44:24    744s] (I)        4  Import place data                  6.52%  0.08 sec  0.08 sec 
[02/04 23:44:24    744s] (I)        4  Phase 1a                           6.19%  0.08 sec  0.08 sec 
[02/04 23:44:24    744s] (I)        4  Generate topology                  2.54%  0.03 sec  0.03 sec 
[02/04 23:44:24    744s] (I)        4  Phase 1b                           2.18%  0.03 sec  0.03 sec 
[02/04 23:44:24    744s] (I)        4  Set wire vias                      2.08%  0.03 sec  0.03 sec 
[02/04 23:44:24    744s] (I)        4  Phase 1e                           0.03%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        5  Layer assignment (1T)             13.13%  0.16 sec  0.16 sec 
[02/04 23:44:24    744s] (I)        5  Read nets                          5.50%  0.07 sec  0.07 sec 
[02/04 23:44:24    744s] (I)        5  Pattern routing (1T)               5.09%  0.06 sec  0.06 sec 
[02/04 23:44:24    744s] (I)        5  Model blockage capacity            3.08%  0.04 sec  0.04 sec 
[02/04 23:44:24    744s] (I)        5  Read instances and placement       1.76%  0.02 sec  0.02 sec 
[02/04 23:44:24    744s] (I)        5  Add via demand to 2D               1.02%  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)        5  Set up via pillars                 0.86%  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)        5  Read blockages ( Layer 2-11 )      0.71%  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)        5  Initialize 3D grid graph           0.15%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        5  Read prerouted                     0.01%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        6  Initialize 3D capacity             2.92%  0.04 sec  0.04 sec 
[02/04 23:44:24    744s] (I)        6  Read instance blockages            0.57%  0.01 sec  0.01 sec 
[02/04 23:44:24    744s] (I)        6  Read PG blockages                  0.08%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        6  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] (I)        7  Allocate memory for PG via list    0.03%  0.00 sec  0.00 sec 
[02/04 23:44:24    744s] Running post-eGR process
[02/04 23:44:24    744s] Extraction called for design 'CONV_ACC' of instances=61480 and nets=55510 using extraction engine 'preRoute' .
[02/04 23:44:24    744s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/04 23:44:24    744s] Type 'man IMPEXT-3530' for more detail.
[02/04 23:44:24    744s] PreRoute RC Extraction called for design CONV_ACC.
[02/04 23:44:24    744s] RC Extraction called in multi-corner(1) mode.
[02/04 23:44:24    744s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/04 23:44:24    744s] Type 'man IMPEXT-6197' for more detail.
[02/04 23:44:24    744s] RCMode: PreRoute
[02/04 23:44:24    744s]       RC Corner Indexes            0   
[02/04 23:44:24    744s] Capacitance Scaling Factor   : 1.00000 
[02/04 23:44:24    744s] Resistance Scaling Factor    : 1.00000 
[02/04 23:44:24    744s] Clock Cap. Scaling Factor    : 1.00000 
[02/04 23:44:24    744s] Clock Res. Scaling Factor    : 1.00000 
[02/04 23:44:24    744s] Shrink Factor                : 1.00000
[02/04 23:44:24    744s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/04 23:44:24    744s] eee: RC Grid memory allocated = 171072 (36 X 36 X 11 X 12b)
[02/04 23:44:24    744s] Updating RC Grid density data for preRoute extraction ...
[02/04 23:44:24    744s] eee: pegSigSF=1.070000
[02/04 23:44:24    744s] Initializing multi-corner resistance tables ...
[02/04 23:44:24    744s] eee: Grid unit RC data computation started
[02/04 23:44:24    744s] eee: Grid unit RC data computation completed
[02/04 23:44:24    744s] eee: l=1 avDens=0.106006 usedTrk=11019.349913 availTrk=103950.000000 sigTrk=11019.349913
[02/04 23:44:24    744s] eee: l=2 avDens=0.233178 usedTrk=21970.301416 availTrk=94221.000000 sigTrk=21970.301416
[02/04 23:44:24    744s] eee: l=3 avDens=0.231451 usedTrk=23163.610351 availTrk=100080.000000 sigTrk=23163.610351
[02/04 23:44:24    744s] eee: l=4 avDens=0.113081 usedTrk=10306.521435 availTrk=91143.000000 sigTrk=10306.521435
[02/04 23:44:24    744s] eee: l=5 avDens=0.029099 usedTrk=1521.609556 availTrk=52290.000000 sigTrk=1521.609556
[02/04 23:44:24    744s] eee: l=6 avDens=0.014218 usedTrk=177.485555 availTrk=12483.000000 sigTrk=177.485555
[02/04 23:44:24    744s] eee: l=7 avDens=0.000385 usedTrk=0.449942 availTrk=1170.000000 sigTrk=0.449942
[02/04 23:44:24    744s] eee: l=8 avDens=0.010957 usedTrk=73.069561 availTrk=6669.000000 sigTrk=73.069561
[02/04 23:44:24    744s] eee: l=9 avDens=0.005935 usedTrk=16.023216 availTrk=2700.000000 sigTrk=16.023216
[02/04 23:44:24    744s] eee: l=10 avDens=0.050938 usedTrk=914.595119 availTrk=17955.000000 sigTrk=914.595119
[02/04 23:44:24    744s] eee: l=11 avDens=0.051180 usedTrk=902.819153 availTrk=17640.000000 sigTrk=902.819153
[02/04 23:44:24    744s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:44:24    744s] eee: LAM-FP: thresh=1 ; dimX=3145.263158 ; dimY=3128.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[02/04 23:44:24    744s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248551 uaWl=0.998573 uaWlH=0.209900 aWlH=0.001400 lMod=0 pMax=0.816200 pMod=83 pModAss=50 wcR=0.772700 crit=0.001812 siPrev=0 newSi=0.001600 wHLS=1.934500 viaL=0.000000 shortMod=0.009059 fModUnas=0.000453 fModAs=0.000453 pDens=0.500000 
[02/04 23:44:24    744s] eee: NetCapCache creation started. (Current Mem: 4086.164M) 
[02/04 23:44:24    744s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4088.523M) 
[02/04 23:44:24    744s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(597.600000, 594.320000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (35 X 35)
[02/04 23:44:24    744s] eee: Metal Layers Info:
[02/04 23:44:24    744s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:44:24    744s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/04 23:44:24    744s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:44:24    744s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.000 |   1.23 | H | 0 |  1 |
[02/04 23:44:24    744s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:44:24    744s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:44:24    744s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:44:24    744s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:44:24    744s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:44:24    744s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:44:24    744s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.000 |   0.27 | V | 0 |  1 |
[02/04 23:44:24    744s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.000 |   0.27 | H | 0 |  1 |
[02/04 23:44:24    744s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.000 |   0.10 | V | 0 |  1 |
[02/04 23:44:24    744s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  0.000 |   0.10 | H | 0 |  1 |
[02/04 23:44:24    744s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:44:24    744s] eee: uC/uR for corner default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[02/04 23:44:24    744s] eee: +-----------------------NDR Info-----------------------+
[02/04 23:44:24    744s] eee: NDR Count = 2, Fake NDR = 0
[02/04 23:44:24    744s] eee: +----------------------------------------------------+
[02/04 23:44:24    744s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[02/04 23:44:24    744s] eee: +----------------------------------------------------+
[02/04 23:44:24    744s] eee: +----------------------------------------------------+
[02/04 23:44:24    744s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[02/04 23:44:24    744s] eee: +----------------------------------------------------+
[02/04 23:44:24    744s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4088.523M)
[02/04 23:44:25    745s] Compute RC Scale Done ...
[02/04 23:44:25    745s] OPERPROF: Starting HotSpotCal at level 1, MEM:4117.6M, EPOCH TIME: 1738692865.427208
[02/04 23:44:25    745s] [hotspot] +------------+---------------+---------------+
[02/04 23:44:25    745s] [hotspot] |            |   max hotspot | total hotspot |
[02/04 23:44:25    745s] [hotspot] +------------+---------------+---------------+
[02/04 23:44:25    745s] [hotspot] | normalized |          0.00 |          0.00 |
[02/04 23:44:25    745s] [hotspot] +------------+---------------+---------------+
[02/04 23:44:25    745s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/04 23:44:25    745s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/04 23:44:25    745s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.005, MEM:4117.6M, EPOCH TIME: 1738692865.431955
[02/04 23:44:25    745s] Begin: Collecting metrics
[02/04 23:44:25    745s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       | Layer-OPT        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap | Metal10 | Metal8 |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----+---------+--------|
| initial_summary         |    -1.068 |   -1.068 |           |     -769 |       71.03 |            |              | 0:00:04  |        3876 |    8 |   0 |         |        |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        3872 |      |     |         |        |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3899 |      |     |         |        |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3899 |      |     |         |        |
| drv_fixing              |    -1.025 |   -1.025 |      -549 |    -1623 |       71.14 |            |              | 0:00:07  |        3943 |    0 |   0 |         |        |
| global_opt              |           |   -0.303 |           |     -130 |       71.31 |            |              | 0:01:06  |        4030 |      |     |         |        |
| area_reclaiming         |    -0.220 |   -0.220 |       -66 |      -66 |       54.94 |            |              | 0:01:02  |        4028 |      |     |         |        |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       56.08 |            |              | 0:05:36  |        4219 |      |     |       1 |     26 |
| area_reclaiming_2       |    -0.002 |   -0.002 |        -0 |       -0 |       54.83 |            |              | 0:00:25  |        4093 |      |     |       1 |     24 |
| area_reclaiming_3       |    -0.009 |   -0.009 |        -0 |       -0 |       54.16 |            |              | 0:00:13  |        4094 |      |     |         |     16 |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:37  |        4109 |      |     |         |        |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        4089 |      |     |         |        |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:44:25    745s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3519.0M, current mem=3469.8M)

[02/04 23:44:25    745s] End: Collecting metrics
[02/04 23:44:25    745s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[02/04 23:44:25    745s] Begin: GigaOpt Route Type Constraints Refinement
[02/04 23:44:25    745s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:12:25.3/0:31:55.6 (0.4), mem = 4088.6M
[02/04 23:44:25    745s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94434.10
[02/04 23:44:25    745s] ### Creating RouteCongInterface, started
[02/04 23:44:25    745s] 
[02/04 23:44:25    745s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/04 23:44:25    745s] 
[02/04 23:44:25    745s] #optDebug: {0, 1.000}
[02/04 23:44:25    745s] ### Creating RouteCongInterface, finished
[02/04 23:44:25    745s] Updated routing constraints on 0 nets.
[02/04 23:44:25    745s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94434.10
[02/04 23:44:25    745s] Bottom Preferred Layer:
[02/04 23:44:25    745s] +---------------+------------+----------+
[02/04 23:44:25    745s] |     Layer     |   OPT_LA   |   Rule   |
[02/04 23:44:25    745s] +---------------+------------+----------+
[02/04 23:44:25    745s] | Metal8 (z=8)  |         16 | default  |
[02/04 23:44:25    745s] +---------------+------------+----------+
[02/04 23:44:25    745s] Via Pillar Rule:
[02/04 23:44:25    745s]     None
[02/04 23:44:25    745s] Finished writing unified metrics of routing constraints.
[02/04 23:44:25    745s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:12:25.5/0:31:55.7 (0.4), mem = 4088.6M
[02/04 23:44:25    745s] 
[02/04 23:44:25    745s] =============================================================================================
[02/04 23:44:25    745s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        23.13-s082_1
[02/04 23:44:25    745s] =============================================================================================
[02/04 23:44:25    745s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:44:25    745s] ---------------------------------------------------------------------------------------------
[02/04 23:44:25    745s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  86.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:44:25    745s] [ MISC                   ]          0:00:00.0  (  13.3 % )     0:00:00.0 /  0:00:00.0    1.3
[02/04 23:44:25    745s] ---------------------------------------------------------------------------------------------
[02/04 23:44:25    745s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:44:25    745s] ---------------------------------------------------------------------------------------------
[02/04 23:44:25    745s] End: GigaOpt Route Type Constraints Refinement
[02/04 23:44:25    745s] Begin: Collecting metrics
[02/04 23:44:25    745s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       | Layer-OPT        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap | Metal10 | Metal8 |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----+---------+--------|
| initial_summary         |    -1.068 |   -1.068 |           |     -769 |       71.03 |            |              | 0:00:04  |        3876 |    8 |   0 |         |        |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        3872 |      |     |         |        |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3899 |      |     |         |        |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3899 |      |     |         |        |
| drv_fixing              |    -1.025 |   -1.025 |      -549 |    -1623 |       71.14 |            |              | 0:00:07  |        3943 |    0 |   0 |         |        |
| global_opt              |           |   -0.303 |           |     -130 |       71.31 |            |              | 0:01:06  |        4030 |      |     |         |        |
| area_reclaiming         |    -0.220 |   -0.220 |       -66 |      -66 |       54.94 |            |              | 0:01:02  |        4028 |      |     |         |        |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       56.08 |            |              | 0:05:36  |        4219 |      |     |       1 |     26 |
| area_reclaiming_2       |    -0.002 |   -0.002 |        -0 |       -0 |       54.83 |            |              | 0:00:25  |        4093 |      |     |       1 |     24 |
| area_reclaiming_3       |    -0.009 |   -0.009 |        -0 |       -0 |       54.16 |            |              | 0:00:13  |        4094 |      |     |         |     16 |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:37  |        4109 |      |     |         |        |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        4089 |      |     |         |        |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4089 |      |     |         |     16 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:44:25    745s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3469.8M, current mem=3469.8M)

[02/04 23:44:25    745s] End: Collecting metrics
[02/04 23:44:25    745s] skip EGR on cluster skew clock nets.
[02/04 23:44:25    745s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[02/04 23:44:25    745s]                                            # bool, default=false, private
[02/04 23:44:25    745s] Starting delay calculation for Setup views
[02/04 23:44:25    745s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/04 23:44:25    745s] #################################################################################
[02/04 23:44:25    745s] # Design Stage: PreRoute
[02/04 23:44:25    745s] # Design Name: CONV_ACC
[02/04 23:44:25    745s] # Design Mode: 90nm
[02/04 23:44:25    745s] # Analysis Mode: MMMC Non-OCV 
[02/04 23:44:25    745s] # Parasitics Mode: No SPEF/RCDB 
[02/04 23:44:25    745s] # Signoff Settings: SI Off 
[02/04 23:44:25    745s] #################################################################################
[02/04 23:44:26    746s] Calculate delays in BcWc mode...
[02/04 23:44:26    746s] Topological Sorting (REAL = 0:00:00.0, MEM = 4109.2M, InitMEM = 4109.2M)
[02/04 23:44:26    746s] Start delay calculation (fullDC) (1 T). (MEM=3517.47)
[02/04 23:44:26    746s] End AAE Lib Interpolated Model. (MEM=3517.468750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:44:29    748s] Total number of fetched objects 55253
[02/04 23:44:29    749s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/04 23:44:29    749s] End delay calculation. (MEM=3542.85 CPU=0:00:02.1 REAL=0:00:02.0)
[02/04 23:44:29    749s] End delay calculation (fullDC). (MEM=3542.85 CPU=0:00:02.6 REAL=0:00:03.0)
[02/04 23:44:29    749s] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 4150.9M) ***
[02/04 23:44:29    749s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:12:29 mem=4150.9M)
[02/04 23:44:29    749s] Begin: GigaOpt postEco DRV Optimization
[02/04 23:44:29    749s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[02/04 23:44:29    749s] *** DrvOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:12:29.5/0:31:59.7 (0.4), mem = 4150.9M
[02/04 23:44:29    749s] Info: 1 clock net  excluded from IPO operation.
[02/04 23:44:29    749s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94434.11
[02/04 23:44:29    749s] 
[02/04 23:44:29    749s] Active Setup views: Setup 
[02/04 23:44:29    749s] Cell CONV_ACC LLGs are deleted
[02/04 23:44:29    749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:29    749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:29    749s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4150.9M, EPOCH TIME: 1738692869.784759
[02/04 23:44:29    749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:29    749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:29    749s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4150.9M, EPOCH TIME: 1738692869.786042
[02/04 23:44:29    749s] Max number of tech site patterns supported in site array is 256.
[02/04 23:44:29    749s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[02/04 23:44:29    749s] After signature check, allow fast init is true, keep pre-filter is true.
[02/04 23:44:29    749s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/04 23:44:29    749s] Fast DP-INIT is on for default
[02/04 23:44:29    749s] Atter site array init, number of instance map data is 0.
[02/04 23:44:29    749s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.019, REAL:0.019, MEM:4150.9M, EPOCH TIME: 1738692869.805130
[02/04 23:44:29    749s] 
[02/04 23:44:29    749s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:44:29    749s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:44:29    749s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.032, REAL:0.032, MEM:4150.9M, EPOCH TIME: 1738692869.816934
[02/04 23:44:29    749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:44:29    749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:29    749s] [oiPhyDebug] optDemand 681824880000.00, spDemand 654344496000.00.
[02/04 23:44:29    749s] [LDM::Info] TotalInstCnt at InitDesignMc1: 61480
[02/04 23:44:29    749s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/04 23:44:29    749s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:12:30 mem=4150.9M
[02/04 23:44:29    749s] OPERPROF: Starting DPlace-Init at level 1, MEM:4150.9M, EPOCH TIME: 1738692869.828637
[02/04 23:44:29    749s] Processing tracks to init pin-track alignment.
[02/04 23:44:29    749s] z: 2, totalTracks: 1
[02/04 23:44:29    749s] z: 4, totalTracks: 1
[02/04 23:44:29    749s] z: 6, totalTracks: 1
[02/04 23:44:29    749s] z: 8, totalTracks: 1
[02/04 23:44:29    749s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:44:29    749s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4150.9M, EPOCH TIME: 1738692869.841827
[02/04 23:44:29    749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:29    749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:29    749s] 
[02/04 23:44:29    749s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:44:29    749s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:44:29    749s] 
[02/04 23:44:29    749s]  Skipping Bad Lib Cell Checking (CMU) !
[02/04 23:44:29    749s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.027, REAL:0.027, MEM:4150.9M, EPOCH TIME: 1738692869.868959
[02/04 23:44:29    749s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4150.9M, EPOCH TIME: 1738692869.868999
[02/04 23:44:29    749s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4150.9M, EPOCH TIME: 1738692869.869067
[02/04 23:44:29    749s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4150.9MB).
[02/04 23:44:29    749s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.044, MEM:4150.9M, EPOCH TIME: 1738692869.872197
[02/04 23:44:29    749s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:44:30    749s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 61480
[02/04 23:44:30    749s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:12:30 mem=4150.9M
[02/04 23:44:30    749s] ### Creating RouteCongInterface, started
[02/04 23:44:30    749s] 
[02/04 23:44:30    749s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/04 23:44:30    749s] 
[02/04 23:44:30    749s] #optDebug: {0, 1.000}
[02/04 23:44:30    749s] ### Creating RouteCongInterface, finished
[02/04 23:44:30    749s] {MG pre T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:44:30    749s] {MG pre T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:44:30    749s] {MG pre T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:44:30    749s] {MG pre T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:44:30    749s] {MG post T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:44:30    749s] {MG post T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:44:30    749s] {MG post T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:44:30    749s] {MG post T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:44:30    750s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:44:30    750s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:44:30    750s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:44:30    750s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:44:30    750s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:44:30    750s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:44:30    750s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:44:30    750s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:44:30    750s] AoF 2019.5400um
[02/04 23:44:30    750s] [GPS-DRV] Optimizer inputs ============================= 
[02/04 23:44:30    750s] [GPS-DRV] drvFixingStage: Small Scale
[02/04 23:44:30    750s] [GPS-DRV] costLowerBound: 0.1
[02/04 23:44:30    750s] [GPS-DRV] setupTNSCost  : 1
[02/04 23:44:30    750s] [GPS-DRV] maxIter       : 3
[02/04 23:44:30    750s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/04 23:44:30    750s] [GPS-DRV] Optimizer parameters ============================= 
[02/04 23:44:30    750s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/04 23:44:30    750s] [GPS-DRV] maxDensity (design): 0.95
[02/04 23:44:30    750s] [GPS-DRV] maxLocalDensity: 0.98
[02/04 23:44:30    750s] [GPS-DRV] MaxBufDistForPlaceBlk: 302um
[02/04 23:44:30    750s] [GPS-DRV] Dflt RT Characteristic Length 1551.36um AoF 2019.54um x 1
[02/04 23:44:30    750s] [GPS-DRV] isCPECostingOn: false
[02/04 23:44:30    750s] [GPS-DRV] All active and enabled setup views
[02/04 23:44:30    750s] [GPS-DRV]     Setup
[02/04 23:44:30    750s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/04 23:44:30    750s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/04 23:44:30    750s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/04 23:44:30    750s] [GPS-DRV] inPostEcoStage
[02/04 23:44:30    750s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/04 23:44:30    750s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/04 23:44:30    750s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4185.9M, EPOCH TIME: 1738692870.657258
[02/04 23:44:30    750s] Found 0 hard placement blockage before merging.
[02/04 23:44:30    750s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4185.9M, EPOCH TIME: 1738692870.657577
[02/04 23:44:30    750s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[02/04 23:44:30    750s] [GPS-DRV] ROI - unit(Area: 2.736e+06; LeakageP: 1.9135e-11; DynamicP: 2.736e+06)DBU
[02/04 23:44:31    750s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/04 23:44:31    750s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/04 23:44:31    750s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/04 23:44:31    750s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/04 23:44:31    750s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/04 23:44:31    751s] Info: violation cost 0.217886 (cap = 0.000000, tran = 0.217886, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/04 23:44:31    751s] |     5|    10|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|    -0.10|    -7.48|       0|       0|       0| 54.16%|          |         |
[02/04 23:44:31    751s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/04 23:44:31    751s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.10|    -7.50|       4|       0|       3| 54.16%| 0:00:00.0|  4234.1M|
[02/04 23:44:31    751s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/04 23:44:31    751s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.10|    -7.50|       0|       0|       0| 54.16%| 0:00:00.0|  4234.1M|
[02/04 23:44:31    751s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/04 23:44:31    751s] 
[02/04 23:44:31    751s] ###############################################################################
[02/04 23:44:31    751s] #
[02/04 23:44:31    751s] #  Large fanout net report:  
[02/04 23:44:31    751s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[02/04 23:44:31    751s] #     - current density: 54.16
[02/04 23:44:31    751s] #
[02/04 23:44:31    751s] #  List of high fanout nets:
[02/04 23:44:31    751s] #        Net(1):  n_3725: (fanouts = 76)
[02/04 23:44:31    751s] #        Net(2):  n_3793: (fanouts = 76)
[02/04 23:44:31    751s] #        Net(3):  n_3801: (fanouts = 76)
[02/04 23:44:31    751s] #
[02/04 23:44:31    751s] ###############################################################################
[02/04 23:44:31    751s] Bottom Preferred Layer:
[02/04 23:44:31    751s] +---------------+------------+----------+
[02/04 23:44:31    751s] |     Layer     |   OPT_LA   |   Rule   |
[02/04 23:44:31    751s] +---------------+------------+----------+
[02/04 23:44:31    751s] | Metal8 (z=8)  |         16 | default  |
[02/04 23:44:31    751s] +---------------+------------+----------+
[02/04 23:44:31    751s] Via Pillar Rule:
[02/04 23:44:31    751s]     None
[02/04 23:44:31    751s] Finished writing unified metrics of routing constraints.
[02/04 23:44:31    751s] 
[02/04 23:44:31    751s] 
[02/04 23:44:31    751s] =======================================================================
[02/04 23:44:31    751s]                 Reasons for remaining drv violations
[02/04 23:44:31    751s] =======================================================================
[02/04 23:44:31    751s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[02/04 23:44:31    751s] 
[02/04 23:44:31    751s] MultiBuffering failure reasons
[02/04 23:44:31    751s] ------------------------------------------------
[02/04 23:44:31    751s] *info:     3 net(s): Could not be fixed because the gain is not enough.
[02/04 23:44:31    751s] 
[02/04 23:44:31    751s] 
[02/04 23:44:31    751s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=4234.1M) ***
[02/04 23:44:31    751s] 
[02/04 23:44:31    751s] Deleting 0 temporary hard placement blockage(s).
[02/04 23:44:31    751s] Total-nets :: 53932, Stn-nets :: 2, ratio :: 0.00370837 %, Total-len 978486, Stn-len 252.98
[02/04 23:44:31    751s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 61484
[02/04 23:44:31    751s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4234.1M, EPOCH TIME: 1738692871.616090
[02/04 23:44:31    751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:61484).
[02/04 23:44:31    751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:31    751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:31    751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:31    751s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.062, REAL:0.062, MEM:4234.1M, EPOCH TIME: 1738692871.678320
[02/04 23:44:31    751s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94434.11
[02/04 23:44:31    751s] *** DrvOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:02.0/0:00:02.1 (1.0), totSession cpu/real = 0:12:31.5/0:32:01.8 (0.4), mem = 4234.1M
[02/04 23:44:31    751s] 
[02/04 23:44:31    751s] =============================================================================================
[02/04 23:44:31    751s]  Step TAT Report : DrvOpt #3 / optDesign #1                                     23.13-s082_1
[02/04 23:44:31    751s] =============================================================================================
[02/04 23:44:31    751s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:44:31    751s] ---------------------------------------------------------------------------------------------
[02/04 23:44:31    751s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:44:31    751s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:44:31    751s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:44:31    751s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.1
[02/04 23:44:31    751s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:44:31    751s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:44:31    751s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/04 23:44:31    751s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/04 23:44:31    751s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:44:31    751s] [ OptEval                ]      2   0:00:00.2  (  10.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:44:31    751s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:44:31    751s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/04 23:44:31    751s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/04 23:44:31    751s] [ DrvFindVioNets         ]      3   0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.2    1.1
[02/04 23:44:31    751s] [ DrvComputeSummary      ]      3   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:44:31    751s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/04 23:44:31    751s] [ IncrTimingUpdate       ]      2   0:00:00.3  (  16.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/04 23:44:31    751s] [ MISC                   ]          0:00:00.8  (  39.6 % )     0:00:00.8 /  0:00:00.8    1.0
[02/04 23:44:31    751s] ---------------------------------------------------------------------------------------------
[02/04 23:44:31    751s]  DrvOpt #3 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.0    1.0
[02/04 23:44:31    751s] ---------------------------------------------------------------------------------------------
[02/04 23:44:31    751s] Begin: Collecting metrics
[02/04 23:44:31    751s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       | Layer-OPT        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap | Metal10 | Metal8 |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----+---------+--------|
| initial_summary         |    -1.068 |   -1.068 |           |     -769 |       71.03 |            |              | 0:00:04  |        3876 |    8 |   0 |         |        |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        3872 |      |     |         |        |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3899 |      |     |         |        |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3899 |      |     |         |        |
| drv_fixing              |    -1.025 |   -1.025 |      -549 |    -1623 |       71.14 |            |              | 0:00:07  |        3943 |    0 |   0 |         |        |
| global_opt              |           |   -0.303 |           |     -130 |       71.31 |            |              | 0:01:06  |        4030 |      |     |         |        |
| area_reclaiming         |    -0.220 |   -0.220 |       -66 |      -66 |       54.94 |            |              | 0:01:02  |        4028 |      |     |         |        |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       56.08 |            |              | 0:05:36  |        4219 |      |     |       1 |     26 |
| area_reclaiming_2       |    -0.002 |   -0.002 |        -0 |       -0 |       54.83 |            |              | 0:00:25  |        4093 |      |     |       1 |     24 |
| area_reclaiming_3       |    -0.009 |   -0.009 |        -0 |       -0 |       54.16 |            |              | 0:00:13  |        4094 |      |     |         |     16 |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:37  |        4109 |      |     |         |        |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        4089 |      |     |         |        |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4089 |      |     |         |     16 |
| drv_eco_fixing          |    -0.103 |   -0.103 |        -7 |       -7 |       54.16 |            |              | 0:00:02  |        4118 |    0 |   0 |         |     16 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:44:31    751s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3529.9M, current mem=3529.9M)

[02/04 23:44:31    751s] End: Collecting metrics
[02/04 23:44:31    751s] End: GigaOpt postEco DRV Optimization
[02/04 23:44:31    751s] GigaOpt: WNS changes after postEco optimization: -0.009 -> -0.103 (bump = 0.094)
[02/04 23:44:31    751s] Begin: GigaOpt nonLegal postEco optimization
[02/04 23:44:31    751s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 1.0 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[02/04 23:44:31    751s] Info: 1 clock net  excluded from IPO operation.
[02/04 23:44:31    751s] *** WnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:12:31.8/0:32:02.1 (0.4), mem = 4118.1M
[02/04 23:44:31    751s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94434.12
[02/04 23:44:31    751s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/04 23:44:32    751s] 
[02/04 23:44:32    751s] Active Setup views: Setup 
[02/04 23:44:32    751s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4118.1M, EPOCH TIME: 1738692872.039397
[02/04 23:44:32    751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:32    751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:32    751s] 
[02/04 23:44:32    751s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:44:32    751s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:44:32    751s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.028, REAL:0.028, MEM:4118.1M, EPOCH TIME: 1738692872.067594
[02/04 23:44:32    751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:44:32    751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:32    751s] [oiPhyDebug] optDemand 681860448000.00, spDemand 654380064000.00.
[02/04 23:44:32    751s] [LDM::Info] TotalInstCnt at InitDesignMc1: 61484
[02/04 23:44:32    751s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/04 23:44:32    751s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:12:32 mem=4118.1M
[02/04 23:44:32    751s] OPERPROF: Starting DPlace-Init at level 1, MEM:4118.1M, EPOCH TIME: 1738692872.079327
[02/04 23:44:32    751s] Processing tracks to init pin-track alignment.
[02/04 23:44:32    751s] z: 2, totalTracks: 1
[02/04 23:44:32    751s] z: 4, totalTracks: 1
[02/04 23:44:32    751s] z: 6, totalTracks: 1
[02/04 23:44:32    751s] z: 8, totalTracks: 1
[02/04 23:44:32    751s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:44:32    751s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4118.1M, EPOCH TIME: 1738692872.092485
[02/04 23:44:32    751s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:32    751s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:44:32    751s] 
[02/04 23:44:32    751s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:44:32    751s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:44:32    751s] 
[02/04 23:44:32    751s]  Skipping Bad Lib Cell Checking (CMU) !
[02/04 23:44:32    751s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.027, REAL:0.027, MEM:4118.1M, EPOCH TIME: 1738692872.119879
[02/04 23:44:32    751s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4118.1M, EPOCH TIME: 1738692872.119921
[02/04 23:44:32    751s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4118.1M, EPOCH TIME: 1738692872.119988
[02/04 23:44:32    751s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4118.1MB).
[02/04 23:44:32    751s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.044, MEM:4118.1M, EPOCH TIME: 1738692872.123085
[02/04 23:44:32    752s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:44:32    752s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 61484
[02/04 23:44:32    752s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:12:32 mem=4118.1M
[02/04 23:44:32    752s] ### Creating RouteCongInterface, started
[02/04 23:44:32    752s] 
[02/04 23:44:32    752s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[02/04 23:44:32    752s] 
[02/04 23:44:32    752s] #optDebug: {0, 1.000}
[02/04 23:44:32    752s] ### Creating RouteCongInterface, finished
[02/04 23:44:32    752s] {MG pre T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:44:32    752s] {MG pre T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:44:32    752s] {MG pre T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:44:32    752s] {MG pre T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:44:32    752s] {MG post T:0 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:44:32    752s] {MG post T:1 H:0 G:0  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:44:32    752s] {MG post T:0 H:1 G:0  {8 0 17.1 0.0773741}  {10 0 55.8 0.247001} }
[02/04 23:44:32    752s] {MG post T:0 H:0 G:1  {8 0 1.9 0.0773741}  {10 0 6.2 0.247001} }
[02/04 23:44:32    752s] *info: 1 clock net excluded
[02/04 23:44:32    752s] *info: 250 no-driver nets excluded.
[02/04 23:44:32    752s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.94434.2
[02/04 23:44:32    752s] PathGroup :  reg2reg  TargetSlack : 0 
[02/04 23:44:32    752s] ** GigaOpt Optimizer WNS Slack -0.103 TNS Slack -7.496 Density 54.16
[02/04 23:44:32    752s] Optimizer WNS Pass 0
[02/04 23:44:32    752s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.044|-0.562|
|reg2reg   |-0.103|-6.990|
|HEPG      |-0.103|-6.990|
|All Paths |-0.103|-7.496|
+----------+------+------+

[02/04 23:44:32    752s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4176.2M, EPOCH TIME: 1738692872.661891
[02/04 23:44:32    752s] Found 0 hard placement blockage before merging.
[02/04 23:44:32    752s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4176.2M, EPOCH TIME: 1738692872.662700
[02/04 23:44:32    752s] Active Path Group: reg2reg  
[02/04 23:44:32    752s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
[02/04 23:44:32    752s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                   End Point                    |
[02/04 23:44:32    752s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
[02/04 23:44:32    752s] |  -0.103|   -0.103|  -6.990|   -7.496|   54.16%|   0:00:00.0| 4176.2M|     Setup|  reg2reg| psum_buff0_synch_fifo0_data_out_reg[17]/D      |
[02/04 23:44:32    752s] |  -0.071|   -0.071|  -5.965|   -6.471|   54.16%|   0:00:00.0| 4204.4M|     Setup|  reg2reg| pe30_product_reg[3][14]/D                      |
[02/04 23:44:32    752s] |  -0.054|   -0.054|  -5.277|   -5.782|   54.16%|   0:00:00.0| 4204.4M|     Setup|  reg2reg| pe31_product_reg[2][11]/D                      |
[02/04 23:44:33    753s] |  -0.043|   -0.044|  -4.470|   -4.975|   54.17%|   0:00:01.0| 4252.6M|     Setup|  reg2reg| pe11_product_reg[2][12]/D                      |
[02/04 23:44:34    754s] |  -0.041|   -0.044|  -3.619|   -4.124|   54.19%|   0:00:01.0| 4290.7M|     Setup|  reg2reg| pe11_product_reg[2][14]/D                      |
[02/04 23:44:36    755s] |  -0.028|   -0.044|  -3.328|   -3.834|   54.20%|   0:00:02.0| 4290.7M|     Setup|  reg2reg| pe23_product_reg[1][11]/D                      |
[02/04 23:44:44    764s] |  -0.026|   -0.026|  -1.673|   -1.831|   54.25%|   0:00:08.0| 4290.7M|     Setup|  reg2reg| pe01_product_reg[0][10]/D                      |
[02/04 23:44:45    765s] |  -0.014|   -0.018|  -1.323|   -1.481|   54.26%|   0:00:01.0| 4290.7M|     Setup|  reg2reg| pe10_product_reg[2][14]/D                      |
[02/04 23:45:04    784s] |  -0.011|   -0.018|  -0.149|   -0.307|   54.33%|   0:00:19.0| 4298.7M|     Setup|  reg2reg| pe23_product_reg[3][13]/D                      |
[02/04 23:45:07    786s] |  -0.009|   -0.018|  -0.037|   -0.195|   54.35%|   0:00:03.0| 4298.7M|     Setup|  reg2reg| pe04_product_reg[0][14]/D                      |
[02/04 23:45:07    787s] |  -0.001|   -0.018|  -0.001|   -0.159|   54.35%|   0:00:00.0| 4298.7M|     Setup|  reg2reg| pe23_product_reg[3][14]/D                      |
[02/04 23:45:07    787s] |   0.000|   -0.018|   0.000|   -0.158|   54.36%|   0:00:00.0| 4298.7M|        NA|       NA| NA                                             |
[02/04 23:45:07    787s] |   0.000|   -0.018|   0.000|   -0.158|   54.36%|   0:00:00.0| 4298.7M|     Setup|       NA| NA                                             |
[02/04 23:45:07    787s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
[02/04 23:45:07    787s] 
[02/04 23:45:07    787s] *** Finish Core Optimize Step (cpu=0:00:34.4 real=0:00:35.0 mem=4298.7M) ***
[02/04 23:45:07    787s] Active Path Group: default 
[02/04 23:45:07    787s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
[02/04 23:45:07    787s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                   End Point                    |
[02/04 23:45:07    787s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
[02/04 23:45:07    787s] |  -0.018|   -0.018|  -0.158|   -0.158|   54.36%|   0:00:00.0| 4298.7M|     Setup|  default| psum_buff0_synch_fifo0_fifo_mem_reg[14][1]/D   |
[02/04 23:45:07    787s] |   0.000|    0.000|   0.000|    0.000|   54.36%|   0:00:00.0| 4298.7M|     Setup|       NA| NA                                             |
[02/04 23:45:07    787s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
[02/04 23:45:07    787s] 
[02/04 23:45:07    787s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=4298.7M) ***
[02/04 23:45:07    787s] 
[02/04 23:45:07    787s] *** Finished Optimize Step Cumulative (cpu=0:00:34.6 real=0:00:35.0 mem=4298.7M) ***
[02/04 23:45:07    787s] Deleting 0 temporary hard placement blockage(s).
[02/04 23:45:07    787s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.073|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[02/04 23:45:07    787s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 54.36
[02/04 23:45:07    787s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.94434.2
[02/04 23:45:07    787s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4314.7M, EPOCH TIME: 1738692907.465120
[02/04 23:45:07    787s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:61611).
[02/04 23:45:07    787s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:07    787s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:07    787s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:07    787s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.064, REAL:0.064, MEM:4314.7M, EPOCH TIME: 1738692907.529323
[02/04 23:45:07    787s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4314.7M, EPOCH TIME: 1738692907.533768
[02/04 23:45:07    787s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4314.7M, EPOCH TIME: 1738692907.533802
[02/04 23:45:07    787s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4314.7M, EPOCH TIME: 1738692907.547239
[02/04 23:45:07    787s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:07    787s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:07    787s] 
[02/04 23:45:07    787s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:07    787s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:07    787s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.031, REAL:0.031, MEM:4314.7M, EPOCH TIME: 1738692907.577935
[02/04 23:45:07    787s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4314.7M, EPOCH TIME: 1738692907.577979
[02/04 23:45:07    787s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4314.7M, EPOCH TIME: 1738692907.578043
[02/04 23:45:07    787s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.048, REAL:0.048, MEM:4314.7M, EPOCH TIME: 1738692907.581474
[02/04 23:45:07    787s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.048, REAL:0.048, MEM:4314.7M, EPOCH TIME: 1738692907.581486
[02/04 23:45:07    787s] TDRefine: refinePlace mode is spiral
[02/04 23:45:07    787s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94434.6
[02/04 23:45:07    787s] OPERPROF: Starting Refine-Place at level 1, MEM:4314.7M, EPOCH TIME: 1738692907.581516
[02/04 23:45:07    787s] *** Starting refinePlace (0:13:07 mem=4314.7M) ***
[02/04 23:45:07    787s] Total net bbox length = 8.221e+05 (3.581e+05 4.640e+05) (ext = 4.870e+03)
[02/04 23:45:07    787s] 
[02/04 23:45:07    787s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:07    787s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:07    787s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:45:07    787s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4314.7M, EPOCH TIME: 1738692907.613073
[02/04 23:45:07    787s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:4314.7M, EPOCH TIME: 1738692907.614076
[02/04 23:45:07    787s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[02/04 23:45:07    787s] Type 'man IMPSP-5140' for more detail.
[02/04 23:45:07    787s] **WARN: (IMPSP-315):	Found 61611 instances insts with no PG Term connections.
[02/04 23:45:07    787s] Type 'man IMPSP-315' for more detail.
[02/04 23:45:07    787s] Set min layer with default ( 2 )
[02/04 23:45:07    787s] Set max layer with default ( 127 )
[02/04 23:45:07    787s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:45:07    787s] Min route layer (adjusted) = 2
[02/04 23:45:07    787s] Max route layer (adjusted) = 11
[02/04 23:45:07    787s] Set min layer with default ( 2 )
[02/04 23:45:07    787s] Set max layer with default ( 127 )
[02/04 23:45:07    787s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:45:07    787s] Min route layer (adjusted) = 2
[02/04 23:45:07    787s] Max route layer (adjusted) = 11
[02/04 23:45:07    787s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4314.7M, EPOCH TIME: 1738692907.618966
[02/04 23:45:07    787s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:4314.7M, EPOCH TIME: 1738692907.619959
[02/04 23:45:07    787s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4314.7M, EPOCH TIME: 1738692907.619978
[02/04 23:45:07    787s] Starting refinePlace ...
[02/04 23:45:07    787s] Set min layer with default ( 2 )
[02/04 23:45:07    787s] Set max layer with default ( 127 )
[02/04 23:45:07    787s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:45:07    787s] Min route layer (adjusted) = 2
[02/04 23:45:07    787s] Max route layer (adjusted) = 11
[02/04 23:45:07    787s] One DDP V2 for no tweak run.
[02/04 23:45:07    787s] Set min layer with default ( 2 )
[02/04 23:45:07    787s] Set max layer with default ( 127 )
[02/04 23:45:07    787s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:45:07    787s] Min route layer (adjusted) = 2
[02/04 23:45:07    787s] Max route layer (adjusted) = 11
[02/04 23:45:07    787s] DDP initSite1 nrRow 324 nrJob 324
[02/04 23:45:07    787s] DDP markSite nrRow 324 nrJob 324
[02/04 23:45:07    787s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/04 23:45:07    787s] ** Cut row section cpu time 0:00:00.0.
[02/04 23:45:07    787s]  ** Cut row section real time 0:00:00.0.
[02/04 23:45:07    787s]    Spread Effort: high, pre-route mode, useDDP on.
[02/04 23:45:07    787s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=4314.7MB) @(0:13:07 - 0:13:08).
[02/04 23:45:07    787s] Move report: preRPlace moves 677 insts, mean move: 0.57 um, max move: 4.31 um 
[02/04 23:45:07    787s] 	Max move on inst (FE_OFC1832_wgt_buf11_3): (266.60, 143.26) --> (264.00, 141.55)
[02/04 23:45:07    787s] 	Length: 24 sites, height: 1 rows, site name: CoreSite, cell type: BUFX20
[02/04 23:45:07    787s] wireLenOptFixPriorityInst 0 inst fixed
[02/04 23:45:07    787s] 
[02/04 23:45:07    787s]  === Spiral for Logical I: (movable: 51567) ===
[02/04 23:45:07    787s] 
[02/04 23:45:07    787s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[02/04 23:45:08    788s] 
[02/04 23:45:08    788s]  Info: 0 filler has been deleted!
[02/04 23:45:08    788s] Move report: legalization moves 23 insts, mean move: 1.16 um, max move: 2.71 um spiral
[02/04 23:45:08    788s] 	Max move on inst (FE_OCPC1909_wgt_buf03_2): (283.80, 466.45) --> (284.80, 468.16)
[02/04 23:45:08    788s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:01.0)
[02/04 23:45:08    788s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/04 23:45:08    788s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=4298.7MB) @(0:13:08 - 0:13:08).
[02/04 23:45:08    788s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:45:08    788s] Move report: Detail placement moves 700 insts, mean move: 0.59 um, max move: 4.31 um 
[02/04 23:45:08    788s] 	Max move on inst (FE_OFC1832_wgt_buf11_3): (266.60, 143.26) --> (264.00, 141.55)
[02/04 23:45:08    788s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 4298.7MB
[02/04 23:45:08    788s] Statistics of distance of Instance movement in refine placement:
[02/04 23:45:08    788s]   maximum (X+Y) =         4.31 um
[02/04 23:45:08    788s]   inst (FE_OFC1832_wgt_buf11_3) with max move: (266.6, 143.26) -> (264, 141.55)
[02/04 23:45:08    788s]   mean    (X+Y) =         0.59 um
[02/04 23:45:08    788s] Summary Report:
[02/04 23:45:08    788s] Instances move: 700 (out of 51567 movable)
[02/04 23:45:08    788s] Instances flipped: 0
[02/04 23:45:08    788s] Mean displacement: 0.59 um
[02/04 23:45:08    788s] Max displacement: 4.31 um (Instance: FE_OFC1832_wgt_buf11_3) (266.6, 143.26) -> (264, 141.55)
[02/04 23:45:08    788s] 	Length: 24 sites, height: 1 rows, site name: CoreSite, cell type: BUFX20
[02/04 23:45:08    788s] 	Violation at original loc: Overlapping with other instance
[02/04 23:45:08    788s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/04 23:45:08    788s] Total instances moved : 700
[02/04 23:45:08    788s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.965, REAL:0.965, MEM:4298.7M, EPOCH TIME: 1738692908.584480
[02/04 23:45:08    788s] Total net bbox length = 8.224e+05 (3.583e+05 4.641e+05) (ext = 4.870e+03)
[02/04 23:45:08    788s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 4298.7MB
[02/04 23:45:08    788s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=4298.7MB) @(0:13:07 - 0:13:08).
[02/04 23:45:08    788s] *** Finished refinePlace (0:13:08 mem=4298.7M) ***
[02/04 23:45:08    788s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94434.6
[02/04 23:45:08    788s] OPERPROF: Finished Refine-Place at level 1, CPU:1.030, REAL:1.030, MEM:4298.7M, EPOCH TIME: 1738692908.611076
[02/04 23:45:08    788s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4298.7M, EPOCH TIME: 1738692908.800228
[02/04 23:45:08    788s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:61611).
[02/04 23:45:08    788s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:08    788s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:08    788s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:08    788s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.096, REAL:0.096, MEM:4298.7M, EPOCH TIME: 1738692908.896547
[02/04 23:45:08    788s] *** maximum move = 4.31 um ***
[02/04 23:45:08    788s] *** Finished re-routing un-routed nets (4298.7M) ***
[02/04 23:45:08    788s] OPERPROF: Starting DPlace-Init at level 1, MEM:4298.7M, EPOCH TIME: 1738692908.943130
[02/04 23:45:08    788s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4298.7M, EPOCH TIME: 1738692908.968344
[02/04 23:45:08    788s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:08    788s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:08    788s] 
[02/04 23:45:08    788s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:08    788s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:09    788s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.045, REAL:0.045, MEM:4298.7M, EPOCH TIME: 1738692909.013365
[02/04 23:45:09    788s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4298.7M, EPOCH TIME: 1738692909.013441
[02/04 23:45:09    788s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4298.7M, EPOCH TIME: 1738692909.013623
[02/04 23:45:09    788s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.076, REAL:0.076, MEM:4298.7M, EPOCH TIME: 1738692909.019343
[02/04 23:45:09    788s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:45:09    789s] 
[02/04 23:45:09    789s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=4298.7M) ***
[02/04 23:45:09    789s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.94434.2
[02/04 23:45:09    789s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 54.36
[02/04 23:45:09    789s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.073|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[02/04 23:45:09    789s] Bottom Preferred Layer:
[02/04 23:45:09    789s] +---------------+------------+----------+
[02/04 23:45:09    789s] |     Layer     |   OPT_LA   |   Rule   |
[02/04 23:45:09    789s] +---------------+------------+----------+
[02/04 23:45:09    789s] | Metal8 (z=8)  |         15 | default  |
[02/04 23:45:09    789s] +---------------+------------+----------+
[02/04 23:45:09    789s] Via Pillar Rule:
[02/04 23:45:09    789s]     None
[02/04 23:45:09    789s] Finished writing unified metrics of routing constraints.
[02/04 23:45:09    789s] 
[02/04 23:45:09    789s] *** Finish post-CTS Setup Fixing (cpu=0:00:36.9 real=0:00:37.0 mem=4298.7M) ***
[02/04 23:45:09    789s] 
[02/04 23:45:09    789s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.94434.2
[02/04 23:45:09    789s] Total-nets :: 54058, Stn-nets :: 1036, ratio :: 1.91646 %, Total-len 978301, Stn-len 17112.2
[02/04 23:45:09    789s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 61611
[02/04 23:45:09    789s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4298.7M, EPOCH TIME: 1738692909.471676
[02/04 23:45:09    789s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:45:09    789s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:09    789s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:09    789s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:09    789s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.087, REAL:0.087, MEM:4298.7M, EPOCH TIME: 1738692909.558524
[02/04 23:45:09    789s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94434.12
[02/04 23:45:09    789s] *** WnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:37.6/0:00:37.6 (1.0), totSession cpu/real = 0:13:09.4/0:32:39.7 (0.4), mem = 4298.7M
[02/04 23:45:09    789s] 
[02/04 23:45:09    789s] =============================================================================================
[02/04 23:45:09    789s]  Step TAT Report : WnsOpt #2 / optDesign #1                                     23.13-s082_1
[02/04 23:45:09    789s] =============================================================================================
[02/04 23:45:09    789s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:45:09    789s] ---------------------------------------------------------------------------------------------
[02/04 23:45:09    789s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.0
[02/04 23:45:09    789s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:09    789s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:45:09    789s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/04 23:45:09    789s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:45:09    789s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:09    789s] [ TransformInit          ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:45:09    789s] [ OptimizationStep       ]      2   0:00:00.2  (   0.5 % )     0:00:34.7 /  0:00:34.6    1.0
[02/04 23:45:09    789s] [ OptSingleIteration     ]     12   0:00:00.0  (   0.1 % )     0:00:34.5 /  0:00:34.5    1.0
[02/04 23:45:09    789s] [ OptGetWeight           ]     12   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:45:09    789s] [ OptEval                ]     12   0:00:33.2  (  88.2 % )     0:00:33.2 /  0:00:33.2    1.0
[02/04 23:45:09    789s] [ OptCommit              ]     12   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[02/04 23:45:09    789s] [ PostCommitDelayUpdate  ]     12   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:45:09    789s] [ IncrDelayCalc          ]     86   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:45:09    789s] [ SetupOptGetWorkingSet  ]     35   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[02/04 23:45:09    789s] [ SetupOptGetActiveNode  ]     35   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:09    789s] [ SetupOptSlackGraph     ]     12   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.3
[02/04 23:45:09    789s] [ RefinePlace            ]      1   0:00:01.8  (   4.7 % )     0:00:01.8 /  0:00:01.8    1.0
[02/04 23:45:09    789s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/04 23:45:09    789s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/04 23:45:09    789s] [ IncrTimingUpdate       ]     20   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[02/04 23:45:09    789s] [ MISC                   ]          0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:45:09    789s] ---------------------------------------------------------------------------------------------
[02/04 23:45:09    789s]  WnsOpt #2 TOTAL                    0:00:37.6  ( 100.0 % )     0:00:37.6 /  0:00:37.6    1.0
[02/04 23:45:09    789s] ---------------------------------------------------------------------------------------------
[02/04 23:45:09    789s] Begin: Collecting metrics
[02/04 23:45:09    789s] 
	GigaOpt Setup Optimization summary:
[02/04 23:45:09    789s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |    -0.103 |   -0.103 |        -7 |       -7 |       54.16 | 0:00:01  |        4176 |
	| wns_pass_0       |     0.000 |    0.000 |         0 |        0 |       54.36 | 0:00:35  |        4299 |
	| legalization_0   |     0.000 |    0.000 |         0 |        0 |       54.36 | 0:00:02  |        4299 |
	| end_setup_fixing |     0.000 |    0.000 |         0 |        0 |       54.36 | 0:00:00  |        4299 |
	 ------------------------------------------------------------------------------------------------------- 
[02/04 23:45:09    789s] 
[02/04 23:45:09    789s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       | Layer-OPT        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap | Metal10 | Metal8 |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----+---------+--------|
| initial_summary         |    -1.068 |   -1.068 |           |     -769 |       71.03 |            |              | 0:00:04  |        3876 |    8 |   0 |         |        |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        3872 |      |     |         |        |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3899 |      |     |         |        |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3899 |      |     |         |        |
| drv_fixing              |    -1.025 |   -1.025 |      -549 |    -1623 |       71.14 |            |              | 0:00:07  |        3943 |    0 |   0 |         |        |
| global_opt              |           |   -0.303 |           |     -130 |       71.31 |            |              | 0:01:06  |        4030 |      |     |         |        |
| area_reclaiming         |    -0.220 |   -0.220 |       -66 |      -66 |       54.94 |            |              | 0:01:02  |        4028 |      |     |         |        |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       56.08 |            |              | 0:05:36  |        4219 |      |     |       1 |     26 |
| area_reclaiming_2       |    -0.002 |   -0.002 |        -0 |       -0 |       54.83 |            |              | 0:00:25  |        4093 |      |     |       1 |     24 |
| area_reclaiming_3       |    -0.009 |   -0.009 |        -0 |       -0 |       54.16 |            |              | 0:00:13  |        4094 |      |     |         |     16 |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:37  |        4109 |      |     |         |        |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        4089 |      |     |         |        |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4089 |      |     |         |     16 |
| drv_eco_fixing          |    -0.103 |   -0.103 |        -7 |       -7 |       54.16 |            |              | 0:00:02  |        4118 |    0 |   0 |         |     16 |
| wns_eco_fixing          |     0.000 |    0.000 |         0 |        0 |       54.36 |            |              | 0:00:38  |        4299 |      |     |         |     15 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:45:09    789s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3685.4M, current mem=3531.9M)

[02/04 23:45:09    789s] End: Collecting metrics
[02/04 23:45:09    789s] End: GigaOpt nonLegal postEco optimization
[02/04 23:45:09    789s] Design TNS changes after trial route: -0.034 -> 0.000
[02/04 23:45:09    789s] GigaOpt: Skipping post-eco TNS optimization
[02/04 23:45:09    789s] #optDebug: fT-D <X 1 0 0 0>
[02/04 23:45:09    789s] Register exp ratio and priority group on 15 nets on 55380 nets : 
[02/04 23:45:09    789s] z=8 : 15 nets
[02/04 23:45:09    789s] 
[02/04 23:45:09    789s] Active setup views:
[02/04 23:45:09    789s]  Setup
[02/04 23:45:09    789s]   Dominating endpoints: 0
[02/04 23:45:09    789s]   Dominating TNS: -0.000
[02/04 23:45:09    789s] 
[02/04 23:45:10    790s] Extraction called for design 'CONV_ACC' of instances=61611 and nets=55637 using extraction engine 'preRoute' .
[02/04 23:45:10    790s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/04 23:45:10    790s] Type 'man IMPEXT-3530' for more detail.
[02/04 23:45:10    790s] PreRoute RC Extraction called for design CONV_ACC.
[02/04 23:45:10    790s] RC Extraction called in multi-corner(1) mode.
[02/04 23:45:10    790s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/04 23:45:10    790s] Type 'man IMPEXT-6197' for more detail.
[02/04 23:45:10    790s] RCMode: PreRoute
[02/04 23:45:10    790s]       RC Corner Indexes            0   
[02/04 23:45:10    790s] Capacitance Scaling Factor   : 1.00000 
[02/04 23:45:10    790s] Resistance Scaling Factor    : 1.00000 
[02/04 23:45:10    790s] Clock Cap. Scaling Factor    : 1.00000 
[02/04 23:45:10    790s] Clock Res. Scaling Factor    : 1.00000 
[02/04 23:45:10    790s] Shrink Factor                : 1.00000
[02/04 23:45:10    790s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/04 23:45:10    790s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[02/04 23:45:10    790s] Grid density data update skipped
[02/04 23:45:10    790s] eee: pegSigSF=1.070000
[02/04 23:45:10    790s] Initializing multi-corner resistance tables ...
[02/04 23:45:10    790s] eee: Grid unit RC data computation started
[02/04 23:45:10    790s] eee: Grid unit RC data computation completed
[02/04 23:45:10    790s] eee: l=1 avDens=0.106006 usedTrk=11019.349913 availTrk=103950.000000 sigTrk=11019.349913
[02/04 23:45:10    790s] eee: l=2 avDens=0.233178 usedTrk=21970.301416 availTrk=94221.000000 sigTrk=21970.301416
[02/04 23:45:10    790s] eee: l=3 avDens=0.231451 usedTrk=23163.610351 availTrk=100080.000000 sigTrk=23163.610351
[02/04 23:45:10    790s] eee: l=4 avDens=0.113081 usedTrk=10306.521435 availTrk=91143.000000 sigTrk=10306.521435
[02/04 23:45:10    790s] eee: l=5 avDens=0.029099 usedTrk=1521.609556 availTrk=52290.000000 sigTrk=1521.609556
[02/04 23:45:10    790s] eee: l=6 avDens=0.014218 usedTrk=177.485555 availTrk=12483.000000 sigTrk=177.485555
[02/04 23:45:10    790s] eee: l=7 avDens=0.000385 usedTrk=0.449942 availTrk=1170.000000 sigTrk=0.449942
[02/04 23:45:10    790s] eee: l=8 avDens=0.010957 usedTrk=73.069561 availTrk=6669.000000 sigTrk=73.069561
[02/04 23:45:10    790s] eee: l=9 avDens=0.005935 usedTrk=16.023216 availTrk=2700.000000 sigTrk=16.023216
[02/04 23:45:10    790s] eee: l=10 avDens=0.050938 usedTrk=914.595119 availTrk=17955.000000 sigTrk=914.595119
[02/04 23:45:10    790s] eee: l=11 avDens=0.051180 usedTrk=902.819153 availTrk=17640.000000 sigTrk=902.819153
[02/04 23:45:10    790s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:45:10    790s] eee: LAM-FP: thresh=1 ; dimX=3145.263158 ; dimY=3128.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[02/04 23:45:10    790s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248551 uaWl=0.000000 uaWlH=0.209900 aWlH=0.001400 lMod=0 pMax=0.816200 pMod=83 pModAss=50 wcR=0.772700 crit=0.001812 siPrev=0 newSi=0.001600 wHLS=1.934500 viaL=0.000000 shortMod=0.009059 fModUnas=0.000453 fModAs=0.000453 pDens=0.500000 
[02/04 23:45:10    790s] eee: NetCapCache creation started. (Current Mem: 4173.352M) 
[02/04 23:45:10    790s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4173.352M) 
[02/04 23:45:10    790s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(597.600000, 594.320000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (35 X 35)
[02/04 23:45:10    790s] eee: Metal Layers Info:
[02/04 23:45:10    790s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:45:10    790s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/04 23:45:10    790s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:45:10    790s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.000 |   1.23 | H | 0 |  1 |
[02/04 23:45:10    790s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:45:10    790s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:45:10    790s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:45:10    790s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:45:10    790s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:45:10    790s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:45:10    790s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.000 |   0.27 | V | 0 |  1 |
[02/04 23:45:10    790s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.000 |   0.27 | H | 0 |  1 |
[02/04 23:45:10    790s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.000 |   0.10 | V | 0 |  1 |
[02/04 23:45:10    790s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  0.000 |   0.10 | H | 0 |  1 |
[02/04 23:45:10    790s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:45:10    790s] eee: uC/uR for corner default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[02/04 23:45:10    790s] eee: +-----------------------NDR Info-----------------------+
[02/04 23:45:10    790s] eee: NDR Count = 2, Fake NDR = 0
[02/04 23:45:10    790s] eee: +----------------------------------------------------+
[02/04 23:45:10    790s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[02/04 23:45:10    790s] eee: +----------------------------------------------------+
[02/04 23:45:10    790s] eee: +----------------------------------------------------+
[02/04 23:45:10    790s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[02/04 23:45:10    790s] eee: +----------------------------------------------------+
[02/04 23:45:10    790s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4173.352M)
[02/04 23:45:10    790s] Starting delay calculation for Setup views
[02/04 23:45:10    790s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/04 23:45:10    790s] #################################################################################
[02/04 23:45:10    790s] # Design Stage: PreRoute
[02/04 23:45:10    790s] # Design Name: CONV_ACC
[02/04 23:45:10    790s] # Design Mode: 90nm
[02/04 23:45:10    790s] # Analysis Mode: MMMC Non-OCV 
[02/04 23:45:10    790s] # Parasitics Mode: No SPEF/RCDB 
[02/04 23:45:10    790s] # Signoff Settings: SI Off 
[02/04 23:45:10    790s] #################################################################################
[02/04 23:45:11    791s] Calculate delays in BcWc mode...
[02/04 23:45:11    791s] Topological Sorting (REAL = 0:00:00.0, MEM = 4172.9M, InitMEM = 4172.9M)
[02/04 23:45:11    791s] Start delay calculation (fullDC) (1 T). (MEM=3528.19)
[02/04 23:45:12    791s] End AAE Lib Interpolated Model. (MEM=3528.187500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:45:14    794s] Total number of fetched objects 55380
[02/04 23:45:14    794s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/04 23:45:14    794s] End delay calculation. (MEM=3553.23 CPU=0:00:02.2 REAL=0:00:02.0)
[02/04 23:45:14    794s] End delay calculation (fullDC). (MEM=3553.23 CPU=0:00:02.9 REAL=0:00:03.0)
[02/04 23:45:14    794s] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 4156.9M) ***
[02/04 23:45:15    795s] *** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:05.0 totSessionCpu=0:13:16 mem=4156.9M)
[02/04 23:45:15    795s] OPTC: user 20.0
[02/04 23:45:15    795s] (I)      Running eGR regular flow
[02/04 23:45:15    795s] Running assign ptn pin
[02/04 23:45:15    795s] Running config msv constraints
[02/04 23:45:15    795s] Running pre-eGR process
[02/04 23:45:15    795s] (I)      Started Early Global Route ( Curr Mem: 3.94 MB )
[02/04 23:45:15    795s] (I)      Initializing eGR engine (regular)
[02/04 23:45:15    795s] Set min layer with default ( 2 )
[02/04 23:45:15    795s] Set max layer with default ( 127 )
[02/04 23:45:15    795s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:45:15    795s] Min route layer (adjusted) = 2
[02/04 23:45:15    795s] Max route layer (adjusted) = 11
[02/04 23:45:15    795s] (I)      clean place blk overflow:
[02/04 23:45:15    795s] (I)      H : enabled 1.00 0
[02/04 23:45:15    795s] (I)      V : enabled 1.00 0
[02/04 23:45:15    795s] (I)      Initializing eGR engine (regular)
[02/04 23:45:15    795s] Set min layer with default ( 2 )
[02/04 23:45:15    795s] Set max layer with default ( 127 )
[02/04 23:45:15    795s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:45:15    795s] Min route layer (adjusted) = 2
[02/04 23:45:15    795s] Max route layer (adjusted) = 11
[02/04 23:45:15    795s] (I)      clean place blk overflow:
[02/04 23:45:15    795s] (I)      H : enabled 1.00 0
[02/04 23:45:15    795s] (I)      V : enabled 1.00 0
[02/04 23:45:15    795s] (I)      Started Early Global Route kernel ( Curr Mem: 3.94 MB )
[02/04 23:45:15    795s] (I)      Running eGR Regular flow
[02/04 23:45:15    795s] (I)      # wire layers (front) : 12
[02/04 23:45:15    795s] (I)      # wire layers (back)  : 0
[02/04 23:45:15    795s] (I)      min wire layer : 1
[02/04 23:45:15    795s] (I)      max wire layer : 11
[02/04 23:45:15    795s] (I)      # cut layers (front) : 11
[02/04 23:45:15    795s] (I)      # cut layers (back)  : 0
[02/04 23:45:15    795s] (I)      min cut layer : 1
[02/04 23:45:15    795s] (I)      max cut layer : 10
[02/04 23:45:15    795s] (I)      ================================ Layers ================================
[02/04 23:45:15    795s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:45:15    795s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/04 23:45:15    795s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:45:15    795s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/04 23:45:15    795s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[02/04 23:45:15    795s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[02/04 23:45:15    795s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[02/04 23:45:15    795s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:45:15    795s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[02/04 23:45:15    795s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:45:15    795s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[02/04 23:45:15    795s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:45:15    795s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[02/04 23:45:15    795s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:45:15    795s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[02/04 23:45:15    795s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:45:15    795s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[02/04 23:45:15    795s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:45:15    795s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[02/04 23:45:15    795s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:45:15    795s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[02/04 23:45:15    795s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:45:15    795s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[02/04 23:45:15    795s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[02/04 23:45:15    795s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[02/04 23:45:15    795s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[02/04 23:45:15    795s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[02/04 23:45:15    795s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:45:15    795s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/04 23:45:15    795s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[02/04 23:45:15    795s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[02/04 23:45:15    795s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[02/04 23:45:15    795s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[02/04 23:45:15    795s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[02/04 23:45:15    795s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[02/04 23:45:15    795s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[02/04 23:45:15    795s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[02/04 23:45:15    795s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[02/04 23:45:15    795s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[02/04 23:45:15    795s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[02/04 23:45:15    795s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:45:15    795s] (I)      Started Import and model ( Curr Mem: 3.94 MB )
[02/04 23:45:16    795s] (I)      == Non-default Options ==
[02/04 23:45:16    795s] (I)      Build term to term wires                           : false
[02/04 23:45:16    795s] (I)      Maximum routing layer                              : 11
[02/04 23:45:16    795s] (I)      Top routing layer                                  : 11
[02/04 23:45:16    795s] (I)      Number of threads                                  : 1
[02/04 23:45:16    795s] (I)      Route tie net to shape                             : auto
[02/04 23:45:16    795s] (I)      Method to set GCell size                           : row
[02/04 23:45:16    795s] (I)      Tie hi/lo max distance                             : 17.100000
[02/04 23:45:16    795s] (I)      Counted 7161 PG shapes. eGR will not process PG shapes layer by layer.
[02/04 23:45:16    795s] (I)      ============== Pin Summary ==============
[02/04 23:45:16    795s] (I)      +-------+--------+---------+------------+
[02/04 23:45:16    795s] (I)      | Layer | # pins | % total |      Group |
[02/04 23:45:16    795s] (I)      +-------+--------+---------+------------+
[02/04 23:45:16    795s] (I)      |     1 | 186033 |  100.00 |        Pin |
[02/04 23:45:16    795s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/04 23:45:16    795s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/04 23:45:16    795s] (I)      |     4 |      0 |    0.00 |      Other |
[02/04 23:45:16    795s] (I)      |     5 |      0 |    0.00 |      Other |
[02/04 23:45:16    795s] (I)      |     6 |      0 |    0.00 |      Other |
[02/04 23:45:16    795s] (I)      |     7 |      0 |    0.00 |      Other |
[02/04 23:45:16    795s] (I)      |     8 |      0 |    0.00 |      Other |
[02/04 23:45:16    795s] (I)      |     9 |      0 |    0.00 |      Other |
[02/04 23:45:16    795s] (I)      |    10 |      0 |    0.00 |      Other |
[02/04 23:45:16    795s] (I)      |    11 |      0 |    0.00 |      Other |
[02/04 23:45:16    795s] (I)      +-------+--------+---------+------------+
[02/04 23:45:16    795s] (I)      Custom ignore net properties:
[02/04 23:45:16    795s] (I)      1 : NotLegal
[02/04 23:45:16    795s] (I)      Default ignore net properties:
[02/04 23:45:16    795s] (I)      1 : Special
[02/04 23:45:16    795s] (I)      2 : Analog
[02/04 23:45:16    795s] (I)      3 : Fixed
[02/04 23:45:16    795s] (I)      4 : Skipped
[02/04 23:45:16    795s] (I)      5 : MixedSignal
[02/04 23:45:16    795s] (I)      Prerouted net properties:
[02/04 23:45:16    795s] (I)      1 : NotLegal
[02/04 23:45:16    795s] (I)      2 : Special
[02/04 23:45:16    795s] (I)      3 : Analog
[02/04 23:45:16    795s] (I)      4 : Fixed
[02/04 23:45:16    795s] (I)      5 : Skipped
[02/04 23:45:16    795s] (I)      6 : MixedSignal
[02/04 23:45:16    796s] [NR-eGR] Early global route reroute all routable nets
[02/04 23:45:16    796s] (I)      Use row-based GCell size
[02/04 23:45:16    796s] (I)      Use row-based GCell align
[02/04 23:45:16    796s] (I)      layer 0 area = 80000
[02/04 23:45:16    796s] (I)      layer 1 area = 80000
[02/04 23:45:16    796s] (I)      layer 2 area = 80000
[02/04 23:45:16    796s] (I)      layer 3 area = 80000
[02/04 23:45:16    796s] (I)      layer 4 area = 80000
[02/04 23:45:16    796s] (I)      layer 5 area = 80000
[02/04 23:45:16    796s] (I)      layer 6 area = 80000
[02/04 23:45:16    796s] (I)      layer 7 area = 80000
[02/04 23:45:16    796s] (I)      layer 8 area = 80000
[02/04 23:45:16    796s] (I)      layer 9 area = 400000
[02/04 23:45:16    796s] (I)      layer 10 area = 400000
[02/04 23:45:16    796s] (I)      GCell unit size   : 3420
[02/04 23:45:16    796s] (I)      GCell multiplier  : 1
[02/04 23:45:16    796s] (I)      GCell row height  : 3420
[02/04 23:45:16    796s] (I)      Actual row height : 3420
[02/04 23:45:16    796s] (I)      GCell align ref   : 40000 40280
[02/04 23:45:16    796s] [NR-eGR] Track table information for default rule: 
[02/04 23:45:16    796s] [NR-eGR] Metal1 has single uniform track structure
[02/04 23:45:16    796s] [NR-eGR] Metal2 has single uniform track structure
[02/04 23:45:16    796s] [NR-eGR] Metal3 has single uniform track structure
[02/04 23:45:16    796s] [NR-eGR] Metal4 has single uniform track structure
[02/04 23:45:16    796s] [NR-eGR] Metal5 has single uniform track structure
[02/04 23:45:16    796s] [NR-eGR] Metal6 has single uniform track structure
[02/04 23:45:16    796s] [NR-eGR] Metal7 has single uniform track structure
[02/04 23:45:16    796s] [NR-eGR] Metal8 has single uniform track structure
[02/04 23:45:16    796s] [NR-eGR] Metal9 has single uniform track structure
[02/04 23:45:16    796s] [NR-eGR] Metal10 has single uniform track structure
[02/04 23:45:16    796s] [NR-eGR] Metal11 has single uniform track structure
[02/04 23:45:16    796s] (I)      ================== Default via ===================
[02/04 23:45:16    796s] (I)      +----+------------------+------------------------+
[02/04 23:45:16    796s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[02/04 23:45:16    796s] (I)      +----+------------------+------------------------+
[02/04 23:45:16    796s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[02/04 23:45:16    796s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[02/04 23:45:16    796s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[02/04 23:45:16    796s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[02/04 23:45:16    796s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[02/04 23:45:16    796s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[02/04 23:45:16    796s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[02/04 23:45:16    796s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[02/04 23:45:16    796s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[02/04 23:45:16    796s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[02/04 23:45:16    796s] (I)      +----+------------------+------------------------+
[02/04 23:45:16    796s] (I)      Design has 0 placement macros with 0 shapes. 
[02/04 23:45:16    796s] [NR-eGR] Read 11674 PG shapes
[02/04 23:45:16    796s] [NR-eGR] Read 0 clock shapes
[02/04 23:45:16    796s] [NR-eGR] Read 0 other shapes
[02/04 23:45:16    796s] [NR-eGR] #Routing Blockages  : 0
[02/04 23:45:16    796s] [NR-eGR] #Bump Blockages     : 0
[02/04 23:45:16    796s] [NR-eGR] #Instance Blockages : 0
[02/04 23:45:16    796s] [NR-eGR] #PG Blockages       : 11674
[02/04 23:45:16    796s] [NR-eGR] #Halo Blockages     : 0
[02/04 23:45:16    796s] [NR-eGR] #Boundary Blockages : 0
[02/04 23:45:16    796s] [NR-eGR] #Clock Blockages    : 0
[02/04 23:45:16    796s] [NR-eGR] #Other Blockages    : 0
[02/04 23:45:16    796s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/04 23:45:16    796s] [NR-eGR] #prerouted nets         : 0
[02/04 23:45:16    796s] [NR-eGR] #prerouted special nets : 0
[02/04 23:45:16    796s] [NR-eGR] #prerouted wires        : 0
[02/04 23:45:16    796s] [NR-eGR] Read 54058 nets ( ignored 0 )
[02/04 23:45:16    796s] (I)        Front-side 54058 ( ignored 0 )
[02/04 23:45:16    796s] (I)        Back-side  0 ( ignored 0 )
[02/04 23:45:16    796s] (I)        Both-side  0 ( ignored 0 )
[02/04 23:45:16    796s] (I)      dcls route internal nets
[02/04 23:45:16    796s] (I)      dcls route interface nets
[02/04 23:45:16    796s] (I)      dcls route common nets
[02/04 23:45:16    796s] (I)      Reading macro buffers
[02/04 23:45:16    796s] (I)      Number of macro buffers: 0
[02/04 23:45:16    796s] (I)      early_global_route_priority property id does not exist.
[02/04 23:45:16    796s] (I)      Read Num Blocks=11674  Num Prerouted Wires=0  Num CS=0
[02/04 23:45:16    796s] (I)      Layer 1 (V) : #blockages 1300 : #preroutes 0
[02/04 23:45:16    796s] (I)      Layer 2 (H) : #blockages 1300 : #preroutes 0
[02/04 23:45:16    796s] (I)      Layer 3 (V) : #blockages 1300 : #preroutes 0
[02/04 23:45:16    796s] (I)      Layer 4 (H) : #blockages 1300 : #preroutes 0
[02/04 23:45:16    796s] (I)      Layer 5 (V) : #blockages 1300 : #preroutes 0
[02/04 23:45:16    796s] (I)      Layer 6 (H) : #blockages 1300 : #preroutes 0
[02/04 23:45:16    796s] (I)      Layer 7 (V) : #blockages 1300 : #preroutes 0
[02/04 23:45:16    796s] (I)      Layer 8 (H) : #blockages 1300 : #preroutes 0
[02/04 23:45:16    796s] (I)      Layer 9 (V) : #blockages 962 : #preroutes 0
[02/04 23:45:16    796s] (I)      Layer 10 (H) : #blockages 312 : #preroutes 0
[02/04 23:45:16    796s] (I)      Number of ignored nets                =      0
[02/04 23:45:16    796s] (I)      Number of connected nets              =      0
[02/04 23:45:16    796s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/04 23:45:16    796s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/04 23:45:16    796s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/04 23:45:16    796s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/04 23:45:16    796s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/04 23:45:16    796s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/04 23:45:16    796s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/04 23:45:16    796s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/04 23:45:16    796s] (I)      Ndr track 0 does not exist
[02/04 23:45:16    796s] (I)      ---------------------Grid Graph Info--------------------
[02/04 23:45:16    796s] (I)      Routing area        : (0, 0) - (1195200, 1188640)
[02/04 23:45:16    796s] (I)      Core area           : (40000, 40280) - (1155200, 1148360)
[02/04 23:45:16    796s] (I)      Site width          :   400  (dbu)
[02/04 23:45:16    796s] (I)      Row height          :  3420  (dbu)
[02/04 23:45:16    796s] (I)      GCell row height    :  3420  (dbu)
[02/04 23:45:16    796s] (I)      GCell width         :  3420  (dbu)
[02/04 23:45:16    796s] (I)      GCell height        :  3420  (dbu)
[02/04 23:45:16    796s] (I)      Grid                :   349   347    11
[02/04 23:45:16    796s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/04 23:45:16    796s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[02/04 23:45:16    796s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/04 23:45:16    796s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/04 23:45:16    796s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/04 23:45:16    796s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/04 23:45:16    796s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/04 23:45:16    796s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/04 23:45:16    796s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[02/04 23:45:16    796s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/04 23:45:16    796s] (I)      Total num of tracks :  3128  2988  3128  2988  3128  2988  3128  2988  3128  1194  1251
[02/04 23:45:16    796s] (I)      --------------------------------------------------------
[02/04 23:45:16    796s] 
[02/04 23:45:16    796s] [NR-eGR] ============ Routing rule table ============
[02/04 23:45:16    796s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 54058
[02/04 23:45:16    796s] [NR-eGR] ========================================
[02/04 23:45:16    796s] [NR-eGR] 
[02/04 23:45:16    796s] (I)      ==== NDR : (Default) ====
[02/04 23:45:16    796s] (I)      +--------------+--------+
[02/04 23:45:16    796s] (I)      |           ID |      0 |
[02/04 23:45:16    796s] (I)      |      Default |    yes |
[02/04 23:45:16    796s] (I)      |  Clk Special |     no |
[02/04 23:45:16    796s] (I)      | Hard spacing |     no |
[02/04 23:45:16    796s] (I)      |    NDR track | (none) |
[02/04 23:45:16    796s] (I)      |      NDR via | (none) |
[02/04 23:45:16    796s] (I)      |  Extra space |      0 |
[02/04 23:45:16    796s] (I)      |      Shields |      0 |
[02/04 23:45:16    796s] (I)      |   Demand (H) |      1 |
[02/04 23:45:16    796s] (I)      |   Demand (V) |      1 |
[02/04 23:45:16    796s] (I)      |        #Nets |  54058 |
[02/04 23:45:16    796s] (I)      +--------------+--------+
[02/04 23:45:16    796s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:45:16    796s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/04 23:45:16    796s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:45:16    796s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:45:16    796s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:45:16    796s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:45:16    796s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:45:16    796s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:45:16    796s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:45:16    796s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:45:16    796s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:45:16    796s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[02/04 23:45:16    796s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[02/04 23:45:16    796s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:45:16    796s] (I)      =============== Blocked Tracks ===============
[02/04 23:45:16    796s] (I)      +-------+---------+----------+---------------+
[02/04 23:45:16    796s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/04 23:45:16    796s] (I)      +-------+---------+----------+---------------+
[02/04 23:45:16    796s] (I)      |     1 |       0 |        0 |         0.00% |
[02/04 23:45:16    796s] (I)      |     2 | 1036836 |    14300 |         1.38% |
[02/04 23:45:16    796s] (I)      |     3 | 1091672 |     2924 |         0.27% |
[02/04 23:45:16    796s] (I)      |     4 | 1036836 |    14300 |         1.38% |
[02/04 23:45:16    796s] (I)      |     5 | 1091672 |     2924 |         0.27% |
[02/04 23:45:16    796s] (I)      |     6 | 1036836 |    14300 |         1.38% |
[02/04 23:45:16    796s] (I)      |     7 | 1091672 |     2924 |         0.27% |
[02/04 23:45:16    796s] (I)      |     8 | 1036836 |    14300 |         1.38% |
[02/04 23:45:16    796s] (I)      |     9 | 1091672 |     5848 |         0.54% |
[02/04 23:45:16    796s] (I)      |    10 |  414318 |    44304 |        10.69% |
[02/04 23:45:16    796s] (I)      |    11 |  436599 |    44912 |        10.29% |
[02/04 23:45:16    796s] (I)      +-------+---------+----------+---------------+
[02/04 23:45:16    796s] (I)      Finished Import and model ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 3.98 MB )
[02/04 23:45:16    796s] (I)      Reset routing kernel
[02/04 23:45:16    796s] (I)      Started Global Routing ( Curr Mem: 3.98 MB )
[02/04 23:45:16    796s] (I)      totalPins=184864  totalGlobalPin=179861 (97.29%)
[02/04 23:45:16    796s] (I)      ================== Net Group Info ==================
[02/04 23:45:16    796s] (I)      +----+----------------+--------------+-------------+
[02/04 23:45:16    796s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[02/04 23:45:16    796s] (I)      +----+----------------+--------------+-------------+
[02/04 23:45:16    796s] (I)      |  1 |              0 |    Metal8(8) | Metal11(11) |
[02/04 23:45:16    796s] (I)      |  2 |          54058 |    Metal2(2) | Metal11(11) |
[02/04 23:45:16    796s] (I)      +----+----------------+--------------+-------------+
[02/04 23:45:16    796s] (I)      total 2D Cap : 9248253 = (4747741 H, 4500512 V)
[02/04 23:45:16    796s] (I)      total 2D Demand : 4953 = (0 H, 4953 V)
[02/04 23:45:16    796s] (I)      init route region map
[02/04 23:45:16    796s] (I)      #blocked GCells = 0
[02/04 23:45:16    796s] (I)      #regions = 1
[02/04 23:45:16    796s] (I)      init safety region map
[02/04 23:45:16    796s] (I)      #blocked GCells = 0
[02/04 23:45:16    796s] (I)      #regions = 1
[02/04 23:45:16    796s] [NR-eGR] Layer group 1: route 54058 net(s) in layer range [2, 11]
[02/04 23:45:16    796s] (I)      
[02/04 23:45:16    796s] (I)      ============  Phase 1a Route ============
[02/04 23:45:16    796s] (I)      Usage: 552757 = (242220 H, 310537 V) = (5.10% H, 6.90% V) = (4.142e+05um H, 5.310e+05um V)
[02/04 23:45:16    796s] (I)      
[02/04 23:45:16    796s] (I)      ============  Phase 1b Route ============
[02/04 23:45:16    796s] (I)      Usage: 552757 = (242220 H, 310537 V) = (5.10% H, 6.90% V) = (4.142e+05um H, 5.310e+05um V)
[02/04 23:45:16    796s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.452145e+05um
[02/04 23:45:16    796s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/04 23:45:16    796s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/04 23:45:16    796s] (I)      
[02/04 23:45:16    796s] (I)      ============  Phase 1c Route ============
[02/04 23:45:16    796s] (I)      Usage: 552757 = (242220 H, 310537 V) = (5.10% H, 6.90% V) = (4.142e+05um H, 5.310e+05um V)
[02/04 23:45:16    796s] (I)      
[02/04 23:45:16    796s] (I)      ============  Phase 1d Route ============
[02/04 23:45:16    796s] (I)      Usage: 552757 = (242220 H, 310537 V) = (5.10% H, 6.90% V) = (4.142e+05um H, 5.310e+05um V)
[02/04 23:45:16    796s] (I)      
[02/04 23:45:16    796s] (I)      ============  Phase 1e Route ============
[02/04 23:45:16    796s] (I)      Usage: 552757 = (242220 H, 310537 V) = (5.10% H, 6.90% V) = (4.142e+05um H, 5.310e+05um V)
[02/04 23:45:16    796s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.452145e+05um
[02/04 23:45:16    796s] (I)      
[02/04 23:45:16    796s] (I)      ============  Phase 1l Route ============
[02/04 23:45:16    796s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/04 23:45:16    796s] (I)      Layer  2:    1029987    264271         2           0     1032447    ( 0.00%) 
[02/04 23:45:16    796s] (I)      Layer  3:    1086528    230213         0           0     1086804    ( 0.00%) 
[02/04 23:45:16    796s] (I)      Layer  4:    1029987    104125         0           0     1032447    ( 0.00%) 
[02/04 23:45:16    796s] (I)      Layer  5:    1086528     14959         0           0     1086804    ( 0.00%) 
[02/04 23:45:16    796s] (I)      Layer  6:    1029987      1793         0           0     1032447    ( 0.00%) 
[02/04 23:45:16    796s] (I)      Layer  7:    1086528        54         0           0     1086804    ( 0.00%) 
[02/04 23:45:16    796s] (I)      Layer  8:    1029987       651         0           0     1032447    ( 0.00%) 
[02/04 23:45:16    796s] (I)      Layer  9:    1084881        75         0           0     1086804    ( 0.00%) 
[02/04 23:45:16    796s] (I)      Layer 10:     368909         0         0       27661      385318    ( 6.70%) 
[02/04 23:45:16    796s] (I)      Layer 11:     390527         0         0       34164      400558    ( 7.86%) 
[02/04 23:45:16    796s] (I)      Total:       9223849    616141         2       61824     9262874    ( 0.66%) 
[02/04 23:45:16    796s] (I)      
[02/04 23:45:16    796s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/04 23:45:16    796s] [NR-eGR]                        OverCon            
[02/04 23:45:16    796s] [NR-eGR]                         #Gcell     %Gcell
[02/04 23:45:16    796s] [NR-eGR]        Layer               (1)    OverCon
[02/04 23:45:16    796s] [NR-eGR] ----------------------------------------------
[02/04 23:45:16    796s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:16    796s] [NR-eGR]  Metal2 ( 2)         2( 0.00%)   ( 0.00%) 
[02/04 23:45:16    796s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:16    796s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:16    796s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:16    796s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:16    796s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:16    796s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:16    796s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:16    796s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:16    796s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:16    796s] [NR-eGR] ----------------------------------------------
[02/04 23:45:16    796s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[02/04 23:45:16    796s] [NR-eGR] 
[02/04 23:45:16    796s] (I)      Finished Global Routing ( CPU: 0.60 sec, Real: 0.60 sec, Curr Mem: 4.00 MB )
[02/04 23:45:16    796s] (I)      Updating congestion map
[02/04 23:45:16    796s] (I)      total 2D Cap : 9250570 = (4748722 H, 4501848 V)
[02/04 23:45:16    796s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/04 23:45:16    796s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.96 sec, Real: 0.96 sec, Curr Mem: 3.99 MB )
[02/04 23:45:16    796s] [NR-eGR] Finished Early Global Route ( CPU: 0.97 sec, Real: 0.97 sec, Curr Mem: 3.94 MB )
[02/04 23:45:16    796s] (I)      ========================================== Runtime Summary ===========================================
[02/04 23:45:16    796s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[02/04 23:45:16    796s] (I)      ------------------------------------------------------------------------------------------------------
[02/04 23:45:16    796s] (I)       Early Global Route                             100.00%  1088.38 sec  1089.35 sec  0.97 sec  0.97 sec 
[02/04 23:45:16    796s] (I)       +-Early Global Route kernel                     99.16%  1088.38 sec  1089.34 sec  0.96 sec  0.96 sec 
[02/04 23:45:16    796s] (I)       | +-Import and model                            32.80%  1088.38 sec  1088.70 sec  0.32 sec  0.32 sec 
[02/04 23:45:16    796s] (I)       | | +-Create place DB                           12.50%  1088.38 sec  1088.51 sec  0.12 sec  0.12 sec 
[02/04 23:45:16    796s] (I)       | | | +-Import place data                       12.49%  1088.38 sec  1088.51 sec  0.12 sec  0.12 sec 
[02/04 23:45:16    796s] (I)       | | | | +-Read instances and placement           3.55%  1088.38 sec  1088.42 sec  0.03 sec  0.03 sec 
[02/04 23:45:16    796s] (I)       | | | | +-Read nets                              8.82%  1088.42 sec  1088.51 sec  0.09 sec  0.09 sec 
[02/04 23:45:16    796s] (I)       | | +-Create route DB                           19.36%  1088.51 sec  1088.69 sec  0.19 sec  0.19 sec 
[02/04 23:45:16    796s] (I)       | | | +-Import route data (1T)                  19.33%  1088.51 sec  1088.69 sec  0.19 sec  0.19 sec 
[02/04 23:45:16    796s] (I)       | | | | +-Read blockages ( Layer 2-11 )          1.75%  1088.55 sec  1088.57 sec  0.02 sec  0.02 sec 
[02/04 23:45:16    796s] (I)       | | | | | +-Read routing blockages               0.00%  1088.55 sec  1088.55 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | | | +-Read bump blockages                  0.00%  1088.55 sec  1088.55 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | | | +-Read instance blockages              1.45%  1088.55 sec  1088.56 sec  0.01 sec  0.01 sec 
[02/04 23:45:16    796s] (I)       | | | | | +-Read PG blockages                    0.17%  1088.56 sec  1088.56 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | | | | +-Allocate memory for PG via list    0.06%  1088.56 sec  1088.56 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | | | +-Read clock blockages                 0.00%  1088.56 sec  1088.56 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | | | +-Read other blockages                 0.00%  1088.56 sec  1088.56 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | | | +-Read halo blockages                  0.05%  1088.56 sec  1088.57 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1088.57 sec  1088.57 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | | +-Read blackboxes                        0.00%  1088.57 sec  1088.57 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | | +-Read prerouted                         0.02%  1088.57 sec  1088.57 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | | +-Read nets                              1.59%  1088.57 sec  1088.58 sec  0.02 sec  0.02 sec 
[02/04 23:45:16    796s] (I)       | | | | +-Set up via pillars                     1.74%  1088.59 sec  1088.61 sec  0.02 sec  0.02 sec 
[02/04 23:45:16    796s] (I)       | | | | +-Initialize 3D grid graph               0.26%  1088.62 sec  1088.62 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | | +-Model blockage capacity                6.40%  1088.62 sec  1088.68 sec  0.06 sec  0.06 sec 
[02/04 23:45:16    796s] (I)       | | | | | +-Initialize 3D capacity               5.96%  1088.62 sec  1088.68 sec  0.06 sec  0.06 sec 
[02/04 23:45:16    796s] (I)       | | +-Read aux data                              0.00%  1088.69 sec  1088.69 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | +-Others data preparation                    0.00%  1088.69 sec  1088.69 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | +-Create route kernel                        0.46%  1088.69 sec  1088.70 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | +-Global Routing                              61.86%  1088.70 sec  1089.31 sec  0.60 sec  0.60 sec 
[02/04 23:45:16    796s] (I)       | | +-Initialization                             1.77%  1088.70 sec  1088.72 sec  0.02 sec  0.02 sec 
[02/04 23:45:16    796s] (I)       | | +-Net group 1                               57.33%  1088.72 sec  1089.28 sec  0.56 sec  0.56 sec 
[02/04 23:45:16    796s] (I)       | | | +-Generate topology                        4.69%  1088.72 sec  1088.77 sec  0.05 sec  0.05 sec 
[02/04 23:45:16    796s] (I)       | | | +-Phase 1a                                11.66%  1088.81 sec  1088.92 sec  0.11 sec  0.11 sec 
[02/04 23:45:16    796s] (I)       | | | | +-Pattern routing (1T)                   9.46%  1088.81 sec  1088.90 sec  0.09 sec  0.09 sec 
[02/04 23:45:16    796s] (I)       | | | | +-Add via demand to 2D                   2.04%  1088.90 sec  1088.92 sec  0.02 sec  0.02 sec 
[02/04 23:45:16    796s] (I)       | | | +-Phase 1b                                 4.17%  1088.92 sec  1088.96 sec  0.04 sec  0.04 sec 
[02/04 23:45:16    796s] (I)       | | | +-Phase 1c                                 0.00%  1088.96 sec  1088.96 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | +-Phase 1d                                 0.00%  1088.96 sec  1088.96 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | +-Phase 1e                                 0.07%  1088.96 sec  1088.96 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | | +-Route legalization                     0.00%  1088.96 sec  1088.96 sec  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)       | | | +-Phase 1l                                32.61%  1088.96 sec  1089.28 sec  0.32 sec  0.32 sec 
[02/04 23:45:16    796s] (I)       | | | | +-Layer assignment (1T)                 31.87%  1088.97 sec  1089.28 sec  0.31 sec  0.31 sec 
[02/04 23:45:16    796s] (I)       | +-Export cong map                              3.97%  1089.31 sec  1089.34 sec  0.04 sec  0.04 sec 
[02/04 23:45:16    796s] (I)       | | +-Export 2D cong map                         1.45%  1089.33 sec  1089.34 sec  0.01 sec  0.01 sec 
[02/04 23:45:16    796s] (I)      ====================== Summary by functions ======================
[02/04 23:45:16    796s] (I)       Lv  Step                                   %      Real       CPU 
[02/04 23:45:16    796s] (I)      ------------------------------------------------------------------
[02/04 23:45:16    796s] (I)        0  Early Global Route               100.00%  0.97 sec  0.97 sec 
[02/04 23:45:16    796s] (I)        1  Early Global Route kernel         99.16%  0.96 sec  0.96 sec 
[02/04 23:45:16    796s] (I)        2  Global Routing                    61.86%  0.60 sec  0.60 sec 
[02/04 23:45:16    796s] (I)        2  Import and model                  32.80%  0.32 sec  0.32 sec 
[02/04 23:45:16    796s] (I)        2  Export cong map                    3.97%  0.04 sec  0.04 sec 
[02/04 23:45:16    796s] (I)        3  Net group 1                       57.33%  0.56 sec  0.56 sec 
[02/04 23:45:16    796s] (I)        3  Create route DB                   19.36%  0.19 sec  0.19 sec 
[02/04 23:45:16    796s] (I)        3  Create place DB                   12.50%  0.12 sec  0.12 sec 
[02/04 23:45:16    796s] (I)        3  Initialization                     1.77%  0.02 sec  0.02 sec 
[02/04 23:45:16    796s] (I)        3  Export 2D cong map                 1.45%  0.01 sec  0.01 sec 
[02/04 23:45:16    796s] (I)        3  Create route kernel                0.46%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        4  Phase 1l                          32.61%  0.32 sec  0.32 sec 
[02/04 23:45:16    796s] (I)        4  Import route data (1T)            19.33%  0.19 sec  0.19 sec 
[02/04 23:45:16    796s] (I)        4  Import place data                 12.49%  0.12 sec  0.12 sec 
[02/04 23:45:16    796s] (I)        4  Phase 1a                          11.66%  0.11 sec  0.11 sec 
[02/04 23:45:16    796s] (I)        4  Generate topology                  4.69%  0.05 sec  0.05 sec 
[02/04 23:45:16    796s] (I)        4  Phase 1b                           4.17%  0.04 sec  0.04 sec 
[02/04 23:45:16    796s] (I)        4  Phase 1e                           0.07%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        5  Layer assignment (1T)             31.87%  0.31 sec  0.31 sec 
[02/04 23:45:16    796s] (I)        5  Read nets                         10.41%  0.10 sec  0.10 sec 
[02/04 23:45:16    796s] (I)        5  Pattern routing (1T)               9.46%  0.09 sec  0.09 sec 
[02/04 23:45:16    796s] (I)        5  Model blockage capacity            6.40%  0.06 sec  0.06 sec 
[02/04 23:45:16    796s] (I)        5  Read instances and placement       3.55%  0.03 sec  0.03 sec 
[02/04 23:45:16    796s] (I)        5  Add via demand to 2D               2.04%  0.02 sec  0.02 sec 
[02/04 23:45:16    796s] (I)        5  Read blockages ( Layer 2-11 )      1.75%  0.02 sec  0.02 sec 
[02/04 23:45:16    796s] (I)        5  Set up via pillars                 1.74%  0.02 sec  0.02 sec 
[02/04 23:45:16    796s] (I)        5  Initialize 3D grid graph           0.26%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        5  Read prerouted                     0.02%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        6  Initialize 3D capacity             5.96%  0.06 sec  0.06 sec 
[02/04 23:45:16    796s] (I)        6  Read instance blockages            1.45%  0.01 sec  0.01 sec 
[02/04 23:45:16    796s] (I)        6  Read PG blockages                  0.17%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        6  Read halo blockages                0.05%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] (I)        7  Allocate memory for PG via list    0.06%  0.00 sec  0.00 sec 
[02/04 23:45:16    796s] Running post-eGR process
[02/04 23:45:16    796s] OPERPROF: Starting HotSpotCal at level 1, MEM:4099.9M, EPOCH TIME: 1738692916.953158
[02/04 23:45:16    796s] [hotspot] +------------+---------------+---------------+
[02/04 23:45:16    796s] [hotspot] |            |   max hotspot | total hotspot |
[02/04 23:45:16    796s] [hotspot] +------------+---------------+---------------+
[02/04 23:45:16    796s] [hotspot] | normalized |          0.00 |          0.00 |
[02/04 23:45:16    796s] [hotspot] +------------+---------------+---------------+
[02/04 23:45:16    796s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/04 23:45:16    796s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/04 23:45:16    796s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.007, MEM:4115.9M, EPOCH TIME: 1738692916.959782
[02/04 23:45:16    796s] [hotspot] Hotspot report including placement blocked areas
[02/04 23:45:16    796s] OPERPROF: Starting HotSpotCal at level 1, MEM:4115.9M, EPOCH TIME: 1738692916.960019
[02/04 23:45:16    796s] [hotspot] +------------+---------------+---------------+
[02/04 23:45:16    796s] [hotspot] |            |   max hotspot | total hotspot |
[02/04 23:45:16    796s] [hotspot] +------------+---------------+---------------+
[02/04 23:45:16    796s] [hotspot] | normalized |          0.00 |          0.00 |
[02/04 23:45:16    796s] [hotspot] +------------+---------------+---------------+
[02/04 23:45:16    796s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/04 23:45:16    796s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/04 23:45:16    796s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.006, MEM:4115.9M, EPOCH TIME: 1738692916.965621
[02/04 23:45:16    796s] Reported timing to dir ./timingReports
[02/04 23:45:16    796s] **optDesign ... cpu = 0:10:09, real = 0:10:44, mem = 3516.0M, totSessionCpu=0:13:17 **
[02/04 23:45:16    796s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4115.9M, EPOCH TIME: 1738692916.992967
[02/04 23:45:16    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:16    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:17    796s] 
[02/04 23:45:17    796s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:17    796s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:17    796s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.044, REAL:0.044, MEM:4115.9M, EPOCH TIME: 1738692917.036615
[02/04 23:45:17    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:45:17    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:20    800s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 Setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.073  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.356%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/04 23:45:20    800s] Begin: Collecting metrics
[02/04 23:45:20    800s] **INFO: Starting Blocking QThread with 1 CPU
[02/04 23:45:20    800s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/04 23:45:20      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.0M
[02/04 23:45:20      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3553.2M, current mem=2859.0M)
[02/04 23:45:20      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2869.9M, current mem=2864.4M)
[02/04 23:45:20      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), mem = 0.0M
[02/04 23:45:20      0s] 
[02/04 23:45:20      0s] =============================================================================================
[02/04 23:45:20      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.13-s082_1
[02/04 23:45:20      0s] =============================================================================================
[02/04 23:45:20      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:45:20      0s] ---------------------------------------------------------------------------------------------
[02/04 23:45:20      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/04 23:45:20      0s] ---------------------------------------------------------------------------------------------
[02/04 23:45:20      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/04 23:45:20      0s] ---------------------------------------------------------------------------------------------

[02/04 23:45:20    800s]  
_______________________________________________________________________
[02/04 23:45:20    800s]  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:45:20    800s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       | Layer-OPT        |
[02/04 23:45:20    800s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap | Metal10 | Metal8 |
[02/04 23:45:20    800s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----+---------+--------|
[02/04 23:45:20    800s] | initial_summary         |    -1.068 |   -1.068 |           |     -769 |       71.03 |            |              | 0:00:04  |        3876 |    8 |   0 |         |        |
[02/04 23:45:20    800s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        3872 |      |     |         |        |
[02/04 23:45:20    800s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3899 |      |     |         |        |
[02/04 23:45:20    800s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3899 |      |     |         |        |
[02/04 23:45:20    800s] | drv_fixing              |    -1.025 |   -1.025 |      -549 |    -1623 |       71.14 |            |              | 0:00:07  |        3943 |    0 |   0 |         |        |
[02/04 23:45:20    800s] | global_opt              |           |   -0.303 |           |     -130 |       71.31 |            |              | 0:01:06  |        4030 |      |     |         |        |
[02/04 23:45:20    800s] | area_reclaiming         |    -0.220 |   -0.220 |       -66 |      -66 |       54.94 |            |              | 0:01:02  |        4028 |      |     |         |        |
[02/04 23:45:20    800s] | wns_fixing              |     0.027 |    0.027 |         0 |        0 |       56.08 |            |              | 0:05:36  |        4219 |      |     |       1 |     26 |
[02/04 23:45:20    800s] | area_reclaiming_2       |    -0.002 |   -0.002 |        -0 |       -0 |       54.83 |            |              | 0:00:25  |        4093 |      |     |       1 |     24 |
[02/04 23:45:20    800s] | area_reclaiming_3       |    -0.009 |   -0.009 |        -0 |       -0 |       54.16 |            |              | 0:00:13  |        4094 |      |     |         |     16 |
[02/04 23:45:20    800s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:37  |        4109 |      |     |         |        |
[02/04 23:45:20    800s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        4089 |      |     |         |        |
[02/04 23:45:20    800s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4089 |      |     |         |     16 |
[02/04 23:45:20    800s] | drv_eco_fixing          |    -0.103 |   -0.103 |        -7 |       -7 |       54.16 |            |              | 0:00:02  |        4118 |    0 |   0 |         |     16 |
[02/04 23:45:20    800s] | wns_eco_fixing          |     0.000 |    0.000 |         0 |        0 |       54.36 |            |              | 0:00:38  |        4299 |      |     |         |     15 |
[02/04 23:45:20    800s] | final_summary           |    -0.001 |   -0.001 |           |       -0 |       54.36 |       0.00 |         0.00 | 0:00:05  |        4116 |    0 |   0 |         |        |
[02/04 23:45:20    800s]  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:45:20    800s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3553.2M, current mem=3522.7M)

[02/04 23:45:20    800s] End: Collecting metrics
[02/04 23:45:20    800s] **optDesign ... cpu = 0:10:12, real = 0:10:48, mem = 3522.7M, totSessionCpu=0:13:20 **
[02/04 23:45:20    800s] 
[02/04 23:45:20    800s] TimeStamp Deleting Cell Server Begin ...
[02/04 23:45:20    800s] Deleting Lib Analyzer.
[02/04 23:45:20    800s] 
[02/04 23:45:20    800s] TimeStamp Deleting Cell Server End ...
[02/04 23:45:20    800s] *** Finished optDesign ***
[02/04 23:45:20    800s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/04 23:45:20    800s] UM:*                                                                   final
[02/04 23:45:20    800s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/04 23:45:20    800s] UM:*                                                                   opt_design_postcts
[02/04 23:45:20    800s] Info: final physical memory for 2 CRR processes is 847.37MB.
[02/04 23:45:22    800s] Info: Summary of CRR changes:
[02/04 23:45:22    800s]       - Timing transform commits:      19
[02/04 23:45:22    800s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/04 23:45:22    800s] Info: Destroy the CCOpt slew target map.
[02/04 23:45:22    800s] 
[02/04 23:45:22    800s] *** Summary of all messages that are not suppressed in this session:
[02/04 23:45:22    800s] Severity  ID               Count  Summary                                  
[02/04 23:45:22    800s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[02/04 23:45:22    800s] WARNING   IMPEXT-2882          1  Unable to find the resistance for via '%...
[02/04 23:45:22    800s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[02/04 23:45:22    800s] WARNING   IMPSP-5140           5  Global net connect rules have not been c...
[02/04 23:45:22    800s] WARNING   IMPSP-315            5  Found %d instances insts with no PG Term...
[02/04 23:45:22    800s] ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
[02/04 23:45:22    800s] WARNING   IMPOPT-7330          2  Net %s has fanout exceed delaycal_use_de...
[02/04 23:45:22    800s] *** Message Summary: 17 warning(s), 1 error(s)
[02/04 23:45:22    800s] 
[02/04 23:45:22    800s] clean pInstBBox. size 0
[02/04 23:45:22    800s] Cell CONV_ACC LLGs are deleted
[02/04 23:45:22    800s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:22    800s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:22    800s] Info: pop threads available for lower-level modules during optimization.
[02/04 23:45:22    800s] *** optDesign #1 [finish] () : cpu/real = 0:10:12.4/0:10:49.6 (0.9), totSession cpu/real = 0:13:20.6/0:32:52.6 (0.4), mem = 4116.0M
[02/04 23:45:22    800s] 
[02/04 23:45:22    800s] =============================================================================================
[02/04 23:45:22    800s]  Final TAT Report : optDesign #1                                                23.13-s082_1
[02/04 23:45:22    800s] =============================================================================================
[02/04 23:45:22    800s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:45:22    800s] ---------------------------------------------------------------------------------------------
[02/04 23:45:22    800s] [ InitOpt                ]      1   0:00:28.3  (   4.4 % )     0:00:32.3 /  0:00:07.1    0.2
[02/04 23:45:22    800s] [ WnsOpt                 ]      2   0:05:55.5  (  54.7 % )     0:06:14.3 /  0:06:04.7    1.0
[02/04 23:45:22    800s] [ GlobalOpt              ]      1   0:01:06.3  (  10.2 % )     0:01:06.3 /  0:01:06.2    1.0
[02/04 23:45:22    800s] [ DrvOpt                 ]      3   0:00:10.0  (   1.5 % )     0:00:11.2 /  0:00:11.1    1.0
[02/04 23:45:22    800s] [ SimplifyNetlist        ]      1   0:00:01.2  (   0.2 % )     0:00:01.2 /  0:00:01.2    0.9
[02/04 23:45:22    800s] [ AreaOpt                ]      4   0:01:51.8  (  17.2 % )     0:01:53.0 /  0:01:52.9    1.0
[02/04 23:45:22    800s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[02/04 23:45:22    800s] [ ViewPruning            ]      8   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.3    0.9
[02/04 23:45:22    800s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.0 % )     0:00:07.6 /  0:00:07.4    1.0
[02/04 23:45:22    800s] [ MetricReport           ]     16   0:00:01.1  (   0.2 % )     0:00:01.1 /  0:00:01.1    0.9
[02/04 23:45:22    800s] [ DrvReport              ]      2   0:00:01.6  (   0.2 % )     0:00:01.6 /  0:00:01.4    0.9
[02/04 23:45:22    800s] [ CongRefineRouteType    ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:45:22    800s] [ LocalWireReclaim       ]      1   0:00:00.1  (   0.0 % )     0:00:37.6 /  0:00:37.5    1.0
[02/04 23:45:22    800s] [ SlackTraversorInit     ]      7   0:00:00.4  (   0.1 % )     0:00:00.8 /  0:00:00.7    1.0
[02/04 23:45:22    800s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:22    800s] [ PlacerInterfaceInit    ]      3   0:00:00.5  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[02/04 23:45:22    800s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:22    800s] [ ReportTranViolation    ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:45:22    800s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:45:22    800s] [ RefinePlace            ]      5   0:00:42.9  (   6.6 % )     0:00:43.0 /  0:00:43.0    1.0
[02/04 23:45:22    800s] [ DetailPlaceInit        ]      4   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:45:22    800s] [ EarlyGlobalRoute       ]      2   0:00:02.2  (   0.3 % )     0:00:02.2 /  0:00:02.2    1.0
[02/04 23:45:22    800s] [ ExtractRC              ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:45:22    800s] [ UpdateTimingGraph      ]      6   0:00:00.4  (   0.1 % )     0:00:15.1 /  0:00:15.1    1.0
[02/04 23:45:22    800s] [ FullDelayCalc          ]      4   0:00:14.0  (   2.2 % )     0:00:14.0 /  0:00:14.0    1.0
[02/04 23:45:22    800s] [ TimingUpdate           ]     33   0:00:05.1  (   0.8 % )     0:00:05.1 /  0:00:05.1    1.0
[02/04 23:45:22    800s] [ TimingReport           ]      2   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[02/04 23:45:22    800s] [ GenerateReports        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:45:22    800s] [ IncrTimingUpdate       ]      7   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:45:22    800s] [ MISC                   ]          0:00:04.6  (   0.7 % )     0:00:04.6 /  0:00:03.0    0.7
[02/04 23:45:22    800s] ---------------------------------------------------------------------------------------------
[02/04 23:45:22    800s]  optDesign #1 TOTAL                 0:10:49.6  ( 100.0 % )     0:10:49.6 /  0:10:12.4    0.9
[02/04 23:45:22    800s] ---------------------------------------------------------------------------------------------
[02/04 23:45:22    800s] <CMD> optDesign -postCTS -hold
[02/04 23:45:22    800s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3412.8M, totSessionCpu=0:13:21 **
[02/04 23:45:22    800s] 
[02/04 23:45:22    800s] Active Setup views: Setup 
[02/04 23:45:22    800s] *** optDesign #2 [begin] () : totSession cpu/real = 0:13:20.6/0:32:52.7 (0.4), mem = 4029.0M
[02/04 23:45:22    800s] Info: 1 threads available for lower-level modules during optimization.
[02/04 23:45:22    800s] GigaOpt running with 1 threads.
[02/04 23:45:22    800s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:20.6/0:32:52.7 (0.4), mem = 4029.0M
[02/04 23:45:22    800s] **INFO: User settings:
[02/04 23:45:22    800s] setExtractRCMode -engine                                       preRoute
[02/04 23:45:22    800s] setUsefulSkewMode -opt_skew_eco_route                          false
[02/04 23:45:22    800s] setUsefulSkewMode -opt_skew_max_allowed_delay                  1
[02/04 23:45:22    800s] setUsefulSkewMode -opt_skew_no_boundary                        false
[02/04 23:45:22    800s] setDelayCalMode -enable_high_fanout                            true
[02/04 23:45:22    800s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[02/04 23:45:22    800s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[02/04 23:45:22    800s] setDelayCalMode -engine                                        aae
[02/04 23:45:22    800s] setDelayCalMode -ignoreNetLoad                                 false
[02/04 23:45:22    800s] setDelayCalMode -socv_accuracy_mode                            low
[02/04 23:45:22    800s] setOptMode -opt_view_pruning_hold_views_active_list            { Hold }
[02/04 23:45:22    800s] setOptMode -opt_view_pruning_setup_views_active_list           { Setup }
[02/04 23:45:22    800s] setOptMode -opt_view_pruning_setup_views_persistent_list       { Setup}
[02/04 23:45:22    800s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { Setup}
[02/04 23:45:22    800s] setOptMode -opt_drv_margin                                     0
[02/04 23:45:22    800s] setOptMode -opt_drv_fix_max_cap                                true
[02/04 23:45:22    800s] setOptMode -opt_drv                                            true
[02/04 23:45:22    800s] setOptMode -opt_fix_fanout_load                                false
[02/04 23:45:22    800s] setOptMode -opt_drv_fix_max_tran                               true
[02/04 23:45:22    800s] setOptMode -opt_setup_target_slack                             0
[02/04 23:45:22    800s] setPlaceMode -place_design_floorplan_mode                      false
[02/04 23:45:22    800s] setPlaceMode -place_detail_check_route                         false
[02/04 23:45:22    800s] setPlaceMode -place_detail_preserve_routing                    true
[02/04 23:45:22    800s] setPlaceMode -place_detail_remove_affected_routing             false
[02/04 23:45:22    800s] setPlaceMode -place_detail_swap_eeq_cells                      false
[02/04 23:45:22    800s] setPlaceMode -place_global_clock_gate_aware                    true
[02/04 23:45:22    800s] setPlaceMode -place_global_cong_effort                         auto
[02/04 23:45:22    800s] setPlaceMode -place_global_ignore_scan                         true
[02/04 23:45:22    800s] setPlaceMode -place_global_ignore_spare                        false
[02/04 23:45:22    800s] setPlaceMode -place_global_module_aware_spare                  false
[02/04 23:45:22    800s] setPlaceMode -place_global_place_io_pins                       true
[02/04 23:45:22    800s] setPlaceMode -place_global_reorder_scan                        true
[02/04 23:45:22    800s] setPlaceMode -powerDriven                                      false
[02/04 23:45:22    800s] setPlaceMode -timingDriven                                     true
[02/04 23:45:22    800s] setAnalysisMode -analysisType                                  bcwc
[02/04 23:45:22    800s] setAnalysisMode -checkType                                     setup
[02/04 23:45:22    800s] setAnalysisMode -clkSrcPath                                    true
[02/04 23:45:22    800s] setAnalysisMode -clockPropagation                              sdcControl
[02/04 23:45:22    800s] setAnalysisMode -skew                                          true
[02/04 23:45:22    800s] setAnalysisMode -virtualIPO                                    false
[02/04 23:45:22    800s] setRouteMode -earlyGlobalHonorMsvRouteConstraint               false
[02/04 23:45:22    800s] setRouteMode -earlyGlobalRoutePartitionPinGuide                true
[02/04 23:45:22    800s] 
[02/04 23:45:22    800s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/04 23:45:23    801s] 
[02/04 23:45:23    801s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/04 23:45:23    801s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/04 23:45:23    801s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/04 23:45:23    801s] SBFF Setting to complicate: SEDFFX4 complicate code: 30.05
[02/04 23:45:23    801s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/04 23:45:23    801s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[02/04 23:45:23    801s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/04 23:45:23    801s] SBFF Setting to complicate: SEDFFX1 complicate code: 30.05
[02/04 23:45:23    801s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/04 23:45:23    801s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[02/04 23:45:23    801s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[02/04 23:45:23    801s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[02/04 23:45:23    801s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[02/04 23:45:23    801s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[02/04 23:45:23    801s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[02/04 23:45:23    801s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[02/04 23:45:23    801s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/04 23:45:23    801s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/04 23:45:23    801s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/04 23:45:23    801s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/04 23:45:23    801s] SBFF Setting to complicate: SEDFFXL complicate code: 30.05
[02/04 23:45:23    801s] SBFF Setting to complicate: SEDFFX2 complicate code: 30.05
[02/04 23:45:23    801s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/04 23:45:23    801s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/04 23:45:23    801s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/04 23:45:23    801s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/04 23:45:23    801s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/04 23:45:23    801s] SBFF Setting to complicate: SDFFTRXL complicate code: 30.1
[02/04 23:45:23    801s] SBFF Setting to complicate: SDFFTRX4 complicate code: 30.1
[02/04 23:45:23    801s] SBFF Setting to complicate: SDFFTRX2 complicate code: 30.1
[02/04 23:45:23    801s] SBFF Setting to complicate: SDFFTRX1 complicate code: 30.1
[02/04 23:45:23    801s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/04 23:45:23    801s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/04 23:45:23    801s] Summary for sequential cells identification: 
[02/04 23:45:23    801s]   Identified SBFF number: 94
[02/04 23:45:23    801s]   Identified MBFF number: 0
[02/04 23:45:23    801s]   Identified SB Latch number: 8
[02/04 23:45:23    801s]   Identified MB Latch number: 0
[02/04 23:45:23    801s]   Not identified SBFF number: 24
[02/04 23:45:23    801s]   Not identified MBFF number: 0
[02/04 23:45:23    801s]   Not identified SB Latch number: 8
[02/04 23:45:23    801s]   Not identified MB Latch number: 0
[02/04 23:45:23    801s]   Number of sequential cells which are not FFs: 16
[02/04 23:45:23    801s]  Visiting view : Setup
[02/04 23:45:23    801s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[02/04 23:45:23    801s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[02/04 23:45:23    801s]  Visiting view : Hold
[02/04 23:45:23    801s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = 0
[02/04 23:45:23    801s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[02/04 23:45:23    801s] TLC MultiMap info (StdDelay):
[02/04 23:45:23    801s]   : min_delay + MIN + 0 + no RcCorner := 6.6ps
[02/04 23:45:23    801s]   : min_delay + MIN + 0 + default_rc_corner := 8.9ps
[02/04 23:45:23    801s]   : max_delay + MAX + 0 + no RcCorner := 18.4ps
[02/04 23:45:23    801s]   : max_delay + MAX + 0 + default_rc_corner := 25.1ps
[02/04 23:45:23    801s]  Setting StdDelay to: 25.1ps
[02/04 23:45:23    801s] 
[02/04 23:45:23    801s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/04 23:45:23    801s] Need call spDPlaceInit before registerPrioInstLoc.
[02/04 23:45:23    801s] OPERPROF: Starting DPlace-Init at level 1, MEM:4033.0M, EPOCH TIME: 1738692923.116469
[02/04 23:45:23    801s] Processing tracks to init pin-track alignment.
[02/04 23:45:23    801s] z: 2, totalTracks: 1
[02/04 23:45:23    801s] z: 4, totalTracks: 1
[02/04 23:45:23    801s] z: 6, totalTracks: 1
[02/04 23:45:23    801s] z: 8, totalTracks: 1
[02/04 23:45:23    801s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:45:23    801s] Cell CONV_ACC LLGs are deleted
[02/04 23:45:23    801s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:23    801s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:23    801s] # Building CONV_ACC llgBox search-tree.
[02/04 23:45:23    801s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4033.0M, EPOCH TIME: 1738692923.144808
[02/04 23:45:23    801s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:23    801s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:23    801s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4033.0M, EPOCH TIME: 1738692923.147045
[02/04 23:45:23    801s] Max number of tech site patterns supported in site array is 256.
[02/04 23:45:23    801s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[02/04 23:45:23    801s] Core basic site is CoreSite
[02/04 23:45:23    801s] After signature check, allow fast init is true, keep pre-filter is true.
[02/04 23:45:23    801s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/04 23:45:23    801s] Fast DP-INIT is on for default
[02/04 23:45:23    801s] Keep-away cache is enable on metals: 1-11
[02/04 23:45:23    801s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/04 23:45:23    801s] Atter site array init, number of instance map data is 0.
[02/04 23:45:23    801s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.029, REAL:0.030, MEM:4033.0M, EPOCH TIME: 1738692923.176572
[02/04 23:45:23    801s] 
[02/04 23:45:23    801s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:23    801s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:23    801s] OPERPROF:     Starting CMU at level 3, MEM:4033.0M, EPOCH TIME: 1738692923.194323
[02/04 23:45:23    801s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:4033.0M, EPOCH TIME: 1738692923.197624
[02/04 23:45:23    801s] 
[02/04 23:45:23    801s] Bad Lib Cell Checking (CMU) is done! (0)
[02/04 23:45:23    801s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.057, REAL:0.058, MEM:4033.0M, EPOCH TIME: 1738692923.202416
[02/04 23:45:23    801s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4033.0M, EPOCH TIME: 1738692923.202463
[02/04 23:45:23    801s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4033.0M, EPOCH TIME: 1738692923.202761
[02/04 23:45:23    801s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4033.0MB).
[02/04 23:45:23    801s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.102, REAL:0.103, MEM:4033.0M, EPOCH TIME: 1738692923.219313
[02/04 23:45:23    801s] Unmarking site CoreSiteDouble for LLC-use, as it has no rows.
[02/04 23:45:23    801s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4033.0M, EPOCH TIME: 1738692923.219437
[02/04 23:45:23    801s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:45:23    801s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:23    801s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:23    801s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:23    801s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.090, REAL:0.091, MEM:4033.0M, EPOCH TIME: 1738692923.309949
[02/04 23:45:23    801s] 
[02/04 23:45:23    801s] Creating Lib Analyzer ...
[02/04 23:45:23    801s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/04 23:45:23    801s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[02/04 23:45:23    801s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/04 23:45:23    801s] 
[02/04 23:45:23    801s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:45:24    802s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:22 mem=4037.0M
[02/04 23:45:24    802s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:22 mem=4037.0M
[02/04 23:45:24    802s] Creating Lib Analyzer, finished. 
[02/04 23:45:24    802s] **INFO: Using Advanced Metric Collection system.
[02/04 23:45:24    802s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 3413.8M, totSessionCpu=0:13:23 **
[02/04 23:45:24    802s] #optDebug: { P: 90 W: 3201 FE: standard PE: none LDR: 1}
[02/04 23:45:24    802s] *** optDesign -postCTS ***
[02/04 23:45:24    802s] DRC Margin: user margin 0.0
[02/04 23:45:24    802s] Hold Target Slack: user slack 0
[02/04 23:45:24    802s] Setup Target Slack: user slack 0;
[02/04 23:45:24    802s] setUsefulSkewMode -opt_skew_eco_route false
[02/04 23:45:24    802s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4035.0M, EPOCH TIME: 1738692924.485178
[02/04 23:45:24    802s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:24    802s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:24    802s] 
[02/04 23:45:24    802s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:24    802s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:24    802s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.044, REAL:0.044, MEM:4035.0M, EPOCH TIME: 1738692924.529236
[02/04 23:45:24    802s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:45:24    802s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:24    802s] 
[02/04 23:45:24    802s] TimeStamp Deleting Cell Server Begin ...
[02/04 23:45:24    802s] Deleting Lib Analyzer.
[02/04 23:45:24    802s] 
[02/04 23:45:24    802s] TimeStamp Deleting Cell Server End ...
[02/04 23:45:24    802s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/04 23:45:24    802s] 
[02/04 23:45:24    802s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/04 23:45:24    802s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/04 23:45:24    802s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/04 23:45:24    802s] SBFF Setting to complicate: SEDFFX4 complicate code: 30.05
[02/04 23:45:24    802s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/04 23:45:24    802s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[02/04 23:45:24    802s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/04 23:45:24    802s] SBFF Setting to complicate: SEDFFX1 complicate code: 30.05
[02/04 23:45:24    802s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/04 23:45:24    802s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[02/04 23:45:24    802s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[02/04 23:45:24    802s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[02/04 23:45:24    802s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[02/04 23:45:24    802s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[02/04 23:45:24    802s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[02/04 23:45:24    802s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[02/04 23:45:24    802s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/04 23:45:24    802s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/04 23:45:24    802s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/04 23:45:24    802s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/04 23:45:24    802s] SBFF Setting to complicate: SEDFFXL complicate code: 30.05
[02/04 23:45:24    802s] SBFF Setting to complicate: SEDFFX2 complicate code: 30.05
[02/04 23:45:24    802s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/04 23:45:24    802s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/04 23:45:24    802s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/04 23:45:24    802s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/04 23:45:24    802s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/04 23:45:24    802s] SBFF Setting to complicate: SDFFTRXL complicate code: 30.1
[02/04 23:45:24    802s] SBFF Setting to complicate: SDFFTRX4 complicate code: 30.1
[02/04 23:45:24    802s] SBFF Setting to complicate: SDFFTRX2 complicate code: 30.1
[02/04 23:45:24    802s] SBFF Setting to complicate: SDFFTRX1 complicate code: 30.1
[02/04 23:45:24    802s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/04 23:45:24    802s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/04 23:45:24    802s] Summary for sequential cells identification: 
[02/04 23:45:24    802s]   Identified SBFF number: 94
[02/04 23:45:24    802s]   Identified MBFF number: 0
[02/04 23:45:24    802s]   Identified SB Latch number: 8
[02/04 23:45:24    802s]   Identified MB Latch number: 0
[02/04 23:45:24    802s]   Not identified SBFF number: 24
[02/04 23:45:24    802s]   Not identified MBFF number: 0
[02/04 23:45:24    802s]   Not identified SB Latch number: 8
[02/04 23:45:24    802s]   Not identified MB Latch number: 0
[02/04 23:45:24    802s]   Number of sequential cells which are not FFs: 16
[02/04 23:45:24    802s]  Visiting view : Setup
[02/04 23:45:24    802s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[02/04 23:45:24    802s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[02/04 23:45:24    802s]  Visiting view : Hold
[02/04 23:45:24    802s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = 0
[02/04 23:45:24    802s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[02/04 23:45:24    802s] TLC MultiMap info (StdDelay):
[02/04 23:45:24    802s]   : min_delay + MIN + 0 + no RcCorner := 6.6ps
[02/04 23:45:24    802s]   : min_delay + MIN + 0 + default_rc_corner := 8.9ps
[02/04 23:45:24    802s]   : max_delay + MAX + 0 + no RcCorner := 18.4ps
[02/04 23:45:24    802s]   : max_delay + MAX + 0 + default_rc_corner := 25.1ps
[02/04 23:45:24    802s]  Setting StdDelay to: 25.1ps
[02/04 23:45:24    802s] 
[02/04 23:45:24    802s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/04 23:45:24    802s] 
[02/04 23:45:24    802s] TimeStamp Deleting Cell Server Begin ...
[02/04 23:45:24    802s] 
[02/04 23:45:24    802s] TimeStamp Deleting Cell Server End ...
[02/04 23:45:24    802s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4035.0M, EPOCH TIME: 1738692924.617153
[02/04 23:45:24    802s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:24    802s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:24    802s] Cell CONV_ACC LLGs are deleted
[02/04 23:45:24    802s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:24    802s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:24    802s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4035.0M, EPOCH TIME: 1738692924.617252
[02/04 23:45:24    802s] Start to check current routing status for nets...
[02/04 23:45:24    802s] All nets are already routed correctly.
[02/04 23:45:24    802s] End to check current routing status for nets (mem=4035.0M)
[02/04 23:45:24    802s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:13:22.8/0:32:54.9 (0.4), mem = 4035.0M
[02/04 23:45:24    802s] 
[02/04 23:45:24    802s] =============================================================================================
[02/04 23:45:24    802s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.13-s082_1
[02/04 23:45:24    802s] =============================================================================================
[02/04 23:45:24    802s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:45:24    802s] ---------------------------------------------------------------------------------------------
[02/04 23:45:24    802s] [ CellServerInit         ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.5
[02/04 23:45:24    802s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  50.3 % )     0:00:01.1 /  0:00:01.1    1.0
[02/04 23:45:24    802s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:24    802s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:24    802s] [ DetailPlaceInit        ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:45:24    802s] [ MISC                   ]          0:00:01.0  (  43.8 % )     0:00:01.0 /  0:00:00.9    1.0
[02/04 23:45:24    802s] ---------------------------------------------------------------------------------------------
[02/04 23:45:24    802s]  InitOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[02/04 23:45:24    802s] ---------------------------------------------------------------------------------------------
[02/04 23:45:24    802s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/04 23:45:24    802s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:13:23 mem=4035.0M
[02/04 23:45:24    802s] OPERPROF: Starting DPlace-Init at level 1, MEM:4035.0M, EPOCH TIME: 1738692924.750252
[02/04 23:45:24    802s] Processing tracks to init pin-track alignment.
[02/04 23:45:24    802s] z: 2, totalTracks: 1
[02/04 23:45:24    802s] z: 4, totalTracks: 1
[02/04 23:45:24    802s] z: 6, totalTracks: 1
[02/04 23:45:24    802s] z: 8, totalTracks: 1
[02/04 23:45:24    802s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:45:24    802s] Cell CONV_ACC LLGs are deleted
[02/04 23:45:24    802s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:24    802s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:24    802s] # Building CONV_ACC llgBox search-tree.
[02/04 23:45:24    802s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4035.0M, EPOCH TIME: 1738692924.775891
[02/04 23:45:24    802s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:24    802s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:24    802s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4035.0M, EPOCH TIME: 1738692924.777976
[02/04 23:45:24    802s] Max number of tech site patterns supported in site array is 256.
[02/04 23:45:24    802s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[02/04 23:45:24    802s] Core basic site is CoreSite
[02/04 23:45:24    802s] After signature check, allow fast init is true, keep pre-filter is true.
[02/04 23:45:24    802s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/04 23:45:24    802s] Fast DP-INIT is on for default
[02/04 23:45:24    802s] Keep-away cache is enable on metals: 1-11
[02/04 23:45:24    802s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/04 23:45:24    802s] Atter site array init, number of instance map data is 0.
[02/04 23:45:24    802s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.028, REAL:0.028, MEM:4035.0M, EPOCH TIME: 1738692924.805644
[02/04 23:45:24    802s] 
[02/04 23:45:24    802s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:24    802s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:24    802s] 
[02/04 23:45:24    802s]  Skipping Bad Lib Cell Checking (CMU) !
[02/04 23:45:24    802s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.051, REAL:0.051, MEM:4035.0M, EPOCH TIME: 1738692924.826636
[02/04 23:45:24    802s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4035.0M, EPOCH TIME: 1738692924.826692
[02/04 23:45:24    802s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4035.0M, EPOCH TIME: 1738692924.826781
[02/04 23:45:24    802s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4035.0MB).
[02/04 23:45:24    802s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.082, REAL:0.082, MEM:4035.0M, EPOCH TIME: 1738692924.832499
[02/04 23:45:24    802s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:13:23 mem=4035.0M
[02/04 23:45:24    802s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4035.0M, EPOCH TIME: 1738692924.893243
[02/04 23:45:24    802s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:45:24    802s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:24    803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:24    803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:24    803s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.087, REAL:0.087, MEM:4035.0M, EPOCH TIME: 1738692924.980647
[02/04 23:45:24    803s] GigaOpt Hold Optimizer is used
[02/04 23:45:24    803s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[02/04 23:45:24    803s] End AAE Lib Interpolated Model. (MEM=3415.746094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:45:24    803s] 
[02/04 23:45:24    803s] Creating Lib Analyzer ...
[02/04 23:45:24    803s] 
[02/04 23:45:24    803s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/04 23:45:24    803s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/04 23:45:24    803s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/04 23:45:24    803s] SBFF Setting to complicate: SEDFFX4 complicate code: 30.05
[02/04 23:45:24    803s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/04 23:45:24    803s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[02/04 23:45:24    803s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/04 23:45:24    803s] SBFF Setting to complicate: SEDFFX1 complicate code: 30.05
[02/04 23:45:24    803s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/04 23:45:24    803s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[02/04 23:45:24    803s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[02/04 23:45:24    803s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[02/04 23:45:24    803s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[02/04 23:45:24    803s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[02/04 23:45:24    803s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[02/04 23:45:24    803s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[02/04 23:45:24    803s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/04 23:45:24    803s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/04 23:45:24    803s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/04 23:45:24    803s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/04 23:45:24    803s] SBFF Setting to complicate: SEDFFXL complicate code: 30.05
[02/04 23:45:24    803s] SBFF Setting to complicate: SEDFFX2 complicate code: 30.05
[02/04 23:45:24    803s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/04 23:45:24    803s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/04 23:45:24    803s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/04 23:45:24    803s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/04 23:45:24    803s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/04 23:45:24    803s] SBFF Setting to complicate: SDFFTRXL complicate code: 30.1
[02/04 23:45:24    803s] SBFF Setting to complicate: SDFFTRX4 complicate code: 30.1
[02/04 23:45:24    803s] SBFF Setting to complicate: SDFFTRX2 complicate code: 30.1
[02/04 23:45:24    803s] SBFF Setting to complicate: SDFFTRX1 complicate code: 30.1
[02/04 23:45:24    803s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/04 23:45:24    803s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/04 23:45:24    803s] Summary for sequential cells identification: 
[02/04 23:45:24    803s]   Identified SBFF number: 94
[02/04 23:45:24    803s]   Identified MBFF number: 0
[02/04 23:45:24    803s]   Identified SB Latch number: 8
[02/04 23:45:24    803s]   Identified MB Latch number: 0
[02/04 23:45:24    803s]   Not identified SBFF number: 24
[02/04 23:45:24    803s]   Not identified MBFF number: 0
[02/04 23:45:24    803s]   Not identified SB Latch number: 8
[02/04 23:45:24    803s]   Not identified MB Latch number: 0
[02/04 23:45:24    803s]   Number of sequential cells which are not FFs: 16
[02/04 23:45:25    803s]  Visiting view : Setup
[02/04 23:45:25    803s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[02/04 23:45:25    803s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[02/04 23:45:25    803s]  Visiting view : Hold
[02/04 23:45:25    803s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = 0
[02/04 23:45:25    803s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[02/04 23:45:25    803s] TLC MultiMap info (StdDelay):
[02/04 23:45:25    803s]   : min_delay + MIN + 0 + no RcCorner := 6.6ps
[02/04 23:45:25    803s]   : min_delay + MIN + 0 + default_rc_corner := 8.9ps
[02/04 23:45:25    803s]   : max_delay + MAX + 0 + no RcCorner := 18.4ps
[02/04 23:45:25    803s]   : max_delay + MAX + 0 + default_rc_corner := 25.1ps
[02/04 23:45:25    803s]  Setting StdDelay to: 25.1ps
[02/04 23:45:25    803s] 
[02/04 23:45:25    803s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/04 23:45:25    803s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/04 23:45:25    803s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[02/04 23:45:25    803s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/04 23:45:25    803s] 
[02/04 23:45:25    803s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:45:26    804s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:24 mem=4035.0M
[02/04 23:45:26    804s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:24 mem=4035.0M
[02/04 23:45:26    804s] Creating Lib Analyzer, finished. 
[02/04 23:45:26    804s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:13:24 mem=4035.0M ***
[02/04 23:45:26    804s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:24.2/0:32:56.2 (0.4), mem = 4035.0M
[02/04 23:45:26    804s] Effort level <high> specified for reg2reg path_group
[02/04 23:45:28    806s] Saving timing graph ...
[02/04 23:45:28    806s] TG backup dir: /home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/opt_timing_graph_sFJuFv
[02/04 23:45:28    806s] Disk Usage:
[02/04 23:45:28    806s] Filesystem            1K-blocks     Used Available Use% Mounted on
[02/04 23:45:28    806s] /dev/mapper/rhel-home 868345588 20749080 847596508   3% /home
[02/04 23:45:29    807s] Done save timing graph
[02/04 23:45:29    807s] Disk Usage:
[02/04 23:45:29    807s] Filesystem            1K-blocks     Used Available Use% Mounted on
[02/04 23:45:29    807s] /dev/mapper/rhel-home 868345588 20759972 847585616   3% /home
[02/04 23:45:29    807s] 
[02/04 23:45:29    807s] TimeStamp Deleting Cell Server Begin ...
[02/04 23:45:29    807s] Deleting Lib Analyzer.
[02/04 23:45:29    807s] 
[02/04 23:45:29    807s] TimeStamp Deleting Cell Server End ...
[02/04 23:45:30    808s] Starting delay calculation for Hold views
[02/04 23:45:30    808s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/04 23:45:30    808s] #################################################################################
[02/04 23:45:30    808s] # Design Stage: PreRoute
[02/04 23:45:30    808s] # Design Name: CONV_ACC
[02/04 23:45:30    808s] # Design Mode: 90nm
[02/04 23:45:30    808s] # Analysis Mode: MMMC Non-OCV 
[02/04 23:45:30    808s] # Parasitics Mode: No SPEF/RCDB 
[02/04 23:45:30    808s] # Signoff Settings: SI Off 
[02/04 23:45:30    808s] #################################################################################
[02/04 23:45:30    808s] Calculate delays in BcWc mode...
[02/04 23:45:30    808s] Topological Sorting (REAL = 0:00:00.0, MEM = 4067.6M, InitMEM = 4067.6M)
[02/04 23:45:30    808s] Start delay calculation (fullDC) (1 T). (MEM=3463.87)
[02/04 23:45:30    808s] *** Calculating scaling factor for MIN libraries using the default operating condition of each library.
[02/04 23:45:31    809s] End AAE Lib Interpolated Model. (MEM=3463.867188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:45:33    811s] Total number of fetched objects 55380
[02/04 23:45:33    811s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:45:33    811s] End delay calculation. (MEM=3471.7 CPU=0:00:02.1 REAL=0:00:02.0)
[02/04 23:45:33    811s] End delay calculation (fullDC). (MEM=3471.7 CPU=0:00:02.8 REAL=0:00:03.0)
[02/04 23:45:33    811s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 4094.2M) ***
[02/04 23:45:34    812s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:13:33 mem=4094.2M)
[02/04 23:45:35    813s] 
[02/04 23:45:35    813s] Active hold views:
[02/04 23:45:35    813s]  Hold
[02/04 23:45:35    813s]   Dominating endpoints: 0
[02/04 23:45:35    813s]   Dominating TNS: -0.000
[02/04 23:45:35    813s] 
[02/04 23:45:35    813s] Done building cte hold timing graph (fixHold) cpu=0:00:09.5 real=0:00:09.0 totSessionCpu=0:13:34 mem=4110.2M ***
[02/04 23:45:37    815s] Done building hold timer [38832 node(s), 47511 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:13:35 mem=4110.2M ***
[02/04 23:45:37    815s] Restoring timing graph ...
[02/04 23:45:38    816s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[02/04 23:45:38    816s] Done restore timing graph
[02/04 23:45:38    816s] Done building cte setup timing graph (fixHold) cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=0:13:36 mem=4151.1M ***
[02/04 23:45:39    817s] *info: category slack lower bound [L -1.0] default
[02/04 23:45:39    817s] *info: category slack lower bound [H -1.0] reg2reg 
[02/04 23:45:39    817s] --------------------------------------------------- 
[02/04 23:45:39    817s]    Setup Violation Summary with Target Slack (0.000 ns)
[02/04 23:45:39    817s] --------------------------------------------------- 
[02/04 23:45:39    817s]          WNS    reg2regWNS
[02/04 23:45:39    817s]    -0.001 ns     -0.001 ns
[02/04 23:45:39    817s] --------------------------------------------------- 
[02/04 23:45:39    817s] OPTC: m4 20.0 50.0 [ 100.0 20.0 50.0 ]
[02/04 23:45:39    817s] OPTC: view 50.0:100.0 [ 0.0500 ]
[02/04 23:45:43    821s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/04 23:45:43    821s] 
[02/04 23:45:43    821s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFX4 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[02/04 23:45:43    821s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFX1 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[02/04 23:45:43    821s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFXL complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFX2 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SDFFTRXL complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: SDFFTRX4 complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: SDFFTRX2 complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: SDFFTRX1 complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/04 23:45:43    821s] Summary for sequential cells identification: 
[02/04 23:45:43    821s]   Identified SBFF number: 94
[02/04 23:45:43    821s]   Identified MBFF number: 0
[02/04 23:45:43    821s]   Identified SB Latch number: 8
[02/04 23:45:43    821s]   Identified MB Latch number: 0
[02/04 23:45:43    821s]   Not identified SBFF number: 24
[02/04 23:45:43    821s]   Not identified MBFF number: 0
[02/04 23:45:43    821s]   Not identified SB Latch number: 8
[02/04 23:45:43    821s]   Not identified MB Latch number: 0
[02/04 23:45:43    821s]   Number of sequential cells which are not FFs: 16
[02/04 23:45:43    821s]  Visiting view : Setup
[02/04 23:45:43    821s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[02/04 23:45:43    821s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[02/04 23:45:43    821s]  Visiting view : Hold
[02/04 23:45:43    821s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = 0
[02/04 23:45:43    821s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[02/04 23:45:43    821s] TLC MultiMap info (StdDelay):
[02/04 23:45:43    821s]   : min_delay + MIN + 0 + no RcCorner := 6.6ps
[02/04 23:45:43    821s]   : min_delay + MIN + 0 + default_rc_corner := 8.9ps
[02/04 23:45:43    821s]   : max_delay + MAX + 0 + no RcCorner := 18.4ps
[02/04 23:45:43    821s]   : max_delay + MAX + 0 + default_rc_corner := 25.1ps
[02/04 23:45:43    821s]  Setting StdDelay to: 25.1ps
[02/04 23:45:43    821s] 
[02/04 23:45:43    821s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/04 23:45:43    821s] 
[02/04 23:45:43    821s] TimeStamp Deleting Cell Server Begin ...
[02/04 23:45:43    821s] 
[02/04 23:45:43    821s] TimeStamp Deleting Cell Server End ...
[02/04 23:45:43    821s] 
[02/04 23:45:43    821s] Creating Lib Analyzer ...
[02/04 23:45:43    821s] 
[02/04 23:45:43    821s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFX4 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[02/04 23:45:43    821s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFX1 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[02/04 23:45:43    821s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[02/04 23:45:43    821s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFXL complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFX2 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: SDFFTRXL complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: SDFFTRX4 complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: SDFFTRX2 complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: SDFFTRX1 complicate code: 30.1
[02/04 23:45:43    821s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/04 23:45:43    821s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/04 23:45:43    821s] Summary for sequential cells identification: 
[02/04 23:45:43    821s]   Identified SBFF number: 94
[02/04 23:45:43    821s]   Identified MBFF number: 0
[02/04 23:45:43    821s]   Identified SB Latch number: 8
[02/04 23:45:43    821s]   Identified MB Latch number: 0
[02/04 23:45:43    821s]   Not identified SBFF number: 24
[02/04 23:45:43    821s]   Not identified MBFF number: 0
[02/04 23:45:43    821s]   Not identified SB Latch number: 8
[02/04 23:45:43    821s]   Not identified MB Latch number: 0
[02/04 23:45:43    821s]   Number of sequential cells which are not FFs: 16
[02/04 23:45:43    821s]  Visiting view : Setup
[02/04 23:45:43    821s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[02/04 23:45:43    821s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[02/04 23:45:43    821s]  Visiting view : Hold
[02/04 23:45:43    821s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = 0
[02/04 23:45:43    821s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[02/04 23:45:43    821s] TLC MultiMap info (StdDelay):
[02/04 23:45:43    821s]   : min_delay + MIN + 0 + no RcCorner := 6.6ps
[02/04 23:45:43    821s]   : min_delay + MIN + 0 + default_rc_corner := 8.9ps
[02/04 23:45:43    821s]   : max_delay + MAX + 0 + no RcCorner := 18.4ps
[02/04 23:45:43    821s]   : max_delay + MAX + 0 + default_rc_corner := 25.1ps
[02/04 23:45:43    821s]  Setting StdDelay to: 25.1ps
[02/04 23:45:43    821s] 
[02/04 23:45:43    821s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/04 23:45:43    821s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/04 23:45:43    821s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[02/04 23:45:43    821s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/04 23:45:43    821s] 
[02/04 23:45:43    821s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:45:44    822s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:42 mem=4154.9M
[02/04 23:45:44    822s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:42 mem=4154.9M
[02/04 23:45:44    822s] Creating Lib Analyzer, finished. 
[02/04 23:45:44    822s] 
[02/04 23:45:44    822s] *Info: minBufDelay = 60.9 ps, libStdDelay = 25.1 ps, minBufSize = 6840000 (5.0)
[02/04 23:45:44    822s] *Info: worst delay setup view: Setup
[02/04 23:45:44    822s] Footprint list for hold buffering (delay unit: ps)
[02/04 23:45:44    822s] =================================================================
[02/04 23:45:44    822s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[02/04 23:45:44    822s] ------------------------------------------------------------------
[02/04 23:45:44    822s] *Info:       25.1       2.72     38.69    5.0  38.55 CLKBUFX2 (A,Y)
[02/04 23:45:44    822s] *Info:       25.1       2.72     38.69    5.0  38.55 BUFX2 (A,Y)
[02/04 23:45:44    822s] *Info:       22.3       2.82     26.28    6.0  26.03 CLKBUFX3 (A,Y)
[02/04 23:45:44    822s] *Info:       22.3       2.82     26.28    6.0  26.03 BUFX3 (A,Y)
[02/04 23:45:44    822s] *Info:       24.9       2.80     19.95    7.0  19.48 CLKBUFX4 (A,Y)
[02/04 23:45:44    822s] *Info:       24.9       2.80     19.95    7.0  19.48 BUFX4 (A,Y)
[02/04 23:45:44    822s] *Info:       22.2       2.74     13.14    9.0  13.13 BUFX6 (A,Y)
[02/04 23:45:44    822s] *Info:       22.2       2.74     13.14    9.0  13.13 CLKBUFX6 (A,Y)
[02/04 23:45:44    822s] *Info:       55.2       2.91     77.37    9.0  77.12 DLY1X1 (A,Y)
[02/04 23:45:44    822s] *Info:       23.9       2.76     10.46   11.0   9.90 BUFX8 (A,Y)
[02/04 23:45:44    822s] *Info:       23.9       2.76     10.46   11.0   9.90 CLKBUFX8 (A,Y)
[02/04 23:45:44    822s] *Info:       60.0       3.01     19.71   11.0  19.49 DLY1X4 (A,Y)
[02/04 23:45:44    822s] *Info:       23.9       2.80      7.30   15.0   6.72 CLKBUFX12 (A,Y)
[02/04 23:45:44    822s] *Info:       23.9       2.80      7.30   15.0   6.72 BUFX12 (A,Y)
[02/04 23:45:44    822s] *Info:      104.1       3.31     77.13   17.0  77.12 DLY2X1 (A,Y)
[02/04 23:45:44    822s] *Info:       23.3       2.80      5.84   20.0   5.11 CLKBUFX16 (A,Y)
[02/04 23:45:44    822s] *Info:       23.3       2.80      5.84   20.0   5.11 BUFX16 (A,Y)
[02/04 23:45:44    822s] *Info:      109.5       3.24     19.46   20.0  19.41 DLY2X4 (A,Y)
[02/04 23:45:44    822s] *Info:       24.0       2.77      4.87   24.0   4.10 CLKBUFX20 (A,Y)
[02/04 23:45:44    822s] *Info:       24.0       2.77      4.87   24.0   4.10 BUFX20 (A,Y)
[02/04 23:45:44    822s] *Info:      153.0       3.27     77.13   24.0  77.11 DLY3X1 (A,Y)
[02/04 23:45:44    822s] *Info:      153.6       3.30     19.46   26.0  19.43 DLY3X4 (A,Y)
[02/04 23:45:44    822s] *Info:      196.1       3.30     76.89   29.0  76.73 DLY4X1 (A,Y)
[02/04 23:45:44    822s] *Info:      198.5       3.35     19.71   31.0  19.53 DLY4X4 (A,Y)
[02/04 23:45:44    822s] =================================================================
[02/04 23:45:44    822s] Hold Timer stdDelay =  8.9ps
[02/04 23:45:44    822s]  Visiting view : Hold
[02/04 23:45:44    822s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = 0
[02/04 23:45:44    822s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[02/04 23:45:44    822s] Hold Timer stdDelay =  8.9ps (Hold)
[02/04 23:45:44    822s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4154.9M, EPOCH TIME: 1738692944.522721
[02/04 23:45:44    822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:44    822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:44    822s] 
[02/04 23:45:44    822s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:44    822s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:44    822s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.044, REAL:0.044, MEM:4154.9M, EPOCH TIME: 1738692944.566544
[02/04 23:45:44    822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:45:44    822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:44    823s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 Setup
Hold views included:
 Hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.073  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.096  |  0.014  | -0.096  |
|           TNS (ns):| -4.160  |  0.000  | -4.160  |
|    Violating Paths:|   188   |    0    |   188   |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.356%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/04 23:45:44    823s] **optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 3450.2M, totSessionCpu=0:13:43 **
[02/04 23:45:44    823s] Begin: Collecting metrics
[02/04 23:45:45    823s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    -0.001 | -0.001 |  -0 |       54.36 | 0:00:19  |        4024 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[02/04 23:45:45    823s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3522.8M, current mem=3450.2M)

[02/04 23:45:45    823s] End: Collecting metrics
[02/04 23:45:45    823s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:18.9/0:00:19.0 (1.0), totSession cpu/real = 0:13:43.1/0:33:15.2 (0.4), mem = 4023.9M
[02/04 23:45:45    823s] 
[02/04 23:45:45    823s] =============================================================================================
[02/04 23:45:45    823s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.13-s082_1
[02/04 23:45:45    823s] =============================================================================================
[02/04 23:45:45    823s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:45:45    823s] ---------------------------------------------------------------------------------------------
[02/04 23:45:45    823s] [ ViewPruning            ]      4   0:00:00.9  (   5.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/04 23:45:45    823s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[02/04 23:45:45    823s] [ MetricReport           ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:45:45    823s] [ DrvReport              ]      1   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:45:45    823s] [ SlackTraversorInit     ]      3   0:00:00.2  (   1.2 % )     0:00:01.6 /  0:00:01.6    1.0
[02/04 23:45:45    823s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[02/04 23:45:45    823s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   5.8 % )     0:00:01.1 /  0:00:01.1    1.0
[02/04 23:45:45    823s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:45    823s] [ HoldTimerInit          ]      1   0:00:00.4  (   1.9 % )     0:00:01.1 /  0:00:01.0    1.0
[02/04 23:45:45    823s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:45    823s] [ ReportTranViolation    ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[02/04 23:45:45    823s] [ ReportCapViolation     ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:45:45    823s] [ HoldTimerNodeList      ]      1   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:00.6    1.0
[02/04 23:45:45    823s] [ UpdateTimingGraph      ]      5   0:00:00.1  (   0.6 % )     0:00:04.1 /  0:00:04.1    1.0
[02/04 23:45:45    823s] [ FullDelayCalc          ]      1   0:00:03.0  (  16.1 % )     0:00:03.0 /  0:00:03.1    1.0
[02/04 23:45:45    823s] [ TimingUpdate           ]     10   0:00:04.9  (  25.6 % )     0:00:04.9 /  0:00:04.8    1.0
[02/04 23:45:45    823s] [ TimingReport           ]      2   0:00:01.0  (   5.2 % )     0:00:01.0 /  0:00:01.0    1.0
[02/04 23:45:45    823s] [ IncrTimingUpdate       ]      4   0:00:01.4  (   7.3 % )     0:00:01.4 /  0:00:01.4    1.0
[02/04 23:45:45    823s] [ SaveTimingGraph        ]      1   0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:00.8    1.0
[02/04 23:45:45    823s] [ RestoreTimingGraph     ]      1   0:00:00.5  (   2.6 % )     0:00:00.5 /  0:00:00.5    1.0
[02/04 23:45:45    823s] [ MISC                   ]          0:00:02.9  (  15.2 % )     0:00:02.9 /  0:00:02.9    1.0
[02/04 23:45:45    823s] ---------------------------------------------------------------------------------------------
[02/04 23:45:45    823s]  BuildHoldData #1 TOTAL             0:00:19.0  ( 100.0 % )     0:00:19.0 /  0:00:18.9    1.0
[02/04 23:45:45    823s] ---------------------------------------------------------------------------------------------
[02/04 23:45:45    823s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:43.1/0:33:15.2 (0.4), mem = 4023.9M
[02/04 23:45:45    823s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.94434.13
[02/04 23:45:45    823s] #optDebug: Start CG creation (mem=4023.9M)
[02/04 23:45:45    823s]  ...initializing CG 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:45:45    823s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:45:45    823s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:45:45    823s] 	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
[02/04 23:45:45    823s] ToF 745.0380um
[02/04 23:45:45    823s] (cpu=0:00:00.4, mem=4220.8M)
[02/04 23:45:45    823s]  ...processing cgPrt (cpu=0:00:00.4, mem=4220.8M)
[02/04 23:45:45    823s]  ...processing cgEgp (cpu=0:00:00.4, mem=4220.8M)
[02/04 23:45:45    823s]  ...processing cgPbk (cpu=0:00:00.4, mem=4220.8M)
[02/04 23:45:45    823s]  ...processing cgNrb(cpu=0:00:00.4, mem=4220.8M)
[02/04 23:45:45    823s]  ...processing cgObs (cpu=0:00:00.4, mem=4220.8M)
[02/04 23:45:45    823s]  ...processing cgCon (cpu=0:00:00.4, mem=4220.8M)
[02/04 23:45:45    823s]  ...processing cgPdm (cpu=0:00:00.4, mem=4220.8M)
[02/04 23:45:45    823s] #optDebug: Finish CG creation (cpu=0:00:00.4, mem=4220.8M)
[02/04 23:45:45    823s] 
[02/04 23:45:45    823s] Active Setup views: Setup 
[02/04 23:45:45    823s] HoldSingleBuffer minRootGain=5
[02/04 23:45:45    823s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[02/04 23:45:45    823s] HoldSingleBuffer minRootGain=5
[02/04 23:45:45    823s] HoldSingleBuffer minRootGain=5
[02/04 23:45:45    823s] HoldSingleBuffer minRootGain=5
[02/04 23:45:45    823s] *info: Run optDesign holdfix with 1 thread.
[02/04 23:45:45    823s] Info: 1 clock net  excluded from IPO operation.
[02/04 23:45:45    823s] --------------------------------------------------- 
[02/04 23:45:45    823s]    Hold Timing Summary  - Initial 
[02/04 23:45:45    823s] --------------------------------------------------- 
[02/04 23:45:45    823s]  Target slack:       0.0000 ns
[02/04 23:45:45    823s]  View: Hold 
[02/04 23:45:45    823s]    WNS:      -0.0964
[02/04 23:45:45    823s]    TNS:      -4.1595
[02/04 23:45:45    823s]    VP :          188
[02/04 23:45:45    823s]    Worst hold path end point: pe24_p_sum_reg[0]/RN 
[02/04 23:45:45    823s] --------------------------------------------------- 
[02/04 23:45:45    823s] Info: Done creating the CCOpt slew target map.
[02/04 23:45:45    823s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4220.8M, EPOCH TIME: 1738692945.924865
[02/04 23:45:45    823s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:45    823s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:45    823s] 
[02/04 23:45:45    823s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:45    823s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:45    824s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.046, REAL:0.046, MEM:4220.8M, EPOCH TIME: 1738692945.970896
[02/04 23:45:45    824s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:45:45    824s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:45    824s] [oiPhyDebug] optDemand 684235296000.00, spDemand 656754912000.00.
[02/04 23:45:45    824s] [LDM::Info] TotalInstCnt at InitDesignMc1: 61611
[02/04 23:45:45    824s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/04 23:45:45    824s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:13:44 mem=4220.8M
[02/04 23:45:45    824s] OPERPROF: Starting DPlace-Init at level 1, MEM:4220.8M, EPOCH TIME: 1738692945.990695
[02/04 23:45:45    824s] Processing tracks to init pin-track alignment.
[02/04 23:45:45    824s] z: 2, totalTracks: 1
[02/04 23:45:45    824s] z: 4, totalTracks: 1
[02/04 23:45:45    824s] z: 6, totalTracks: 1
[02/04 23:45:45    824s] z: 8, totalTracks: 1
[02/04 23:45:45    824s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:45:46    824s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4220.8M, EPOCH TIME: 1738692946.016191
[02/04 23:45:46    824s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:46    824s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:46    824s] 
[02/04 23:45:46    824s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:46    824s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:46    824s] 
[02/04 23:45:46    824s]  Skipping Bad Lib Cell Checking (CMU) !
[02/04 23:45:46    824s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.047, REAL:0.047, MEM:4220.8M, EPOCH TIME: 1738692946.062777
[02/04 23:45:46    824s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4220.8M, EPOCH TIME: 1738692946.062859
[02/04 23:45:46    824s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4220.8M, EPOCH TIME: 1738692946.062913
[02/04 23:45:46    824s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4220.8MB).
[02/04 23:45:46    824s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.078, REAL:0.078, MEM:4220.8M, EPOCH TIME: 1738692946.069024
[02/04 23:45:46    824s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:45:46    824s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 61611
[02/04 23:45:46    824s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:13:44 mem=4220.8M
[02/04 23:45:46    824s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4220.8M, EPOCH TIME: 1738692946.333722
[02/04 23:45:46    824s] Found 0 hard placement blockage before merging.
[02/04 23:45:46    824s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4220.8M, EPOCH TIME: 1738692946.334294
[02/04 23:45:46    824s] 
[02/04 23:45:46    824s] *** Starting Core Fixing (fixHold) cpu=0:00:20.3 real=0:00:20.0 totSessionCpu=0:13:44 mem=4220.8M density=54.356% ***
[02/04 23:45:46    824s] Optimizer Target Slack 0.000 StdDelay is 0.00890  
[02/04 23:45:46    824s] ### Creating RouteCongInterface, started
[02/04 23:45:46    824s] {MMLU 0 0 55380}
[02/04 23:45:46    824s] [oiLAM] Zs 11, 12
[02/04 23:45:46    824s] ### Creating LA Mngr. totSessionCpu=0:13:45 mem=4220.8M
[02/04 23:45:46    824s] ### Creating LA Mngr, finished. totSessionCpu=0:13:45 mem=4220.8M
[02/04 23:45:46    824s] 
[02/04 23:45:46    824s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/04 23:45:46    824s] 
[02/04 23:45:46    824s] #optDebug: {0, 0.900}
[02/04 23:45:46    824s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Start of Hold Fixing Timing Summary
------------------------------------------------------------------

Setup views included:
 Setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.073  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

Density: 54.356%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[02/04 23:45:47    825s] *info: Hold Batch Commit is enabled
[02/04 23:45:47    825s] *info: Levelized Batch Commit is enabled
[02/04 23:45:47    825s] 
[02/04 23:45:47    825s] Phase I ......
[02/04 23:45:47    825s] Executing transform: ECO Safe Resize
[02/04 23:45:47    825s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[02/04 23:45:47    825s] |Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[02/04 23:45:47    825s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[02/04 23:45:47    825s] Worst hold path end point:
[02/04 23:45:47    825s]   pe24_p_sum_reg[0]/RN
[02/04 23:45:47    825s]     net: rst_n (nrTerm=69)
[02/04 23:45:47    825s] |   0|    -0.096|     -4.16|     188|          0|       0(     0)|   54.36%|   0:00:00.0|  4220.8M|
[02/04 23:45:47    825s] Worst hold path end point:
[02/04 23:45:47    825s]   pe24_p_sum_reg[0]/RN
[02/04 23:45:47    825s]     net: rst_n (nrTerm=69)
[02/04 23:45:47    825s] |   1|    -0.096|     -4.16|     188|          0|       0(     0)|   54.36%|   0:00:00.0|  4220.8M|
[02/04 23:45:47    825s]    Hold Timing Snapshot:
[02/04 23:45:47    825s]              All PG WNS: -0.096
[02/04 23:45:47    825s]              All PG TNS: -4.160
[02/04 23:45:47    825s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[02/04 23:45:47    825s] Executing transform: AddBuffer + LegalResize
[02/04 23:45:47    825s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[02/04 23:45:47    825s] |Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[02/04 23:45:47    825s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[02/04 23:45:47    825s] Worst hold path end point:
[02/04 23:45:47    825s]   pe24_p_sum_reg[0]/RN
[02/04 23:45:47    825s]     net: rst_n (nrTerm=69)
[02/04 23:45:47    825s] |   0|    -0.096|     -4.16|     188|          0|       0(     0)|   54.36%|   0:00:00.0|  4220.8M|
[02/04 23:45:48    826s] Worst hold path end point:
[02/04 23:45:48    826s]   psum_buff4_adder_tree_psum1_reg[18]/RN
[02/04 23:45:48    826s]     net: FE_OFN37_rst_n (nrTerm=76)
[02/04 23:45:48    826s] |   1|    -0.002|     -0.00|       2|         60|       0(     0)|   54.40%|   0:00:01.0|  4276.9M|
[02/04 23:45:48    826s] |   2|     0.000|      0.00|       0|          1|       0(     0)|   54.40%|   0:00:00.0|  4276.9M|
[02/04 23:45:48    826s]    Hold Timing Snapshot:
[02/04 23:45:48    826s]              All PG WNS: 0.000
[02/04 23:45:48    826s]              All PG TNS: 0.000
[02/04 23:45:48    826s] +----+----------+----------+--------+-----------+----------------+---------+------------+---------+
[02/04 23:45:48    826s] 
[02/04 23:45:48    826s] *info:    Total 61 cells added for Phase I
[02/04 23:45:48    826s] *info:        in which 0 is ripple commits (0.000%)
[02/04 23:45:48    826s] --------------------------------------------------- 
[02/04 23:45:48    826s]    Hold Timing Summary  - After Phase I 
[02/04 23:45:48    826s] --------------------------------------------------- 
[02/04 23:45:48    826s]  Target slack:       0.0000 ns
[02/04 23:45:48    826s]  View: Hold 
[02/04 23:45:48    826s]    WNS:       0.0000
[02/04 23:45:48    826s]    TNS:       0.0000
[02/04 23:45:48    826s]    VP :            0
[02/04 23:45:48    826s]    Worst hold path end point: ifm_buf5_ifm_buf_reg[0][5]/D 
[02/04 23:45:48    826s] --------------------------------------------------- 

------------------------------------------------------------------
     After Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 Setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.125  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

Density: 54.396%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[02/04 23:45:49    827s] Bottom Preferred Layer:
[02/04 23:45:49    827s] +---------------+------------+----------+
[02/04 23:45:49    827s] |     Layer     |   OPT_LA   |   Rule   |
[02/04 23:45:49    827s] +---------------+------------+----------+
[02/04 23:45:49    827s] | Metal8 (z=8)  |         15 | default  |
[02/04 23:45:49    827s] +---------------+------------+----------+
[02/04 23:45:49    827s] Via Pillar Rule:
[02/04 23:45:49    827s]     None
[02/04 23:45:49    827s] Finished writing unified metrics of routing constraints.
[02/04 23:45:49    827s] 
[02/04 23:45:49    827s] *** Finished Core Fixing (fixHold) cpu=0:00:22.9 real=0:00:23.0 totSessionCpu=0:13:47 mem=4232.3M density=54.396% ***
[02/04 23:45:49    827s] 
[02/04 23:45:49    827s] *info:
[02/04 23:45:49    827s] *info: Added a total of 61 cells to fix/reduce hold violation
[02/04 23:45:49    827s] *info:          in which 55 termBuffering
[02/04 23:45:49    827s] *info:          in which 0 dummyBuffering
[02/04 23:45:49    827s] *info:
[02/04 23:45:49    827s] *info: Summary: 
[02/04 23:45:49    827s] *info:           48 cells of type 'CLKBUFX2' (5.0, 	38.550) used
[02/04 23:45:49    827s] *info:            1 cell  of type 'CLKBUFX4' (7.0, 	19.479) used
[02/04 23:45:49    827s] *info:           12 cells of type 'DLY1X1' (9.0, 	77.116) used
[02/04 23:45:49    827s] 
[02/04 23:45:49    827s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4248.3M, EPOCH TIME: 1738692949.050347
[02/04 23:45:49    827s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:61672).
[02/04 23:45:49    827s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:49    827s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:49    827s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:49    827s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.093, REAL:0.093, MEM:4248.3M, EPOCH TIME: 1738692949.143465
[02/04 23:45:49    827s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4248.3M, EPOCH TIME: 1738692949.149285
[02/04 23:45:49    827s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4248.3M, EPOCH TIME: 1738692949.149340
[02/04 23:45:49    827s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4248.3M, EPOCH TIME: 1738692949.174459
[02/04 23:45:49    827s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:49    827s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:49    827s] 
[02/04 23:45:49    827s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:49    827s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:49    827s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.053, REAL:0.053, MEM:4248.3M, EPOCH TIME: 1738692949.227310
[02/04 23:45:49    827s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4248.3M, EPOCH TIME: 1738692949.227391
[02/04 23:45:49    827s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4248.3M, EPOCH TIME: 1738692949.227563
[02/04 23:45:49    827s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4248.3M, EPOCH TIME: 1738692949.233251
[02/04 23:45:49    827s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4248.3M, EPOCH TIME: 1738692949.233700
[02/04 23:45:49    827s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.084, REAL:0.084, MEM:4248.3M, EPOCH TIME: 1738692949.233768
[02/04 23:45:49    827s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.084, REAL:0.085, MEM:4248.3M, EPOCH TIME: 1738692949.233787
[02/04 23:45:49    827s] TDRefine: refinePlace mode is spiral
[02/04 23:45:49    827s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.94434.7
[02/04 23:45:49    827s] OPERPROF: Starting Refine-Place at level 1, MEM:4248.3M, EPOCH TIME: 1738692949.233844
[02/04 23:45:49    827s] *** Starting refinePlace (0:13:47 mem=4248.3M) ***
[02/04 23:45:49    827s] Total net bbox length = 8.231e+05 (3.589e+05 4.642e+05) (ext = 4.897e+03)
[02/04 23:45:49    827s] 
[02/04 23:45:49    827s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:49    827s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:49    827s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:45:49    827s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4248.3M, EPOCH TIME: 1738692949.291298
[02/04 23:45:49    827s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:4248.3M, EPOCH TIME: 1738692949.293165
[02/04 23:45:49    827s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[02/04 23:45:49    827s] Type 'man IMPSP-5140' for more detail.
[02/04 23:45:49    827s] **WARN: (IMPSP-315):	Found 61672 instances insts with no PG Term connections.
[02/04 23:45:49    827s] Type 'man IMPSP-315' for more detail.
[02/04 23:45:49    827s] Set min layer with default ( 2 )
[02/04 23:45:49    827s] Set max layer with default ( 127 )
[02/04 23:45:49    827s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:45:49    827s] Min route layer (adjusted) = 2
[02/04 23:45:49    827s] Max route layer (adjusted) = 11
[02/04 23:45:49    827s] Set min layer with default ( 2 )
[02/04 23:45:49    827s] Set max layer with default ( 127 )
[02/04 23:45:49    827s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:45:49    827s] Min route layer (adjusted) = 2
[02/04 23:45:49    827s] Max route layer (adjusted) = 11
[02/04 23:45:49    827s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4248.3M, EPOCH TIME: 1738692949.300842
[02/04 23:45:49    827s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:4248.3M, EPOCH TIME: 1738692949.302712
[02/04 23:45:49    827s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4248.3M, EPOCH TIME: 1738692949.302751
[02/04 23:45:49    827s] Starting refinePlace ...
[02/04 23:45:49    827s] Set min layer with default ( 2 )
[02/04 23:45:49    827s] Set max layer with default ( 127 )
[02/04 23:45:49    827s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:45:49    827s] Min route layer (adjusted) = 2
[02/04 23:45:49    827s] Max route layer (adjusted) = 11
[02/04 23:45:49    827s] One DDP V2 for no tweak run.
[02/04 23:45:49    827s] Set min layer with default ( 2 )
[02/04 23:45:49    827s] Set max layer with default ( 127 )
[02/04 23:45:49    827s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:45:49    827s] Min route layer (adjusted) = 2
[02/04 23:45:49    827s] Max route layer (adjusted) = 11
[02/04 23:45:49    827s] DDP initSite1 nrRow 324 nrJob 324
[02/04 23:45:49    827s] DDP markSite nrRow 324 nrJob 324
[02/04 23:45:49    827s]   Spread Effort: high, pre-route mode, useDDP on.
[02/04 23:45:49    827s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=4248.3MB) @(0:13:47 - 0:13:47).
[02/04 23:45:49    827s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:45:49    827s] wireLenOptFixPriorityInst 0 inst fixed
[02/04 23:45:49    827s] 
[02/04 23:45:49    827s]  === Spiral for Logical I: (movable: 51628) ===
[02/04 23:45:49    827s] 
[02/04 23:45:49    827s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[02/04 23:45:50    828s] 
[02/04 23:45:50    828s]  Info: 0 filler has been deleted!
[02/04 23:45:50    828s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/04 23:45:50    828s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:01.0)
[02/04 23:45:50    828s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/04 23:45:50    828s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=4232.3MB) @(0:13:47 - 0:13:48).
[02/04 23:45:50    828s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:45:50    828s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/04 23:45:50    828s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 4232.3MB
[02/04 23:45:50    828s] Statistics of distance of Instance movement in refine placement:
[02/04 23:45:50    828s]   maximum (X+Y) =         0.00 um
[02/04 23:45:50    828s]   mean    (X+Y) =         0.00 um
[02/04 23:45:50    828s] Summary Report:
[02/04 23:45:50    828s] Instances move: 0 (out of 51628 movable)
[02/04 23:45:50    828s] Instances flipped: 0
[02/04 23:45:50    828s] Mean displacement: 0.00 um
[02/04 23:45:50    828s] Max displacement: 0.00 um 
[02/04 23:45:50    828s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/04 23:45:50    828s] Total instances moved : 0
[02/04 23:45:50    828s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.036, REAL:1.034, MEM:4232.3M, EPOCH TIME: 1738692950.337120
[02/04 23:45:50    828s] Total net bbox length = 8.231e+05 (3.589e+05 4.642e+05) (ext = 4.897e+03)
[02/04 23:45:50    828s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 4232.3MB
[02/04 23:45:50    828s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=4232.3MB) @(0:13:47 - 0:13:48).
[02/04 23:45:50    828s] *** Finished refinePlace (0:13:48 mem=4232.3M) ***
[02/04 23:45:50    828s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.94434.7
[02/04 23:45:50    828s] OPERPROF: Finished Refine-Place at level 1, CPU:1.132, REAL:1.131, MEM:4232.3M, EPOCH TIME: 1738692950.364386
[02/04 23:45:50    828s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4232.3M, EPOCH TIME: 1738692950.558974
[02/04 23:45:50    828s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:61672).
[02/04 23:45:50    828s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:50    828s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:50    828s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:50    828s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.096, REAL:0.096, MEM:4232.3M, EPOCH TIME: 1738692950.655067
[02/04 23:45:50    828s] *** maximum move = 0.00 um ***
[02/04 23:45:50    828s] *** Finished re-routing un-routed nets (4232.3M) ***
[02/04 23:45:50    828s] OPERPROF: Starting DPlace-Init at level 1, MEM:4232.3M, EPOCH TIME: 1738692950.664624
[02/04 23:45:50    828s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4232.3M, EPOCH TIME: 1738692950.689453
[02/04 23:45:50    828s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:50    828s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:50    828s] 
[02/04 23:45:50    828s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:50    828s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:50    828s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.045, REAL:0.045, MEM:4232.3M, EPOCH TIME: 1738692950.734598
[02/04 23:45:50    828s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4232.3M, EPOCH TIME: 1738692950.734674
[02/04 23:45:50    828s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4232.3M, EPOCH TIME: 1738692950.734760
[02/04 23:45:50    828s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4232.3M, EPOCH TIME: 1738692950.740399
[02/04 23:45:50    828s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4232.3M, EPOCH TIME: 1738692950.740850
[02/04 23:45:50    828s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.076, REAL:0.076, MEM:4232.3M, EPOCH TIME: 1738692950.740916
[02/04 23:45:50    828s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[02/04 23:45:50    829s] 
[02/04 23:45:50    829s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:01.0 mem=4232.3M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 Setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.125  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

Density: 54.396%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[02/04 23:45:51    829s] Capturing unweighted ref hold timing for Post CTS hold recovery....
[02/04 23:45:51    829s] 
[02/04 23:45:51    829s] Capturing REF timing for hold recovery ...
[02/04 23:45:51    829s]    Hold Timing Snapshot:
[02/04 23:45:51    829s]              All PG WNS: 0.000
[02/04 23:45:51    829s]              All PG TNS: 0.000
[02/04 23:45:51    829s] *** Finish Post CTS Hold Fixing (cpu=0:00:25.4 real=0:00:25.0 totSessionCpu=0:13:50 mem=4232.3M density=54.396%) ***
[02/04 23:45:51    829s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.94434.13
[02/04 23:45:51    829s] **INFO: total 197 insts, 197 nets marked don't touch
[02/04 23:45:51    829s] **INFO: total 197 insts, 197 nets marked don't touch DB property
[02/04 23:45:51    829s] **INFO: total 197 insts, 197 nets unmarked don't touch
[02/04 23:45:51    829s] Deleting 0 temporary hard placement blockage(s).
[02/04 23:45:51    829s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 61672
[02/04 23:45:51    829s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4232.3M, EPOCH TIME: 1738692951.584185
[02/04 23:45:51    829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:45:51    829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:51    829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:51    829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:51    829s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.090, REAL:0.090, MEM:4232.3M, EPOCH TIME: 1738692951.674105
[02/04 23:45:51    829s] Begin: Collecting metrics
[02/04 23:45:51    829s] 
 ------------------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       | Layer-OPT |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap | Metal8    |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----+-----------|
| initial_summary |    -0.001 | -0.001 |  -0 |       54.36 | 0:00:19  |        4024 |    0 |   0 |           |
| hold_fixing     |           | -0.001 |  -0 |       54.40 | 0:00:06  |        4102 |      |     |        15 |
 ------------------------------------------------------------------------------------------------------------ 
[02/04 23:45:51    829s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3554.2M, current mem=3514.0M)

[02/04 23:45:51    829s] End: Collecting metrics
[02/04 23:45:51    829s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:13:49.7/0:33:21.9 (0.4), mem = 4102.3M
[02/04 23:45:51    829s] 
[02/04 23:45:51    829s] =============================================================================================
[02/04 23:45:51    829s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    23.13-s082_1
[02/04 23:45:51    829s] =============================================================================================
[02/04 23:45:51    829s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:45:51    829s] ---------------------------------------------------------------------------------------------
[02/04 23:45:51    829s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.3 % )     0:00:01.4 /  0:00:01.4    1.0
[02/04 23:45:51    829s] [ MetricReport           ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[02/04 23:45:51    829s] [ SlackTraversorInit     ]      2   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:45:51    829s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:51    829s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/04 23:45:51    829s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[02/04 23:45:51    829s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:45:51    829s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:51    829s] [ ChannelGraphInit       ]      1   0:00:00.4  (   6.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:45:51    829s] [ OptimizationStep       ]      2   0:00:00.1  (   1.4 % )     0:00:00.8 /  0:00:00.8    1.0
[02/04 23:45:51    829s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[02/04 23:45:51    829s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:51    829s] [ OptEval                ]      3   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:45:51    829s] [ OptCommit              ]      3   0:00:00.0  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:45:51    829s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/04 23:45:51    829s] [ IncrDelayCalc          ]      8   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:45:51    829s] [ HoldReEval             ]      2   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:45:51    829s] [ HoldCollectNode        ]      7   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/04 23:45:51    829s] [ HoldSortNodeList       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:51    829s] [ HoldBottleneckCount    ]      4   0:00:00.4  (   5.8 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:45:51    829s] [ HoldCacheNodeWeight    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:51    829s] [ HoldBuildSlackGraph    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:51    829s] [ HoldDBCommit           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[02/04 23:45:51    829s] [ HoldTimerCalcSummary   ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:45:51    829s] [ RefinePlace            ]      1   0:00:02.0  (  29.1 % )     0:00:02.0 /  0:00:02.0    1.0
[02/04 23:45:51    829s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/04 23:45:51    829s] [ UpdateTimingGraph      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[02/04 23:45:51    829s] [ TimingUpdate           ]      7   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[02/04 23:45:51    829s] [ TimingReport           ]      3   0:00:01.4  (  20.4 % )     0:00:01.4 /  0:00:01.4    1.0
[02/04 23:45:51    829s] [ IncrTimingUpdate       ]      7   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:45:51    829s] [ MISC                   ]          0:00:00.8  (  12.0 % )     0:00:00.8 /  0:00:00.8    1.0
[02/04 23:45:51    829s] ---------------------------------------------------------------------------------------------
[02/04 23:45:51    829s]  HoldOpt #1 TOTAL                   0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.7    1.0
[02/04 23:45:51    829s] ---------------------------------------------------------------------------------------------
[02/04 23:45:51    829s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4102.3M, EPOCH TIME: 1738692951.767806
[02/04 23:45:51    829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:51    829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:51    829s] 
[02/04 23:45:51    829s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:51    829s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:51    829s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.044, REAL:0.044, MEM:4102.3M, EPOCH TIME: 1738692951.811876
[02/04 23:45:51    829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:45:51    829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:51    829s] *** Steiner Routed Nets: 2.140%; Threshold: 100; Threshold for Hold: 100
[02/04 23:45:51    829s] Re-routed 0 nets
[02/04 23:45:51    829s] Begin: Collecting metrics
[02/04 23:45:51    829s] 
 ------------------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       | Layer-OPT |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap | Metal8    |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----+-----------|
| initial_summary |    -0.001 | -0.001 |  -0 |       54.36 | 0:00:19  |        4024 |    0 |   0 |           |
| hold_fixing     |           | -0.001 |  -0 |       54.40 | 0:00:06  |        4102 |      |     |        15 |
| global_route    |           |        |     |             | 0:00:00  |        4102 |      |     |           |
 ------------------------------------------------------------------------------------------------------------ 
[02/04 23:45:51    829s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3514.0M, current mem=3513.2M)

[02/04 23:45:51    829s] End: Collecting metrics
[02/04 23:45:51    829s] GigaOpt_HOLD: Recover setup timing after hold fixing
[02/04 23:45:51    829s] 
[02/04 23:45:51    829s] TimeStamp Deleting Cell Server Begin ...
[02/04 23:45:51    829s] Deleting Lib Analyzer.
[02/04 23:45:51    829s] 
[02/04 23:45:51    829s] TimeStamp Deleting Cell Server End ...
[02/04 23:45:51    829s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/04 23:45:51    829s] 
[02/04 23:45:51    829s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/04 23:45:51    829s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/04 23:45:51    829s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/04 23:45:51    829s] SBFF Setting to complicate: SEDFFX4 complicate code: 30.05
[02/04 23:45:51    829s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/04 23:45:51    829s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[02/04 23:45:51    829s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/04 23:45:51    829s] SBFF Setting to complicate: SEDFFX1 complicate code: 30.05
[02/04 23:45:51    829s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/04 23:45:51    829s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[02/04 23:45:51    829s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[02/04 23:45:51    829s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[02/04 23:45:51    829s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[02/04 23:45:51    829s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[02/04 23:45:51    829s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[02/04 23:45:51    829s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[02/04 23:45:51    829s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/04 23:45:51    829s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/04 23:45:51    829s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/04 23:45:51    829s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/04 23:45:51    829s] SBFF Setting to complicate: SEDFFXL complicate code: 30.05
[02/04 23:45:51    829s] SBFF Setting to complicate: SEDFFX2 complicate code: 30.05
[02/04 23:45:51    829s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/04 23:45:51    829s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/04 23:45:51    829s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/04 23:45:51    829s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/04 23:45:51    829s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/04 23:45:51    829s] SBFF Setting to complicate: SDFFTRXL complicate code: 30.1
[02/04 23:45:51    829s] SBFF Setting to complicate: SDFFTRX4 complicate code: 30.1
[02/04 23:45:51    829s] SBFF Setting to complicate: SDFFTRX2 complicate code: 30.1
[02/04 23:45:51    829s] SBFF Setting to complicate: SDFFTRX1 complicate code: 30.1
[02/04 23:45:51    829s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/04 23:45:51    829s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/04 23:45:51    829s] Summary for sequential cells identification: 
[02/04 23:45:51    829s]   Identified SBFF number: 94
[02/04 23:45:51    829s]   Identified MBFF number: 0
[02/04 23:45:51    829s]   Identified SB Latch number: 8
[02/04 23:45:51    829s]   Identified MB Latch number: 0
[02/04 23:45:51    829s]   Not identified SBFF number: 24
[02/04 23:45:51    829s]   Not identified MBFF number: 0
[02/04 23:45:51    829s]   Not identified SB Latch number: 8
[02/04 23:45:51    829s]   Not identified MB Latch number: 0
[02/04 23:45:51    829s]   Number of sequential cells which are not FFs: 16
[02/04 23:45:51    829s]  Visiting view : Setup
[02/04 23:45:51    829s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[02/04 23:45:51    829s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[02/04 23:45:51    829s]  Visiting view : Hold
[02/04 23:45:51    829s]    : PowerDomain = none : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = 0
[02/04 23:45:51    829s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[02/04 23:45:51    829s] TLC MultiMap info (StdDelay):
[02/04 23:45:51    829s]   : min_delay + MIN + 0 + no RcCorner := 6.6ps
[02/04 23:45:51    829s]   : min_delay + MIN + 0 + default_rc_corner := 8.9ps
[02/04 23:45:51    829s]   : max_delay + MAX + 0 + no RcCorner := 18.4ps
[02/04 23:45:51    829s]   : max_delay + MAX + 0 + default_rc_corner := 25.1ps
[02/04 23:45:51    829s]  Setting StdDelay to: 25.1ps
[02/04 23:45:51    829s] 
[02/04 23:45:51    829s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/04 23:45:51    829s] 
[02/04 23:45:51    829s] TimeStamp Deleting Cell Server Begin ...
[02/04 23:45:51    829s] 
[02/04 23:45:51    829s] TimeStamp Deleting Cell Server End ...
[02/04 23:45:52    830s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[02/04 23:45:52    830s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/04 23:45:52    830s] 
[02/04 23:45:52    830s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/04 23:45:52    830s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/04 23:45:52    830s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/04 23:45:52    830s] SBFF Setting to complicate: SEDFFX4 complicate code: 30.05
[02/04 23:45:52    830s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/04 23:45:52    830s] SB Latch Setting to complicate: TLATNSRX1 complicate code: 8
[02/04 23:45:52    830s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/04 23:45:52    830s] SBFF Setting to complicate: SEDFFX1 complicate code: 30.05
[02/04 23:45:52    830s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/04 23:45:52    830s] SB Latch Setting to complicate: TLATSRXL complicate code: 8
[02/04 23:45:52    830s] SB Latch Setting to complicate: TLATSRX1 complicate code: 8
[02/04 23:45:52    830s] SB Latch Setting to complicate: TLATNSRX2 complicate code: 8
[02/04 23:45:52    830s] SB Latch Setting to complicate: TLATSRX4 complicate code: 8
[02/04 23:45:52    830s] SB Latch Setting to complicate: TLATSRX2 complicate code: 8
[02/04 23:45:52    830s] SB Latch Setting to complicate: TLATNSRXL complicate code: 8
[02/04 23:45:52    830s] SB Latch Setting to complicate: TLATNSRX4 complicate code: 8
[02/04 23:45:52    830s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/04 23:45:52    830s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/04 23:45:52    830s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/04 23:45:52    830s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/04 23:45:52    830s] SBFF Setting to complicate: SEDFFXL complicate code: 30.05
[02/04 23:45:52    830s] SBFF Setting to complicate: SEDFFX2 complicate code: 30.05
[02/04 23:45:52    830s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/04 23:45:52    830s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/04 23:45:52    830s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/04 23:45:52    830s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/04 23:45:52    830s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/04 23:45:52    830s] SBFF Setting to complicate: SDFFTRXL complicate code: 30.1
[02/04 23:45:52    830s] SBFF Setting to complicate: SDFFTRX4 complicate code: 30.1
[02/04 23:45:52    830s] SBFF Setting to complicate: SDFFTRX2 complicate code: 30.1
[02/04 23:45:52    830s] SBFF Setting to complicate: SDFFTRX1 complicate code: 30.1
[02/04 23:45:52    830s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/04 23:45:52    830s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/04 23:45:52    830s] Summary for sequential cells identification: 
[02/04 23:45:52    830s]   Identified SBFF number: 94
[02/04 23:45:52    830s]   Identified MBFF number: 0
[02/04 23:45:52    830s]   Identified SB Latch number: 8
[02/04 23:45:52    830s]   Identified MB Latch number: 0
[02/04 23:45:52    830s]   Not identified SBFF number: 24
[02/04 23:45:52    830s]   Not identified MBFF number: 0
[02/04 23:45:52    830s]   Not identified SB Latch number: 8
[02/04 23:45:52    830s]   Not identified MB Latch number: 0
[02/04 23:45:52    830s]   Number of sequential cells which are not FFs: 16
[02/04 23:45:52    830s]  Visiting view : Setup
[02/04 23:45:52    830s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = 0
[02/04 23:45:52    830s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[02/04 23:45:52    830s]  Visiting view : Hold
[02/04 23:45:52    830s]    : PowerDomain = none : Weighted F : unweighted  = 9.00 (1.000) with rcCorner = 0
[02/04 23:45:52    830s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[02/04 23:45:52    830s] TLC MultiMap info (StdDelay):
[02/04 23:45:52    830s]   : min_delay + MIN + 0 + no RcCorner := 6.6ps
[02/04 23:45:52    830s]   : min_delay + MIN + 0 + default_rc_corner := 9ps
[02/04 23:45:52    830s]   : max_delay + MAX + 0 + no RcCorner := 18.4ps
[02/04 23:45:52    830s]   : max_delay + MAX + 0 + default_rc_corner := 25.2ps
[02/04 23:45:52    830s]  Setting StdDelay to: 25.2ps
[02/04 23:45:52    830s] 
[02/04 23:45:52    830s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/04 23:45:52    830s] GigaOpt: WNS changes after routing: -0.001 -> -0.001 (bump = 0.0)
[02/04 23:45:52    830s] GigaOpt: WNS bump threshold: 0.0126
[02/04 23:45:52    830s] GigaOpt: Skipping postEco optimization
[02/04 23:45:52    830s] GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.001 (bump = 0.0)
[02/04 23:45:52    830s] GigaOpt: Skipping nonLegal postEco optimization
[02/04 23:45:52    830s] HighEffort PG TNS changes after trial route: -0.001 -> -0.001 (threshold = 12.6)
[02/04 23:45:52    830s] GigaOpt: Skipping post-eco TNS optimization
[02/04 23:45:53    831s] 
[02/04 23:45:53    831s] Active setup views:
[02/04 23:45:53    831s]  Setup
[02/04 23:45:53    831s]   Dominating endpoints: 0
[02/04 23:45:53    831s]   Dominating TNS: -0.000
[02/04 23:45:53    831s] 
[02/04 23:45:53    831s] OPTC: user 20.0
[02/04 23:45:54    832s] OPTC: user 20.0
[02/04 23:45:54    832s] (I)      Running eGR regular flow
[02/04 23:45:54    832s] Running assign ptn pin
[02/04 23:45:54    832s] Running config msv constraints
[02/04 23:45:54    832s] Running pre-eGR process
[02/04 23:45:54    832s] (I)      Started Early Global Route ( Curr Mem: 3.94 MB )
[02/04 23:45:54    832s] (I)      Initializing eGR engine (regular)
[02/04 23:45:54    832s] Set min layer with default ( 2 )
[02/04 23:45:54    832s] Set max layer with default ( 127 )
[02/04 23:45:54    832s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:45:54    832s] Min route layer (adjusted) = 2
[02/04 23:45:54    832s] Max route layer (adjusted) = 11
[02/04 23:45:54    832s] (I)      clean place blk overflow:
[02/04 23:45:54    832s] (I)      H : enabled 1.00 0
[02/04 23:45:54    832s] (I)      V : enabled 1.00 0
[02/04 23:45:54    832s] (I)      Initializing eGR engine (regular)
[02/04 23:45:54    832s] Set min layer with default ( 2 )
[02/04 23:45:54    832s] Set max layer with default ( 127 )
[02/04 23:45:54    832s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[02/04 23:45:54    832s] Min route layer (adjusted) = 2
[02/04 23:45:54    832s] Max route layer (adjusted) = 11
[02/04 23:45:54    832s] (I)      clean place blk overflow:
[02/04 23:45:54    832s] (I)      H : enabled 1.00 0
[02/04 23:45:54    832s] (I)      V : enabled 1.00 0
[02/04 23:45:54    832s] (I)      Started Early Global Route kernel ( Curr Mem: 3.94 MB )
[02/04 23:45:54    832s] (I)      Running eGR Regular flow
[02/04 23:45:54    832s] (I)      # wire layers (front) : 12
[02/04 23:45:54    832s] (I)      # wire layers (back)  : 0
[02/04 23:45:54    832s] (I)      min wire layer : 1
[02/04 23:45:54    832s] (I)      max wire layer : 11
[02/04 23:45:54    832s] (I)      # cut layers (front) : 11
[02/04 23:45:54    832s] (I)      # cut layers (back)  : 0
[02/04 23:45:54    832s] (I)      min cut layer : 1
[02/04 23:45:54    832s] (I)      max cut layer : 10
[02/04 23:45:54    832s] (I)      ================================ Layers ================================
[02/04 23:45:54    832s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:45:54    832s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/04 23:45:54    832s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:45:54    832s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/04 23:45:54    832s] (I)      | 33 |  0 |    Cont |     cut |      1 |       |       |       |       |
[02/04 23:45:54    832s] (I)      |  1 |  1 |  Metal1 |    wire |      1 |       |   120 |   120 |   380 |
[02/04 23:45:54    832s] (I)      | 34 |  1 |    Via1 |     cut |      1 |       |       |       |       |
[02/04 23:45:54    832s] (I)      |  2 |  2 |  Metal2 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:45:54    832s] (I)      | 35 |  2 |    Via2 |     cut |      1 |       |       |       |       |
[02/04 23:45:54    832s] (I)      |  3 |  3 |  Metal3 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:45:54    832s] (I)      | 36 |  3 |    Via3 |     cut |      1 |       |       |       |       |
[02/04 23:45:54    832s] (I)      |  4 |  4 |  Metal4 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:45:54    832s] (I)      | 37 |  4 |    Via4 |     cut |      1 |       |       |       |       |
[02/04 23:45:54    832s] (I)      |  5 |  5 |  Metal5 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:45:54    832s] (I)      | 38 |  5 |    Via5 |     cut |      1 |       |       |       |       |
[02/04 23:45:54    832s] (I)      |  6 |  6 |  Metal6 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:45:54    832s] (I)      | 39 |  6 |    Via6 |     cut |      1 |       |       |       |       |
[02/04 23:45:54    832s] (I)      |  7 |  7 |  Metal7 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:45:54    832s] (I)      | 40 |  7 |    Via7 |     cut |      1 |       |       |       |       |
[02/04 23:45:54    832s] (I)      |  8 |  8 |  Metal8 |    wire |      1 |       |   160 |   140 |   400 |
[02/04 23:45:54    832s] (I)      | 41 |  8 |    Via8 |     cut |      1 |       |       |       |       |
[02/04 23:45:54    832s] (I)      |  9 |  9 |  Metal9 |    wire |      1 |       |   160 |   140 |   380 |
[02/04 23:45:54    832s] (I)      | 42 |  9 |    Via9 |     cut |      1 |       |       |       |       |
[02/04 23:45:54    832s] (I)      | 10 | 10 | Metal10 |    wire |      1 |       |   440 |   400 |  1000 |
[02/04 23:45:54    832s] (I)      | 43 | 10 |   Via10 |     cut |      1 |       |       |       |       |
[02/04 23:45:54    832s] (I)      | 11 | 11 | Metal11 |    wire |      1 |       |   440 |   400 |   950 |
[02/04 23:45:54    832s] (I)      | 44 | 11 |         |         |      1 |       |       |       |       |
[02/04 23:45:54    832s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:45:54    832s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/04 23:45:54    832s] (I)      | 65 |    | PWdummy |   other |        |    MS |       |       |       |
[02/04 23:45:54    832s] (I)      | 66 |    |   Nwell |   other |        |    MS |       |       |       |
[02/04 23:45:54    832s] (I)      | 67 |    |   Oxide |   other |        |    MS |       |       |       |
[02/04 23:45:54    832s] (I)      | 68 |    |    Nhvt | implant |        |       |       |       |       |
[02/04 23:45:54    832s] (I)      | 69 |    |    Nimp | implant |        |       |       |       |       |
[02/04 23:45:54    832s] (I)      | 70 |    |    Phvt | implant |        |       |       |       |       |
[02/04 23:45:54    832s] (I)      | 71 |    |    Pimp | implant |        |       |       |       |       |
[02/04 23:45:54    832s] (I)      | 72 |    |    Nzvt | implant |        |       |       |       |       |
[02/04 23:45:54    832s] (I)      | 73 |    |    Nlvt | implant |        |       |       |       |       |
[02/04 23:45:54    832s] (I)      | 74 |    |    Plvt | implant |        |       |       |       |       |
[02/04 23:45:54    832s] (I)      | 75 |    |  SiProt | implant |        |       |       |       |       |
[02/04 23:45:54    832s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/04 23:45:54    832s] (I)      Started Import and model ( Curr Mem: 3.94 MB )
[02/04 23:45:54    832s] (I)      == Non-default Options ==
[02/04 23:45:54    832s] (I)      Build term to term wires                           : false
[02/04 23:45:54    832s] (I)      Maximum routing layer                              : 11
[02/04 23:45:54    832s] (I)      Top routing layer                                  : 11
[02/04 23:45:54    832s] (I)      Number of threads                                  : 1
[02/04 23:45:54    832s] (I)      Route tie net to shape                             : auto
[02/04 23:45:54    832s] (I)      Method to set GCell size                           : row
[02/04 23:45:54    832s] (I)      Tie hi/lo max distance                             : 17.100000
[02/04 23:45:54    832s] (I)      Counted 7161 PG shapes. eGR will not process PG shapes layer by layer.
[02/04 23:45:54    832s] (I)      ============== Pin Summary ==============
[02/04 23:45:54    832s] (I)      +-------+--------+---------+------------+
[02/04 23:45:54    832s] (I)      | Layer | # pins | % total |      Group |
[02/04 23:45:54    832s] (I)      +-------+--------+---------+------------+
[02/04 23:45:54    832s] (I)      |     1 | 186155 |  100.00 |        Pin |
[02/04 23:45:54    832s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/04 23:45:54    832s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/04 23:45:54    832s] (I)      |     4 |      0 |    0.00 |      Other |
[02/04 23:45:54    832s] (I)      |     5 |      0 |    0.00 |      Other |
[02/04 23:45:54    832s] (I)      |     6 |      0 |    0.00 |      Other |
[02/04 23:45:54    832s] (I)      |     7 |      0 |    0.00 |      Other |
[02/04 23:45:54    832s] (I)      |     8 |      0 |    0.00 |      Other |
[02/04 23:45:54    832s] (I)      |     9 |      0 |    0.00 |      Other |
[02/04 23:45:54    832s] (I)      |    10 |      0 |    0.00 |      Other |
[02/04 23:45:54    832s] (I)      |    11 |      0 |    0.00 |      Other |
[02/04 23:45:54    832s] (I)      +-------+--------+---------+------------+
[02/04 23:45:54    832s] (I)      Custom ignore net properties:
[02/04 23:45:54    832s] (I)      1 : NotLegal
[02/04 23:45:54    832s] (I)      Default ignore net properties:
[02/04 23:45:54    832s] (I)      1 : Special
[02/04 23:45:54    832s] (I)      2 : Analog
[02/04 23:45:54    832s] (I)      3 : Fixed
[02/04 23:45:54    832s] (I)      4 : Skipped
[02/04 23:45:54    832s] (I)      5 : MixedSignal
[02/04 23:45:54    832s] (I)      Prerouted net properties:
[02/04 23:45:54    832s] (I)      1 : NotLegal
[02/04 23:45:54    832s] (I)      2 : Special
[02/04 23:45:54    832s] (I)      3 : Analog
[02/04 23:45:54    832s] (I)      4 : Fixed
[02/04 23:45:54    832s] (I)      5 : Skipped
[02/04 23:45:54    832s] (I)      6 : MixedSignal
[02/04 23:45:54    832s] [NR-eGR] Early global route reroute all routable nets
[02/04 23:45:54    832s] (I)      Use row-based GCell size
[02/04 23:45:54    832s] (I)      Use row-based GCell align
[02/04 23:45:54    832s] (I)      layer 0 area = 80000
[02/04 23:45:54    832s] (I)      layer 1 area = 80000
[02/04 23:45:54    832s] (I)      layer 2 area = 80000
[02/04 23:45:54    832s] (I)      layer 3 area = 80000
[02/04 23:45:54    832s] (I)      layer 4 area = 80000
[02/04 23:45:54    832s] (I)      layer 5 area = 80000
[02/04 23:45:54    832s] (I)      layer 6 area = 80000
[02/04 23:45:54    832s] (I)      layer 7 area = 80000
[02/04 23:45:54    832s] (I)      layer 8 area = 80000
[02/04 23:45:54    832s] (I)      layer 9 area = 400000
[02/04 23:45:54    832s] (I)      layer 10 area = 400000
[02/04 23:45:54    832s] (I)      GCell unit size   : 3420
[02/04 23:45:54    832s] (I)      GCell multiplier  : 1
[02/04 23:45:54    832s] (I)      GCell row height  : 3420
[02/04 23:45:54    832s] (I)      Actual row height : 3420
[02/04 23:45:54    832s] (I)      GCell align ref   : 40000 40280
[02/04 23:45:54    832s] [NR-eGR] Track table information for default rule: 
[02/04 23:45:54    832s] [NR-eGR] Metal1 has single uniform track structure
[02/04 23:45:54    832s] [NR-eGR] Metal2 has single uniform track structure
[02/04 23:45:54    832s] [NR-eGR] Metal3 has single uniform track structure
[02/04 23:45:54    832s] [NR-eGR] Metal4 has single uniform track structure
[02/04 23:45:54    832s] [NR-eGR] Metal5 has single uniform track structure
[02/04 23:45:54    832s] [NR-eGR] Metal6 has single uniform track structure
[02/04 23:45:54    832s] [NR-eGR] Metal7 has single uniform track structure
[02/04 23:45:54    832s] [NR-eGR] Metal8 has single uniform track structure
[02/04 23:45:54    832s] [NR-eGR] Metal9 has single uniform track structure
[02/04 23:45:54    832s] [NR-eGR] Metal10 has single uniform track structure
[02/04 23:45:54    832s] [NR-eGR] Metal11 has single uniform track structure
[02/04 23:45:54    832s] (I)      ================== Default via ===================
[02/04 23:45:54    832s] (I)      +----+------------------+------------------------+
[02/04 23:45:54    832s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[02/04 23:45:54    832s] (I)      +----+------------------+------------------------+
[02/04 23:45:54    832s] (I)      |  1 |    3  M2_M1_VH   |    5  M2_M1_2x1_HV_E   |
[02/04 23:45:54    832s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[02/04 23:45:54    832s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[02/04 23:45:54    832s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[02/04 23:45:54    832s] (I)      |  5 |   41  M6_M5_VH   |   45  M6_M5_2x1_HV_E   |
[02/04 23:45:54    832s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[02/04 23:45:54    832s] (I)      |  7 |   61  M8_M7_VH   |   65  M8_M7_2x1_HV_E   |
[02/04 23:45:54    832s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[02/04 23:45:54    832s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[02/04 23:45:54    832s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[02/04 23:45:54    832s] (I)      +----+------------------+------------------------+
[02/04 23:45:54    832s] (I)      Design has 0 placement macros with 0 shapes. 
[02/04 23:45:54    832s] [NR-eGR] Read 11674 PG shapes
[02/04 23:45:54    832s] [NR-eGR] Read 0 clock shapes
[02/04 23:45:54    832s] [NR-eGR] Read 0 other shapes
[02/04 23:45:54    832s] [NR-eGR] #Routing Blockages  : 0
[02/04 23:45:54    832s] [NR-eGR] #Bump Blockages     : 0
[02/04 23:45:54    832s] [NR-eGR] #Instance Blockages : 0
[02/04 23:45:54    832s] [NR-eGR] #PG Blockages       : 11674
[02/04 23:45:54    832s] [NR-eGR] #Halo Blockages     : 0
[02/04 23:45:54    832s] [NR-eGR] #Boundary Blockages : 0
[02/04 23:45:54    832s] [NR-eGR] #Clock Blockages    : 0
[02/04 23:45:54    832s] [NR-eGR] #Other Blockages    : 0
[02/04 23:45:54    832s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/04 23:45:54    832s] [NR-eGR] #prerouted nets         : 0
[02/04 23:45:54    832s] [NR-eGR] #prerouted special nets : 0
[02/04 23:45:54    832s] [NR-eGR] #prerouted wires        : 0
[02/04 23:45:54    832s] [NR-eGR] Read 54119 nets ( ignored 0 )
[02/04 23:45:54    832s] (I)        Front-side 54119 ( ignored 0 )
[02/04 23:45:54    832s] (I)        Back-side  0 ( ignored 0 )
[02/04 23:45:54    832s] (I)        Both-side  0 ( ignored 0 )
[02/04 23:45:54    832s] (I)      dcls route internal nets
[02/04 23:45:54    832s] (I)      dcls route interface nets
[02/04 23:45:54    832s] (I)      dcls route common nets
[02/04 23:45:54    832s] (I)      Reading macro buffers
[02/04 23:45:54    832s] (I)      Number of macro buffers: 0
[02/04 23:45:54    832s] (I)      early_global_route_priority property id does not exist.
[02/04 23:45:54    832s] (I)      Read Num Blocks=11674  Num Prerouted Wires=0  Num CS=0
[02/04 23:45:54    832s] (I)      Layer 1 (V) : #blockages 1300 : #preroutes 0
[02/04 23:45:54    832s] (I)      Layer 2 (H) : #blockages 1300 : #preroutes 0
[02/04 23:45:54    832s] (I)      Layer 3 (V) : #blockages 1300 : #preroutes 0
[02/04 23:45:54    832s] (I)      Layer 4 (H) : #blockages 1300 : #preroutes 0
[02/04 23:45:54    832s] (I)      Layer 5 (V) : #blockages 1300 : #preroutes 0
[02/04 23:45:54    832s] (I)      Layer 6 (H) : #blockages 1300 : #preroutes 0
[02/04 23:45:54    832s] (I)      Layer 7 (V) : #blockages 1300 : #preroutes 0
[02/04 23:45:54    832s] (I)      Layer 8 (H) : #blockages 1300 : #preroutes 0
[02/04 23:45:54    832s] (I)      Layer 9 (V) : #blockages 962 : #preroutes 0
[02/04 23:45:54    832s] (I)      Layer 10 (H) : #blockages 312 : #preroutes 0
[02/04 23:45:54    832s] (I)      Number of ignored nets                =      0
[02/04 23:45:54    832s] (I)      Number of connected nets              =      0
[02/04 23:45:54    832s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/04 23:45:54    832s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/04 23:45:54    832s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/04 23:45:54    832s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/04 23:45:54    832s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/04 23:45:54    832s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/04 23:45:54    832s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/04 23:45:54    832s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/04 23:45:54    832s] (I)      Ndr track 0 does not exist
[02/04 23:45:54    832s] (I)      ---------------------Grid Graph Info--------------------
[02/04 23:45:54    832s] (I)      Routing area        : (0, 0) - (1195200, 1188640)
[02/04 23:45:54    832s] (I)      Core area           : (40000, 40280) - (1155200, 1148360)
[02/04 23:45:54    832s] (I)      Site width          :   400  (dbu)
[02/04 23:45:54    832s] (I)      Row height          :  3420  (dbu)
[02/04 23:45:54    832s] (I)      GCell row height    :  3420  (dbu)
[02/04 23:45:54    832s] (I)      GCell width         :  3420  (dbu)
[02/04 23:45:54    832s] (I)      GCell height        :  3420  (dbu)
[02/04 23:45:54    832s] (I)      Grid                :   349   347    11
[02/04 23:45:54    832s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/04 23:45:54    832s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11
[02/04 23:45:54    832s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/04 23:45:54    832s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/04 23:45:54    832s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/04 23:45:54    832s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/04 23:45:54    832s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/04 23:45:54    832s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/04 23:45:54    832s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[02/04 23:45:54    832s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/04 23:45:54    832s] (I)      Total num of tracks :  3128  2988  3128  2988  3128  2988  3128  2988  3128  1194  1251
[02/04 23:45:54    832s] (I)      --------------------------------------------------------
[02/04 23:45:54    832s] 
[02/04 23:45:54    832s] [NR-eGR] ============ Routing rule table ============
[02/04 23:45:54    832s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 54119
[02/04 23:45:54    832s] [NR-eGR] ========================================
[02/04 23:45:54    832s] [NR-eGR] 
[02/04 23:45:54    832s] (I)      ==== NDR : (Default) ====
[02/04 23:45:54    832s] (I)      +--------------+--------+
[02/04 23:45:54    832s] (I)      |           ID |      0 |
[02/04 23:45:54    832s] (I)      |      Default |    yes |
[02/04 23:45:54    832s] (I)      |  Clk Special |     no |
[02/04 23:45:54    832s] (I)      | Hard spacing |     no |
[02/04 23:45:54    832s] (I)      |    NDR track | (none) |
[02/04 23:45:54    832s] (I)      |      NDR via | (none) |
[02/04 23:45:54    832s] (I)      |  Extra space |      0 |
[02/04 23:45:54    832s] (I)      |      Shields |      0 |
[02/04 23:45:54    832s] (I)      |   Demand (H) |      1 |
[02/04 23:45:54    832s] (I)      |   Demand (V) |      1 |
[02/04 23:45:54    832s] (I)      |        #Nets |  54119 |
[02/04 23:45:54    832s] (I)      +--------------+--------+
[02/04 23:45:54    832s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:45:54    832s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/04 23:45:54    832s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:45:54    832s] (I)      |  Metal2    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:45:54    832s] (I)      |  Metal3    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:45:54    832s] (I)      |  Metal4    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:45:54    832s] (I)      |  Metal5    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:45:54    832s] (I)      |  Metal6    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:45:54    832s] (I)      |  Metal7    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:45:54    832s] (I)      |  Metal8    160      140    400      400      1      1      1    100    100        yes |
[02/04 23:45:54    832s] (I)      |  Metal9    160      140    380      380      1      1      1    100    100        yes |
[02/04 23:45:54    832s] (I)      | Metal10    440      400   1000     1000      1      1      1    100    100        yes |
[02/04 23:45:54    832s] (I)      | Metal11    440      400    950      950      1      1      1    100    100        yes |
[02/04 23:45:54    832s] (I)      +---------------------------------------------------------------------------------------+
[02/04 23:45:54    832s] (I)      =============== Blocked Tracks ===============
[02/04 23:45:54    832s] (I)      +-------+---------+----------+---------------+
[02/04 23:45:54    832s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/04 23:45:54    832s] (I)      +-------+---------+----------+---------------+
[02/04 23:45:54    832s] (I)      |     1 |       0 |        0 |         0.00% |
[02/04 23:45:54    832s] (I)      |     2 | 1036836 |    14300 |         1.38% |
[02/04 23:45:54    832s] (I)      |     3 | 1091672 |     2924 |         0.27% |
[02/04 23:45:54    832s] (I)      |     4 | 1036836 |    14300 |         1.38% |
[02/04 23:45:54    832s] (I)      |     5 | 1091672 |     2924 |         0.27% |
[02/04 23:45:54    832s] (I)      |     6 | 1036836 |    14300 |         1.38% |
[02/04 23:45:54    832s] (I)      |     7 | 1091672 |     2924 |         0.27% |
[02/04 23:45:54    832s] (I)      |     8 | 1036836 |    14300 |         1.38% |
[02/04 23:45:54    832s] (I)      |     9 | 1091672 |     5848 |         0.54% |
[02/04 23:45:54    832s] (I)      |    10 |  414318 |    44304 |        10.69% |
[02/04 23:45:54    832s] (I)      |    11 |  436599 |    44912 |        10.29% |
[02/04 23:45:54    832s] (I)      +-------+---------+----------+---------------+
[02/04 23:45:54    832s] (I)      Finished Import and model ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 3.98 MB )
[02/04 23:45:54    832s] (I)      Reset routing kernel
[02/04 23:45:54    832s] (I)      Started Global Routing ( Curr Mem: 3.98 MB )
[02/04 23:45:54    832s] (I)      totalPins=184986  totalGlobalPin=179937 (97.27%)
[02/04 23:45:54    832s] (I)      ================== Net Group Info ==================
[02/04 23:45:54    832s] (I)      +----+----------------+--------------+-------------+
[02/04 23:45:54    832s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[02/04 23:45:54    832s] (I)      +----+----------------+--------------+-------------+
[02/04 23:45:54    832s] (I)      |  1 |              0 |    Metal8(8) | Metal11(11) |
[02/04 23:45:54    832s] (I)      |  2 |          54119 |    Metal2(2) | Metal11(11) |
[02/04 23:45:54    832s] (I)      +----+----------------+--------------+-------------+
[02/04 23:45:54    832s] (I)      total 2D Cap : 9248253 = (4747741 H, 4500512 V)
[02/04 23:45:54    832s] (I)      total 2D Demand : 4999 = (0 H, 4999 V)
[02/04 23:45:54    832s] (I)      init route region map
[02/04 23:45:54    832s] (I)      #blocked GCells = 0
[02/04 23:45:54    832s] (I)      #regions = 1
[02/04 23:45:54    832s] (I)      init safety region map
[02/04 23:45:54    832s] (I)      #blocked GCells = 0
[02/04 23:45:54    832s] (I)      #regions = 1
[02/04 23:45:54    832s] [NR-eGR] Layer group 1: route 54119 net(s) in layer range [2, 11]
[02/04 23:45:54    832s] (I)      
[02/04 23:45:54    832s] (I)      ============  Phase 1a Route ============
[02/04 23:45:54    832s] (I)      Usage: 553176 = (242564 H, 310612 V) = (5.11% H, 6.90% V) = (4.148e+05um H, 5.311e+05um V)
[02/04 23:45:54    832s] (I)      
[02/04 23:45:54    832s] (I)      ============  Phase 1b Route ============
[02/04 23:45:54    832s] (I)      Usage: 553176 = (242564 H, 310612 V) = (5.11% H, 6.90% V) = (4.148e+05um H, 5.311e+05um V)
[02/04 23:45:54    832s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.459310e+05um
[02/04 23:45:54    832s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/04 23:45:54    832s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/04 23:45:54    832s] (I)      
[02/04 23:45:54    832s] (I)      ============  Phase 1c Route ============
[02/04 23:45:54    832s] (I)      Usage: 553176 = (242564 H, 310612 V) = (5.11% H, 6.90% V) = (4.148e+05um H, 5.311e+05um V)
[02/04 23:45:54    832s] (I)      
[02/04 23:45:54    832s] (I)      ============  Phase 1d Route ============
[02/04 23:45:54    832s] (I)      Usage: 553176 = (242564 H, 310612 V) = (5.11% H, 6.90% V) = (4.148e+05um H, 5.311e+05um V)
[02/04 23:45:54    832s] (I)      
[02/04 23:45:54    832s] (I)      ============  Phase 1e Route ============
[02/04 23:45:54    832s] (I)      Usage: 553176 = (242564 H, 310612 V) = (5.11% H, 6.90% V) = (4.148e+05um H, 5.311e+05um V)
[02/04 23:45:54    832s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.459310e+05um
[02/04 23:45:54    832s] (I)      
[02/04 23:45:54    832s] (I)      ============  Phase 1l Route ============
[02/04 23:45:55    833s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/04 23:45:55    833s] (I)      Layer  2:    1029987    264667         2           0     1032447    ( 0.00%) 
[02/04 23:45:55    833s] (I)      Layer  3:    1086528    230403         0           0     1086804    ( 0.00%) 
[02/04 23:45:55    833s] (I)      Layer  4:    1029987    103822         0           0     1032447    ( 0.00%) 
[02/04 23:45:55    833s] (I)      Layer  5:    1086528     15113         0           0     1086804    ( 0.00%) 
[02/04 23:45:55    833s] (I)      Layer  6:    1029987      1856         0           0     1032447    ( 0.00%) 
[02/04 23:45:55    833s] (I)      Layer  7:    1086528        54         0           0     1086804    ( 0.00%) 
[02/04 23:45:55    833s] (I)      Layer  8:    1029987       651         0           0     1032447    ( 0.00%) 
[02/04 23:45:55    833s] (I)      Layer  9:    1084881        75         0           0     1086804    ( 0.00%) 
[02/04 23:45:55    833s] (I)      Layer 10:     368909         0         0       27661      385318    ( 6.70%) 
[02/04 23:45:55    833s] (I)      Layer 11:     390527         0         0       34164      400558    ( 7.86%) 
[02/04 23:45:55    833s] (I)      Total:       9223849    616641         2       61824     9262874    ( 0.66%) 
[02/04 23:45:55    833s] (I)      
[02/04 23:45:55    833s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/04 23:45:55    833s] [NR-eGR]                        OverCon            
[02/04 23:45:55    833s] [NR-eGR]                         #Gcell     %Gcell
[02/04 23:45:55    833s] [NR-eGR]        Layer               (1)    OverCon
[02/04 23:45:55    833s] [NR-eGR] ----------------------------------------------
[02/04 23:45:55    833s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:55    833s] [NR-eGR]  Metal2 ( 2)         2( 0.00%)   ( 0.00%) 
[02/04 23:45:55    833s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:55    833s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:55    833s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:55    833s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:55    833s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:55    833s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:55    833s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:55    833s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:55    833s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/04 23:45:55    833s] [NR-eGR] ----------------------------------------------
[02/04 23:45:55    833s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[02/04 23:45:55    833s] [NR-eGR] 
[02/04 23:45:55    833s] (I)      Finished Global Routing ( CPU: 0.61 sec, Real: 0.61 sec, Curr Mem: 4.00 MB )
[02/04 23:45:55    833s] (I)      Updating congestion map
[02/04 23:45:55    833s] (I)      total 2D Cap : 9250570 = (4748722 H, 4501848 V)
[02/04 23:45:55    833s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/04 23:45:55    833s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.98 sec, Real: 0.98 sec, Curr Mem: 3.99 MB )
[02/04 23:45:55    833s] [NR-eGR] Finished Early Global Route ( CPU: 0.98 sec, Real: 0.99 sec, Curr Mem: 3.94 MB )
[02/04 23:45:55    833s] (I)      ========================================== Runtime Summary ===========================================
[02/04 23:45:55    833s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[02/04 23:45:55    833s] (I)      ------------------------------------------------------------------------------------------------------
[02/04 23:45:55    833s] (I)       Early Global Route                             100.00%  1126.60 sec  1127.58 sec  0.99 sec  0.98 sec 
[02/04 23:45:55    833s] (I)       +-Early Global Route kernel                     99.20%  1126.60 sec  1127.58 sec  0.98 sec  0.98 sec 
[02/04 23:45:55    833s] (I)       | +-Import and model                            33.07%  1126.60 sec  1126.93 sec  0.33 sec  0.33 sec 
[02/04 23:45:55    833s] (I)       | | +-Create place DB                           12.72%  1126.60 sec  1126.73 sec  0.13 sec  0.13 sec 
[02/04 23:45:55    833s] (I)       | | | +-Import place data                       12.71%  1126.60 sec  1126.73 sec  0.13 sec  0.12 sec 
[02/04 23:45:55    833s] (I)       | | | | +-Read instances and placement           3.61%  1126.60 sec  1126.64 sec  0.04 sec  0.04 sec 
[02/04 23:45:55    833s] (I)       | | | | +-Read nets                              8.97%  1126.64 sec  1126.73 sec  0.09 sec  0.09 sec 
[02/04 23:45:55    833s] (I)       | | +-Create route DB                           19.42%  1126.73 sec  1126.92 sec  0.19 sec  0.19 sec 
[02/04 23:45:55    833s] (I)       | | | +-Import route data (1T)                  19.39%  1126.73 sec  1126.92 sec  0.19 sec  0.19 sec 
[02/04 23:45:55    833s] (I)       | | | | +-Read blockages ( Layer 2-11 )          1.74%  1126.77 sec  1126.79 sec  0.02 sec  0.02 sec 
[02/04 23:45:55    833s] (I)       | | | | | +-Read routing blockages               0.00%  1126.77 sec  1126.77 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | | | +-Read bump blockages                  0.00%  1126.77 sec  1126.77 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | | | +-Read instance blockages              1.44%  1126.77 sec  1126.78 sec  0.01 sec  0.01 sec 
[02/04 23:45:55    833s] (I)       | | | | | +-Read PG blockages                    0.17%  1126.78 sec  1126.79 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | | | | +-Allocate memory for PG via list    0.06%  1126.79 sec  1126.79 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | | | +-Read clock blockages                 0.00%  1126.79 sec  1126.79 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | | | +-Read other blockages                 0.00%  1126.79 sec  1126.79 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | | | +-Read halo blockages                  0.05%  1126.79 sec  1126.79 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1126.79 sec  1126.79 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | | +-Read blackboxes                        0.00%  1126.79 sec  1126.79 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | | +-Read prerouted                         0.02%  1126.79 sec  1126.79 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | | +-Read nets                              1.55%  1126.79 sec  1126.80 sec  0.02 sec  0.02 sec 
[02/04 23:45:55    833s] (I)       | | | | +-Set up via pillars                     1.82%  1126.82 sec  1126.84 sec  0.02 sec  0.02 sec 
[02/04 23:45:55    833s] (I)       | | | | +-Initialize 3D grid graph               0.28%  1126.84 sec  1126.84 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | | +-Model blockage capacity                6.40%  1126.85 sec  1126.91 sec  0.06 sec  0.06 sec 
[02/04 23:45:55    833s] (I)       | | | | | +-Initialize 3D capacity               5.73%  1126.85 sec  1126.90 sec  0.06 sec  0.06 sec 
[02/04 23:45:55    833s] (I)       | | +-Read aux data                              0.00%  1126.92 sec  1126.92 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | +-Others data preparation                    0.00%  1126.92 sec  1126.92 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | +-Create route kernel                        0.43%  1126.92 sec  1126.92 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | +-Global Routing                              61.60%  1126.93 sec  1127.54 sec  0.61 sec  0.61 sec 
[02/04 23:45:55    833s] (I)       | | +-Initialization                             1.72%  1126.93 sec  1126.95 sec  0.02 sec  0.02 sec 
[02/04 23:45:55    833s] (I)       | | +-Net group 1                               57.17%  1126.95 sec  1127.51 sec  0.56 sec  0.56 sec 
[02/04 23:45:55    833s] (I)       | | | +-Generate topology                        4.91%  1126.95 sec  1127.00 sec  0.05 sec  0.05 sec 
[02/04 23:45:55    833s] (I)       | | | +-Phase 1a                                11.85%  1127.04 sec  1127.15 sec  0.12 sec  0.12 sec 
[02/04 23:45:55    833s] (I)       | | | | +-Pattern routing (1T)                   9.64%  1127.04 sec  1127.13 sec  0.09 sec  0.09 sec 
[02/04 23:45:55    833s] (I)       | | | | +-Add via demand to 2D                   2.05%  1127.13 sec  1127.15 sec  0.02 sec  0.02 sec 
[02/04 23:45:55    833s] (I)       | | | +-Phase 1b                                 3.99%  1127.15 sec  1127.19 sec  0.04 sec  0.04 sec 
[02/04 23:45:55    833s] (I)       | | | +-Phase 1c                                 0.00%  1127.19 sec  1127.19 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | +-Phase 1d                                 0.00%  1127.19 sec  1127.19 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | +-Phase 1e                                 0.07%  1127.19 sec  1127.19 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | | +-Route legalization                     0.00%  1127.19 sec  1127.19 sec  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)       | | | +-Phase 1l                                32.18%  1127.19 sec  1127.51 sec  0.32 sec  0.32 sec 
[02/04 23:45:55    833s] (I)       | | | | +-Layer assignment (1T)                 31.44%  1127.20 sec  1127.51 sec  0.31 sec  0.31 sec 
[02/04 23:45:55    833s] (I)       | +-Export cong map                              4.01%  1127.54 sec  1127.58 sec  0.04 sec  0.04 sec 
[02/04 23:45:55    833s] (I)       | | +-Export 2D cong map                         1.43%  1127.56 sec  1127.58 sec  0.01 sec  0.01 sec 
[02/04 23:45:55    833s] (I)      ====================== Summary by functions ======================
[02/04 23:45:55    833s] (I)       Lv  Step                                   %      Real       CPU 
[02/04 23:45:55    833s] (I)      ------------------------------------------------------------------
[02/04 23:45:55    833s] (I)        0  Early Global Route               100.00%  0.99 sec  0.98 sec 
[02/04 23:45:55    833s] (I)        1  Early Global Route kernel         99.20%  0.98 sec  0.98 sec 
[02/04 23:45:55    833s] (I)        2  Global Routing                    61.60%  0.61 sec  0.61 sec 
[02/04 23:45:55    833s] (I)        2  Import and model                  33.07%  0.33 sec  0.33 sec 
[02/04 23:45:55    833s] (I)        2  Export cong map                    4.01%  0.04 sec  0.04 sec 
[02/04 23:45:55    833s] (I)        3  Net group 1                       57.17%  0.56 sec  0.56 sec 
[02/04 23:45:55    833s] (I)        3  Create route DB                   19.42%  0.19 sec  0.19 sec 
[02/04 23:45:55    833s] (I)        3  Create place DB                   12.72%  0.13 sec  0.13 sec 
[02/04 23:45:55    833s] (I)        3  Initialization                     1.72%  0.02 sec  0.02 sec 
[02/04 23:45:55    833s] (I)        3  Export 2D cong map                 1.43%  0.01 sec  0.01 sec 
[02/04 23:45:55    833s] (I)        3  Create route kernel                0.43%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        4  Phase 1l                          32.18%  0.32 sec  0.32 sec 
[02/04 23:45:55    833s] (I)        4  Import route data (1T)            19.39%  0.19 sec  0.19 sec 
[02/04 23:45:55    833s] (I)        4  Import place data                 12.71%  0.13 sec  0.12 sec 
[02/04 23:45:55    833s] (I)        4  Phase 1a                          11.85%  0.12 sec  0.12 sec 
[02/04 23:45:55    833s] (I)        4  Generate topology                  4.91%  0.05 sec  0.05 sec 
[02/04 23:45:55    833s] (I)        4  Phase 1b                           3.99%  0.04 sec  0.04 sec 
[02/04 23:45:55    833s] (I)        4  Phase 1e                           0.07%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        5  Layer assignment (1T)             31.44%  0.31 sec  0.31 sec 
[02/04 23:45:55    833s] (I)        5  Read nets                         10.51%  0.10 sec  0.10 sec 
[02/04 23:45:55    833s] (I)        5  Pattern routing (1T)               9.64%  0.09 sec  0.09 sec 
[02/04 23:45:55    833s] (I)        5  Model blockage capacity            6.40%  0.06 sec  0.06 sec 
[02/04 23:45:55    833s] (I)        5  Read instances and placement       3.61%  0.04 sec  0.04 sec 
[02/04 23:45:55    833s] (I)        5  Add via demand to 2D               2.05%  0.02 sec  0.02 sec 
[02/04 23:45:55    833s] (I)        5  Set up via pillars                 1.82%  0.02 sec  0.02 sec 
[02/04 23:45:55    833s] (I)        5  Read blockages ( Layer 2-11 )      1.74%  0.02 sec  0.02 sec 
[02/04 23:45:55    833s] (I)        5  Initialize 3D grid graph           0.28%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        5  Read prerouted                     0.02%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        6  Initialize 3D capacity             5.73%  0.06 sec  0.06 sec 
[02/04 23:45:55    833s] (I)        6  Read instance blockages            1.44%  0.01 sec  0.01 sec 
[02/04 23:45:55    833s] (I)        6  Read PG blockages                  0.17%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        6  Read halo blockages                0.05%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] (I)        7  Allocate memory for PG via list    0.06%  0.00 sec  0.00 sec 
[02/04 23:45:55    833s] Running post-eGR process
[02/04 23:45:55    833s] OPERPROF: Starting HotSpotCal at level 1, MEM:4099.9M, EPOCH TIME: 1738692955.185782
[02/04 23:45:55    833s] [hotspot] +------------+---------------+---------------+
[02/04 23:45:55    833s] [hotspot] |            |   max hotspot | total hotspot |
[02/04 23:45:55    833s] [hotspot] +------------+---------------+---------------+
[02/04 23:45:55    833s] [hotspot] | normalized |          0.00 |          0.00 |
[02/04 23:45:55    833s] [hotspot] +------------+---------------+---------------+
[02/04 23:45:55    833s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/04 23:45:55    833s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/04 23:45:55    833s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.006, MEM:4099.9M, EPOCH TIME: 1738692955.192280
[02/04 23:45:55    833s] [hotspot] Hotspot report including placement blocked areas
[02/04 23:45:55    833s] OPERPROF: Starting HotSpotCal at level 1, MEM:4099.9M, EPOCH TIME: 1738692955.192521
[02/04 23:45:55    833s] [hotspot] +------------+---------------+---------------+
[02/04 23:45:55    833s] [hotspot] |            |   max hotspot | total hotspot |
[02/04 23:45:55    833s] [hotspot] +------------+---------------+---------------+
[02/04 23:45:55    833s] [hotspot] | normalized |          0.00 |          0.00 |
[02/04 23:45:55    833s] [hotspot] +------------+---------------+---------------+
[02/04 23:45:55    833s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/04 23:45:55    833s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/04 23:45:55    833s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.006, MEM:4099.9M, EPOCH TIME: 1738692955.198293
[02/04 23:45:55    833s] Reported timing to dir ./timingReports
[02/04 23:45:55    833s] **optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 3453.9M, totSessionCpu=0:13:53 **
[02/04 23:45:55    833s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4072.4M, EPOCH TIME: 1738692955.408685
[02/04 23:45:55    833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:55    833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:55    833s] 
[02/04 23:45:55    833s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:45:55    833s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:45:55    833s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.043, REAL:0.043, MEM:4072.4M, EPOCH TIME: 1738692955.452132
[02/04 23:45:55    833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:45:55    833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:45:55    833s] 
[02/04 23:45:55    833s] TimeStamp Deleting Cell Server Begin ...
[02/04 23:45:55    833s] 
[02/04 23:45:55    833s] TimeStamp Deleting Cell Server End ...
[02/04 23:45:56    834s] Starting delay calculation for Hold views
[02/04 23:45:56    834s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/04 23:45:56    834s] #################################################################################
[02/04 23:45:56    834s] # Design Stage: PreRoute
[02/04 23:45:56    834s] # Design Name: CONV_ACC
[02/04 23:45:56    834s] # Design Mode: 90nm
[02/04 23:45:56    834s] # Analysis Mode: MMMC Non-OCV 
[02/04 23:45:56    834s] # Parasitics Mode: No SPEF/RCDB 
[02/04 23:45:56    834s] # Signoff Settings: SI Off 
[02/04 23:45:56    834s] #################################################################################
[02/04 23:45:57    835s] Calculate delays in BcWc mode...
[02/04 23:45:57    835s] Topological Sorting (REAL = 0:00:00.0, MEM = 4083.0M, InitMEM = 4083.0M)
[02/04 23:45:57    835s] Start delay calculation (fullDC) (1 T). (MEM=3498.34)
[02/04 23:45:57    835s] *** Calculating scaling factor for MIN libraries using the default operating condition of each library.
[02/04 23:45:57    835s] End AAE Lib Interpolated Model. (MEM=3498.335938 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:45:59    837s] Total number of fetched objects 55441
[02/04 23:45:59    837s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/04 23:45:59    837s] End delay calculation. (MEM=3524.43 CPU=0:00:02.2 REAL=0:00:02.0)
[02/04 23:45:59    837s] End delay calculation (fullDC). (MEM=3524.43 CPU=0:00:02.9 REAL=0:00:02.0)
[02/04 23:45:59    837s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 4124.7M) ***
[02/04 23:46:00    838s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:13:59 mem=4124.7M)
[02/04 23:46:02    841s] Starting delay calculation for Setup views
[02/04 23:46:03    841s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/04 23:46:03    841s] #################################################################################
[02/04 23:46:03    841s] # Design Stage: PreRoute
[02/04 23:46:03    841s] # Design Name: CONV_ACC
[02/04 23:46:03    841s] # Design Mode: 90nm
[02/04 23:46:03    841s] # Analysis Mode: MMMC Non-OCV 
[02/04 23:46:03    841s] # Parasitics Mode: No SPEF/RCDB 
[02/04 23:46:03    841s] # Signoff Settings: SI Off 
[02/04 23:46:03    841s] #################################################################################
[02/04 23:46:03    841s] Calculate delays in BcWc mode...
[02/04 23:46:03    841s] Topological Sorting (REAL = 0:00:00.0, MEM = 4068.7M, InitMEM = 4068.7M)
[02/04 23:46:03    841s] Start delay calculation (fullDC) (1 T). (MEM=3510.52)
[02/04 23:46:03    841s] *** Calculating scaling factor for MAX libraries using the default operating condition of each library.
[02/04 23:46:03    841s] End AAE Lib Interpolated Model. (MEM=3510.523438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:46:06    844s] Total number of fetched objects 55441
[02/04 23:46:06    844s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/04 23:46:06    844s] End delay calculation. (MEM=3534.39 CPU=0:00:02.1 REAL=0:00:02.0)
[02/04 23:46:06    844s] End delay calculation (fullDC). (MEM=3534.39 CPU=0:00:02.8 REAL=0:00:03.0)
[02/04 23:46:06    844s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 4126.4M) ***
[02/04 23:46:07    845s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:05.0 totSessionCpu=0:14:05 mem=4126.4M)
[02/04 23:46:09    846s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 Setup 
Hold views included:
 Hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.125  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.014  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.396%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/04 23:46:09    847s] *** Final Summary (holdfix) CPU=0:00:13.6, REAL=0:00:14.0, MEM=4076.5M
[02/04 23:46:09    847s] Begin: Collecting metrics
[02/04 23:46:09    847s] **INFO: Starting Blocking QThread with 1 CPU
[02/04 23:46:09    847s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/04 23:46:09      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.5M
[02/04 23:46:09      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3513.2M, current mem=2836.6M)
[02/04 23:46:09      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2848.5M, current mem=2842.8M)
[02/04 23:46:09      0s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), mem = 0.5M
[02/04 23:46:09      0s] 
[02/04 23:46:09      0s] =============================================================================================
[02/04 23:46:09      0s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.13-s082_1
[02/04 23:46:09      0s] =============================================================================================
[02/04 23:46:09      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:46:09      0s] ---------------------------------------------------------------------------------------------
[02/04 23:46:09      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/04 23:46:09      0s] ---------------------------------------------------------------------------------------------
[02/04 23:46:09      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/04 23:46:09      0s] ---------------------------------------------------------------------------------------------

[02/04 23:46:09    847s]  
_______________________________________________________________________
[02/04 23:46:09    847s]  ---------------------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:46:09    847s] | Snapshot        | WNS                | TNS | Density (%) | Hotspot                   | Resource               | DRVs       | Layer-OPT |
[02/04 23:46:09    847s] |                 | HEPG (ns) | ALL (ns)     |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap | Metal8    |
[02/04 23:46:09    847s] |-----------------+-----------+--------+-----+-------------+------------+--------------+----------+-------------+------+-----+-----------|
[02/04 23:46:09    847s] | initial_summary |    -0.001 | -0.001 |  -0 |       54.36 |            |              | 0:00:19  |        4024 |    0 |   0 |           |
[02/04 23:46:09    847s] | hold_fixing     |           | -0.001 |  -0 |       54.40 |            |              | 0:00:06  |        4102 |      |     |        15 |
[02/04 23:46:09    847s] | global_route    |           |        |     |             |            |              | 0:00:00  |        4102 |      |     |           |
[02/04 23:46:09    847s] | final_summary   |    -0.001 | -0.001 |  -0 |       54.40 |       0.00 |         0.00 | 0:00:15  |        4077 |    0 |   0 |           |
[02/04 23:46:09    847s]  ---------------------------------------------------------------------------------------------------------------------------------------- 
[02/04 23:46:09    847s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3513.2M, current mem=3503.3M)

[02/04 23:46:09    847s] End: Collecting metrics
[02/04 23:46:09    847s] **optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 3503.3M, totSessionCpu=0:14:07 **
[02/04 23:46:09    847s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/04 23:46:09    847s] *** Finished optDesign ***
[02/04 23:46:09    847s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/04 23:46:09    847s] UM:*                                                                   final
[02/04 23:46:09    847s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/04 23:46:09    847s] UM:*                                                                   opt_design_postcts_hold
[02/04 23:46:09    847s] Info: Summary of CRR changes:
[02/04 23:46:09    847s]       - Timing transform commits:       0
[02/04 23:46:09    847s] Info: Destroy the CCOpt slew target map.
[02/04 23:46:09    847s] 
[02/04 23:46:09    847s] *** Summary of all messages that are not suppressed in this session:
[02/04 23:46:09    847s] Severity  ID               Count  Summary                                  
[02/04 23:46:09    847s] WARNING   IMPSP-5140           1  Global net connect rules have not been c...
[02/04 23:46:09    847s] WARNING   IMPSP-315            1  Found %d instances insts with no PG Term...
[02/04 23:46:09    847s] ERROR     IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
[02/04 23:46:09    847s] *** Message Summary: 2 warning(s), 2 error(s)
[02/04 23:46:09    847s] 
[02/04 23:46:09    847s] clean pInstBBox. size 0
[02/04 23:46:09    847s] Cell CONV_ACC LLGs are deleted
[02/04 23:46:09    847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:46:09    847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:46:09    847s] Info: pop threads available for lower-level modules during optimization.
[02/04 23:46:09    847s] *** optDesign #2 [finish] () : cpu/real = 0:00:46.6/0:00:46.9 (1.0), totSession cpu/real = 0:14:07.3/0:33:39.6 (0.4), mem = 4076.5M
[02/04 23:46:09    847s] 
[02/04 23:46:09    847s] =============================================================================================
[02/04 23:46:09    847s]  Final TAT Report : optDesign #2                                                23.13-s082_1
[02/04 23:46:09    847s] =============================================================================================
[02/04 23:46:09    847s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:46:09    847s] ---------------------------------------------------------------------------------------------
[02/04 23:46:09    847s] [ InitOpt                ]      1   0:00:02.2  (   4.7 % )     0:00:02.2 /  0:00:02.2    1.0
[02/04 23:46:09    847s] [ HoldOpt                ]      1   0:00:03.2  (   6.9 % )     0:00:06.7 /  0:00:06.7    1.0
[02/04 23:46:09    847s] [ ViewPruning            ]      7   0:00:01.1  (   2.4 % )     0:00:01.1 /  0:00:01.1    1.0
[02/04 23:46:09    847s] [ BuildHoldData          ]      1   0:00:08.5  (  18.0 % )     0:00:19.0 /  0:00:18.9    1.0
[02/04 23:46:09    847s] [ OptSummaryReport       ]      5   0:00:03.0  (   6.4 % )     0:00:15.6 /  0:00:15.5    1.0
[02/04 23:46:09    847s] [ MetricReport           ]      4   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.3    0.7
[02/04 23:46:09    847s] [ DrvReport              ]      2   0:00:01.6  (   3.5 % )     0:00:01.6 /  0:00:01.5    0.9
[02/04 23:46:09    847s] [ SlackTraversorInit     ]      4   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[02/04 23:46:09    847s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.4
[02/04 23:46:09    847s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   2.3 % )     0:00:01.1 /  0:00:01.1    1.0
[02/04 23:46:09    847s] [ ReportTranViolation    ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[02/04 23:46:09    847s] [ ReportCapViolation     ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:46:09    847s] [ RefinePlace            ]      1   0:00:02.0  (   4.2 % )     0:00:02.0 /  0:00:02.0    1.0
[02/04 23:46:09    847s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/04 23:46:09    847s] [ EarlyGlobalRoute       ]      1   0:00:01.0  (   2.1 % )     0:00:01.0 /  0:00:01.0    1.0
[02/04 23:46:09    847s] [ UpdateTimingGraph      ]     12   0:00:00.3  (   0.7 % )     0:00:13.4 /  0:00:13.5    1.0
[02/04 23:46:09    847s] [ FullDelayCalc          ]      3   0:00:09.2  (  19.7 % )     0:00:09.2 /  0:00:09.3    1.0
[02/04 23:46:09    847s] [ TimingUpdate           ]     27   0:00:07.8  (  16.6 % )     0:00:07.8 /  0:00:07.8    1.0
[02/04 23:46:09    847s] [ TimingReport           ]      7   0:00:03.3  (   7.0 % )     0:00:03.3 /  0:00:03.3    1.0
[02/04 23:46:09    847s] [ GenerateReports        ]      2   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[02/04 23:46:09    847s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/04 23:46:09    847s] [ MISC                   ]          0:00:00.9  (   1.8 % )     0:00:00.9 /  0:00:00.9    1.0
[02/04 23:46:09    847s] ---------------------------------------------------------------------------------------------
[02/04 23:46:09    847s]  optDesign #2 TOTAL                 0:00:46.9  ( 100.0 % )     0:00:46.9 /  0:00:46.6    1.0
[02/04 23:46:09    847s] ---------------------------------------------------------------------------------------------
[02/04 23:49:08    852s] <CMD> getDesignMode -user -bottomRoutingLayer
[02/04 23:49:08    852s] <CMD> getDesignMode -user -topRoutingLayer
[02/04 23:49:30    853s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
[02/04 23:49:30    853s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
[02/04 23:49:30    853s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[02/04 23:49:30    853s] <CMD> setNanoRouteMode -quiet -routeWithEco 0
[02/04 23:49:30    853s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
[02/04 23:49:30    853s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
[02/04 23:49:30    853s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
[02/04 23:49:30    853s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[02/04 23:49:30    853s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
[02/04 23:49:30    853s] <CMD> getDesignMode -quiet -topRoutingLayer
[02/04 23:49:30    853s] <CMD> getDesignMode -quiet -bottomRoutingLayer
[02/04 23:49:30    853s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[02/04 23:49:30    853s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[02/04 23:49:30    853s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[02/04 23:49:30    853s] <CMD> routeDesign -globalDetail
[02/04 23:49:30    853s] ### Time Record (routeDesign) is installed.
[02/04 23:49:30    853s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3400.04 (MB), peak = 3732.74 (MB)
[02/04 23:49:30    853s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[02/04 23:49:30    853s] #**INFO: setDesignMode -flowEffort standard
[02/04 23:49:30    853s] #**INFO: setDesignMode -powerEffort none
[02/04 23:49:30    853s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[02/04 23:49:30    853s] **INFO: User settings:
[02/04 23:49:30    853s] setNanoRouteMode -route_detail_auto_stop                    false
[02/04 23:49:30    853s] setNanoRouteMode -route_detail_end_iteration                1
[02/04 23:49:30    853s] setNanoRouteMode -route_detail_fix_antenna                  true
[02/04 23:49:30    853s] setNanoRouteMode -route_detail_on_grid_only                 0
[02/04 23:49:30    853s] setNanoRouteMode -route_detail_post_route_litho_repair      false
[02/04 23:49:30    853s] setNanoRouteMode -route_detail_post_route_spread_wire       1
[02/04 23:49:30    853s] setNanoRouteMode -route_detail_post_route_swap_via          {}
[02/04 23:49:30    853s] setNanoRouteMode -route_detail_post_route_wire_widen_rule   LEFSpecialRouteSpec
[02/04 23:49:30    853s] setNanoRouteMode -route_detail_use_multi_cut_via_effort     {}
[02/04 23:49:30    853s] setNanoRouteMode -route_route_side                          front
[02/04 23:49:30    853s] setNanoRouteMode -route_extract_third_party_compatible      false
[02/04 23:49:30    853s] setNanoRouteMode -route_global_exp_timing_driven_std_delay  25.2
[02/04 23:49:30    853s] setNanoRouteMode -route_ignore_antenna_top_cell_pin         false
[02/04 23:49:30    853s] setNanoRouteMode -route_antenna_diode_insertion             false
[02/04 23:49:30    853s] setNanoRouteMode -route_selected_net_only                   false
[02/04 23:49:30    853s] setNanoRouteMode -route_with_eco                            false
[02/04 23:49:30    853s] setNanoRouteMode -route_with_litho_driven                   false
[02/04 23:49:30    853s] setNanoRouteMode -route_with_si_driven                      false
[02/04 23:49:30    853s] setNanoRouteMode -route_with_timing_driven                  true
[02/04 23:49:30    853s] setNanoRouteMode -timingEngine                              {}
[02/04 23:49:30    853s] setExtractRCMode -engine                                    preRoute
[02/04 23:49:30    853s] setDelayCalMode -enable_high_fanout                         true
[02/04 23:49:30    853s] setDelayCalMode -enable_ideal_seq_async_pins                false
[02/04 23:49:30    853s] setDelayCalMode -eng_enablePrePlacedFlow                    false
[02/04 23:49:30    853s] setDelayCalMode -engine                                     aae
[02/04 23:49:30    853s] setDelayCalMode -ignoreNetLoad                              false
[02/04 23:49:30    853s] setDelayCalMode -socv_accuracy_mode                         low
[02/04 23:49:30    853s] setSIMode -separate_delta_delay_on_data                     true
[02/04 23:49:30    853s] 
[02/04 23:49:30    853s] #default_rc_corner has no qx tech file defined
[02/04 23:49:30    853s] #No active RC corner or QRC tech file is missing.
[02/04 23:49:30    853s] #**INFO: multi-cut via swapping will not be performed after routing.
[02/04 23:49:30    853s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/04 23:49:30    853s] OPERPROF: Starting checkPlace at level 1, MEM:3974.5M, EPOCH TIME: 1738693170.931020
[02/04 23:49:30    853s] Processing tracks to init pin-track alignment.
[02/04 23:49:30    853s] z: 2, totalTracks: 1
[02/04 23:49:30    853s] z: 4, totalTracks: 1
[02/04 23:49:30    853s] z: 6, totalTracks: 1
[02/04 23:49:30    853s] z: 8, totalTracks: 1
[02/04 23:49:30    853s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:49:30    853s] Cell CONV_ACC LLGs are deleted
[02/04 23:49:30    853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:49:30    853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:49:30    853s] # Building CONV_ACC llgBox search-tree.
[02/04 23:49:30    853s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3974.5M, EPOCH TIME: 1738693170.953711
[02/04 23:49:30    853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:49:30    853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:49:30    853s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3974.5M, EPOCH TIME: 1738693170.955788
[02/04 23:49:30    853s] Max number of tech site patterns supported in site array is 256.
[02/04 23:49:30    853s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[02/04 23:49:30    853s] Core basic site is CoreSite
[02/04 23:49:30    853s] After signature check, allow fast init is false, keep pre-filter is true.
[02/04 23:49:30    853s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/04 23:49:30    853s] SiteArray: non-trimmed site array dimensions = 324 x 2788
[02/04 23:49:30    853s] SiteArray: use 4,562,944 bytes
[02/04 23:49:30    853s] SiteArray: current memory after site array memory allocation 3974.5M
[02/04 23:49:30    853s] SiteArray: FP blocked sites are writable
[02/04 23:49:30    853s] Keep-away cache is enable on metals: 1-11
[02/04 23:49:30    853s] SiteArray: number of non floorplan blocked sites for llg default is 903312
[02/04 23:49:30    853s] Atter site array init, number of instance map data is 0.
[02/04 23:49:30    853s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:3974.5M, EPOCH TIME: 1738693170.970401
[02/04 23:49:30    853s] 
[02/04 23:49:30    853s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:49:30    853s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:49:30    853s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.020, REAL:0.020, MEM:3974.5M, EPOCH TIME: 1738693170.973818
[02/04 23:49:30    853s] Begin checking placement ... (start mem=3974.5M, init mem=3974.5M)
[02/04 23:49:30    853s] Begin checking exclusive groups violation ...
[02/04 23:49:30    853s] There are 0 groups to check, max #box is 0, total #box is 0
[02/04 23:49:30    853s] Finished checking exclusive groups violations. Found 0 Vio.
[02/04 23:49:31    853s] 
[02/04 23:49:31    853s] Running CheckPlace using 1 thread in normal mode...
[02/04 23:49:31    854s] 
[02/04 23:49:31    854s] ...checkPlace normal is done!
[02/04 23:49:31    854s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3974.5M, EPOCH TIME: 1738693171.414516
[02/04 23:49:31    854s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.015, REAL:0.015, MEM:3974.5M, EPOCH TIME: 1738693171.429675
[02/04 23:49:31    854s] TechSite Violation:	307
[02/04 23:49:31    854s] *info: Placed = 61672          (Fixed = 10044)
[02/04 23:49:31    854s] *info: Unplaced = 0           
[02/04 23:49:31    854s] Placement Density:54.39%(164310/302062)
[02/04 23:49:31    854s] Placement Density (including fixed std cells):55.41%(171180/308932)
[02/04 23:49:31    854s] Cell CONV_ACC LLGs are deleted
[02/04 23:49:31    854s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:61672).
[02/04 23:49:31    854s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:49:31    854s] # Resetting pin-track-align track data.
[02/04 23:49:31    854s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:49:31    854s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:49:31    854s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=3974.5M)
[02/04 23:49:31    854s] OPERPROF: Finished checkPlace at level 1, CPU:0.515, REAL:0.517, MEM:3974.5M, EPOCH TIME: 1738693171.448086
[02/04 23:49:31    854s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[02/04 23:49:31    854s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[02/04 23:49:31    854s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[02/04 23:49:31    854s] 
[02/04 23:49:31    854s] changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
[02/04 23:49:31    854s] *** Changed status on (0) nets in Clock.
[02/04 23:49:31    854s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3974.5M) ***
[02/04 23:49:31    854s] 
[02/04 23:49:31    854s] globalDetailRoute
[02/04 23:49:31    854s] 
[02/04 23:49:31    854s] #Start globalDetailRoute on Tue Feb  4 23:49:31 2025
[02/04 23:49:31    854s] #
[02/04 23:49:31    854s] ### Time Record (globalDetailRoute) is installed.
[02/04 23:49:31    854s] ### Time Record (Pre Callback) is installed.
[02/04 23:49:31    854s] ### Time Record (Pre Callback) is uninstalled.
[02/04 23:49:31    854s] ### Time Record (DB Import) is installed.
[02/04 23:49:31    854s] ### Time Record (Timing Data Generation) is installed.
[02/04 23:49:31    854s] #Generating timing data, please wait...
[02/04 23:49:31    854s] #55441 total nets, 54119 already routed, 54119 will ignore in trialRoute
[02/04 23:49:31    854s] ### run_trial_route starts on Tue Feb  4 23:49:31 2025 with memory = 3386.82 (MB), peak = 3732.74 (MB)
[02/04 23:49:32    854s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:3.3 GB, peak:3.6 GB
[02/04 23:49:32    854s] ### dump_timing_file starts on Tue Feb  4 23:49:32 2025 with memory = 3355.77 (MB), peak = 3732.74 (MB)
[02/04 23:49:32    854s] ### extractRC starts on Tue Feb  4 23:49:32 2025 with memory = 3355.77 (MB), peak = 3732.74 (MB)
[02/04 23:49:32    854s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/04 23:49:32    854s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/04 23:49:32    854s] {RT default_rc_corner 0 2 11  {8 0} {10 0} 2}
[02/04 23:49:32    855s] ### extractRC cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB
[02/04 23:49:32    855s] #Dump tif for version 2.1
[02/04 23:49:34    856s] End AAE Lib Interpolated Model. (MEM=3399.265625 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:49:36    859s] Total number of fetched objects 55441
[02/04 23:49:36    859s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/04 23:49:36    859s] End delay calculation. (MEM=3425.53 CPU=0:00:02.1 REAL=0:00:02.0)
[02/04 23:49:41    864s] #Generating timing data took: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3358.15 (MB), peak = 3732.74 (MB)
[02/04 23:49:41    864s] ### dump_timing_file cpu:00:00:10, real:00:00:10, mem:3.3 GB, peak:3.6 GB
[02/04 23:49:42    864s] #Done generating timing data.
[02/04 23:49:42    864s] ### Time Record (Timing Data Generation) is uninstalled.
[02/04 23:49:42    864s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[02/04 23:49:42    864s] ### Net info: total nets: 55698
[02/04 23:49:42    864s] ### Net info: dirty nets: 1158
[02/04 23:49:42    864s] ### Net info: marked as disconnected nets: 0
[02/04 23:49:42    864s] ### Net info: fully routed nets: 0
[02/04 23:49:42    864s] ### Net info: trivial (< 2 pins) nets: 1579
[02/04 23:49:42    864s] ### Net info: unrouted nets: 54119
[02/04 23:49:42    864s] ### Net info: re-extraction nets: 0
[02/04 23:49:42    864s] ### Net info: ignored nets: 0
[02/04 23:49:42    864s] ### Net info: skip routing nets: 0
[02/04 23:49:42    864s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/04 23:49:42    864s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/04 23:49:42    864s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:49:42    864s] #Start reading timing information from file .timing_file_94434.tif.gz ...
[02/04 23:49:42    865s] #Read in timing information for 158 ports, 51628 instances from timing file .timing_file_94434.tif.gz.
[02/04 23:49:42    865s] ### import design signature (4): route=1334576963 fixed_route=1334576963 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1487675138 dirty_area=0 del_dirty_area=0 cell=2089523314 placement=1421322642 pin_access=1 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1 timing=1334576963 sns=1334576963 ppa_info=1849423427
[02/04 23:49:42    865s] ### Time Record (DB Import) is uninstalled.
[02/04 23:49:42    865s] #NanoRoute Version 23.13-s082_1 NR241029-2256/23_13-UB
[02/04 23:49:42    865s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:49:42    865s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:49:42    865s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:49:42    865s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:49:42    865s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:49:42    865s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:49:42    865s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:49:42    865s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:49:42    865s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:49:42    865s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:49:42    865s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:49:42    865s] ### Time Record (Data Preparation) is installed.
[02/04 23:49:42    865s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:49:42    865s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:49:42    865s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:49:42    865s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:49:42    865s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:49:42    865s] ### Time Record (Data Preparation) is uninstalled.
[02/04 23:49:42    865s] ### Time Record (Global Routing) is installed.
[02/04 23:49:42    865s] ### Time Record (Global Routing) is uninstalled.
[02/04 23:49:42    865s] #Total number of trivial nets (e.g. < 2 pins) = 1579 (skipped).
[02/04 23:49:42    865s] #Total number of routable nets = 54119.
[02/04 23:49:42    865s] #Total number of nets in the design = 55698.
[02/04 23:49:42    865s] #54119 routable nets do not have any wires.
[02/04 23:49:42    865s] #54119 nets will be global routed.
[02/04 23:49:42    865s] #15 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/04 23:49:42    865s] ### Time Record (Data Preparation) is installed.
[02/04 23:49:42    865s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:49:42    865s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:49:42    865s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:49:42    865s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:49:42    865s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:49:42    865s] #Start routing data preparation on Tue Feb  4 23:49:42 2025
[02/04 23:49:42    865s] #
[02/04 23:49:42    865s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:49:42    865s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:49:42    865s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:49:42    865s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:49:42    865s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:49:42    865s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:49:43    865s] ### Time Record (Cell Pin Access) is installed.
[02/04 23:49:43    865s] #Rebuild pin access data for design.
[02/04 23:49:43    865s] #Initial pin access analysis.
[02/04 23:49:51    873s] #Detail pin access analysis.
[02/04 23:49:51    873s] ### Time Record (Cell Pin Access) is uninstalled.
[02/04 23:49:52    874s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/04 23:49:52    874s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/04 23:49:52    874s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/04 23:49:52    874s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/04 23:49:52    874s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/04 23:49:52    874s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/04 23:49:52    874s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/04 23:49:52    874s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/04 23:49:52    874s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/04 23:49:52    874s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/04 23:49:52    874s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/04 23:49:52    874s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[02/04 23:49:52    874s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[02/04 23:49:52    874s] #pin_access_rlayer=2(Metal2)
[02/04 23:49:52    874s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/04 23:49:52    874s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/04 23:49:52    874s] #enable_dpt_layer_shield=F
[02/04 23:49:52    874s] #has_line_end_grid=F
[02/04 23:49:52    874s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3414.21 (MB), peak = 3732.74 (MB)
[02/04 23:49:52    874s] #Regenerating Ggrids automatically.
[02/04 23:49:52    874s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/04 23:49:52    874s] #Using automatically generated G-grids.
[02/04 23:49:53    875s] #Done routing data preparation.
[02/04 23:49:53    875s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3435.46 (MB), peak = 3732.74 (MB)
[02/04 23:49:53    875s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:49:53    875s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:49:53    875s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:49:53    875s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:49:53    875s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:49:53    875s] #
[02/04 23:49:53    875s] #Finished routing data preparation on Tue Feb  4 23:49:53 2025
[02/04 23:49:53    875s] #
[02/04 23:49:53    875s] #Cpu time = 00:00:11
[02/04 23:49:53    875s] #Elapsed time = 00:00:11
[02/04 23:49:53    875s] #Increased memory = 59.87 (MB)
[02/04 23:49:53    875s] #Total memory = 3435.46 (MB)
[02/04 23:49:53    875s] #Peak memory = 3732.74 (MB)
[02/04 23:49:53    875s] #
[02/04 23:49:53    875s] ### Time Record (Data Preparation) is uninstalled.
[02/04 23:49:53    875s] ### Time Record (Global Routing) is installed.
[02/04 23:49:53    875s] #
[02/04 23:49:53    875s] #Start global routing on Tue Feb  4 23:49:53 2025
[02/04 23:49:53    875s] #
[02/04 23:49:53    875s] #
[02/04 23:49:53    875s] #Start global routing initialization on Tue Feb  4 23:49:53 2025
[02/04 23:49:53    875s] #
[02/04 23:49:53    875s] #Number of eco nets is 0
[02/04 23:49:53    875s] #
[02/04 23:49:53    875s] #Start global routing data preparation on Tue Feb  4 23:49:53 2025
[02/04 23:49:53    875s] #
[02/04 23:49:53    875s] ### build_merged_routing_blockage_rect_list starts on Tue Feb  4 23:49:53 2025 with memory = 3435.99 (MB), peak = 3732.74 (MB)
[02/04 23:49:53    875s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:53    875s] #Start routing resource analysis on Tue Feb  4 23:49:53 2025
[02/04 23:49:53    875s] #
[02/04 23:49:53    875s] ### init_is_bin_blocked starts on Tue Feb  4 23:49:53 2025 with memory = 3435.99 (MB), peak = 3732.74 (MB)
[02/04 23:49:53    875s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:53    876s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Feb  4 23:49:53 2025 with memory = 3442.75 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### adjust_flow_cap starts on Tue Feb  4 23:49:54 2025 with memory = 3443.41 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### adjust_flow_per_partial_route_obs starts on Tue Feb  4 23:49:54 2025 with memory = 3443.41 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### set_via_blocked starts on Tue Feb  4 23:49:54 2025 with memory = 3443.41 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### copy_flow starts on Tue Feb  4 23:49:54 2025 with memory = 3443.41 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] #Routing resource analysis is done on Tue Feb  4 23:49:54 2025
[02/04 23:49:54    876s] #
[02/04 23:49:54    876s] ### report_flow_cap starts on Tue Feb  4 23:49:54 2025 with memory = 3443.41 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] #  Resource Analysis:
[02/04 23:49:54    876s] #
[02/04 23:49:54    876s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/04 23:49:54    876s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/04 23:49:54    876s] #  --------------------------------------------------------------
[02/04 23:49:54    876s] #  Metal1         H         683        2445       43890    52.91%
[02/04 23:49:54    876s] #  Metal2         V        2956          32       43890     0.00%
[02/04 23:49:54    876s] #  Metal3         H        3116          12       43890     0.00%
[02/04 23:49:54    876s] #  Metal4         V        2956          32       43890     0.00%
[02/04 23:49:54    876s] #  Metal5         H        3117          11       43890     0.00%
[02/04 23:49:54    876s] #  Metal6         V        2956          32       43890     0.00%
[02/04 23:49:54    876s] #  Metal7         H        3117          11       43890     0.00%
[02/04 23:49:54    876s] #  Metal8         V        2956          32       43890     0.00%
[02/04 23:49:54    876s] #  Metal9         H        3106          22       43890     0.00%
[02/04 23:49:54    876s] #  Metal10        V        1066         128       43890     6.00%
[02/04 23:49:54    876s] #  Metal11        H        1122         129       43890     5.58%
[02/04 23:49:54    876s] #  --------------------------------------------------------------
[02/04 23:49:54    876s] #  Total                  27154       9.56%      482790     5.86%
[02/04 23:49:54    876s] #
[02/04 23:49:54    876s] #
[02/04 23:49:54    876s] #
[02/04 23:49:54    876s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### analyze_m2_tracks starts on Tue Feb  4 23:49:54 2025 with memory = 3443.41 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### report_initial_resource starts on Tue Feb  4 23:49:54 2025 with memory = 3443.41 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### mark_pg_pins_accessibility starts on Tue Feb  4 23:49:54 2025 with memory = 3443.41 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### set_net_region starts on Tue Feb  4 23:49:54 2025 with memory = 3443.41 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] #
[02/04 23:49:54    876s] #Global routing data preparation is done on Tue Feb  4 23:49:54 2025
[02/04 23:49:54    876s] #
[02/04 23:49:54    876s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3443.41 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] #
[02/04 23:49:54    876s] ### prepare_level starts on Tue Feb  4 23:49:54 2025 with memory = 3443.41 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### init level 1 starts on Tue Feb  4 23:49:54 2025 with memory = 3443.41 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### Level 1 hgrid = 210 X 209
[02/04 23:49:54    876s] ### init level 2 starts on Tue Feb  4 23:49:54 2025 with memory = 3443.41 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### Level 2 hgrid = 53 X 53
[02/04 23:49:54    876s] ### init level 3 starts on Tue Feb  4 23:49:54 2025 with memory = 3445.01 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### Level 3 hgrid = 14 X 14  (large_net only)
[02/04 23:49:54    876s] ### prepare_level_flow starts on Tue Feb  4 23:49:54 2025 with memory = 3445.83 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### init_flow_edge starts on Tue Feb  4 23:49:54 2025 with memory = 3445.83 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### init_flow_edge starts on Tue Feb  4 23:49:54 2025 with memory = 3446.74 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### init_flow_edge starts on Tue Feb  4 23:49:54 2025 with memory = 3446.74 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] #
[02/04 23:49:54    876s] #Global routing initialization is done on Tue Feb  4 23:49:54 2025
[02/04 23:49:54    876s] #
[02/04 23:49:54    876s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3446.74 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] #
[02/04 23:49:54    876s] ### routing large nets 
[02/04 23:49:54    876s] #start global routing iteration 1...
[02/04 23:49:54    876s] ### init_flow_edge starts on Tue Feb  4 23:49:54 2025 with memory = 3446.74 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    876s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    876s] ### routing at level 3 (topmost level) iter 0
[02/04 23:49:54    876s] ### Uniform Hboxes (3x3)
[02/04 23:49:54    876s] ### routing at level 2 iter 0 for 0 hboxes
[02/04 23:49:54    876s] ### Uniform Hboxes (13x13)
[02/04 23:49:54    876s] ### routing at level 1 iter 0 for 0 hboxes
[02/04 23:49:54    877s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3471.07 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    877s] #
[02/04 23:49:54    877s] #start global routing iteration 2...
[02/04 23:49:54    877s] ### init_flow_edge starts on Tue Feb  4 23:49:54 2025 with memory = 3471.07 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    877s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    877s] ### cal_flow starts on Tue Feb  4 23:49:54 2025 with memory = 3470.74 (MB), peak = 3732.74 (MB)
[02/04 23:49:54    877s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:54    877s] ### Uniform Hboxes (3x3)
[02/04 23:49:54    877s] ### routing at level 1 iter 0 for 0 hboxes
[02/04 23:49:57    879s] ### measure_qor starts on Tue Feb  4 23:49:57 2025 with memory = 3553.20 (MB), peak = 3732.74 (MB)
[02/04 23:49:57    879s] ### measure_congestion starts on Tue Feb  4 23:49:57 2025 with memory = 3553.20 (MB), peak = 3732.74 (MB)
[02/04 23:49:57    879s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:57    879s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:57    879s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3495.91 (MB), peak = 3732.74 (MB)
[02/04 23:49:57    879s] #
[02/04 23:49:57    879s] #start global routing iteration 3...
[02/04 23:49:57    879s] ### init_flow_edge starts on Tue Feb  4 23:49:57 2025 with memory = 3495.91 (MB), peak = 3732.74 (MB)
[02/04 23:49:57    879s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:57    879s] ### cal_flow starts on Tue Feb  4 23:49:57 2025 with memory = 3495.91 (MB), peak = 3732.74 (MB)
[02/04 23:49:57    879s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:57    879s] ### routing at level 2 (topmost level) iter 0
[02/04 23:49:57    879s] ### measure_qor starts on Tue Feb  4 23:49:57 2025 with memory = 3495.91 (MB), peak = 3732.74 (MB)
[02/04 23:49:57    879s] ### measure_congestion starts on Tue Feb  4 23:49:57 2025 with memory = 3495.91 (MB), peak = 3732.74 (MB)
[02/04 23:49:57    879s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:57    879s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:57    880s] ### routing at level 2 (topmost level) iter 1
[02/04 23:49:57    880s] ### measure_qor starts on Tue Feb  4 23:49:57 2025 with memory = 3495.91 (MB), peak = 3732.74 (MB)
[02/04 23:49:57    880s] ### measure_congestion starts on Tue Feb  4 23:49:57 2025 with memory = 3495.91 (MB), peak = 3732.74 (MB)
[02/04 23:49:57    880s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:57    880s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:57    880s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3495.91 (MB), peak = 3732.74 (MB)
[02/04 23:49:57    880s] #
[02/04 23:49:57    880s] #start global routing iteration 4...
[02/04 23:49:57    880s] ### Uniform Hboxes (3x3)
[02/04 23:49:57    880s] ### routing at level 1 iter 0 for 0 hboxes
[02/04 23:49:58    880s] ### measure_qor starts on Tue Feb  4 23:49:58 2025 with memory = 3498.39 (MB), peak = 3732.74 (MB)
[02/04 23:49:58    880s] ### measure_congestion starts on Tue Feb  4 23:49:58 2025 with memory = 3498.39 (MB), peak = 3732.74 (MB)
[02/04 23:49:58    880s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:58    880s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:58    880s] ### measure_congestion starts on Tue Feb  4 23:49:58 2025 with memory = 3495.95 (MB), peak = 3732.74 (MB)
[02/04 23:49:58    880s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB
[02/04 23:49:58    880s] ### Uniform Hboxes (3x3)
[02/04 23:49:58    880s] ### routing at level 1 iter 1 for 0 hboxes
[02/04 23:50:03    885s] ### measure_qor starts on Tue Feb  4 23:50:03 2025 with memory = 3553.63 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] ### measure_congestion starts on Tue Feb  4 23:50:03 2025 with memory = 3553.63 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    885s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    885s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3545.12 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] #
[02/04 23:50:03    885s] ### route_end starts on Tue Feb  4 23:50:03 2025 with memory = 3545.12 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] #
[02/04 23:50:03    885s] #Total number of trivial nets (e.g. < 2 pins) = 1579 (skipped).
[02/04 23:50:03    885s] #Total number of routable nets = 54119.
[02/04 23:50:03    885s] #Total number of nets in the design = 55698.
[02/04 23:50:03    885s] #
[02/04 23:50:03    885s] #54119 routable nets have routed wires.
[02/04 23:50:03    885s] #15 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/04 23:50:03    885s] #
[02/04 23:50:03    885s] #Routed nets constraints summary:
[02/04 23:50:03    885s] #------------------------------------------------------------
[02/04 23:50:03    885s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[02/04 23:50:03    885s] #------------------------------------------------------------
[02/04 23:50:03    885s] #      Default           15                15           54104  
[02/04 23:50:03    885s] #------------------------------------------------------------
[02/04 23:50:03    885s] #        Total           15                15           54104  
[02/04 23:50:03    885s] #------------------------------------------------------------
[02/04 23:50:03    885s] #
[02/04 23:50:03    885s] #Routing constraints summary of the whole design:
[02/04 23:50:03    885s] #------------------------------------------------------------
[02/04 23:50:03    885s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[02/04 23:50:03    885s] #------------------------------------------------------------
[02/04 23:50:03    885s] #      Default           15                15           54104  
[02/04 23:50:03    885s] #------------------------------------------------------------
[02/04 23:50:03    885s] #        Total           15                15           54104  
[02/04 23:50:03    885s] #------------------------------------------------------------
[02/04 23:50:03    885s] #
[02/04 23:50:03    885s] ### adjust_flow_per_partial_route_obs starts on Tue Feb  4 23:50:03 2025 with memory = 3545.12 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    885s] ### cal_base_flow starts on Tue Feb  4 23:50:03 2025 with memory = 3545.12 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] ### init_flow_edge starts on Tue Feb  4 23:50:03 2025 with memory = 3545.12 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    885s] ### cal_flow starts on Tue Feb  4 23:50:03 2025 with memory = 3545.12 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    885s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    885s] ### report_overcon starts on Tue Feb  4 23:50:03 2025 with memory = 3545.12 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:50:03    885s] #
[02/04 23:50:03    885s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/04 23:50:03    885s] #
[02/04 23:50:03    885s] #                 OverCon          
[02/04 23:50:03    885s] #                  #Gcell    %Gcell
[02/04 23:50:03    885s] #     Layer           (1)   OverCon  Flow/Cap
[02/04 23:50:03    885s] #  ----------------------------------------------
[02/04 23:50:03    885s] #  Metal1        0(0.00%)   (0.00%)     0.74  
[02/04 23:50:03    885s] #  Metal2        0(0.00%)   (0.00%)     0.36  
[02/04 23:50:03    885s] #  Metal3        0(0.00%)   (0.00%)     0.31  
[02/04 23:50:03    885s] #  Metal4        0(0.00%)   (0.00%)     0.14  
[02/04 23:50:03    885s] #  Metal5        0(0.00%)   (0.00%)     0.02  
[02/04 23:50:03    885s] #  Metal6        0(0.00%)   (0.00%)     0.01  
[02/04 23:50:03    885s] #  Metal7        0(0.00%)   (0.00%)     0.00  
[02/04 23:50:03    885s] #  Metal8        0(0.00%)   (0.00%)     0.01  
[02/04 23:50:03    885s] #  Metal9        0(0.00%)   (0.00%)     0.01  
[02/04 23:50:03    885s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[02/04 23:50:03    885s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[02/04 23:50:03    885s] #  ----------------------------------------------
[02/04 23:50:03    885s] #     Total      0(0.00%)   (0.00%)
[02/04 23:50:03    885s] #
[02/04 23:50:03    885s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/04 23:50:03    885s] #  Overflow after GR: 0.00% H + 0.00% V
[02/04 23:50:03    885s] #
[02/04 23:50:03    885s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    885s] ### cal_base_flow starts on Tue Feb  4 23:50:03 2025 with memory = 3545.12 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] ### init_flow_edge starts on Tue Feb  4 23:50:03 2025 with memory = 3545.12 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    885s] ### cal_flow starts on Tue Feb  4 23:50:03 2025 with memory = 3545.12 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    885s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    885s] ### generate_cong_map_content starts on Tue Feb  4 23:50:03 2025 with memory = 3545.12 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] ### Sync with Inovus CongMap starts on Tue Feb  4 23:50:03 2025 with memory = 3546.14 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] #Hotspot report including placement blocked areas
[02/04 23:50:03    885s] OPERPROF: Starting HotSpotCal at level 1, MEM:4091.2M, EPOCH TIME: 1738693203.557126
[02/04 23:50:03    885s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/04 23:50:03    885s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[02/04 23:50:03    885s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/04 23:50:03    885s] [hotspot] |   Metal1(H)    |              4.00 |            117.33 |   157.31   437.75   171.00   451.44 |
[02/04 23:50:03    885s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[02/04 23:50:03    885s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[02/04 23:50:03    885s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[02/04 23:50:03    885s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[02/04 23:50:03    885s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[02/04 23:50:03    885s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[02/04 23:50:03    885s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[02/04 23:50:03    885s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[02/04 23:50:03    885s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[02/04 23:50:03    885s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[02/04 23:50:03    885s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/04 23:50:03    885s] [hotspot] |      worst     | (Metal1)     4.00 | (Metal1)   117.33 |                                     |
[02/04 23:50:03    885s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/04 23:50:03    885s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[02/04 23:50:03    885s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/04 23:50:03    885s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/04 23:50:03    885s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[02/04 23:50:03    885s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/04 23:50:03    885s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.036, REAL:0.036, MEM:4107.2M, EPOCH TIME: 1738693203.592862
[02/04 23:50:03    885s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    885s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    885s] ### update starts on Tue Feb  4 23:50:03 2025 with memory = 3543.74 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    885s] #Complete Global Routing.
[02/04 23:50:03    886s] #
[02/04 23:50:03    886s] #  Routing Statistics
[02/04 23:50:03    886s] #
[02/04 23:50:03    886s] #----------------+-----------+-------+
[02/04 23:50:03    886s] #  Layer         | Length(um)|   Vias|
[02/04 23:50:03    886s] #----------------+-----------+-------+
[02/04 23:50:03    886s] #  Poly ( 0H)    |          0|      0|
[02/04 23:50:03    886s] #  Metal1 ( 1H)  |        188| 179220|
[02/04 23:50:03    886s] #  Metal2 ( 2V)  |     308061| 109071|
[02/04 23:50:03    886s] #  Metal3 ( 3H)  |     366841|   9613|
[02/04 23:50:03    886s] #  Metal4 ( 4V)  |     210337|   1104|
[02/04 23:50:03    886s] #  Metal5 ( 5H)  |      26944|     78|
[02/04 23:50:03    886s] #  Metal6 ( 6V)  |        602|     57|
[02/04 23:50:03    886s] #  Metal7 ( 7H)  |         23|     56|
[02/04 23:50:03    886s] #  Metal8 ( 8V)  |       1058|     40|
[02/04 23:50:03    886s] #  Metal9 ( 9H)  |        111|      1|
[02/04 23:50:03    886s] #  Metal10 (10V) |          0|      0|
[02/04 23:50:03    886s] #  Metal11 (11H) |          0|      0|
[02/04 23:50:03    886s] #----------------+-----------+-------+
[02/04 23:50:03    886s] #  Total         |     914166| 299240|
[02/04 23:50:03    886s] #----------------+-----------+-------+
[02/04 23:50:03    886s] #
[02/04 23:50:03    886s] # Total half perimeter of net bounding box: 879339 um.
[02/04 23:50:03    886s] ### update cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    886s] ### report_overcon starts on Tue Feb  4 23:50:03 2025 with memory = 3543.74 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    886s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    886s] ### report_overcon starts on Tue Feb  4 23:50:03 2025 with memory = 3543.74 (MB), peak = 3732.74 (MB)
[02/04 23:50:03    886s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:50:03    886s] #Max overcon = 0 track.
[02/04 23:50:03    886s] #Total overcon = 0.00%.
[02/04 23:50:03    886s] #Worst layer Gcell overcon rate = 0.00%.
[02/04 23:50:03    886s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    886s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:03    886s] ### global_route design signature (7): route=1192880438 net_attr=1817913160
[02/04 23:50:03    886s] #
[02/04 23:50:03    886s] #Global routing statistics:
[02/04 23:50:03    886s] #Cpu time = 00:00:10
[02/04 23:50:03    886s] #Elapsed time = 00:00:10
[02/04 23:50:03    886s] #Increased memory = 106.73 (MB)
[02/04 23:50:03    886s] #Total memory = 3542.19 (MB)
[02/04 23:50:03    886s] #Peak memory = 3732.74 (MB)
[02/04 23:50:03    886s] #
[02/04 23:50:03    886s] #Finished global routing on Tue Feb  4 23:50:03 2025
[02/04 23:50:03    886s] #
[02/04 23:50:03    886s] #
[02/04 23:50:03    886s] ### Time Record (Global Routing) is uninstalled.
[02/04 23:50:03    886s] ### Time Record (Data Preparation) is installed.
[02/04 23:50:03    886s] ### Time Record (Data Preparation) is uninstalled.
[02/04 23:50:04    886s] ### track-assign external-init starts on Tue Feb  4 23:50:04 2025 with memory = 3535.34 (MB), peak = 3732.74 (MB)
[02/04 23:50:04    886s] ### Time Record (Track Assignment) is installed.
[02/04 23:50:04    886s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:50:04    886s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:50:04    886s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:50:04    886s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:50:04    886s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:50:04    886s] ### Time Record (Data Preparation) is installed.
[02/04 23:50:04    886s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:50:04    886s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:50:04    886s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:50:04    886s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:50:04    886s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:50:04    886s] ### Time Record (Data Preparation) is uninstalled.
[02/04 23:50:04    886s] ### Time Record (Track Assignment) is uninstalled.
[02/04 23:50:04    886s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:04    886s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3535.34 (MB), peak = 3732.74 (MB)
[02/04 23:50:04    886s] ### track-assign engine-init starts on Tue Feb  4 23:50:04 2025 with memory = 3535.34 (MB), peak = 3732.74 (MB)
[02/04 23:50:04    886s] ### Time Record (Track Assignment) is installed.
[02/04 23:50:04    886s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:50:04    886s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:50:04    886s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:50:04    886s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:50:04    886s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:50:04    886s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.6 GB
[02/04 23:50:04    886s] ### track-assign core-engine starts on Tue Feb  4 23:50:04 2025 with memory = 3535.34 (MB), peak = 3732.74 (MB)
[02/04 23:50:04    886s] #Start Track Assignment.
[02/04 23:50:07    890s] #Done with 74334 horizontal wires in 7 hboxes and 78439 vertical wires in 7 hboxes.
[02/04 23:50:11    893s] #Done with 17527 horizontal wires in 7 hboxes and 19452 vertical wires in 7 hboxes.
[02/04 23:50:12    894s] #Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
[02/04 23:50:12    894s] #
[02/04 23:50:12    894s] #Track assignment summary:
[02/04 23:50:12    894s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/04 23:50:12    894s] #------------------------------------------------------------------------
[02/04 23:50:12    894s] # Metal1       140.12 	  2.94%  	  0.00% 	  2.94%
[02/04 23:50:12    894s] # Metal2    306000.84 	  0.06%  	  0.00% 	  0.00%
[02/04 23:50:12    894s] # Metal3    363087.93 	  0.08%  	  0.00% 	  0.00%
[02/04 23:50:12    894s] # Metal4    210367.99 	  0.00%  	  0.00% 	  0.00%
[02/04 23:50:12    894s] # Metal5     26974.57 	  0.00%  	  0.00% 	  0.00%
[02/04 23:50:12    894s] # Metal6       599.83 	  0.00%  	  0.00% 	  0.00%
[02/04 23:50:12    894s] # Metal7        21.75 	  0.00%  	  0.00% 	  0.00%
[02/04 23:50:12    894s] # Metal8      1065.68 	  0.00%  	  0.00% 	  0.00%
[02/04 23:50:12    894s] # Metal9       112.29 	  0.00%  	  0.00% 	  0.00%
[02/04 23:50:12    894s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[02/04 23:50:12    894s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[02/04 23:50:12    894s] #------------------------------------------------------------------------
[02/04 23:50:12    894s] # All      908370.98  	  0.05% 	  0.00% 	  0.00%
[02/04 23:50:12    894s] #Complete Track Assignment.
[02/04 23:50:12    894s] #
[02/04 23:50:12    894s] #  Routing Statistics
[02/04 23:50:12    894s] #
[02/04 23:50:12    894s] #----------------+-----------+-------+
[02/04 23:50:12    894s] #  Layer         | Length(um)|   Vias|
[02/04 23:50:12    894s] #----------------+-----------+-------+
[02/04 23:50:12    894s] #  Poly ( 0H)    |          0|      0|
[02/04 23:50:12    894s] #  Metal1 ( 1H)  |        136| 179220|
[02/04 23:50:12    894s] #  Metal2 ( 2V)  |     303718| 109071|
[02/04 23:50:12    894s] #  Metal3 ( 3H)  |     362325|   9613|
[02/04 23:50:12    894s] #  Metal4 ( 4V)  |     210113|   1104|
[02/04 23:50:12    894s] #  Metal5 ( 5H)  |      26942|     78|
[02/04 23:50:12    894s] #  Metal6 ( 6V)  |        599|     57|
[02/04 23:50:12    894s] #  Metal7 ( 7H)  |         22|     56|
[02/04 23:50:12    894s] #  Metal8 ( 8V)  |       1064|     40|
[02/04 23:50:12    894s] #  Metal9 ( 9H)  |        111|      1|
[02/04 23:50:12    894s] #  Metal10 (10V) |          0|      0|
[02/04 23:50:12    894s] #  Metal11 (11H) |          0|      0|
[02/04 23:50:12    894s] #----------------+-----------+-------+
[02/04 23:50:12    894s] #  Total         |     905028| 299240|
[02/04 23:50:12    894s] #----------------+-----------+-------+
[02/04 23:50:12    894s] #
[02/04 23:50:12    894s] # Total half perimeter of net bounding box: 879339 um.
[02/04 23:50:12    894s] ### track_assign design signature (10): route=96983304
[02/04 23:50:12    894s] ### track-assign core-engine cpu:00:00:08, real:00:00:08, mem:3.4 GB, peak:3.6 GB
[02/04 23:50:12    894s] ### Time Record (Track Assignment) is uninstalled.
[02/04 23:50:12    894s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3532.32 (MB), peak = 3732.74 (MB)
[02/04 23:50:12    894s] #
[02/04 23:50:12    894s] #number of short segments in preferred routing layers
[02/04 23:50:12    894s] #	Metal8    Metal9    Total 
[02/04 23:50:12    894s] #	12        17        29        
[02/04 23:50:12    894s] #
[02/04 23:50:12    895s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/04 23:50:12    895s] #Cpu time = 00:00:30
[02/04 23:50:12    895s] #Elapsed time = 00:00:30
[02/04 23:50:12    895s] #Increased memory = 158.62 (MB)
[02/04 23:50:12    895s] #Total memory = 3533.59 (MB)
[02/04 23:50:12    895s] #Peak memory = 3732.74 (MB)
[02/04 23:50:12    895s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:50:12    895s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:50:12    895s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:50:12    895s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:50:12    895s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:50:12    895s] ### Time Record (Detail Routing) is installed.
[02/04 23:50:12    895s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:50:12    895s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:50:12    895s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:50:12    895s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:50:12    895s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:50:12    895s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:50:12    895s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:50:12    895s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:50:12    895s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:50:12    895s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:50:12    895s] ### Time Record (Data Preparation) is installed.
[02/04 23:50:12    895s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:50:12    895s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:50:12    895s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:50:12    895s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:50:12    895s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:50:12    895s] ### Time Record (Data Preparation) is uninstalled.
[02/04 23:50:13    895s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/04 23:50:13    895s] #
[02/04 23:50:13    895s] #Start Detail Routing..
[02/04 23:50:13    895s] #start initial detail routing ...
[02/04 23:50:13    895s] ### Design has 0 dirty nets
[02/04 23:52:00   1002s] ### Gcell dirty-map stats: routing = 92.09%, drc-check-only = 0.85%
[02/04 23:52:00   1002s] ### Gcell ext dirty-map stats: fill = 37788[86.10%] (Metal1 = 36111[82.28%], Metal2 = 37293[84.97%], Metal3 = 36559[83.30%], Metal4 = 21365[48.68%], Metal5 = 3146[7.17%], Metal6 = 163[0.37%], Metal7-Metal10 = 204[0.46%]), total gcell = 43890
[02/04 23:52:00   1002s] #   number of violations = 1593
[02/04 23:52:00   1002s] #
[02/04 23:52:00   1002s] #  By Layer and Type:
[02/04 23:52:00   1002s] #
[02/04 23:52:00   1002s] #---------+-------+-------+------+-------+-------+
[02/04 23:52:00   1002s] #  -      | MetSpc| EOLSpc| Short| CutSpc| Totals|
[02/04 23:52:00   1002s] #---------+-------+-------+------+-------+-------+
[02/04 23:52:00   1002s] #  Metal1 |      3|     18|  1560|      2|   1583|
[02/04 23:52:00   1002s] #  Metal2 |      1|      0|     9|      0|     10|
[02/04 23:52:00   1002s] #  Totals |      4|     18|  1569|      2|   1593|
[02/04 23:52:00   1002s] #---------+-------+-------+------+-------+-------+
[02/04 23:52:00   1002s] #
[02/04 23:52:00   1002s] #cpu time = 00:01:47, elapsed time = 00:01:47, memory = 3539.19 (MB), peak = 3732.74 (MB)
[02/04 23:52:00   1002s] #start 1st optimization iteration ...
[02/04 23:52:18   1020s] ### Gcell dirty-map stats: routing = 92.09%, drc-check-only = 0.85%
[02/04 23:52:18   1020s] ### Gcell ext dirty-map stats: fill = 37788[86.10%] (Metal1 = 36112[82.28%], Metal2 = 37294[84.97%], Metal3 = 36573[83.33%], Metal4 = 21389[48.73%], Metal5 = 3150[7.18%], Metal6 = 163[0.37%], Metal7-Metal10 = 204[0.46%]), total gcell = 43890
[02/04 23:52:18   1020s] #   number of violations = 38
[02/04 23:52:18   1020s] #
[02/04 23:52:18   1020s] #  By Layer and Type:
[02/04 23:52:18   1020s] #
[02/04 23:52:18   1020s] #---------+-------+-------+------+-----+-------+
[02/04 23:52:18   1020s] #  -      | MetSpc| EOLSpc| Short| Loop| Totals|
[02/04 23:52:18   1020s] #---------+-------+-------+------+-----+-------+
[02/04 23:52:18   1020s] #  Metal1 |      8|      0|    19|    1|     28|
[02/04 23:52:18   1020s] #  Metal2 |      6|      2|     0|    2|     10|
[02/04 23:52:18   1020s] #  Totals |     14|      2|    19|    3|     38|
[02/04 23:52:18   1020s] #---------+-------+-------+------+-----+-------+
[02/04 23:52:18   1020s] #
[02/04 23:52:18   1020s] #    number of process antenna violations = 12
[02/04 23:52:18   1020s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3606.66 (MB), peak = 3832.08 (MB)
[02/04 23:52:19   1021s] #Complete Detail Routing.
[02/04 23:52:19   1021s] #
[02/04 23:52:19   1021s] #  Routing Statistics
[02/04 23:52:19   1021s] #
[02/04 23:52:19   1021s] #----------------+-----------+-------+
[02/04 23:52:19   1021s] #  Layer         | Length(um)|   Vias|
[02/04 23:52:19   1021s] #----------------+-----------+-------+
[02/04 23:52:19   1021s] #  Poly ( 0H)    |          0|      0|
[02/04 23:52:19   1021s] #  Metal1 ( 1H)  |      32166| 189433|
[02/04 23:52:19   1021s] #  Metal2 ( 2V)  |     337503| 122494|
[02/04 23:52:19   1021s] #  Metal3 ( 3H)  |     349315|  13085|
[02/04 23:52:19   1021s] #  Metal4 ( 4V)  |     229332|   1119|
[02/04 23:52:19   1021s] #  Metal5 ( 5H)  |      27652|     59|
[02/04 23:52:19   1021s] #  Metal6 ( 6V)  |        614|     38|
[02/04 23:52:19   1021s] #  Metal7 ( 7H)  |         30|     37|
[02/04 23:52:19   1021s] #  Metal8 ( 8V)  |        986|     12|
[02/04 23:52:19   1021s] #  Metal9 ( 9H)  |         69|      1|
[02/04 23:52:19   1021s] #  Metal10 (10V) |          0|      0|
[02/04 23:52:19   1021s] #  Metal11 (11H) |          0|      0|
[02/04 23:52:19   1021s] #----------------+-----------+-------+
[02/04 23:52:19   1021s] #  Total         |     977669| 326278|
[02/04 23:52:19   1021s] #----------------+-----------+-------+
[02/04 23:52:19   1021s] #
[02/04 23:52:19   1021s] # Total half perimeter of net bounding box: 879339 um.
[02/04 23:52:19   1021s] #Total number of DRC violations = 38
[02/04 23:52:19   1021s] ### Time Record (Detail Routing) is uninstalled.
[02/04 23:52:19   1021s] #Cpu time = 00:02:06
[02/04 23:52:19   1021s] #Elapsed time = 00:02:07
[02/04 23:52:19   1021s] #Increased memory = 67.04 (MB)
[02/04 23:52:19   1021s] #Total memory = 3600.63 (MB)
[02/04 23:52:19   1021s] #Peak memory = 3832.08 (MB)
[02/04 23:52:19   1021s] ### Time Record (Antenna Fixing) is installed.
[02/04 23:52:19   1021s] #
[02/04 23:52:19   1021s] #start routing for process antenna violation fix ...
[02/04 23:52:19   1021s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:52:19   1021s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:52:19   1021s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:52:19   1021s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:52:19   1021s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:52:19   1021s] ### Time Record (Data Preparation) is installed.
[02/04 23:52:19   1021s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[02/04 23:52:19   1021s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:52:19   1021s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:52:19   1021s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:52:19   1021s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:52:19   1021s] ### Time Record (Data Preparation) is uninstalled.
[02/04 23:52:19   1021s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/04 23:52:19   1021s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[02/04 23:52:19   1021s] #To increase the message display limit, refer to the product command reference manual.
[02/04 23:52:20   1022s] #- start antenna fix number of process antenna vio = 6.
[02/04 23:52:20   1022s] #- start antenna fix number of net violated process antenna rule = 6.
[02/04 23:52:26   1028s] #
[02/04 23:52:26   1028s] #  By Layer and Type:
[02/04 23:52:26   1028s] #
[02/04 23:52:26   1028s] #---------+-------+-------+------+-----+-------+
[02/04 23:52:26   1028s] #  -      | MetSpc| EOLSpc| Short| Loop| Totals|
[02/04 23:52:26   1028s] #---------+-------+-------+------+-----+-------+
[02/04 23:52:26   1028s] #  Metal1 |      8|      0|    19|    1|     28|
[02/04 23:52:26   1028s] #  Metal2 |      6|      2|     0|    2|     10|
[02/04 23:52:26   1028s] #  Totals |     14|      2|    19|    3|     38|
[02/04 23:52:26   1028s] #---------+-------+-------+------+-----+-------+
[02/04 23:52:26   1028s] #
[02/04 23:52:26   1028s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3618.03 (MB), peak = 3832.08 (MB)
[02/04 23:52:26   1028s] #
[02/04 23:52:26   1028s] #
[02/04 23:52:26   1028s] #  Routing Statistics
[02/04 23:52:26   1028s] #
[02/04 23:52:26   1028s] #----------------+-----------+-------+
[02/04 23:52:26   1028s] #  Layer         | Length(um)|   Vias|
[02/04 23:52:26   1028s] #----------------+-----------+-------+
[02/04 23:52:26   1028s] #  Poly ( 0H)    |          0|      0|
[02/04 23:52:26   1028s] #  Metal1 ( 1H)  |      32166| 189433|
[02/04 23:52:26   1028s] #  Metal2 ( 2V)  |     337503| 122494|
[02/04 23:52:26   1028s] #  Metal3 ( 3H)  |     349283|  13097|
[02/04 23:52:26   1028s] #  Metal4 ( 4V)  |     229332|   1131|
[02/04 23:52:26   1028s] #  Metal5 ( 5H)  |      27684|     59|
[02/04 23:52:26   1028s] #  Metal6 ( 6V)  |        614|     38|
[02/04 23:52:26   1028s] #  Metal7 ( 7H)  |         30|     37|
[02/04 23:52:26   1028s] #  Metal8 ( 8V)  |        986|     12|
[02/04 23:52:26   1028s] #  Metal9 ( 9H)  |         69|      1|
[02/04 23:52:26   1028s] #  Metal10 (10V) |          0|      0|
[02/04 23:52:26   1028s] #  Metal11 (11H) |          0|      0|
[02/04 23:52:26   1028s] #----------------+-----------+-------+
[02/04 23:52:26   1028s] #  Total         |     977669| 326302|
[02/04 23:52:26   1028s] #----------------+-----------+-------+
[02/04 23:52:26   1028s] #
[02/04 23:52:26   1028s] # Total half perimeter of net bounding box: 879339 um.
[02/04 23:52:26   1028s] #Total number of DRC violations = 38
[02/04 23:52:26   1028s] #Total number of process antenna violations = 0
[02/04 23:52:26   1028s] #Total number of net violated process antenna rule = 0
[02/04 23:52:26   1028s] #
[02/04 23:52:30   1033s] #
[02/04 23:52:31   1033s] #
[02/04 23:52:31   1033s] #  Routing Statistics
[02/04 23:52:31   1033s] #
[02/04 23:52:31   1033s] #----------------+-----------+-------+
[02/04 23:52:31   1033s] #  Layer         | Length(um)|   Vias|
[02/04 23:52:31   1033s] #----------------+-----------+-------+
[02/04 23:52:31   1033s] #  Poly ( 0H)    |          0|      0|
[02/04 23:52:31   1033s] #  Metal1 ( 1H)  |      32166| 189433|
[02/04 23:52:31   1033s] #  Metal2 ( 2V)  |     337503| 122494|
[02/04 23:52:31   1033s] #  Metal3 ( 3H)  |     349283|  13097|
[02/04 23:52:31   1033s] #  Metal4 ( 4V)  |     229332|   1131|
[02/04 23:52:31   1033s] #  Metal5 ( 5H)  |      27684|     59|
[02/04 23:52:31   1033s] #  Metal6 ( 6V)  |        614|     38|
[02/04 23:52:31   1033s] #  Metal7 ( 7H)  |         30|     37|
[02/04 23:52:31   1033s] #  Metal8 ( 8V)  |        986|     12|
[02/04 23:52:31   1033s] #  Metal9 ( 9H)  |         69|      1|
[02/04 23:52:31   1033s] #  Metal10 (10V) |          0|      0|
[02/04 23:52:31   1033s] #  Metal11 (11H) |          0|      0|
[02/04 23:52:31   1033s] #----------------+-----------+-------+
[02/04 23:52:31   1033s] #  Total         |     977669| 326302|
[02/04 23:52:31   1033s] #----------------+-----------+-------+
[02/04 23:52:31   1033s] #
[02/04 23:52:31   1033s] # Total half perimeter of net bounding box: 879339 um.
[02/04 23:52:31   1033s] #Total number of DRC violations = 38
[02/04 23:52:31   1033s] #Total number of process antenna violations = 0
[02/04 23:52:31   1033s] #Total number of net violated process antenna rule = 0
[02/04 23:52:31   1033s] #
[02/04 23:52:31   1033s] ### Gcell dirty-map stats: routing = 92.09%, drc-check-only = 0.85%
[02/04 23:52:31   1033s] ### Gcell ext dirty-map stats: fill = 37788[86.10%] (Metal1 = 36112[82.28%], Metal2 = 37294[84.97%], Metal3 = 36573[83.33%], Metal4 = 21393[48.74%], Metal5 = 3160[7.20%], Metal6 = 163[0.37%], Metal7-Metal10 = 204[0.46%]), total gcell = 43890
[02/04 23:52:31   1033s] ### Time Record (Antenna Fixing) is uninstalled.
[02/04 23:52:31   1033s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:52:31   1033s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:52:31   1033s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:52:31   1033s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:52:31   1033s] ### Time Record (Data Preparation) is installed.
[02/04 23:52:31   1033s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:52:31   1033s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:52:31   1033s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:52:31   1033s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:52:31   1033s] ### Time Record (Data Preparation) is uninstalled.
[02/04 23:52:31   1033s] ### Time Record (Post Route Wire Spreading) is installed.
[02/04 23:52:31   1033s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/04 23:52:31   1033s] #
[02/04 23:52:31   1033s] #Start Post Route wire spreading..
[02/04 23:52:31   1033s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:52:31   1033s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:52:31   1033s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:52:31   1033s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:52:31   1033s] ### Time Record (Data Preparation) is installed.
[02/04 23:52:31   1033s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:52:31   1033s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:52:31   1033s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:52:31   1033s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:52:31   1033s] ### Time Record (Data Preparation) is uninstalled.
[02/04 23:52:31   1033s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/04 23:52:31   1033s] #
[02/04 23:52:31   1033s] #Start DRC checking..
[02/04 23:52:42   1044s] #   number of violations = 38
[02/04 23:52:42   1044s] #
[02/04 23:52:42   1044s] #  By Layer and Type:
[02/04 23:52:42   1044s] #
[02/04 23:52:42   1044s] #---------+-------+-------+------+-----+-------+
[02/04 23:52:42   1044s] #  -      | MetSpc| EOLSpc| Short| Loop| Totals|
[02/04 23:52:42   1044s] #---------+-------+-------+------+-----+-------+
[02/04 23:52:42   1044s] #  Metal1 |      8|      0|    19|    1|     28|
[02/04 23:52:42   1044s] #  Metal2 |      5|      3|     0|    2|     10|
[02/04 23:52:42   1044s] #  Totals |     13|      3|    19|    3|     38|
[02/04 23:52:42   1044s] #---------+-------+-------+------+-----+-------+
[02/04 23:52:42   1044s] #
[02/04 23:52:42   1044s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3617.64 (MB), peak = 3832.08 (MB)
[02/04 23:52:42   1044s] #CELL_VIEW CONV_ACC,init has 38 DRC violations
[02/04 23:52:42   1044s] #Total number of DRC violations = 38
[02/04 23:52:42   1044s] #Total number of process antenna violations = 0
[02/04 23:52:42   1044s] #Total number of net violated process antenna rule = 0
[02/04 23:52:42   1044s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[02/04 23:52:42   1044s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[02/04 23:52:42   1044s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[02/04 23:52:42   1044s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[02/04 23:52:42   1044s] #WARNING (EMS-27) Message (NRIF-79) has exceeded the current message display limit of 20.
[02/04 23:52:42   1044s] #To increase the message display limit, refer to the product command reference manual.
[02/04 23:52:42   1044s] #WARNING (EMS-27) Message (NRIF-67) has exceeded the current message display limit of 20.
[02/04 23:52:42   1044s] #To increase the message display limit, refer to the product command reference manual.
[02/04 23:52:42   1044s] #WARNING (EMS-27) Message (NRIF-68) has exceeded the current message display limit of 20.
[02/04 23:52:42   1044s] #To increase the message display limit, refer to the product command reference manual.
[02/04 23:52:42   1044s] #WARNING (EMS-27) Message (NRDR-157) has exceeded the current message display limit of 20.
[02/04 23:52:42   1044s] #To increase the message display limit, refer to the product command reference manual.
[02/04 23:52:42   1044s] ### Time Record (Data Preparation) is installed.
[02/04 23:52:42   1044s] ### Time Record (Data Preparation) is uninstalled.
[02/04 23:52:42   1044s] #
[02/04 23:52:42   1044s] #Start data preparation for wire spreading...
[02/04 23:52:42   1044s] #
[02/04 23:52:42   1044s] #Data preparation is done on Tue Feb  4 23:52:42 2025
[02/04 23:52:42   1044s] #
[02/04 23:52:42   1044s] ### track-assign engine-init starts on Tue Feb  4 23:52:42 2025 with memory = 3617.64 (MB), peak = 3832.08 (MB)
[02/04 23:52:42   1044s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:3.7 GB
[02/04 23:52:42   1044s] #
[02/04 23:52:42   1044s] #Start Post Route Wire Spread.
[02/04 23:52:45   1047s] #Done with 18782 horizontal wires in 13 hboxes and 14745 vertical wires in 13 hboxes.
[02/04 23:52:45   1047s] #Complete Post Route Wire Spread.
[02/04 23:52:45   1047s] #
[02/04 23:52:45   1047s] #
[02/04 23:52:45   1047s] #  Routing Statistics
[02/04 23:52:45   1047s] #
[02/04 23:52:45   1047s] #----------------+-----------+-------+
[02/04 23:52:45   1047s] #  Layer         | Length(um)|   Vias|
[02/04 23:52:45   1047s] #----------------+-----------+-------+
[02/04 23:52:45   1047s] #  Poly ( 0H)    |          0|      0|
[02/04 23:52:45   1047s] #  Metal1 ( 1H)  |      32514| 189433|
[02/04 23:52:45   1047s] #  Metal2 ( 2V)  |     342134| 122494|
[02/04 23:52:45   1047s] #  Metal3 ( 3H)  |     357226|  13097|
[02/04 23:52:45   1047s] #  Metal4 ( 4V)  |     230928|   1131|
[02/04 23:52:45   1047s] #  Metal5 ( 5H)  |      27731|     59|
[02/04 23:52:45   1047s] #  Metal6 ( 6V)  |        614|     38|
[02/04 23:52:45   1047s] #  Metal7 ( 7H)  |         30|     37|
[02/04 23:52:45   1047s] #  Metal8 ( 8V)  |        986|     12|
[02/04 23:52:45   1047s] #  Metal9 ( 9H)  |         69|      1|
[02/04 23:52:45   1047s] #  Metal10 (10V) |          0|      0|
[02/04 23:52:45   1047s] #  Metal11 (11H) |          0|      0|
[02/04 23:52:45   1047s] #----------------+-----------+-------+
[02/04 23:52:45   1047s] #  Total         |     992231| 326302|
[02/04 23:52:45   1047s] #----------------+-----------+-------+
[02/04 23:52:45   1047s] #
[02/04 23:52:45   1047s] # Total half perimeter of net bounding box: 879339 um.
[02/04 23:52:45   1047s] ### Time Record (Data Preparation) is installed.
[02/04 23:52:45   1047s] ### Time Record (Data Preparation) is uninstalled.
[02/04 23:52:46   1048s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/04 23:52:46   1048s] #
[02/04 23:52:46   1048s] #Start DRC checking..
[02/04 23:52:57   1059s] #   number of violations = 34
[02/04 23:52:57   1059s] #
[02/04 23:52:57   1059s] #  By Layer and Type:
[02/04 23:52:57   1059s] #
[02/04 23:52:57   1059s] #---------+-------+-------+------+-----+-------+
[02/04 23:52:57   1059s] #  -      | MetSpc| EOLSpc| Short| Loop| Totals|
[02/04 23:52:57   1059s] #---------+-------+-------+------+-----+-------+
[02/04 23:52:57   1059s] #  Metal1 |      8|      0|    19|    1|     28|
[02/04 23:52:57   1059s] #  Metal2 |      3|      1|     0|    2|      6|
[02/04 23:52:57   1059s] #  Totals |     11|      1|    19|    3|     34|
[02/04 23:52:57   1059s] #---------+-------+-------+------+-----+-------+
[02/04 23:52:57   1059s] #
[02/04 23:52:57   1059s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3620.51 (MB), peak = 3832.08 (MB)
[02/04 23:52:57   1059s] #CELL_VIEW CONV_ACC,init has 34 DRC violations
[02/04 23:52:57   1059s] #Total number of DRC violations = 34
[02/04 23:52:57   1059s] #Total number of process antenna violations = 0
[02/04 23:52:57   1059s] #Total number of net violated process antenna rule = 0
[02/04 23:53:02   1064s] #   number of violations = 34
[02/04 23:53:02   1064s] #
[02/04 23:53:02   1064s] #  By Layer and Type:
[02/04 23:53:02   1064s] #
[02/04 23:53:02   1064s] #---------+-------+-------+------+-----+-------+
[02/04 23:53:02   1064s] #  -      | MetSpc| EOLSpc| Short| Loop| Totals|
[02/04 23:53:02   1064s] #---------+-------+-------+------+-----+-------+
[02/04 23:53:02   1064s] #  Metal1 |      8|      0|    19|    1|     28|
[02/04 23:53:02   1064s] #  Metal2 |      3|      1|     0|    2|      6|
[02/04 23:53:02   1064s] #  Totals |     11|      1|    19|    3|     34|
[02/04 23:53:02   1064s] #---------+-------+-------+------+-----+-------+
[02/04 23:53:02   1064s] #
[02/04 23:53:02   1064s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 3623.62 (MB), peak = 3832.08 (MB)
[02/04 23:53:02   1064s] #CELL_VIEW CONV_ACC,init has 34 DRC violations
[02/04 23:53:02   1064s] #Total number of DRC violations = 34
[02/04 23:53:02   1064s] #Total number of process antenna violations = 0
[02/04 23:53:02   1064s] #Total number of net violated process antenna rule = 0
[02/04 23:53:02   1064s] #Post Route wire spread is done.
[02/04 23:53:02   1064s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/04 23:53:02   1064s] #
[02/04 23:53:02   1064s] #  Routing Statistics
[02/04 23:53:02   1064s] #
[02/04 23:53:02   1064s] #----------------+-----------+-------+
[02/04 23:53:02   1064s] #  Layer         | Length(um)|   Vias|
[02/04 23:53:02   1064s] #----------------+-----------+-------+
[02/04 23:53:02   1064s] #  Poly ( 0H)    |          0|      0|
[02/04 23:53:02   1064s] #  Metal1 ( 1H)  |      32514| 189433|
[02/04 23:53:02   1064s] #  Metal2 ( 2V)  |     342134| 122494|
[02/04 23:53:02   1064s] #  Metal3 ( 3H)  |     357226|  13097|
[02/04 23:53:02   1064s] #  Metal4 ( 4V)  |     230928|   1131|
[02/04 23:53:02   1064s] #  Metal5 ( 5H)  |      27731|     59|
[02/04 23:53:02   1064s] #  Metal6 ( 6V)  |        614|     38|
[02/04 23:53:02   1064s] #  Metal7 ( 7H)  |         30|     37|
[02/04 23:53:02   1064s] #  Metal8 ( 8V)  |        986|     12|
[02/04 23:53:02   1064s] #  Metal9 ( 9H)  |         69|      1|
[02/04 23:53:02   1064s] #  Metal10 (10V) |          0|      0|
[02/04 23:53:02   1064s] #  Metal11 (11H) |          0|      0|
[02/04 23:53:02   1064s] #----------------+-----------+-------+
[02/04 23:53:02   1064s] #  Total         |     992231| 326302|
[02/04 23:53:02   1064s] #----------------+-----------+-------+
[02/04 23:53:02   1064s] #
[02/04 23:53:02   1064s] # Total half perimeter of net bounding box: 879339 um.
[02/04 23:53:02   1064s] #detailRoute Statistics:
[02/04 23:53:02   1064s] #Cpu time = 00:02:50
[02/04 23:53:02   1064s] #Elapsed time = 00:02:50
[02/04 23:53:02   1064s] #Increased memory = 90.03 (MB)
[02/04 23:53:02   1064s] #Total memory = 3623.62 (MB)
[02/04 23:53:02   1064s] #Peak memory = 3832.08 (MB)
[02/04 23:53:02   1064s] ### global_detail_route design signature (53): route=1643948072 flt_obj=0 vio=1189295854 shield_wire=1
[02/04 23:53:02   1064s] ### Time Record (DB Export) is installed.
[02/04 23:53:03   1065s] ### export design design signature (54): route=1643948072 fixed_route=1334576963 flt_obj=0 vio=1189295854 swire=282492057 shield_wire=1 net_attr=1086561375 dirty_area=0 del_dirty_area=0 cell=2089523314 placement=1434539410 pin_access=1740148823 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=1334576963 sns=1334576963 ppa_info=1849423427
[02/04 23:53:03   1065s] ### Time Record (DB Export) is uninstalled.
[02/04 23:53:03   1065s] ### Time Record (Post Callback) is installed.
[02/04 23:53:03   1065s] ### Time Record (Post Callback) is uninstalled.
[02/04 23:53:03   1065s] #
[02/04 23:53:03   1065s] #globalDetailRoute statistics:
[02/04 23:53:03   1065s] #Cpu time = 00:03:32
[02/04 23:53:03   1065s] #Elapsed time = 00:03:32
[02/04 23:53:03   1065s] #Increased memory = 197.70 (MB)
[02/04 23:53:03   1065s] #Total memory = 3600.49 (MB)
[02/04 23:53:03   1065s] #Peak memory = 3832.08 (MB)
[02/04 23:53:03   1065s] #Number of warnings = 108
[02/04 23:53:03   1065s] #Total number of warnings = 121
[02/04 23:53:03   1065s] #Number of fails = 0
[02/04 23:53:03   1065s] #Total number of fails = 0
[02/04 23:53:03   1065s] #Complete globalDetailRoute on Tue Feb  4 23:53:03 2025
[02/04 23:53:03   1065s] #
[02/04 23:53:03   1066s] ### import design signature (55): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1740148823 inst_pattern=1 inst_orient=1 via=610195162 routing_via=1945981972 timing=1 sns=1 ppa_info=1
[02/04 23:53:03   1066s] ### Time Record (globalDetailRoute) is uninstalled.
[02/04 23:53:04   1066s] #Default setup view is reset to Setup.
[02/04 23:53:04   1066s] #Default setup view is reset to Setup.
[02/04 23:53:04   1066s] AAE_INFO: Post Route call back at the end of routeDesign
[02/04 23:53:04   1066s] #routeDesign: cpu time = 00:03:32, elapsed time = 00:03:33, memory = 3544.19 (MB), peak = 3832.08 (MB)
[02/04 23:53:04   1066s] ### Time Record (routeDesign) is uninstalled.
[02/04 23:53:04   1066s] #
[02/04 23:53:04   1066s] #  Scalability Statistics
[02/04 23:53:04   1066s] #
[02/04 23:53:04   1066s] #----------------------------+---------+-------------+------------+
[02/04 23:53:04   1066s] #  routeDesign               | cpu time| elapsed time| scalability|
[02/04 23:53:04   1066s] #----------------------------+---------+-------------+------------+
[02/04 23:53:04   1066s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[02/04 23:53:04   1066s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[02/04 23:53:04   1066s] #  Timing Data Generation    | 00:00:10|     00:00:10|         1.0|
[02/04 23:53:04   1066s] #  DB Import                 | 00:00:01|     00:00:01|         1.0|
[02/04 23:53:04   1066s] #  DB Export                 | 00:00:01|     00:00:01|         1.0|
[02/04 23:53:04   1066s] #  Cell Pin Access           | 00:00:08|     00:00:08|         1.0|
[02/04 23:53:04   1066s] #  Data Preparation          | 00:00:03|     00:00:03|         1.0|
[02/04 23:53:04   1066s] #  Global Routing            | 00:00:10|     00:00:10|         1.0|
[02/04 23:53:04   1066s] #  Track Assignment          | 00:00:08|     00:00:08|         1.0|
[02/04 23:53:04   1066s] #  Detail Routing            | 00:02:06|     00:02:06|         1.0|
[02/04 23:53:04   1066s] #  Antenna Fixing            | 00:00:12|     00:00:12|         1.0|
[02/04 23:53:04   1066s] #  Post Route Wire Spreading | 00:00:31|     00:00:31|         1.0|
[02/04 23:53:04   1066s] #  Entire Command            | 00:03:32|     00:03:33|         1.0|
[02/04 23:53:04   1066s] #----------------------------+---------+-------------+------------+
[02/04 23:53:04   1066s] #
[02/04 23:53:04   1066s] 
[02/04 23:53:04   1066s] *** Summary of all messages that are not suppressed in this session:
[02/04 23:53:04   1066s] Severity  ID               Count  Summary                                  
[02/04 23:53:04   1066s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[02/04 23:53:04   1066s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[02/04 23:53:04   1066s] ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
[02/04 23:53:04   1066s] WARNING   NRDB-2005            2  %s %s has special wires but no definitio...
[02/04 23:53:04   1066s] WARNING   NRDR-157            25  In option '%s %s', %s is invalid and wil...
[02/04 23:53:04   1066s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[02/04 23:53:04   1066s] WARNING   NRIF-67             25  In option '%s %s', %s is an unknown type...
[02/04 23:53:04   1066s] WARNING   NRIF-68             25  Option '%s %s' did not specify a correct...
[02/04 23:53:04   1066s] WARNING   NRIF-79             25  Wrong option value for %s <%s>, reset to...
[02/04 23:53:04   1066s] WARNING   NRIF-95             31  Option setNanoRouteMode -routeTopRouting...
[02/04 23:53:04   1066s] *** Message Summary: 136 warning(s), 1 error(s)
[02/04 23:53:04   1066s] 
[02/04 23:53:27   1066s] <CMD> is_innovus_plus
[02/04 23:53:43   1067s] <CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
[02/04 23:54:00   1067s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/04 23:54:00   1067s] <CMD> timeDesign -timingDebugReport -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_ACC_postRoute -outDir timingReports
[02/04 23:54:00   1067s] Switching SI Aware to true by default in postroute mode   
[02/04 23:54:00   1067s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[02/04 23:54:00   1067s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/04 23:54:00   1067s] *** timeDesign #5 [begin] () : totSession cpu/real = 0:17:47.4/0:41:30.7 (0.4), mem = 3872.7M
[02/04 23:54:00   1067s] Info: 1 threads available for lower-level modules during optimization.
[02/04 23:54:00   1067s]  Reset EOS DB
[02/04 23:54:00   1067s] Ignoring AAE DB Resetting ...
[02/04 23:54:00   1067s] Extraction called for design 'CONV_ACC' of instances=61672 and nets=55698 using extraction engine 'postRoute' at effort level 'low' .
[02/04 23:54:00   1067s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/04 23:54:00   1067s] Type 'man IMPEXT-3530' for more detail.
[02/04 23:54:00   1067s] PostRoute (effortLevel low) RC Extraction called for design CONV_ACC.
[02/04 23:54:00   1067s] RC Extraction called in multi-corner(1) mode.
[02/04 23:54:00   1067s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/04 23:54:00   1067s] Type 'man IMPEXT-6197' for more detail.
[02/04 23:54:00   1067s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/04 23:54:00   1067s] * Layer Id             : 1 - M1
[02/04 23:54:00   1067s]       Thickness        : 0.15
[02/04 23:54:00   1067s]       Min Width        : 0.06
[02/04 23:54:00   1067s]       Layer Dielectric : 4.1
[02/04 23:54:00   1067s] * Layer Id             : 2 - M2
[02/04 23:54:00   1067s]       Thickness        : 0.18
[02/04 23:54:00   1067s]       Min Width        : 0.08
[02/04 23:54:00   1067s]       Layer Dielectric : 4.1
[02/04 23:54:00   1067s] * Layer Id             : 3 - M3
[02/04 23:54:00   1067s]       Thickness        : 0.18
[02/04 23:54:00   1067s]       Min Width        : 0.08
[02/04 23:54:00   1067s]       Layer Dielectric : 4.1
[02/04 23:54:00   1067s] * Layer Id             : 4 - M4
[02/04 23:54:00   1067s]       Thickness        : 0.18
[02/04 23:54:00   1067s]       Min Width        : 0.08
[02/04 23:54:00   1067s]       Layer Dielectric : 4.1
[02/04 23:54:00   1067s] * Layer Id             : 5 - M5
[02/04 23:54:00   1067s]       Thickness        : 0.18
[02/04 23:54:00   1067s]       Min Width        : 0.08
[02/04 23:54:00   1067s]       Layer Dielectric : 4.1
[02/04 23:54:00   1067s] * Layer Id             : 6 - M6
[02/04 23:54:00   1067s]       Thickness        : 0.18
[02/04 23:54:00   1067s]       Min Width        : 0.08
[02/04 23:54:00   1067s]       Layer Dielectric : 4.1
[02/04 23:54:00   1067s] * Layer Id             : 7 - M7
[02/04 23:54:00   1067s]       Thickness        : 0.18
[02/04 23:54:00   1067s]       Min Width        : 0.08
[02/04 23:54:00   1067s]       Layer Dielectric : 4.1
[02/04 23:54:00   1067s] * Layer Id             : 8 - M8
[02/04 23:54:00   1067s]       Thickness        : 0.18
[02/04 23:54:00   1067s]       Min Width        : 0.08
[02/04 23:54:00   1067s]       Layer Dielectric : 4.1
[02/04 23:54:00   1067s] * Layer Id             : 9 - M9
[02/04 23:54:00   1067s]       Thickness        : 1
[02/04 23:54:00   1067s]       Min Width        : 0.08
[02/04 23:54:00   1067s]       Layer Dielectric : 4.1
[02/04 23:54:00   1067s] * Layer Id             : 10 - M10
[02/04 23:54:00   1067s]       Thickness        : 1
[02/04 23:54:00   1067s]       Min Width        : 0.22
[02/04 23:54:00   1067s]       Layer Dielectric : 4.1
[02/04 23:54:00   1067s] * Layer Id             : 11 - M11
[02/04 23:54:00   1067s]       Thickness        : 1
[02/04 23:54:00   1067s]       Min Width        : 0.22
[02/04 23:54:00   1067s]       Layer Dielectric : 4.1
[02/04 23:54:00   1067s] extractDetailRC Option : -outfile /home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d  -basic
[02/04 23:54:00   1067s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[02/04 23:54:00   1067s]       RC Corner Indexes            0   
[02/04 23:54:00   1067s] Capacitance Scaling Factor   : 1.00000 
[02/04 23:54:00   1067s] Coupling Cap. Scaling Factor : 1.00000 
[02/04 23:54:00   1067s] Resistance Scaling Factor    : 1.00000 
[02/04 23:54:00   1067s] Clock Cap. Scaling Factor    : 1.00000 
[02/04 23:54:00   1067s] Clock Res. Scaling Factor    : 1.00000 
[02/04 23:54:00   1067s] Shrink Factor                : 1.00000
[02/04 23:54:01   1067s] eee: RC Grid memory freed = 171072 (36 X 36 X 11 X 12b)
[02/04 23:54:01   1067s] eee: RC Grid memory allocated = 171072 (36 X 36 X 11 X 12b)
[02/04 23:54:01   1068s] eee: pegSigSF=1.070000
[02/04 23:54:01   1068s] Initializing multi-corner resistance tables ...
[02/04 23:54:01   1068s] eee: Grid unit RC data computation started
[02/04 23:54:01   1068s] eee: Grid unit RC data computation completed
[02/04 23:54:01   1068s] eee: l=1 avDens=0.123762 usedTrk=12920.726527 availTrk=104400.000000 sigTrk=12920.726527
[02/04 23:54:01   1068s] eee: l=2 avDens=0.213153 usedTrk=20010.627999 availTrk=93879.000000 sigTrk=20010.627999
[02/04 23:54:01   1068s] eee: l=3 avDens=0.211411 usedTrk=20891.640863 availTrk=98820.000000 sigTrk=20891.640863
[02/04 23:54:01   1068s] eee: l=4 avDens=0.152476 usedTrk=13506.015353 availTrk=88578.000000 sigTrk=13506.015353
[02/04 23:54:01   1068s] eee: l=5 avDens=0.040228 usedTrk=1622.004647 availTrk=40320.000000 sigTrk=1622.004647
[02/04 23:54:01   1068s] eee: l=6 avDens=0.012685 usedTrk=36.875117 availTrk=2907.000000 sigTrk=36.875117
[02/04 23:54:01   1068s] eee: l=7 avDens=0.001281 usedTrk=1.728947 availTrk=1350.000000 sigTrk=1.728947
[02/04 23:54:01   1068s] eee: l=8 avDens=0.010502 usedTrk=58.362544 availTrk=5557.500000 sigTrk=58.362544
[02/04 23:54:01   1068s] eee: l=9 avDens=0.004509 usedTrk=4.058304 availTrk=900.000000 sigTrk=4.058304
[02/04 23:54:01   1068s] eee: l=10 avDens=0.050939 usedTrk=914.617195 availTrk=17955.000000 sigTrk=914.617195
[02/04 23:54:01   1068s] eee: l=11 avDens=0.051180 usedTrk=902.819153 availTrk=17640.000000 sigTrk=902.819153
[02/04 23:54:01   1068s] eee: LAM-FP: thresh=1 ; dimX=3145.263158 ; dimY=3128.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[02/04 23:54:01   1068s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.278463 uaWl=0.998841 uaWlH=0.259400 aWlH=0.001000 lMod=0 pMax=0.821800 pMod=82 pModAss=50 wcR=0.772700 crit=0.001294 siPrev=0 newSi=0.001600 wHLS=1.933700 viaL=0.000000 shortMod=0.006471 fModUnas=0.000324 fModAs=0.000324 pDens=0.500000 
[02/04 23:54:01   1068s] eee: NetCapCache creation started. (Current Mem: 3872.672M) 
[02/04 23:54:01   1068s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 3872.672M) 
[02/04 23:54:01   1068s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(597.600000, 594.320000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (35 X 35)
[02/04 23:54:01   1068s] eee: Metal Layers Info:
[02/04 23:54:01   1068s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:54:01   1068s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/04 23:54:01   1068s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:54:01   1068s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.000 |   1.23 | H | 0 |  1 |
[02/04 23:54:01   1068s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:54:01   1068s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:54:01   1068s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:54:01   1068s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:54:01   1068s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:54:01   1068s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:54:01   1068s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.000 |   0.27 | V | 0 |  1 |
[02/04 23:54:01   1068s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.000 |   0.27 | H | 0 |  1 |
[02/04 23:54:01   1068s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.000 |   0.10 | V | 0 |  1 |
[02/04 23:54:01   1068s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  0.000 |   0.10 | H | 0 |  1 |
[02/04 23:54:01   1068s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:54:01   1068s] eee: uC/uR for corner default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[02/04 23:54:01   1068s] eee: +-----------------------NDR Info-----------------------+
[02/04 23:54:01   1068s] eee: NDR Count = 2, Fake NDR = 0
[02/04 23:54:01   1068s] eee: +----------------------------------------------------+
[02/04 23:54:01   1068s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[02/04 23:54:01   1068s] eee: +----------------------------------------------------+
[02/04 23:54:01   1068s] eee: +----------------------------------------------------+
[02/04 23:54:01   1068s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[02/04 23:54:01   1068s] eee: +----------------------------------------------------+
[02/04 23:54:01   1068s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3872.7M)
[02/04 23:54:01   1068s] Creating parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d' for storing RC.
[02/04 23:54:01   1068s] Extracted 10.0003% (CPU Time= 0:00:00.8  MEM= 3924.7M)
[02/04 23:54:02   1069s] Extracted 20.0002% (CPU Time= 0:00:01.0  MEM= 3924.7M)
[02/04 23:54:02   1069s] Extracted 30.0003% (CPU Time= 0:00:01.5  MEM= 3924.7M)
[02/04 23:54:02   1069s] Extracted 40.0003% (CPU Time= 0:00:02.0  MEM= 3924.7M)
[02/04 23:54:03   1070s] Extracted 50.0004% (CPU Time= 0:00:02.2  MEM= 3924.7M)
[02/04 23:54:03   1070s] Extracted 60.0003% (CPU Time= 0:00:02.6  MEM= 3928.7M)
[02/04 23:54:04   1071s] Extracted 70.0002% (CPU Time= 0:00:03.5  MEM= 3928.7M)
[02/04 23:54:04   1071s] Extracted 80.0003% (CPU Time= 0:00:03.8  MEM= 3928.7M)
[02/04 23:54:05   1072s] Extracted 90.0003% (CPU Time= 0:00:04.2  MEM= 3928.7M)
[02/04 23:54:06   1072s] Extracted 100% (CPU Time= 0:00:05.0  MEM= 3928.7M)
[02/04 23:54:06   1073s] eee: RC Grid memory freed = 171072 (36 X 36 X 11 X 12b)
[02/04 23:54:06   1073s] Number of Extracted Resistors     : 886465
[02/04 23:54:06   1073s] Number of Extracted Ground Cap.   : 910419
[02/04 23:54:06   1073s] Number of Extracted Coupling Cap. : 1816660
[02/04 23:54:06   1073s] Opening parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d' for reading (mem: 3904.672M)
[02/04 23:54:06   1073s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/04 23:54:06   1073s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3904.7M)
[02/04 23:54:06   1073s] Creating parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb_Filter.rcdb.d' for storing RC.
[02/04 23:54:06   1073s] Closing parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d': 54119 access done (mem: 3908.672M)
[02/04 23:54:06   1073s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3908.672M)
[02/04 23:54:06   1073s] Opening parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d' for reading (mem: 3908.672M)
[02/04 23:54:06   1073s] processing rcdb (/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d) for hinst (top) of cell (CONV_ACC);
[02/04 23:54:06   1073s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=3908.672M)
[02/04 23:54:06   1073s] Closing parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d': 0 access done (mem: 3908.672M)
[02/04 23:54:06   1073s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:06.0  MEM: 3908.672M)
[02/04 23:54:06   1073s] Starting delay calculation for Setup views
[02/04 23:54:06   1073s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/04 23:54:06   1073s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[02/04 23:54:06   1073s] AAE DB initialization (MEM=3608.265625 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/04 23:54:06   1073s] AAE_INFO: resetNetProps viewIdx 0 
[02/04 23:54:06   1073s] Starting SI iteration 1 using Infinite Timing Windows
[02/04 23:54:06   1073s] #################################################################################
[02/04 23:54:06   1073s] # Design Stage: PostRoute
[02/04 23:54:06   1073s] # Design Name: CONV_ACC
[02/04 23:54:06   1073s] # Design Mode: 90nm
[02/04 23:54:06   1073s] # Analysis Mode: MMMC OCV 
[02/04 23:54:06   1073s] # Parasitics Mode: SPEF/RCDB 
[02/04 23:54:06   1073s] # Signoff Settings: SI On 
[02/04 23:54:06   1073s] #################################################################################
[02/04 23:54:07   1074s] AAE_INFO: 1 threads acquired from CTE.
[02/04 23:54:07   1074s] Setting infinite Tws ...
[02/04 23:54:07   1074s] First Iteration Infinite Tw... 
[02/04 23:54:07   1074s] Calculate early delays in OCV mode...
[02/04 23:54:07   1074s] Calculate late delays in OCV mode...
[02/04 23:54:07   1074s] Topological Sorting (REAL = 0:00:00.0, MEM = 4008.9M, InitMEM = 4008.9M)
[02/04 23:54:07   1074s] Start delay calculation (fullDC) (1 T). (MEM=3650.41)
[02/04 23:54:07   1074s] eee: RC Grid memory allocated = 171072 (36 X 36 X 11 X 12b)
[02/04 23:54:07   1074s] eee: pegSigSF=1.070000
[02/04 23:54:07   1074s] Initializing multi-corner resistance tables ...
[02/04 23:54:07   1074s] eee: Grid unit RC data computation started
[02/04 23:54:07   1074s] eee: Grid unit RC data computation completed
[02/04 23:54:07   1074s] eee: l=1 avDens=0.123762 usedTrk=12920.726527 availTrk=104400.000000 sigTrk=12920.726527
[02/04 23:54:07   1074s] eee: l=2 avDens=0.213153 usedTrk=20010.627999 availTrk=93879.000000 sigTrk=20010.627999
[02/04 23:54:07   1074s] eee: l=3 avDens=0.211411 usedTrk=20891.640863 availTrk=98820.000000 sigTrk=20891.640863
[02/04 23:54:07   1074s] eee: l=4 avDens=0.152476 usedTrk=13506.015353 availTrk=88578.000000 sigTrk=13506.015353
[02/04 23:54:07   1074s] eee: l=5 avDens=0.040228 usedTrk=1622.004647 availTrk=40320.000000 sigTrk=1622.004647
[02/04 23:54:07   1074s] eee: l=6 avDens=0.012685 usedTrk=36.875117 availTrk=2907.000000 sigTrk=36.875117
[02/04 23:54:07   1074s] eee: l=7 avDens=0.001281 usedTrk=1.728947 availTrk=1350.000000 sigTrk=1.728947
[02/04 23:54:07   1074s] eee: l=8 avDens=0.010502 usedTrk=58.362544 availTrk=5557.500000 sigTrk=58.362544
[02/04 23:54:07   1074s] eee: l=9 avDens=0.004509 usedTrk=4.058304 availTrk=900.000000 sigTrk=4.058304
[02/04 23:54:07   1074s] eee: l=10 avDens=0.050939 usedTrk=914.617195 availTrk=17955.000000 sigTrk=914.617195
[02/04 23:54:07   1074s] eee: l=11 avDens=0.051180 usedTrk=902.819153 availTrk=17640.000000 sigTrk=902.819153
[02/04 23:54:07   1074s] eee: LAM-FP: thresh=1 ; dimX=3145.263158 ; dimY=3128.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[02/04 23:54:07   1074s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.278463 uaWl=0.998841 uaWlH=0.259400 aWlH=0.001000 lMod=0 pMax=0.821800 pMod=82 pModAss=50 wcR=0.772700 crit=0.001294 siPrev=0 newSi=0.001600 wHLS=1.933700 viaL=0.000000 shortMod=0.006471 fModUnas=0.000324 fModAs=0.000324 pDens=0.500000 
[02/04 23:54:07   1074s] eee: NetCapCache creation started. (Current Mem: 4008.891M) 
[02/04 23:54:07   1074s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4008.891M) 
[02/04 23:54:07   1074s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(597.600000, 594.320000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (35 X 35)
[02/04 23:54:07   1074s] eee: Metal Layers Info:
[02/04 23:54:07   1074s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:54:07   1074s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/04 23:54:07   1074s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:54:07   1074s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.000 |   1.23 | H | 0 |  1 |
[02/04 23:54:07   1074s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:54:07   1074s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:54:07   1074s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:54:07   1074s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:54:07   1074s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:54:07   1074s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:54:07   1074s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.000 |   0.27 | V | 0 |  1 |
[02/04 23:54:07   1074s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.000 |   0.27 | H | 0 |  1 |
[02/04 23:54:07   1074s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.000 |   0.10 | V | 0 |  1 |
[02/04 23:54:07   1074s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  0.000 |   0.10 | H | 0 |  1 |
[02/04 23:54:07   1074s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:54:07   1074s] eee: uC/uR for corner default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[02/04 23:54:07   1074s] eee: +-----------------------NDR Info-----------------------+
[02/04 23:54:07   1074s] eee: NDR Count = 2, Fake NDR = 0
[02/04 23:54:07   1074s] eee: +----------------------------------------------------+
[02/04 23:54:07   1074s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[02/04 23:54:07   1074s] eee: +----------------------------------------------------+
[02/04 23:54:07   1074s] eee: +----------------------------------------------------+
[02/04 23:54:07   1074s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[02/04 23:54:07   1074s] eee: +----------------------------------------------------+
[02/04 23:54:07   1074s] Start AAE Lib Loading. (MEM=3650.417969)
[02/04 23:54:07   1074s] End AAE Lib Loading. (MEM=3657.054688 CPU=0:00:00.0 Real=0:00:00.0)
[02/04 23:54:07   1074s] End AAE Lib Interpolated Model. (MEM=3657.054688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:54:07   1074s] Opening parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d' for reading (mem: 4228.969M)
[02/04 23:54:07   1074s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4237.0M)
[02/04 23:54:13   1080s] Total number of fetched objects 55441
[02/04 23:54:13   1080s] AAE_INFO-618: Total number of nets in the design is 55698,  99.5 percent of the nets selected for SI analysis
[02/04 23:54:13   1080s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/04 23:54:13   1080s] End delay calculation. (MEM=3723.77 CPU=0:00:05.6 REAL=0:00:06.0)
[02/04 23:54:13   1080s] End delay calculation (fullDC). (MEM=3700.04 CPU=0:00:06.3 REAL=0:00:06.0)
[02/04 23:54:13   1080s] Save waveform /home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/.AAE_L7iopi/.AAE_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1/waveform.data...
[02/04 23:54:13   1080s] *** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 4389.7M) ***
[02/04 23:54:14   1081s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3719.3M)
[02/04 23:54:14   1081s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/04 23:54:14   1082s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3719.3M)
[02/04 23:54:14   1082s] Starting SI iteration 2
[02/04 23:54:15   1082s] Calculate early delays in OCV mode...
[02/04 23:54:15   1082s] Calculate late delays in OCV mode...
[02/04 23:54:15   1082s] Start delay calculation (fullDC) (1 T). (MEM=3657.14)
[02/04 23:54:15   1082s] End AAE Lib Interpolated Model. (MEM=3657.144531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:54:17   1084s] Glitch Analysis: View Setup -- Total Number of Nets Skipped = 0. 
[02/04 23:54:17   1084s] Glitch Analysis: View Setup -- Total Number of Nets Analyzed = 55441. 
[02/04 23:54:17   1084s] Total number of fetched objects 55441
[02/04 23:54:17   1084s] AAE_INFO-618: Total number of nets in the design is 55698,  9.7 percent of the nets selected for SI analysis
[02/04 23:54:17   1084s] End delay calculation. (MEM=3700 CPU=0:00:02.4 REAL=0:00:02.0)
[02/04 23:54:17   1084s] End delay calculation (fullDC). (MEM=3700 CPU=0:00:02.5 REAL=0:00:02.0)
[02/04 23:54:17   1084s] *** CDM Built up (cpu=0:00:02.5  real=0:00:02.0  mem= 4241.1M) ***
[02/04 23:54:18   1085s] *** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:12.0 totSessionCpu=0:18:05 mem=4249.1M)
[02/04 23:54:18   1085s] Effort level <high> specified for reg2reg path_group
[02/04 23:54:18   1085s] Cell CONV_ACC LLGs are deleted
[02/04 23:54:18   1085s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:54:18   1085s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:54:18   1085s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4243.1M, EPOCH TIME: 1738693458.533017
[02/04 23:54:18   1085s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:54:18   1085s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:54:18   1085s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4243.1M, EPOCH TIME: 1738693458.533755
[02/04 23:54:18   1085s] Max number of tech site patterns supported in site array is 256.
[02/04 23:54:18   1085s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[02/04 23:54:18   1085s] After signature check, allow fast init is false, keep pre-filter is true.
[02/04 23:54:18   1085s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/04 23:54:18   1085s] SiteArray: non-trimmed site array dimensions = 324 x 2788
[02/04 23:54:18   1085s] SiteArray: use 4,562,944 bytes
[02/04 23:54:18   1085s] SiteArray: current memory after site array memory allocation 4243.1M
[02/04 23:54:18   1085s] SiteArray: FP blocked sites are writable
[02/04 23:54:18   1085s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4243.1M, EPOCH TIME: 1738693458.552374
[02/04 23:54:18   1085s] Process 1215 (called=975 computed=2) wires and vias for routing blockage analysis
[02/04 23:54:18   1085s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:4243.1M, EPOCH TIME: 1738693458.552521
[02/04 23:54:18   1085s] SiteArray: number of non floorplan blocked sites for llg default is 903312
[02/04 23:54:18   1085s] Atter site array init, number of instance map data is 0.
[02/04 23:54:18   1085s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.020, MEM:4243.1M, EPOCH TIME: 1738693458.553693
[02/04 23:54:18   1085s] 
[02/04 23:54:18   1085s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:54:18   1085s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:54:18   1085s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.031, REAL:0.031, MEM:4243.1M, EPOCH TIME: 1738693458.563832
[02/04 23:54:18   1085s] Cell CONV_ACC LLGs are deleted
[02/04 23:54:18   1085s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:54:18   1085s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:54:19   1086s] Generating machine readable timing report  timingReports/CONV_ACC_postRoute.btarpt.gz
[02/04 23:54:19   1086s] ** INFO: Initializing Glitch Interface
[02/04 23:54:20   1087s] ** INFO: Initializing Glitch Interface
[02/04 23:54:20   1087s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 Setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.230  | -0.230  |  0.041  |
|           TNS (ns):| -37.903 | -37.903 |  0.000  |
|    Violating Paths:|  1592   |  1592   |    0    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.396%
------------------------------------------------------------------

[02/04 23:54:20   1087s] Reported timing to dir timingReports
[02/04 23:54:20   1087s] Total CPU time: 20.28 sec
[02/04 23:54:20   1087s] Total Real time: 20.0 sec
[02/04 23:54:20   1087s] Total Memory Usage: 4321.414062 Mbytes
[02/04 23:54:20   1087s] Reset AAE Options
[02/04 23:54:20   1087s] Info: pop threads available for lower-level modules during optimization.
[02/04 23:54:20   1087s] *** timeDesign #5 [finish] () : cpu/real = 0:00:20.3/0:00:20.1 (1.0), totSession cpu/real = 0:18:07.7/0:41:50.8 (0.4), mem = 4321.4M
[02/04 23:54:20   1087s] 
[02/04 23:54:20   1087s] =============================================================================================
[02/04 23:54:20   1087s]  Final TAT Report : timeDesign #5                                               23.13-s082_1
[02/04 23:54:20   1087s] =============================================================================================
[02/04 23:54:20   1087s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:54:20   1087s] ---------------------------------------------------------------------------------------------
[02/04 23:54:20   1087s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:54:20   1087s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.3 % )     0:00:02.1 /  0:00:02.0    0.9
[02/04 23:54:20   1087s] [ DrvReport              ]      1   0:00:01.0  (   5.2 % )     0:00:01.0 /  0:00:00.9    0.9
[02/04 23:54:20   1087s] [ ExtractRC              ]      1   0:00:06.0  (  29.6 % )     0:00:06.0 /  0:00:06.3    1.1
[02/04 23:54:20   1087s] [ UpdateTimingGraph      ]      2   0:00:01.6  (   8.2 % )     0:00:12.1 /  0:00:12.0    1.0
[02/04 23:54:20   1087s] [ FullDelayCalc          ]      2   0:00:09.5  (  47.4 % )     0:00:09.5 /  0:00:09.5    1.0
[02/04 23:54:20   1087s] [ TimingUpdate           ]      2   0:00:00.9  (   4.4 % )     0:00:00.9 /  0:00:00.9    1.0
[02/04 23:54:20   1087s] [ TimingReport           ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:54:20   1087s] [ GenerateReports        ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[02/04 23:54:20   1087s] [ MISC                   ]          0:00:00.5  (   2.3 % )     0:00:00.5 /  0:00:00.4    1.0
[02/04 23:54:20   1087s] ---------------------------------------------------------------------------------------------
[02/04 23:54:20   1087s]  timeDesign #5 TOTAL                0:00:20.1  ( 100.0 % )     0:00:20.1 /  0:00:20.3    1.0
[02/04 23:54:20   1087s] ---------------------------------------------------------------------------------------------
[02/04 23:54:46   1088s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/04 23:54:46   1088s] <CMD> timeDesign -timingDebugReport -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CONV_ACC_postRoute -outDir timingReports
[02/04 23:54:46   1088s] *** timeDesign #6 [begin] () : totSession cpu/real = 0:18:08.3/0:42:16.4 (0.4), mem = 4327.9M
[02/04 23:54:46   1088s] Info: 1 threads available for lower-level modules during optimization.
[02/04 23:54:46   1088s]  Reset EOS DB
[02/04 23:54:46   1088s] Ignoring AAE DB Resetting ...
[02/04 23:54:46   1088s] Closing parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d': 54118 access done (mem: 4327.945M)
[02/04 23:54:46   1088s] Extraction called for design 'CONV_ACC' of instances=61672 and nets=55698 using extraction engine 'postRoute' at effort level 'low' .
[02/04 23:54:46   1088s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/04 23:54:46   1088s] Type 'man IMPEXT-3530' for more detail.
[02/04 23:54:46   1088s] PostRoute (effortLevel low) RC Extraction called for design CONV_ACC.
[02/04 23:54:46   1088s] RC Extraction called in multi-corner(1) mode.
[02/04 23:54:46   1088s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/04 23:54:46   1088s] Type 'man IMPEXT-6197' for more detail.
[02/04 23:54:46   1088s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/04 23:54:46   1088s] * Layer Id             : 1 - M1
[02/04 23:54:46   1088s]       Thickness        : 0.15
[02/04 23:54:46   1088s]       Min Width        : 0.06
[02/04 23:54:46   1088s]       Layer Dielectric : 4.1
[02/04 23:54:46   1088s] * Layer Id             : 2 - M2
[02/04 23:54:46   1088s]       Thickness        : 0.18
[02/04 23:54:46   1088s]       Min Width        : 0.08
[02/04 23:54:46   1088s]       Layer Dielectric : 4.1
[02/04 23:54:46   1088s] * Layer Id             : 3 - M3
[02/04 23:54:46   1088s]       Thickness        : 0.18
[02/04 23:54:46   1088s]       Min Width        : 0.08
[02/04 23:54:46   1088s]       Layer Dielectric : 4.1
[02/04 23:54:46   1088s] * Layer Id             : 4 - M4
[02/04 23:54:46   1088s]       Thickness        : 0.18
[02/04 23:54:46   1088s]       Min Width        : 0.08
[02/04 23:54:46   1088s]       Layer Dielectric : 4.1
[02/04 23:54:46   1088s] * Layer Id             : 5 - M5
[02/04 23:54:46   1088s]       Thickness        : 0.18
[02/04 23:54:46   1088s]       Min Width        : 0.08
[02/04 23:54:46   1088s]       Layer Dielectric : 4.1
[02/04 23:54:46   1088s] * Layer Id             : 6 - M6
[02/04 23:54:46   1088s]       Thickness        : 0.18
[02/04 23:54:46   1088s]       Min Width        : 0.08
[02/04 23:54:46   1088s]       Layer Dielectric : 4.1
[02/04 23:54:46   1088s] * Layer Id             : 7 - M7
[02/04 23:54:46   1088s]       Thickness        : 0.18
[02/04 23:54:46   1088s]       Min Width        : 0.08
[02/04 23:54:46   1088s]       Layer Dielectric : 4.1
[02/04 23:54:46   1088s] * Layer Id             : 8 - M8
[02/04 23:54:46   1088s]       Thickness        : 0.18
[02/04 23:54:46   1088s]       Min Width        : 0.08
[02/04 23:54:46   1088s]       Layer Dielectric : 4.1
[02/04 23:54:46   1088s] * Layer Id             : 9 - M9
[02/04 23:54:46   1088s]       Thickness        : 1
[02/04 23:54:46   1088s]       Min Width        : 0.08
[02/04 23:54:46   1088s]       Layer Dielectric : 4.1
[02/04 23:54:46   1088s] * Layer Id             : 10 - M10
[02/04 23:54:46   1088s]       Thickness        : 1
[02/04 23:54:46   1088s]       Min Width        : 0.22
[02/04 23:54:46   1088s]       Layer Dielectric : 4.1
[02/04 23:54:46   1088s] * Layer Id             : 11 - M11
[02/04 23:54:46   1088s]       Thickness        : 1
[02/04 23:54:46   1088s]       Min Width        : 0.22
[02/04 23:54:46   1088s]       Layer Dielectric : 4.1
[02/04 23:54:46   1088s] extractDetailRC Option : -outfile /home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d -maxResLength 200  -basic
[02/04 23:54:46   1088s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[02/04 23:54:46   1088s]       RC Corner Indexes            0   
[02/04 23:54:46   1088s] Capacitance Scaling Factor   : 1.00000 
[02/04 23:54:46   1088s] Coupling Cap. Scaling Factor : 1.00000 
[02/04 23:54:46   1088s] Resistance Scaling Factor    : 1.00000 
[02/04 23:54:46   1088s] Clock Cap. Scaling Factor    : 1.00000 
[02/04 23:54:46   1088s] Clock Res. Scaling Factor    : 1.00000 
[02/04 23:54:46   1088s] Shrink Factor                : 1.00000
[02/04 23:54:46   1088s] eee: RC Grid memory freed = 171072 (36 X 36 X 11 X 12b)
[02/04 23:54:46   1088s] eee: RC Grid memory allocated = 171072 (36 X 36 X 11 X 12b)
[02/04 23:54:47   1089s] eee: pegSigSF=1.070000
[02/04 23:54:47   1089s] Initializing multi-corner resistance tables ...
[02/04 23:54:47   1089s] eee: Grid unit RC data computation started
[02/04 23:54:47   1089s] eee: Grid unit RC data computation completed
[02/04 23:54:47   1089s] eee: l=1 avDens=0.123762 usedTrk=12920.726527 availTrk=104400.000000 sigTrk=12920.726527
[02/04 23:54:47   1089s] eee: l=2 avDens=0.213153 usedTrk=20010.627999 availTrk=93879.000000 sigTrk=20010.627999
[02/04 23:54:47   1089s] eee: l=3 avDens=0.211411 usedTrk=20891.640863 availTrk=98820.000000 sigTrk=20891.640863
[02/04 23:54:47   1089s] eee: l=4 avDens=0.152476 usedTrk=13506.015353 availTrk=88578.000000 sigTrk=13506.015353
[02/04 23:54:47   1089s] eee: l=5 avDens=0.040228 usedTrk=1622.004647 availTrk=40320.000000 sigTrk=1622.004647
[02/04 23:54:47   1089s] eee: l=6 avDens=0.012685 usedTrk=36.875117 availTrk=2907.000000 sigTrk=36.875117
[02/04 23:54:47   1089s] eee: l=7 avDens=0.001281 usedTrk=1.728947 availTrk=1350.000000 sigTrk=1.728947
[02/04 23:54:47   1089s] eee: l=8 avDens=0.010502 usedTrk=58.362544 availTrk=5557.500000 sigTrk=58.362544
[02/04 23:54:47   1089s] eee: l=9 avDens=0.004509 usedTrk=4.058304 availTrk=900.000000 sigTrk=4.058304
[02/04 23:54:47   1089s] eee: l=10 avDens=0.050939 usedTrk=914.617195 availTrk=17955.000000 sigTrk=914.617195
[02/04 23:54:47   1089s] eee: l=11 avDens=0.051180 usedTrk=902.819153 availTrk=17640.000000 sigTrk=902.819153
[02/04 23:54:47   1089s] eee: LAM-FP: thresh=1 ; dimX=3145.263158 ; dimY=3128.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[02/04 23:54:47   1089s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.278463 uaWl=0.998841 uaWlH=0.259400 aWlH=0.001000 lMod=0 pMax=0.821800 pMod=82 pModAss=50 wcR=0.772700 crit=0.001294 siPrev=0 newSi=0.001600 wHLS=1.933700 viaL=0.000000 shortMod=0.006471 fModUnas=0.000324 fModAs=0.000324 pDens=0.500000 
[02/04 23:54:47   1089s] eee: NetCapCache creation started. (Current Mem: 4327.945M) 
[02/04 23:54:47   1089s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4327.945M) 
[02/04 23:54:47   1089s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(597.600000, 594.320000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (35 X 35)
[02/04 23:54:47   1089s] eee: Metal Layers Info:
[02/04 23:54:47   1089s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:54:47   1089s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/04 23:54:47   1089s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:54:47   1089s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.000 |   1.23 | H | 0 |  1 |
[02/04 23:54:47   1089s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:54:47   1089s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:54:47   1089s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:54:47   1089s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:54:47   1089s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:54:47   1089s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:54:47   1089s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.000 |   0.27 | V | 0 |  1 |
[02/04 23:54:47   1089s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.000 |   0.27 | H | 0 |  1 |
[02/04 23:54:47   1089s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.000 |   0.10 | V | 0 |  1 |
[02/04 23:54:47   1089s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  0.000 |   0.10 | H | 0 |  1 |
[02/04 23:54:47   1089s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:54:47   1089s] eee: uC/uR for corner default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[02/04 23:54:47   1089s] eee: +-----------------------NDR Info-----------------------+
[02/04 23:54:47   1089s] eee: NDR Count = 2, Fake NDR = 0
[02/04 23:54:47   1089s] eee: +----------------------------------------------------+
[02/04 23:54:47   1089s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[02/04 23:54:47   1089s] eee: +----------------------------------------------------+
[02/04 23:54:47   1089s] eee: +----------------------------------------------------+
[02/04 23:54:47   1089s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[02/04 23:54:47   1089s] eee: +----------------------------------------------------+
[02/04 23:54:47   1089s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 4327.9M)
[02/04 23:54:47   1089s] Creating parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d' for storing RC.
[02/04 23:54:47   1089s] Extracted 10.0003% (CPU Time= 0:00:00.8  MEM= 4387.9M)
[02/04 23:54:47   1090s] Extracted 20.0002% (CPU Time= 0:00:01.0  MEM= 4387.9M)
[02/04 23:54:48   1090s] Extracted 30.0003% (CPU Time= 0:00:01.5  MEM= 4387.9M)
[02/04 23:54:48   1090s] Extracted 40.0003% (CPU Time= 0:00:02.0  MEM= 4387.9M)
[02/04 23:54:49   1091s] Extracted 50.0004% (CPU Time= 0:00:02.2  MEM= 4387.9M)
[02/04 23:54:49   1091s] Extracted 60.0003% (CPU Time= 0:00:02.6  MEM= 4391.9M)
[02/04 23:54:50   1092s] Extracted 70.0002% (CPU Time= 0:00:03.5  MEM= 4391.9M)
[02/04 23:54:50   1092s] Extracted 80.0003% (CPU Time= 0:00:03.8  MEM= 4391.9M)
[02/04 23:54:51   1093s] Extracted 90.0003% (CPU Time= 0:00:04.3  MEM= 4391.9M)
[02/04 23:54:51   1094s] Extracted 100% (CPU Time= 0:00:05.1  MEM= 4391.9M)
[02/04 23:54:51   1094s] eee: RC Grid memory freed = 171072 (36 X 36 X 11 X 12b)
[02/04 23:54:52   1094s] Number of Extracted Resistors     : 886465
[02/04 23:54:52   1094s] Number of Extracted Ground Cap.   : 910419
[02/04 23:54:52   1094s] Number of Extracted Coupling Cap. : 1816660
[02/04 23:54:52   1094s] Opening parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d' for reading (mem: 4367.945M)
[02/04 23:54:52   1094s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/04 23:54:52   1094s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 4367.9M)
[02/04 23:54:52   1094s] Creating parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb_Filter.rcdb.d' for storing RC.
[02/04 23:54:52   1094s] Closing parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d': 54119 access done (mem: 4371.945M)
[02/04 23:54:52   1094s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4371.945M)
[02/04 23:54:52   1094s] Opening parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d' for reading (mem: 4371.945M)
[02/04 23:54:52   1094s] processing rcdb (/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d) for hinst (top) of cell (CONV_ACC);
[02/04 23:54:52   1094s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=4371.945M)
[02/04 23:54:52   1094s] Closing parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d': 0 access done (mem: 4371.945M)
[02/04 23:54:52   1094s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:06.0  MEM: 4371.945M)
[02/04 23:54:52   1094s] Effort level <high> specified for reg2reg path_group
[02/04 23:54:52   1095s] Cell CONV_ACC LLGs are deleted
[02/04 23:54:52   1095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:54:52   1095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:54:52   1095s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4314.2M, EPOCH TIME: 1738693492.931187
[02/04 23:54:52   1095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:54:52   1095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:54:52   1095s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4314.2M, EPOCH TIME: 1738693492.931856
[02/04 23:54:52   1095s] Max number of tech site patterns supported in site array is 256.
[02/04 23:54:52   1095s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Core basic site is CoreSite
[02/04 23:54:52   1095s] After signature check, allow fast init is true, keep pre-filter is true.
[02/04 23:54:52   1095s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/04 23:54:52   1095s] Fast DP-INIT is on for default
[02/04 23:54:52   1095s] Atter site array init, number of instance map data is 0.
[02/04 23:54:52   1095s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.018, REAL:0.018, MEM:4314.2M, EPOCH TIME: 1738693492.949707
[02/04 23:54:52   1095s] 
[02/04 23:54:52   1095s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:54:52   1095s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:54:52   1095s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.029, REAL:0.029, MEM:4314.2M, EPOCH TIME: 1738693492.959949
[02/04 23:54:52   1095s] Cell CONV_ACC LLGs are deleted
[02/04 23:54:52   1095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10044).
[02/04 23:54:52   1095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:54:52   1095s] Starting delay calculation for Hold views
[02/04 23:54:53   1095s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/04 23:54:53   1095s] AAE_INFO: resetNetProps viewIdx 1 
[02/04 23:54:53   1095s] Starting SI iteration 1 using Infinite Timing Windows
[02/04 23:54:53   1095s] #################################################################################
[02/04 23:54:53   1095s] # Design Stage: PostRoute
[02/04 23:54:53   1095s] # Design Name: CONV_ACC
[02/04 23:54:53   1095s] # Design Mode: 90nm
[02/04 23:54:53   1095s] # Analysis Mode: MMMC OCV 
[02/04 23:54:53   1095s] # Parasitics Mode: SPEF/RCDB 
[02/04 23:54:53   1095s] # Signoff Settings: SI On 
[02/04 23:54:53   1095s] #################################################################################
[02/04 23:54:53   1095s] AAE_INFO: 1 threads acquired from CTE.
[02/04 23:54:53   1095s] Setting infinite Tws ...
[02/04 23:54:53   1095s] First Iteration Infinite Tw... 
[02/04 23:54:53   1095s] Calculate late delays in OCV mode...
[02/04 23:54:53   1095s] Calculate early delays in OCV mode...
[02/04 23:54:53   1095s] Topological Sorting (REAL = 0:00:00.0, MEM = 4328.9M, InitMEM = 4328.9M)
[02/04 23:54:53   1095s] Start delay calculation (fullDC) (1 T). (MEM=3634.5)
[02/04 23:54:53   1095s] *** Calculating scaling factor for MIN libraries using the default operating condition of each library.
[02/04 23:54:53   1095s] eee: RC Grid memory allocated = 171072 (36 X 36 X 11 X 12b)
[02/04 23:54:53   1095s] eee: pegSigSF=1.070000
[02/04 23:54:53   1095s] Initializing multi-corner resistance tables ...
[02/04 23:54:53   1095s] eee: Grid unit RC data computation started
[02/04 23:54:53   1095s] eee: Grid unit RC data computation completed
[02/04 23:54:53   1095s] eee: l=1 avDens=0.123762 usedTrk=12920.726527 availTrk=104400.000000 sigTrk=12920.726527
[02/04 23:54:53   1095s] eee: l=2 avDens=0.213153 usedTrk=20010.627999 availTrk=93879.000000 sigTrk=20010.627999
[02/04 23:54:53   1095s] eee: l=3 avDens=0.211411 usedTrk=20891.640863 availTrk=98820.000000 sigTrk=20891.640863
[02/04 23:54:53   1095s] eee: l=4 avDens=0.152476 usedTrk=13506.015353 availTrk=88578.000000 sigTrk=13506.015353
[02/04 23:54:53   1095s] eee: l=5 avDens=0.040228 usedTrk=1622.004647 availTrk=40320.000000 sigTrk=1622.004647
[02/04 23:54:53   1095s] eee: l=6 avDens=0.012685 usedTrk=36.875117 availTrk=2907.000000 sigTrk=36.875117
[02/04 23:54:53   1095s] eee: l=7 avDens=0.001281 usedTrk=1.728947 availTrk=1350.000000 sigTrk=1.728947
[02/04 23:54:53   1095s] eee: l=8 avDens=0.010502 usedTrk=58.362544 availTrk=5557.500000 sigTrk=58.362544
[02/04 23:54:53   1095s] eee: l=9 avDens=0.004509 usedTrk=4.058304 availTrk=900.000000 sigTrk=4.058304
[02/04 23:54:53   1095s] eee: l=10 avDens=0.050939 usedTrk=914.617195 availTrk=17955.000000 sigTrk=914.617195
[02/04 23:54:53   1095s] eee: l=11 avDens=0.051180 usedTrk=902.819153 availTrk=17640.000000 sigTrk=902.819153
[02/04 23:54:53   1096s] eee: LAM-FP: thresh=1 ; dimX=3145.263158 ; dimY=3128.000000 ; multX=1.000000 ; multY=1.000000 ; minP=380 ; fpMult=1.000000 ;
[02/04 23:54:53   1096s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.278463 uaWl=0.998841 uaWlH=0.259400 aWlH=0.001000 lMod=0 pMax=0.821800 pMod=82 pModAss=50 wcR=0.772700 crit=0.001294 siPrev=0 newSi=0.001600 wHLS=1.933700 viaL=0.000000 shortMod=0.006471 fModUnas=0.000324 fModAs=0.000324 pDens=0.500000 
[02/04 23:54:53   1096s] eee: NetCapCache creation started. (Current Mem: 4328.875M) 
[02/04 23:54:53   1096s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4328.875M) 
[02/04 23:54:53   1096s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(597.600000, 594.320000)], Layers = [f(11) b(0)], Grid size = 17.100000 um, Grid Dim = (35 X 35)
[02/04 23:54:53   1096s] eee: Metal Layers Info:
[02/04 23:54:53   1096s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:54:53   1096s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/04 23:54:53   1096s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:54:53   1096s] eee: |   Metal1 |   1 |   0.060 |   0.060 |   0.190 |  0.000 |   1.23 | H | 0 |  1 |
[02/04 23:54:53   1096s] eee: |   Metal2 |   2 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:54:53   1096s] eee: |   Metal3 |   3 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:54:53   1096s] eee: |   Metal4 |   4 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:54:53   1096s] eee: |   Metal5 |   5 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:54:53   1096s] eee: |   Metal6 |   6 |   0.080 |   0.070 |   0.200 |  0.000 |   0.76 | V | 0 |  1 |
[02/04 23:54:53   1096s] eee: |   Metal7 |   7 |   0.080 |   0.070 |   0.190 |  0.000 |   0.76 | H | 0 |  1 |
[02/04 23:54:53   1096s] eee: |   Metal8 |   8 |   0.080 |   0.070 |   0.200 |  0.000 |   0.27 | V | 0 |  1 |
[02/04 23:54:53   1096s] eee: |   Metal9 |   9 |   0.080 |   0.070 |   0.190 |  0.000 |   0.27 | H | 0 |  1 |
[02/04 23:54:53   1096s] eee: |  Metal10 |  10 |   0.220 |   0.200 |   0.500 |  0.000 |   0.10 | V | 0 |  1 |
[02/04 23:54:53   1096s] eee: |  Metal11 |  11 |   0.220 |   0.200 |   0.475 |  0.000 |   0.10 | H | 0 |  1 |
[02/04 23:54:53   1096s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/04 23:54:53   1096s] eee: uC/uR for corner default_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[02/04 23:54:53   1096s] eee: +-----------------------NDR Info-----------------------+
[02/04 23:54:53   1096s] eee: NDR Count = 2, Fake NDR = 0
[02/04 23:54:53   1096s] eee: +----------------------------------------------------+
[02/04 23:54:53   1096s] eee: | NDR Name = LEFSpecialRouteSpec  | Id = 1  | isHard = 0 
[02/04 23:54:53   1096s] eee: +----------------------------------------------------+
[02/04 23:54:53   1096s] eee: +----------------------------------------------------+
[02/04 23:54:53   1096s] eee: | NDR Name = VLMDefaultSetup  | Id = 2  | isHard = 0 
[02/04 23:54:53   1096s] eee: +----------------------------------------------------+
[02/04 23:54:53   1096s] End AAE Lib Interpolated Model. (MEM=3634.500000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:54:53   1096s] Opening parasitic data file '/home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d' for reading (mem: 4328.875M)
[02/04 23:54:53   1096s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4328.9M)
[02/04 23:54:59   1101s] Total number of fetched objects 55441
[02/04 23:54:59   1101s] AAE_INFO-618: Total number of nets in the design is 55698,  99.5 percent of the nets selected for SI analysis
[02/04 23:54:59   1102s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/04 23:54:59   1102s] End delay calculation. (MEM=3692.58 CPU=0:00:05.5 REAL=0:00:05.0)
[02/04 23:54:59   1102s] End delay calculation (fullDC). (MEM=3692.58 CPU=0:00:06.1 REAL=0:00:06.0)
[02/04 23:54:59   1102s] Save waveform /home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/.AAE_L7iopi/.AAE_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1/waveform.data...
[02/04 23:54:59   1102s] *** CDM Built up (cpu=0:00:06.6  real=0:00:06.0  mem= 4373.6M) ***
[02/04 23:55:00   1103s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3701.2M)
[02/04 23:55:00   1103s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/04 23:55:00   1103s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3701.2M)
[02/04 23:55:00   1103s] Starting SI iteration 2
[02/04 23:55:01   1103s] Calculate late delays in OCV mode...
[02/04 23:55:01   1103s] Calculate early delays in OCV mode...
[02/04 23:55:01   1103s] Start delay calculation (fullDC) (1 T). (MEM=3658.73)
[02/04 23:55:01   1103s] End AAE Lib Interpolated Model. (MEM=3658.734375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/04 23:55:01   1103s] Glitch Analysis: View Hold -- Total Number of Nets Skipped = 0. 
[02/04 23:55:01   1103s] Glitch Analysis: View Hold -- Total Number of Nets Analyzed = 55441. 
[02/04 23:55:01   1103s] Total number of fetched objects 55441
[02/04 23:55:01   1103s] AAE_INFO-618: Total number of nets in the design is 55698,  4.4 percent of the nets selected for SI analysis
[02/04 23:55:01   1103s] End delay calculation. (MEM=3671.37 CPU=0:00:00.3 REAL=0:00:00.0)
[02/04 23:55:01   1103s] End delay calculation (fullDC). (MEM=3671.37 CPU=0:00:00.3 REAL=0:00:00.0)
[02/04 23:55:01   1103s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 4240.4M) ***
[02/04 23:55:01   1104s] *** Done Building Timing Graph (cpu=0:00:09.0 real=0:00:09.0 totSessionCpu=0:18:24 mem=4248.4M)
[02/04 23:55:02   1104s] Generating machine readable timing report  timingReports/CONV_ACC_postRoute_hold.btarpt.gz
[02/04 23:55:02   1104s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 Hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  |  0.013  | -0.010  |
|           TNS (ns):| -0.037  |  0.000  | -0.037  |
|    Violating Paths:|   11    |    0    |   11    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

Density: 54.396%
------------------------------------------------------------------

[02/04 23:55:02   1104s] Reported timing to dir timingReports
[02/04 23:55:02   1104s] Total CPU time: 16.7 sec
[02/04 23:55:02   1104s] Total Real time: 16.0 sec
[02/04 23:55:02   1104s] Total Memory Usage: 4210.726562 Mbytes
[02/04 23:55:02   1104s] Reset AAE Options
[02/04 23:55:02   1104s] Info: pop threads available for lower-level modules during optimization.
[02/04 23:55:02   1104s] *** timeDesign #6 [finish] () : cpu/real = 0:00:16.7/0:00:16.3 (1.0), totSession cpu/real = 0:18:25.0/0:42:32.7 (0.4), mem = 4210.7M
[02/04 23:55:02   1104s] 
[02/04 23:55:02   1104s] =============================================================================================
[02/04 23:55:02   1104s]  Final TAT Report : timeDesign #6                                               23.13-s082_1
[02/04 23:55:02   1104s] =============================================================================================
[02/04 23:55:02   1104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/04 23:55:02   1104s] ---------------------------------------------------------------------------------------------
[02/04 23:55:02   1104s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/04 23:55:02   1104s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.3 % )     0:00:09.5 /  0:00:09.5    1.0
[02/04 23:55:02   1104s] [ ExtractRC              ]      1   0:00:06.2  (  38.0 % )     0:00:06.2 /  0:00:06.6    1.1
[02/04 23:55:02   1104s] [ UpdateTimingGraph      ]      1   0:00:01.6  (   9.9 % )     0:00:09.0 /  0:00:09.0    1.0
[02/04 23:55:02   1104s] [ FullDelayCalc          ]      2   0:00:06.9  (  42.4 % )     0:00:06.9 /  0:00:06.9    1.0
[02/04 23:55:02   1104s] [ TimingUpdate           ]      1   0:00:00.5  (   2.8 % )     0:00:00.5 /  0:00:00.5    1.0
[02/04 23:55:02   1104s] [ TimingReport           ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:55:02   1104s] [ GenerateReports        ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/04 23:55:02   1104s] [ MISC                   ]          0:00:00.6  (   3.7 % )     0:00:00.6 /  0:00:00.6    1.0
[02/04 23:55:02   1104s] ---------------------------------------------------------------------------------------------
[02/04 23:55:02   1104s]  timeDesign #6 TOTAL                0:00:16.3  ( 100.0 % )     0:00:16.3 /  0:00:16.7    1.0
[02/04 23:55:02   1104s] ---------------------------------------------------------------------------------------------
[02/04 23:55:25   1105s] <CMD> getFillerMode -quiet
[02/04 23:55:38   1105s] <CMD> addFiller -cell FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 DECAP10 DECAP9 DECAP8 DECAP7 DECAP6 DECAP5 DECAP4 DECAP3 DECAP2 -prefix FILLER
[02/04 23:55:38   1105s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[02/04 23:55:38   1105s] Type 'man IMPSP-5217' for more detail.
[02/04 23:55:38   1105s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[02/04 23:55:38   1105s] 
[02/04 23:55:38   1105s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:4217.3M, EPOCH TIME: 1738693538.411003
[02/04 23:55:38   1105s] INFO: No filler could be restored
[02/04 23:55:38   1105s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:4217.3M, EPOCH TIME: 1738693538.417287
[02/04 23:55:38   1105s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4217.3M, EPOCH TIME: 1738693538.417334
[02/04 23:55:38   1105s] Processing tracks to init pin-track alignment.
[02/04 23:55:38   1105s] z: 2, totalTracks: 1
[02/04 23:55:38   1105s] z: 4, totalTracks: 1
[02/04 23:55:38   1105s] z: 6, totalTracks: 1
[02/04 23:55:38   1105s] z: 8, totalTracks: 1
[02/04 23:55:38   1105s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/04 23:55:38   1105s] Cell CONV_ACC LLGs are deleted
[02/04 23:55:38   1105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:55:38   1105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:55:38   1105s] OPERPROF:       Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 4, MEM:4217.3M, EPOCH TIME: 1738693538.435244
[02/04 23:55:38   1105s] OPERPROF:       Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4217.3M, EPOCH TIME: 1738693538.435297
[02/04 23:55:38   1105s] # Building CONV_ACC llgBox search-tree.
[02/04 23:55:38   1105s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4217.3M, EPOCH TIME: 1738693538.437081
[02/04 23:55:38   1105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:55:38   1105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:55:38   1105s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4217.3M, EPOCH TIME: 1738693538.439036
[02/04 23:55:38   1105s] Max number of tech site patterns supported in site array is 256.
[02/04 23:55:38   1105s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[02/04 23:55:38   1105s] Core basic site is CoreSite
[02/04 23:55:38   1106s] After signature check, allow fast init is false, keep pre-filter is true.
[02/04 23:55:38   1106s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/04 23:55:38   1106s] SiteArray: non-trimmed site array dimensions = 324 x 2788
[02/04 23:55:38   1106s] SiteArray: use 4,562,944 bytes
[02/04 23:55:38   1106s] SiteArray: current memory after site array memory allocation 4217.3M
[02/04 23:55:38   1106s] SiteArray: FP blocked sites are writable
[02/04 23:55:38   1106s] Keep-away cache is enable on metals: 1-11
[02/04 23:55:38   1106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/04 23:55:38   1106s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:4217.3M, EPOCH TIME: 1738693538.611596
[02/04 23:55:38   1106s] Process 886723 (called=975 computed=2) wires and vias for routing blockage analysis
[02/04 23:55:38   1106s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.185, REAL:0.185, MEM:4217.3M, EPOCH TIME: 1738693538.796526
[02/04 23:55:38   1106s] SiteArray: number of non floorplan blocked sites for llg default is 903312
[02/04 23:55:38   1106s] Atter site array init, number of instance map data is 0.
[02/04 23:55:38   1106s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.359, REAL:0.360, MEM:4217.3M, EPOCH TIME: 1738693538.798895
[02/04 23:55:38   1106s] 
[02/04 23:55:38   1106s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/04 23:55:38   1106s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[02/04 23:55:38   1106s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.382, REAL:0.383, MEM:4217.3M, EPOCH TIME: 1738693538.819583
[02/04 23:55:38   1106s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4217.3M, EPOCH TIME: 1738693538.819642
[02/04 23:55:38   1106s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4217.3M, EPOCH TIME: 1738693538.819687
[02/04 23:55:38   1106s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=4217.3MB).
[02/04 23:55:38   1106s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.406, REAL:0.407, MEM:4217.3M, EPOCH TIME: 1738693538.824032
[02/04 23:55:38   1106s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.406, REAL:0.407, MEM:4217.3M, EPOCH TIME: 1738693538.824052
[02/04 23:55:38   1106s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:4217.3M, EPOCH TIME: 1738693538.824070
[02/04 23:55:39   1106s]   Signal wire search tree: 885881 elements. (cpu=0:00:00.2, mem=0.0M)
[02/04 23:55:39   1106s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.235, REAL:0.236, MEM:4217.3M, EPOCH TIME: 1738693539.059813
[02/04 23:55:39   1106s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:4217.3M, EPOCH TIME: 1738693539.142744
[02/04 23:55:39   1106s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:4217.3M, EPOCH TIME: 1738693539.142853
[02/04 23:55:39   1106s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:4217.3M, EPOCH TIME: 1738693539.145708
[02/04 23:55:39   1106s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.001, REAL:0.001, MEM:4217.3M, EPOCH TIME: 1738693539.146426
[02/04 23:55:39   1106s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:4217.3M, EPOCH TIME: 1738693539.146479
[02/04 23:55:39   1106s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:4217.3M, EPOCH TIME: 1738693539.149302
[02/04 23:55:39   1106s] AddFiller init all instances time CPU:0.003, REAL:0.003
[02/04 23:55:40   1108s] AddFiller main function time CPU:1.748, REAL:1.789
[02/04 23:55:40   1108s] Filler instance commit time CPU:0.000, REAL:0.000
[02/04 23:55:40   1108s] *INFO: Adding fillers to top-module.
[02/04 23:55:40   1108s] *INFO:   Added 273 filler insts (cell FILL64 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 1234 filler insts (cell FILL32 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 5543 filler insts (cell FILL16 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 4666 filler insts (cell DECAP10 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 1281 filler insts (cell DECAP9 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 1429 filler insts (cell DECAP8 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 5150 filler insts (cell FILL8 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 1631 filler insts (cell DECAP7 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 1802 filler insts (cell DECAP6 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 2597 filler insts (cell DECAP5 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 3535 filler insts (cell DECAP4 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 8123 filler insts (cell FILL4 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 4696 filler insts (cell DECAP3 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 6853 filler insts (cell DECAP2 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 10411 filler insts (cell FILL2 / prefix FILLER).
[02/04 23:55:40   1108s] *INFO:   Added 15854 filler insts (cell FILL1 / prefix FILLER).
[02/04 23:55:40   1108s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:1.789, REAL:1.795, MEM:4209.3M, EPOCH TIME: 1738693540.943994
[02/04 23:55:40   1108s] *INFO: Total 75078 filler insts added - prefix FILLER (CPU: 0:00:02.5).
[02/04 23:55:40   1108s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:1.790, REAL:1.798, MEM:4209.3M, EPOCH TIME: 1738693540.944060
[02/04 23:55:40   1108s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:4209.3M, EPOCH TIME: 1738693540.944087
[02/04 23:55:40   1108s] For 75078 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.002, REAL:0.002, MEM:4209.3M, EPOCH TIME: 1738693540.945609
[02/04 23:55:40   1108s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:1.795, REAL:1.803, MEM:4209.3M, EPOCH TIME: 1738693540.945641
[02/04 23:55:40   1108s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:1.795, REAL:1.803, MEM:4209.3M, EPOCH TIME: 1738693540.945660
[02/04 23:55:40   1108s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:4209.3M, EPOCH TIME: 1738693540.947191
[02/04 23:55:40   1108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:136750).
[02/04 23:55:40   1108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:55:41   1108s] Cell CONV_ACC LLGs are deleted
[02/04 23:55:41   1108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:55:41   1108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/04 23:55:41   1108s] OPERPROF:     Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 3, MEM:4204.9M, EPOCH TIME: 1738693541.093648
[02/04 23:55:41   1108s] OPERPROF:     Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4204.9M, EPOCH TIME: 1738693541.093935
[02/04 23:55:41   1108s] # Resetting pin-track-align track data.
[02/04 23:55:41   1108s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.148, REAL:0.148, MEM:4204.9M, EPOCH TIME: 1738693541.095096
[02/04 23:55:41   1108s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:2.669, REAL:2.684, MEM:4204.9M, EPOCH TIME: 1738693541.095143
[02/04 23:56:19   1109s] <CMD> saveDesign finaldesign.enc
[02/04 23:56:19   1109s] The in-memory database contained RC information but was not saved. To save 
[02/04 23:56:19   1109s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/04 23:56:19   1109s] so it should only be saved when it is really desired.
[02/04 23:56:19   1109s] #% Begin save design ... (date=02/04 23:56:19, mem=3601.6M)
[02/04 23:56:19   1109s] % Begin Save ccopt configuration ... (date=02/04 23:56:19, mem=3601.6M)
[02/04 23:56:19   1109s] % End Save ccopt configuration ... (date=02/04 23:56:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3601.9M, current mem=3601.9M)
[02/04 23:56:19   1109s] % Begin Save netlist data ... (date=02/04 23:56:19, mem=3601.9M)
[02/04 23:56:19   1109s] Writing Binary DB to finaldesign.enc.dat/CONV_ACC.v.bin in single-threaded mode...
[02/04 23:56:19   1109s] % End Save netlist data ... (date=02/04 23:56:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3601.9M, current mem=3601.9M)
[02/04 23:56:19   1109s] Saving symbol-table file ...
[02/04 23:56:19   1109s] Saving congestion map file finaldesign.enc.dat/CONV_ACC.route.congmap.gz ...
[02/04 23:56:19   1109s] % Begin Save AAE data ... (date=02/04 23:56:19, mem=3602.2M)
[02/04 23:56:19   1109s] Saving AAE Data ...
[02/04 23:56:19   1109s] % End Save AAE data ... (date=02/04 23:56:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=3603.1M, current mem=3603.1M)
[02/04 23:56:19   1110s] Saving preference file finaldesign.enc.dat/gui.pref.tcl ...
[02/04 23:56:20   1110s] Saving mode setting ...
[02/04 23:56:20   1110s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[02/04 23:56:20   1110s] Saving global file ...
[02/04 23:56:20   1110s] % Begin Save floorplan data ... (date=02/04 23:56:20, mem=3604.5M)
[02/04 23:56:20   1110s] Saving floorplan file ...
[02/04 23:56:20   1110s] % End Save floorplan data ... (date=02/04 23:56:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=3604.5M, current mem=3604.5M)
[02/04 23:56:20   1110s] *info - save blackBox cells to lef file finaldesign.enc.dat/CONV_ACC.bbox.lef
[02/04 23:56:20   1110s] Saving Drc markers ...
[02/04 23:56:20   1110s] ... 341 markers are saved ...
[02/04 23:56:20   1110s] ... 31 geometry drc markers are saved ...
[02/04 23:56:20   1110s] ... 0 antenna drc markers are saved ...
[02/04 23:56:20   1110s] % Begin Save placement data ... (date=02/04 23:56:20, mem=3604.5M)
[02/04 23:56:20   1110s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/04 23:56:20   1110s] Save Adaptive View Pruning View Names to Binary file
[02/04 23:56:20   1110s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4210.4M) ***
[02/04 23:56:20   1110s] % End Save placement data ... (date=02/04 23:56:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=3604.5M, current mem=3604.5M)
[02/04 23:56:20   1110s] % Begin Save routing data ... (date=02/04 23:56:20, mem=3604.5M)
[02/04 23:56:20   1110s] Saving route file ...
[02/04 23:56:20   1110s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=4207.4M) ***
[02/04 23:56:20   1110s] % End Save routing data ... (date=02/04 23:56:20, total cpu=0:00:00.4, real=0:00:00.0, peak res=3604.6M, current mem=3604.6M)
[02/04 23:56:20   1110s] Saving property file finaldesign.enc.dat/CONV_ACC.prop
[02/04 23:56:20   1110s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4210.4M) ***
[02/04 23:56:21   1111s] #Saving pin access data to file finaldesign.enc.dat/CONV_ACC.apa ...
[02/04 23:56:21   1111s] #
[02/04 23:56:21   1111s] % Begin Save power constraints data ... (date=02/04 23:56:21, mem=3604.7M)
[02/04 23:56:21   1111s] % End Save power constraints data ... (date=02/04 23:56:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=3604.7M, current mem=3604.7M)
[02/04 23:56:22   1111s] Generated self-contained design finaldesign.enc.dat
[02/04 23:56:22   1111s] #% End save design ... (date=02/04 23:56:22, total cpu=0:00:02.6, real=0:00:03.0, peak res=3605.5M, current mem=3605.5M)
[02/04 23:56:22   1111s] 
[02/04 23:56:22   1111s] *** Summary of all messages that are not suppressed in this session:
[02/04 23:56:22   1111s] Severity  ID               Count  Summary                                  
[02/04 23:56:22   1111s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/04 23:56:22   1111s] *** Message Summary: 1 warning(s), 0 error(s)
[02/04 23:56:22   1111s] 
[02/04 23:57:01   1112s] <CMD> streamOut CONV_ACC.gds -libName DesignLib -units 2000 -mode ALL
[02/04 23:57:01   1112s] Parse flat map file 'streamOut.map'
[02/04 23:57:01   1112s] Writing GDSII file ...
[02/04 23:57:01   1112s] 	****** db unit per micron = 2000 ******
[02/04 23:57:01   1112s] 	****** output gds2 file unit per micron = 2000 ******
[02/04 23:57:01   1112s] 	****** unit scaling factor = 1 ******
[02/04 23:57:01   1112s] Output for instance
[02/04 23:57:01   1113s] Output for bump
[02/04 23:57:01   1113s] Output for physical terminals
[02/04 23:57:01   1113s] Output for logical terminals
[02/04 23:57:01   1113s] Output for regular nets
[02/04 23:57:02   1113s] Output for special nets and metal fills
[02/04 23:57:02   1113s] Convert 0 swires and 0 svias from compressed groups
[02/04 23:57:02   1113s] Output for via structure generation total number 34
[02/04 23:57:02   1113s] Statistics for GDS generated (version 3)
[02/04 23:57:02   1113s] ----------------------------------------
[02/04 23:57:02   1113s] Stream Out Layer Mapping Information:
[02/04 23:57:02   1113s] GDS Layer Number          GDS Layer Name
[02/04 23:57:02   1113s] ----------------------------------------
[02/04 23:57:02   1113s]     233                             COMP
[02/04 23:57:02   1113s]     234                          DIEAREA
[02/04 23:57:02   1113s]     227                          Metal11
[02/04 23:57:02   1113s]     217                            Via10
[02/04 23:57:02   1113s]     226                          Metal11
[02/04 23:57:02   1113s]     206                          Metal10
[02/04 23:57:02   1113s]     216                            Via10
[02/04 23:57:02   1113s]     196                             Via9
[02/04 23:57:02   1113s]     225                          Metal11
[02/04 23:57:02   1113s]     205                          Metal10
[02/04 23:57:02   1113s]     185                           Metal9
[02/04 23:57:02   1113s]     214                            Via10
[02/04 23:57:02   1113s]     195                             Via9
[02/04 23:57:02   1113s]     175                             Via8
[02/04 23:57:02   1113s]     223                          Metal11
[02/04 23:57:02   1113s]     204                          Metal10
[02/04 23:57:02   1113s]     184                           Metal9
[02/04 23:57:02   1113s]     164                           Metal8
[02/04 23:57:02   1113s]     8                             Metal1
[02/04 23:57:02   1113s]     22                              Via1
[02/04 23:57:02   1113s]     2                               Cont
[02/04 23:57:02   1113s]     64                              Via3
[02/04 23:57:02   1113s]     44                              Via2
[02/04 23:57:02   1113s]     5                               Cont
[02/04 23:57:02   1113s]     43                              Via2
[02/04 23:57:02   1113s]     23                              Via1
[02/04 23:57:02   1113s]     1                               Cont
[02/04 23:57:02   1113s]     9                             Metal1
[02/04 23:57:02   1113s]     29                            Metal2
[02/04 23:57:02   1113s]     50                            Metal3
[02/04 23:57:02   1113s]     10                            Metal1
[02/04 23:57:02   1113s]     30                            Metal2
[02/04 23:57:02   1113s]     71                            Metal4
[02/04 23:57:02   1113s]     11                            Metal1
[02/04 23:57:02   1113s]     51                            Metal3
[02/04 23:57:02   1113s]     31                            Metal2
[02/04 23:57:02   1113s]     65                              Via3
[02/04 23:57:02   1113s]     26                              Via1
[02/04 23:57:02   1113s]     85                              Via4
[02/04 23:57:02   1113s]     52                            Metal3
[02/04 23:57:02   1113s]     32                            Metal2
[02/04 23:57:02   1113s]     72                            Metal4
[02/04 23:57:02   1113s]     92                            Metal5
[02/04 23:57:02   1113s]     47                              Via2
[02/04 23:57:02   1113s]     3                               Cont
[02/04 23:57:02   1113s]     86                              Via4
[02/04 23:57:02   1113s]     106                             Via5
[02/04 23:57:02   1113s]     220                          Metal11
[02/04 23:57:02   1113s]     200                          Metal10
[02/04 23:57:02   1113s]     161                           Metal8
[02/04 23:57:02   1113s]     78                            Metal4
[02/04 23:57:02   1113s]     38                            Metal2
[02/04 23:57:02   1113s]     58                            Metal3
[02/04 23:57:02   1113s]     97                            Metal5
[02/04 23:57:02   1113s]     117                           Metal6
[02/04 23:57:02   1113s]     53                            Metal3
[02/04 23:57:02   1113s]     14                            Metal1
[02/04 23:57:02   1113s]     73                            Metal4
[02/04 23:57:02   1113s]     93                            Metal5
[02/04 23:57:02   1113s]     113                           Metal6
[02/04 23:57:02   1113s]     218                          Metal11
[02/04 23:57:02   1113s]     198                          Metal10
[02/04 23:57:02   1113s]     178                           Metal9
[02/04 23:57:02   1113s]     158                           Metal8
[02/04 23:57:02   1113s]     75                            Metal4
[02/04 23:57:02   1113s]     36                            Metal2
[02/04 23:57:02   1113s]     16                            Metal1
[02/04 23:57:02   1113s]     55                            Metal3
[02/04 23:57:02   1113s]     119                           Metal6
[02/04 23:57:02   1113s]     68                              Via3
[02/04 23:57:02   1113s]     24                              Via1
[02/04 23:57:02   1113s]     4                               Cont
[02/04 23:57:02   1113s]     107                             Via5
[02/04 23:57:02   1113s]     127                             Via6
[02/04 23:57:02   1113s]     221                          Metal11
[02/04 23:57:02   1113s]     182                           Metal9
[02/04 23:57:02   1113s]     59                            Metal3
[02/04 23:57:02   1113s]     79                            Metal4
[02/04 23:57:02   1113s]     99                            Metal5
[02/04 23:57:02   1113s]     118                           Metal6
[02/04 23:57:02   1113s]     138                           Metal7
[02/04 23:57:02   1113s]     212                            Via10
[02/04 23:57:02   1113s]     173                             Via8
[02/04 23:57:02   1113s]     70                              Via3
[02/04 23:57:02   1113s]     90                              Via4
[02/04 23:57:02   1113s]     109                             Via5
[02/04 23:57:02   1113s]     129                             Via6
[02/04 23:57:02   1113s]     222                          Metal11
[02/04 23:57:02   1113s]     202                          Metal10
[02/04 23:57:02   1113s]     183                           Metal9
[02/04 23:57:02   1113s]     163                           Metal8
[02/04 23:57:02   1113s]     143                           Metal7
[02/04 23:57:02   1113s]     190                             Via9
[02/04 23:57:02   1113s]     170                             Via8
[02/04 23:57:02   1113s]     67                              Via3
[02/04 23:57:02   1113s]     48                              Via2
[02/04 23:57:02   1113s]     28                              Via1
[02/04 23:57:02   1113s]     87                              Via4
[02/04 23:57:02   1113s]     131                             Via6
[02/04 23:57:02   1113s]     224                          Metal11
[02/04 23:57:02   1113s]     180                           Metal9
[02/04 23:57:02   1113s]     160                           Metal8
[02/04 23:57:02   1113s]     101                           Metal5
[02/04 23:57:02   1113s]     121                           Metal6
[02/04 23:57:02   1113s]     141                           Metal7
[02/04 23:57:02   1113s]     35                            Metal2
[02/04 23:57:02   1113s]     74                            Metal4
[02/04 23:57:02   1113s]     94                            Metal5
[02/04 23:57:02   1113s]     114                           Metal6
[02/04 23:57:02   1113s]     134                           Metal7
[02/04 23:57:02   1113s]     176                           Metal9
[02/04 23:57:02   1113s]     156                           Metal8
[02/04 23:57:02   1113s]     13                            Metal1
[02/04 23:57:02   1113s]     33                            Metal2
[02/04 23:57:02   1113s]     77                            Metal4
[02/04 23:57:02   1113s]     116                           Metal6
[02/04 23:57:02   1113s]     136                           Metal7
[02/04 23:57:02   1113s]     197                          Metal10
[02/04 23:57:02   1113s]     177                           Metal9
[02/04 23:57:02   1113s]     157                           Metal8
[02/04 23:57:02   1113s]     54                            Metal3
[02/04 23:57:02   1113s]     34                            Metal2
[02/04 23:57:02   1113s]     15                            Metal1
[02/04 23:57:02   1113s]     98                            Metal5
[02/04 23:57:02   1113s]     137                           Metal7
[02/04 23:57:02   1113s]     203                          Metal10
[02/04 23:57:02   1113s]     159                           Metal8
[02/04 23:57:02   1113s]     80                            Metal4
[02/04 23:57:02   1113s]     100                           Metal5
[02/04 23:57:02   1113s]     120                           Metal6
[02/04 23:57:02   1113s]     139                           Metal7
[02/04 23:57:02   1113s]     219                          Metal11
[02/04 23:57:02   1113s]     199                          Metal10
[02/04 23:57:02   1113s]     179                           Metal9
[02/04 23:57:02   1113s]     57                            Metal3
[02/04 23:57:02   1113s]     37                            Metal2
[02/04 23:57:02   1113s]     17                            Metal1
[02/04 23:57:02   1113s]     76                            Metal4
[02/04 23:57:02   1113s]     96                            Metal5
[02/04 23:57:02   1113s]     140                           Metal7
[02/04 23:57:02   1113s]     201                          Metal10
[02/04 23:57:02   1113s]     181                           Metal9
[02/04 23:57:02   1113s]     162                           Metal8
[02/04 23:57:02   1113s]     122                           Metal6
[02/04 23:57:02   1113s]     142                           Metal7
[02/04 23:57:02   1113s]     45                              Via2
[02/04 23:57:02   1113s]     6                               Cont
[02/04 23:57:02   1113s]     25                              Via1
[02/04 23:57:02   1113s]     89                              Via4
[02/04 23:57:02   1113s]     128                             Via6
[02/04 23:57:02   1113s]     148                             Via7
[02/04 23:57:02   1113s]     169                             Via8
[02/04 23:57:02   1113s]     66                              Via3
[02/04 23:57:02   1113s]     46                              Via2
[02/04 23:57:02   1113s]     7                               Cont
[02/04 23:57:02   1113s]     27                              Via1
[02/04 23:57:02   1113s]     110                             Via5
[02/04 23:57:02   1113s]     149                             Via7
[02/04 23:57:02   1113s]     194                             Via9
[02/04 23:57:02   1113s]     91                              Via4
[02/04 23:57:02   1113s]     111                             Via5
[02/04 23:57:02   1113s]     130                             Via6
[02/04 23:57:02   1113s]     150                             Via7
[02/04 23:57:02   1113s]     215                            Via10
[02/04 23:57:02   1113s]     171                             Via8
[02/04 23:57:02   1113s]     112                             Via5
[02/04 23:57:02   1113s]     132                             Via6
[02/04 23:57:02   1113s]     151                             Via7
[02/04 23:57:02   1113s]     211                            Via10
[02/04 23:57:02   1113s]     191                             Via9
[02/04 23:57:02   1113s]     69                              Via3
[02/04 23:57:02   1113s]     49                              Via2
[02/04 23:57:02   1113s]     88                              Via4
[02/04 23:57:02   1113s]     108                             Via5
[02/04 23:57:02   1113s]     152                             Via7
[02/04 23:57:02   1113s]     192                             Via9
[02/04 23:57:02   1113s]     172                             Via8
[02/04 23:57:02   1113s]     133                             Via6
[02/04 23:57:02   1113s]     153                             Via7
[02/04 23:57:02   1113s]     213                            Via10
[02/04 23:57:02   1113s]     193                             Via9
[02/04 23:57:02   1113s]     174                             Via8
[02/04 23:57:02   1113s]     154                             Via7
[02/04 23:57:02   1113s]     56                            Metal3
[02/04 23:57:02   1113s]     12                            Metal1
[02/04 23:57:02   1113s]     95                            Metal5
[02/04 23:57:02   1113s]     115                           Metal6
[02/04 23:57:02   1113s]     135                           Metal7
[02/04 23:57:02   1113s]     155                           Metal8
[02/04 23:57:02   1113s]     18                            Metal1
[02/04 23:57:02   1113s]     19                            Metal1
[02/04 23:57:02   1113s]     39                            Metal2
[02/04 23:57:02   1113s]     60                            Metal3
[02/04 23:57:02   1113s]     20                            Metal1
[02/04 23:57:02   1113s]     40                            Metal2
[02/04 23:57:02   1113s]     81                            Metal4
[02/04 23:57:02   1113s]     21                            Metal1
[02/04 23:57:02   1113s]     61                            Metal3
[02/04 23:57:02   1113s]     41                            Metal2
[02/04 23:57:02   1113s]     62                            Metal3
[02/04 23:57:02   1113s]     42                            Metal2
[02/04 23:57:02   1113s]     82                            Metal4
[02/04 23:57:02   1113s]     102                           Metal5
[02/04 23:57:02   1113s]     230                          Metal11
[02/04 23:57:02   1113s]     210                          Metal10
[02/04 23:57:02   1113s]     63                            Metal3
[02/04 23:57:02   1113s]     83                            Metal4
[02/04 23:57:02   1113s]     103                           Metal5
[02/04 23:57:02   1113s]     123                           Metal6
[02/04 23:57:02   1113s]     228                          Metal11
[02/04 23:57:02   1113s]     208                          Metal10
[02/04 23:57:02   1113s]     188                           Metal9
[02/04 23:57:02   1113s]     168                           Metal8
[02/04 23:57:02   1113s]     231                          Metal11
[02/04 23:57:02   1113s]     84                            Metal4
[02/04 23:57:02   1113s]     104                           Metal5
[02/04 23:57:02   1113s]     124                           Metal6
[02/04 23:57:02   1113s]     144                           Metal7
[02/04 23:57:02   1113s]     186                           Metal9
[02/04 23:57:02   1113s]     166                           Metal8
[02/04 23:57:02   1113s]     126                           Metal6
[02/04 23:57:02   1113s]     146                           Metal7
[02/04 23:57:02   1113s]     207                          Metal10
[02/04 23:57:02   1113s]     187                           Metal9
[02/04 23:57:02   1113s]     167                           Metal8
[02/04 23:57:02   1113s]     147                           Metal7
[02/04 23:57:02   1113s]     229                          Metal11
[02/04 23:57:02   1113s]     209                          Metal10
[02/04 23:57:02   1113s]     189                           Metal9
[02/04 23:57:02   1113s]     105                           Metal5
[02/04 23:57:02   1113s]     125                           Metal6
[02/04 23:57:02   1113s]     145                           Metal7
[02/04 23:57:02   1113s]     165                           Metal8
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] Stream Out Information Processed for GDS version 3:
[02/04 23:57:02   1113s] Units: 2000 DBU
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] Object                             Count
[02/04 23:57:02   1113s] ----------------------------------------
[02/04 23:57:02   1113s] Instances                         136750
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] Ports/Pins                           158
[02/04 23:57:02   1113s]     metal layer Metal2                62
[02/04 23:57:02   1113s]     metal layer Metal3                52
[02/04 23:57:02   1113s]     metal layer Metal4                17
[02/04 23:57:02   1113s]     metal layer Metal5                13
[02/04 23:57:02   1113s]     metal layer Metal6                 8
[02/04 23:57:02   1113s]     metal layer Metal7                 1
[02/04 23:57:02   1113s]     metal layer Metal8                 4
[02/04 23:57:02   1113s]     metal layer Metal10                1
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] Nets                              559579
[02/04 23:57:02   1113s]     metal layer Metal1             43171
[02/04 23:57:02   1113s]     metal layer Metal2            315043
[02/04 23:57:02   1113s]     metal layer Metal3            175245
[02/04 23:57:02   1113s]     metal layer Metal4             24742
[02/04 23:57:02   1113s]     metal layer Metal5              1245
[02/04 23:57:02   1113s]     metal layer Metal6                54
[02/04 23:57:02   1113s]     metal layer Metal7                40
[02/04 23:57:02   1113s]     metal layer Metal8                31
[02/04 23:57:02   1113s]     metal layer Metal9                 7
[02/04 23:57:02   1113s]     metal layer Metal10                1
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s]     Via Instances                 326302
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] Special Nets                        1023
[02/04 23:57:02   1113s]     metal layer Metal1               975
[02/04 23:57:02   1113s]     metal layer Metal10               24
[02/04 23:57:02   1113s]     metal layer Metal11               24
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s]     Via Instances                   6138
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] Metal Fills                            0
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s]     Via Instances                      0
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] Metal FillOPCs                         0
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s]     Via Instances                      0
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] Metal FillDRCs                         0
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s]     Via Instances                      0
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] Text                               54279
[02/04 23:57:02   1113s]     metal layer Metal1              7031
[02/04 23:57:02   1113s]     metal layer Metal2             34875
[02/04 23:57:02   1113s]     metal layer Metal3             11708
[02/04 23:57:02   1113s]     metal layer Metal4               605
[02/04 23:57:02   1113s]     metal layer Metal5                35
[02/04 23:57:02   1113s]     metal layer Metal6                11
[02/04 23:57:02   1113s]     metal layer Metal7                 4
[02/04 23:57:02   1113s]     metal layer Metal8                 6
[02/04 23:57:02   1113s]     metal layer Metal10                4
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] Blockages                              0
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] Custom Text                            0
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] Custom Box                             0
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] Trim Metal                             0
[02/04 23:57:02   1113s] 
[02/04 23:57:02   1113s] ######Streamout is finished!
[02/04 23:58:54   1115s] 
[02/04 23:58:54   1115s] *** Memory Usage v#2 (Current mem = 4204.961M, initial mem = 847.488M) ***
[02/04 23:58:54   1115s] 
[02/04 23:58:54   1115s] *** Summary of all messages that are not suppressed in this session:
[02/04 23:58:54   1115s] Severity  ID               Count  Summary                                  
[02/04 23:58:54   1115s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/04 23:58:54   1115s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[02/04 23:58:54   1115s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/04 23:58:54   1115s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[02/04 23:58:54   1115s] WARNING   IMPEXT-2766         11  The sheet resistance for layer %s is not...
[02/04 23:58:54   1115s] WARNING   IMPEXT-2773         11  The via resistance between layers %s and...
[02/04 23:58:54   1115s] WARNING   IMPEXT-2882         10  Unable to find the resistance for via '%...
[02/04 23:58:54   1115s] WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
[02/04 23:58:54   1115s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[02/04 23:58:54   1115s] WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
[02/04 23:58:54   1115s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/04 23:58:54   1115s] WARNING   IMPMF-5054           3  fill_setting_save command is obsolete an...
[02/04 23:58:54   1115s] WARNING   IMPSR-468            8  Cannot find any standard cell pin connec...
[02/04 23:58:54   1115s] WARNING   IMPSR-1253           2  Unable to find any standard cell pin con...
[02/04 23:58:54   1115s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[02/04 23:58:54   1115s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[02/04 23:58:54   1115s] WARNING   IMPSP-5140           6  Global net connect rules have not been c...
[02/04 23:58:54   1115s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[02/04 23:58:54   1115s] WARNING   IMPSP-5224           2  Option '%s' for command addEndCap is obs...
[02/04 23:58:54   1115s] WARNING   IMPSP-315            6  Found %d instances insts with no PG Term...
[02/04 23:58:54   1115s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/04 23:58:54   1115s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[02/04 23:58:54   1115s] ERROR     IMPSP-365            7  Design has inst(s) with SITE '%s', but t...
[02/04 23:58:54   1115s] WARNING   IMPSP-5534           3  '%s' and '%s' are using the same endcap ...
[02/04 23:58:54   1115s] WARNING   IMPOPT-7330          2  Net %s has fanout exceed delaycal_use_de...
[02/04 23:58:54   1115s] WARNING   NRDB-2005            2  %s %s has special wires but no definitio...
[02/04 23:58:54   1115s] WARNING   NRDR-157            26  In option '%s %s', %s is invalid and wil...
[02/04 23:58:54   1115s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[02/04 23:58:54   1115s] WARNING   NRIF-67             27  In option '%s %s', %s is an unknown type...
[02/04 23:58:54   1115s] WARNING   NRIF-68             27  Option '%s %s' did not specify a correct...
[02/04 23:58:54   1115s] WARNING   NRIF-79             26  Wrong option value for %s <%s>, reset to...
[02/04 23:58:54   1115s] WARNING   NRIF-95             35  Option setNanoRouteMode -routeTopRouting...
[02/04 23:58:54   1115s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[02/04 23:58:54   1115s] *** Message Summary: 1193 warning(s), 7 error(s)
[02/04 23:58:54   1115s] 
[02/04 23:58:54   1115s] --- Ending "Innovus" (totcpu=0:18:36, real=0:46:40, mem=4205.0M) ---
