 
****************************************
Report : clock tree
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Tue Dec 27 20:19:41 2022
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk_p"
Clock Period                   : 40.00000       
Clock Tree root pin            : "clk_p"
Number of Levels               : 6
Number of Sinks                : 783
Number of CT Buffers           : 15
Number of CTS added gates      : 0
Number of Preexisting Gates    : 1
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 16
Total Area of CT Buffers       : 436.84485      
Total Area of CT cells         : 10036.84668    
Max Global Skew                : 0.03540   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.035
Longest path delay                16.370
Shortest path delay               16.334

The longest path delay end pin: SA_core_pe_0_1_Cij_o_reg_2_/CP
The shortest path delay end pin: SA_B_3_shift_reg_reg_5__6_/CP

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.305            1  18.059    9.921     9.921     r
u_pad_clk/PAD                               2.305            1  18.059    0.079     9.999     r
u_pad_clk/C                                 0.046            1  0.261     5.754     15.753    r
CTSCKND12BWP7T_G2B4I1/I                     0.046            1  0.188     0.004     15.757    r
CTSCKND12BWP7T_G2B4I1/ZN                    0.099            1  0.118     0.103     15.860    f
CTSCKND3BWP7T_G2B3I1/I                      0.099            1  0.126     0.016     15.875    f
CTSCKND3BWP7T_G2B3I1/ZN                     0.112            2  0.105     0.090     15.965    r
CTSCKND6BWP7T_G2B2I1/I                      0.112            1  0.105     0.001     15.966    r
CTSCKND6BWP7T_G2B2I1/ZN                     0.218            4  0.197     0.142     16.108    f
CTSCKND8BWP7T_G2B1I7/I                      0.218            1  0.199     0.011     16.119    f
CTSCKND8BWP7T_G2B1I7/ZN                     0.314           53  0.353     0.238     16.358    r
SA_core_pe_0_1_Cij_o_reg_2_/CP              0.314            0  0.359     0.012     16.370    r
[clock delay]                                                                       16.370
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.305            1  18.059    9.921     9.921     r
u_pad_clk/PAD                               2.305            1  18.059    0.079     9.999     r
u_pad_clk/C                                 0.046            1  0.261     5.754     15.753    r
CTSCKND12BWP7T_G2B4I1/I                     0.046            1  0.188     0.004     15.757    r
CTSCKND12BWP7T_G2B4I1/ZN                    0.099            1  0.118     0.103     15.860    f
CTSCKND3BWP7T_G2B3I1/I                      0.099            1  0.126     0.016     15.875    f
CTSCKND3BWP7T_G2B3I1/ZN                     0.112            2  0.105     0.090     15.965    r
CTSCKND12BWP7T_G2B2I2/I                     0.112            1  0.107     0.006     15.972    r
CTSCKND12BWP7T_G2B2I2/ZN                    0.410            7  0.160     0.117     16.089    f
CTSCKND12BWP7T_G2B1I3/I                     0.410            1  0.162     0.006     16.095    f
CTSCKND12BWP7T_G2B1I3/ZN                    0.509           93  0.371     0.236     16.331    r
SA_B_3_shift_reg_reg_5__6_/CP               0.509            0  0.373     0.004     16.334    r
[clock delay]                                                                       16.334
----------------------------------------------------------------------------------------------------

1
