

================================================================
== Vitis HLS Report for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
================================================================
* Date:           Tue May 27 03:08:34 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50180|    50180|  0.201 ms|  0.201 ms|  50180|  50180|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3  |    50178|    50178|         4|          1|          1|  50176|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      280|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      591|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      591|      370|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln240_1_fu_429_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln240_fu_411_p2        |         +|   0|  0|  23|          16|           1|
    |add_ln241_1_fu_539_p2      |         +|   0|  0|  19|          12|           1|
    |add_ln241_fu_475_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln242_1_fu_525_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln242_fu_666_p2        |         +|   0|  0|  15|           8|           5|
    |add_ln255_1_fu_640_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln255_fu_594_p2        |         +|   0|  0|  22|          15|          15|
    |sub_ln255_1_fu_620_p2      |         -|   0|  0|  16|          16|          16|
    |sub_ln255_fu_519_p2        |         -|   0|  0|  21|          14|          14|
    |and_ln240_fu_461_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln240_fu_405_p2       |      icmp|   0|  0|  23|          16|          15|
    |icmp_ln241_fu_435_p2       |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln242_fu_455_p2       |      icmp|   0|  0|  12|           4|           3|
    |or_ln241_fu_481_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln240_1_fu_467_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln240_fu_441_p3     |    select|   0|  0|   8|           1|           1|
    |select_ln241_1_fu_487_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln241_2_fu_545_p3   |    select|   0|  0|  12|           1|           1|
    |select_ln241_fu_581_p3     |    select|   0|  0|   8|           1|           1|
    |select_ln242_fu_531_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln240_fu_449_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 280|         157|         124|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i0_fu_138                |   9|          2|    5|         10|
    |i1_fu_130                |   9|          2|    8|         16|
    |i2_fu_122                |   9|          2|    8|         16|
    |indvar_flatten13_fu_142  |   9|          2|   16|         32|
    |indvar_flatten_fu_134    |   9|          2|   12|         24|
    |indvar_fu_126            |   9|          2|    4|          8|
    |kernel_output_blk_n_W    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|   57|        114|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i0_fu_138                         |   5|   0|    5|          0|
    |i1_fu_130                         |   8|   0|    8|          0|
    |i2_fu_122                         |   8|   0|    8|          0|
    |indvar_flatten13_fu_142           |  16|   0|   16|          0|
    |indvar_flatten_fu_134             |  12|   0|   12|          0|
    |indvar_fu_126                     |   4|   0|    4|          0|
    |or_ln241_reg_819                  |   1|   0|    1|          0|
    |output_0_load_reg_914             |  32|   0|   32|          0|
    |output_10_load_reg_964            |  32|   0|   32|          0|
    |output_11_load_reg_969            |  32|   0|   32|          0|
    |output_12_load_reg_974            |  32|   0|   32|          0|
    |output_13_load_reg_979            |  32|   0|   32|          0|
    |output_14_load_reg_984            |  32|   0|   32|          0|
    |output_15_load_reg_989            |  32|   0|   32|          0|
    |output_1_load_reg_919             |  32|   0|   32|          0|
    |output_2_load_reg_924             |  32|   0|   32|          0|
    |output_3_load_reg_929             |  32|   0|   32|          0|
    |output_4_load_reg_934             |  32|   0|   32|          0|
    |output_5_load_reg_939             |  32|   0|   32|          0|
    |output_6_load_reg_944             |  32|   0|   32|          0|
    |output_7_load_reg_949             |  32|   0|   32|          0|
    |output_8_load_reg_954             |  32|   0|   32|          0|
    |output_9_load_reg_959             |  32|   0|   32|          0|
    |select_ln241_1_reg_824            |   8|   0|    8|          0|
    |sub_ln255_reg_829                 |   9|   0|   14|          5|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 591|   0|  596|          5|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3|  return value|
|m_axi_kernel_output_AWVALID   |  out|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_AWREADY   |   in|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_AWADDR    |  out|   64|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_AWID      |  out|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_AWLEN     |  out|   32|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_AWSIZE    |  out|    3|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_AWBURST   |  out|    2|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_AWLOCK    |  out|    2|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_AWCACHE   |  out|    4|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_AWPROT    |  out|    3|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_AWQOS     |  out|    4|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_AWREGION  |  out|    4|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_AWUSER    |  out|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_WVALID    |  out|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_WREADY    |   in|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_WDATA     |  out|  512|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_WSTRB     |  out|   64|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_WLAST     |  out|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_WID       |  out|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_WUSER     |  out|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_ARVALID   |  out|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_ARREADY   |   in|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_ARADDR    |  out|   64|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_ARID      |  out|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_ARLEN     |  out|   32|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_ARSIZE    |  out|    3|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_ARBURST   |  out|    2|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_ARLOCK    |  out|    2|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_ARCACHE   |  out|    4|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_ARPROT    |  out|    3|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_ARQOS     |  out|    4|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_ARREGION  |  out|    4|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_ARUSER    |  out|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_RVALID    |   in|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_RREADY    |  out|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_RDATA     |   in|  512|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_RLAST     |   in|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_RID       |   in|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_RFIFONUM  |   in|    9|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_RUSER     |   in|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_RRESP     |   in|    2|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_BVALID    |   in|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_BREADY    |  out|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_BRESP     |   in|    2|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_BID       |   in|    1|       m_axi|                                                                kernel_output|       pointer|
|m_axi_kernel_output_BUSER     |   in|    1|       m_axi|                                                                kernel_output|       pointer|
|sext_ln240                    |   in|   58|     ap_none|                                                                   sext_ln240|        scalar|
|output_0_address0             |  out|   16|   ap_memory|                                                                     output_0|         array|
|output_0_ce0                  |  out|    1|   ap_memory|                                                                     output_0|         array|
|output_0_q0                   |   in|   32|   ap_memory|                                                                     output_0|         array|
|output_1_address0             |  out|   16|   ap_memory|                                                                     output_1|         array|
|output_1_ce0                  |  out|    1|   ap_memory|                                                                     output_1|         array|
|output_1_q0                   |   in|   32|   ap_memory|                                                                     output_1|         array|
|output_2_address0             |  out|   16|   ap_memory|                                                                     output_2|         array|
|output_2_ce0                  |  out|    1|   ap_memory|                                                                     output_2|         array|
|output_2_q0                   |   in|   32|   ap_memory|                                                                     output_2|         array|
|output_3_address0             |  out|   16|   ap_memory|                                                                     output_3|         array|
|output_3_ce0                  |  out|    1|   ap_memory|                                                                     output_3|         array|
|output_3_q0                   |   in|   32|   ap_memory|                                                                     output_3|         array|
|output_4_address0             |  out|   16|   ap_memory|                                                                     output_4|         array|
|output_4_ce0                  |  out|    1|   ap_memory|                                                                     output_4|         array|
|output_4_q0                   |   in|   32|   ap_memory|                                                                     output_4|         array|
|output_5_address0             |  out|   16|   ap_memory|                                                                     output_5|         array|
|output_5_ce0                  |  out|    1|   ap_memory|                                                                     output_5|         array|
|output_5_q0                   |   in|   32|   ap_memory|                                                                     output_5|         array|
|output_6_address0             |  out|   16|   ap_memory|                                                                     output_6|         array|
|output_6_ce0                  |  out|    1|   ap_memory|                                                                     output_6|         array|
|output_6_q0                   |   in|   32|   ap_memory|                                                                     output_6|         array|
|output_7_address0             |  out|   16|   ap_memory|                                                                     output_7|         array|
|output_7_ce0                  |  out|    1|   ap_memory|                                                                     output_7|         array|
|output_7_q0                   |   in|   32|   ap_memory|                                                                     output_7|         array|
|output_8_address0             |  out|   16|   ap_memory|                                                                     output_8|         array|
|output_8_ce0                  |  out|    1|   ap_memory|                                                                     output_8|         array|
|output_8_q0                   |   in|   32|   ap_memory|                                                                     output_8|         array|
|output_9_address0             |  out|   16|   ap_memory|                                                                     output_9|         array|
|output_9_ce0                  |  out|    1|   ap_memory|                                                                     output_9|         array|
|output_9_q0                   |   in|   32|   ap_memory|                                                                     output_9|         array|
|output_10_address0            |  out|   16|   ap_memory|                                                                    output_10|         array|
|output_10_ce0                 |  out|    1|   ap_memory|                                                                    output_10|         array|
|output_10_q0                  |   in|   32|   ap_memory|                                                                    output_10|         array|
|output_11_address0            |  out|   16|   ap_memory|                                                                    output_11|         array|
|output_11_ce0                 |  out|    1|   ap_memory|                                                                    output_11|         array|
|output_11_q0                  |   in|   32|   ap_memory|                                                                    output_11|         array|
|output_12_address0            |  out|   16|   ap_memory|                                                                    output_12|         array|
|output_12_ce0                 |  out|    1|   ap_memory|                                                                    output_12|         array|
|output_12_q0                  |   in|   32|   ap_memory|                                                                    output_12|         array|
|output_13_address0            |  out|   16|   ap_memory|                                                                    output_13|         array|
|output_13_ce0                 |  out|    1|   ap_memory|                                                                    output_13|         array|
|output_13_q0                  |   in|   32|   ap_memory|                                                                    output_13|         array|
|output_14_address0            |  out|   16|   ap_memory|                                                                    output_14|         array|
|output_14_ce0                 |  out|    1|   ap_memory|                                                                    output_14|         array|
|output_14_q0                  |   in|   32|   ap_memory|                                                                    output_14|         array|
|output_15_address0            |  out|   16|   ap_memory|                                                                    output_15|         array|
|output_15_ce0                 |  out|    1|   ap_memory|                                                                    output_15|         array|
|output_15_q0                  |   in|   32|   ap_memory|                                                                    output_15|         array|
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1" [cnn.cpp:242]   --->   Operation 7 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 8 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1" [cnn.cpp:241]   --->   Operation 9 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i0 = alloca i32 1" [cnn.cpp:240]   --->   Operation 11 'alloca' 'i0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln240_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln240"   --->   Operation 13 'read' 'sext_ln240_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln240_cast = sext i58 %sext_ln240_read"   --->   Operation 14 'sext' 'sext_ln240_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kernel_output, void @empty_16, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_9, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten13"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln240 = store i5 0, i5 %i0" [cnn.cpp:240]   --->   Operation 17 'store' 'store_ln240' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln241 = store i8 0, i8 %i1" [cnn.cpp:241]   --->   Operation 19 'store' 'store_ln241' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %indvar"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln242 = store i8 0, i8 %i2" [cnn.cpp:242]   --->   Operation 21 'store' 'store_ln242' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i16 %indvar_flatten13" [cnn.cpp:240]   --->   Operation 23 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.78ns)   --->   "%icmp_ln240 = icmp_eq  i16 %indvar_flatten13_load, i16 50176" [cnn.cpp:240]   --->   Operation 24 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln240 = add i16 %indvar_flatten13_load, i16 1" [cnn.cpp:240]   --->   Operation 25 'add' 'add_ln240' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %for.inc144, void %for.end146.exitStub" [cnn.cpp:240]   --->   Operation 26 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_load = load i4 %indvar" [cnn.cpp:242]   --->   Operation 27 'load' 'indvar_load' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i1_load = load i8 %i1" [cnn.cpp:240]   --->   Operation 28 'load' 'i1_load' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [cnn.cpp:241]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i0_load = load i5 %i0" [cnn.cpp:240]   --->   Operation 30 'load' 'i0_load' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln240_1 = add i5 %i0_load, i5 1" [cnn.cpp:240]   --->   Operation 31 'add' 'add_ln240_1' <Predicate = (!icmp_ln240)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.74ns)   --->   "%icmp_ln241 = icmp_eq  i12 %indvar_flatten_load, i12 3136" [cnn.cpp:241]   --->   Operation 32 'icmp' 'icmp_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.30ns)   --->   "%select_ln240 = select i1 %icmp_ln241, i8 0, i8 %i1_load" [cnn.cpp:240]   --->   Operation 33 'select' 'select_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln240)   --->   "%xor_ln240 = xor i1 %icmp_ln241, i1 1" [cnn.cpp:240]   --->   Operation 34 'xor' 'xor_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%icmp_ln242 = icmp_eq  i4 %indvar_load, i4 14" [cnn.cpp:242]   --->   Operation 35 'icmp' 'icmp_ln242' <Predicate = (!icmp_ln240)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln240 = and i1 %icmp_ln242, i1 %xor_ln240" [cnn.cpp:240]   --->   Operation 36 'and' 'and_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.27ns)   --->   "%select_ln240_1 = select i1 %icmp_ln241, i5 %add_ln240_1, i5 %i0_load" [cnn.cpp:240]   --->   Operation 37 'select' 'select_ln240_1' <Predicate = (!icmp_ln240)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln241 = add i8 %select_ln240, i8 1" [cnn.cpp:241]   --->   Operation 38 'add' 'add_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.12ns)   --->   "%or_ln241 = or i1 %and_ln240, i1 %icmp_ln241" [cnn.cpp:241]   --->   Operation 39 'or' 'or_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.30ns)   --->   "%select_ln241_1 = select i1 %and_ln240, i8 %add_ln241, i8 %select_ln240" [cnn.cpp:241]   --->   Operation 40 'select' 'select_ln241_1' <Predicate = (!icmp_ln240)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %select_ln240_1, i8 0" [cnn.cpp:255]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i13 %tmp" [cnn.cpp:255]   --->   Operation 42 'zext' 'zext_ln255' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln240_1, i5 0" [cnn.cpp:255]   --->   Operation 43 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %tmp_1" [cnn.cpp:255]   --->   Operation 44 'zext' 'zext_ln255_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.75ns)   --->   "%sub_ln255 = sub i14 %zext_ln255, i14 %zext_ln255_1" [cnn.cpp:255]   --->   Operation 45 'sub' 'sub_ln255' <Predicate = (!icmp_ln240)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln242_1 = add i4 %indvar_load, i4 1" [cnn.cpp:242]   --->   Operation 46 'add' 'add_ln242_1' <Predicate = (!icmp_ln240)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.35ns)   --->   "%select_ln242 = select i1 %or_ln241, i4 1, i4 %add_ln242_1" [cnn.cpp:242]   --->   Operation 47 'select' 'select_ln242' <Predicate = (!icmp_ln240)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.74ns)   --->   "%add_ln241_1 = add i12 %indvar_flatten_load, i12 1" [cnn.cpp:241]   --->   Operation 48 'add' 'add_ln241_1' <Predicate = (!icmp_ln240)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.29ns)   --->   "%select_ln241_2 = select i1 %icmp_ln241, i12 1, i12 %add_ln241_1" [cnn.cpp:241]   --->   Operation 49 'select' 'select_ln241_2' <Predicate = (!icmp_ln240)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln240 = store i16 %add_ln240, i16 %indvar_flatten13" [cnn.cpp:240]   --->   Operation 50 'store' 'store_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln240 = store i5 %select_ln240_1, i5 %i0" [cnn.cpp:240]   --->   Operation 51 'store' 'store_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.38>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln241 = store i12 %select_ln241_2, i12 %indvar_flatten" [cnn.cpp:241]   --->   Operation 52 'store' 'store_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.38>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln241 = store i8 %select_ln241_1, i8 %i1" [cnn.cpp:241]   --->   Operation 53 'store' 'store_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.38>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln242 = store i4 %select_ln242, i4 %indvar" [cnn.cpp:242]   --->   Operation 54 'store' 'store_ln242' <Predicate = (!icmp_ln240)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.68>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%i2_load = load i8 %i2" [cnn.cpp:241]   --->   Operation 55 'load' 'i2_load' <Predicate = (!or_ln241)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.30ns)   --->   "%select_ln241 = select i1 %or_ln241, i8 0, i8 %i2_load" [cnn.cpp:241]   --->   Operation 56 'select' 'select_ln241' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i14 %sub_ln255" [cnn.cpp:241]   --->   Operation 57 'sext' 'sext_ln241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i8 %select_ln241_1" [cnn.cpp:255]   --->   Operation 58 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.76ns)   --->   "%add_ln255 = add i15 %sext_ln241, i15 %zext_ln255_2" [cnn.cpp:255]   --->   Operation 59 'add' 'add_ln255' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i15 %add_ln255" [cnn.cpp:255]   --->   Operation 60 'trunc' 'trunc_ln255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln255, i4 0" [cnn.cpp:255]   --->   Operation 61 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %add_ln255, i1 0" [cnn.cpp:255]   --->   Operation 62 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln255_1 = sub i16 %tmp_2, i16 %tmp_3" [cnn.cpp:255]   --->   Operation 63 'sub' 'sub_ln255_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln241, i32 4, i32 7" [cnn.cpp:242]   --->   Operation 64 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i4 %lshr_ln" [cnn.cpp:255]   --->   Operation 65 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln255_1 = add i16 %sub_ln255_1, i16 %zext_ln255_3" [cnn.cpp:255]   --->   Operation 66 'add' 'add_ln255_1' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i16 %add_ln255_1" [cnn.cpp:255]   --->   Operation 67 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln255_4" [cnn.cpp:255]   --->   Operation 68 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 %zext_ln255_4" [cnn.cpp:256]   --->   Operation 69 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i32 %output_2, i64 0, i64 %zext_ln255_4" [cnn.cpp:257]   --->   Operation 70 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i32 %output_3, i64 0, i64 %zext_ln255_4" [cnn.cpp:258]   --->   Operation 71 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i32 %output_4, i64 0, i64 %zext_ln255_4" [cnn.cpp:259]   --->   Operation 72 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i32 %output_5, i64 0, i64 %zext_ln255_4" [cnn.cpp:260]   --->   Operation 73 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i32 %output_6, i64 0, i64 %zext_ln255_4" [cnn.cpp:261]   --->   Operation 74 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i32 %output_7, i64 0, i64 %zext_ln255_4" [cnn.cpp:262]   --->   Operation 75 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr i32 %output_8, i64 0, i64 %zext_ln255_4" [cnn.cpp:263]   --->   Operation 76 'getelementptr' 'output_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr i32 %output_9, i64 0, i64 %zext_ln255_4" [cnn.cpp:264]   --->   Operation 77 'getelementptr' 'output_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr i32 %output_10, i64 0, i64 %zext_ln255_4" [cnn.cpp:265]   --->   Operation 78 'getelementptr' 'output_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr i32 %output_11, i64 0, i64 %zext_ln255_4" [cnn.cpp:266]   --->   Operation 79 'getelementptr' 'output_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr i32 %output_12, i64 0, i64 %zext_ln255_4" [cnn.cpp:267]   --->   Operation 80 'getelementptr' 'output_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr i32 %output_13, i64 0, i64 %zext_ln255_4" [cnn.cpp:268]   --->   Operation 81 'getelementptr' 'output_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr i32 %output_14, i64 0, i64 %zext_ln255_4" [cnn.cpp:269]   --->   Operation 82 'getelementptr' 'output_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr i32 %output_15, i64 0, i64 %zext_ln255_4" [cnn.cpp:270]   --->   Operation 83 'getelementptr' 'output_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (1.24ns)   --->   "%output_0_load = load i16 %output_0_addr" [cnn.cpp:255]   --->   Operation 84 'load' 'output_0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 85 [2/2] (1.24ns)   --->   "%output_1_load = load i16 %output_1_addr" [cnn.cpp:256]   --->   Operation 85 'load' 'output_1_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 86 [2/2] (1.24ns)   --->   "%output_2_load = load i16 %output_2_addr" [cnn.cpp:257]   --->   Operation 86 'load' 'output_2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 87 [2/2] (1.24ns)   --->   "%output_3_load = load i16 %output_3_addr" [cnn.cpp:258]   --->   Operation 87 'load' 'output_3_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 88 [2/2] (1.24ns)   --->   "%output_4_load = load i16 %output_4_addr" [cnn.cpp:259]   --->   Operation 88 'load' 'output_4_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 89 [2/2] (1.24ns)   --->   "%output_5_load = load i16 %output_5_addr" [cnn.cpp:260]   --->   Operation 89 'load' 'output_5_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 90 [2/2] (1.24ns)   --->   "%output_6_load = load i16 %output_6_addr" [cnn.cpp:261]   --->   Operation 90 'load' 'output_6_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 91 [2/2] (1.24ns)   --->   "%output_7_load = load i16 %output_7_addr" [cnn.cpp:262]   --->   Operation 91 'load' 'output_7_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 92 [2/2] (1.24ns)   --->   "%output_8_load = load i16 %output_8_addr" [cnn.cpp:263]   --->   Operation 92 'load' 'output_8_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 93 [2/2] (1.24ns)   --->   "%output_9_load = load i16 %output_9_addr" [cnn.cpp:264]   --->   Operation 93 'load' 'output_9_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 94 [2/2] (1.24ns)   --->   "%output_10_load = load i16 %output_10_addr" [cnn.cpp:265]   --->   Operation 94 'load' 'output_10_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 95 [2/2] (1.24ns)   --->   "%output_11_load = load i16 %output_11_addr" [cnn.cpp:266]   --->   Operation 95 'load' 'output_11_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 96 [2/2] (1.24ns)   --->   "%output_12_load = load i16 %output_12_addr" [cnn.cpp:267]   --->   Operation 96 'load' 'output_12_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 97 [2/2] (1.24ns)   --->   "%output_13_load = load i16 %output_13_addr" [cnn.cpp:268]   --->   Operation 97 'load' 'output_13_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 98 [2/2] (1.24ns)   --->   "%output_14_load = load i16 %output_14_addr" [cnn.cpp:269]   --->   Operation 98 'load' 'output_14_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 99 [2/2] (1.24ns)   --->   "%output_15_load = load i16 %output_15_addr" [cnn.cpp:270]   --->   Operation 99 'load' 'output_15_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln242 = add i8 %select_ln241, i8 16" [cnn.cpp:242]   --->   Operation 100 'add' 'add_ln242' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln242 = store i8 %add_ln242, i8 %i2" [cnn.cpp:242]   --->   Operation 101 'store' 'store_ln242' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.24>
ST_4 : Operation 102 [1/2] (1.24ns)   --->   "%output_0_load = load i16 %output_0_addr" [cnn.cpp:255]   --->   Operation 102 'load' 'output_0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 103 [1/2] (1.24ns)   --->   "%output_1_load = load i16 %output_1_addr" [cnn.cpp:256]   --->   Operation 103 'load' 'output_1_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 104 [1/2] (1.24ns)   --->   "%output_2_load = load i16 %output_2_addr" [cnn.cpp:257]   --->   Operation 104 'load' 'output_2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 105 [1/2] (1.24ns)   --->   "%output_3_load = load i16 %output_3_addr" [cnn.cpp:258]   --->   Operation 105 'load' 'output_3_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 106 [1/2] (1.24ns)   --->   "%output_4_load = load i16 %output_4_addr" [cnn.cpp:259]   --->   Operation 106 'load' 'output_4_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 107 [1/2] (1.24ns)   --->   "%output_5_load = load i16 %output_5_addr" [cnn.cpp:260]   --->   Operation 107 'load' 'output_5_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 108 [1/2] (1.24ns)   --->   "%output_6_load = load i16 %output_6_addr" [cnn.cpp:261]   --->   Operation 108 'load' 'output_6_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 109 [1/2] (1.24ns)   --->   "%output_7_load = load i16 %output_7_addr" [cnn.cpp:262]   --->   Operation 109 'load' 'output_7_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 110 [1/2] (1.24ns)   --->   "%output_8_load = load i16 %output_8_addr" [cnn.cpp:263]   --->   Operation 110 'load' 'output_8_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 111 [1/2] (1.24ns)   --->   "%output_9_load = load i16 %output_9_addr" [cnn.cpp:264]   --->   Operation 111 'load' 'output_9_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 112 [1/2] (1.24ns)   --->   "%output_10_load = load i16 %output_10_addr" [cnn.cpp:265]   --->   Operation 112 'load' 'output_10_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 113 [1/2] (1.24ns)   --->   "%output_11_load = load i16 %output_11_addr" [cnn.cpp:266]   --->   Operation 113 'load' 'output_11_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 114 [1/2] (1.24ns)   --->   "%output_12_load = load i16 %output_12_addr" [cnn.cpp:267]   --->   Operation 114 'load' 'output_12_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 115 [1/2] (1.24ns)   --->   "%output_13_load = load i16 %output_13_addr" [cnn.cpp:268]   --->   Operation 115 'load' 'output_13_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 116 [1/2] (1.24ns)   --->   "%output_14_load = load i16 %output_14_addr" [cnn.cpp:269]   --->   Operation 116 'load' 'output_14_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 117 [1/2] (1.24ns)   --->   "%output_15_load = load i16 %output_15_addr" [cnn.cpp:270]   --->   Operation 117 'load' 'output_15_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%kernel_output_addr = getelementptr i512 %kernel_output, i64 %sext_ln240_cast" [cnn.cpp:240]   --->   Operation 118 'getelementptr' 'kernel_output_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3_str"   --->   Operation 119 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50176, i64 50176, i64 50176"   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln248 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [cnn.cpp:248]   --->   Operation 121 'specpipeline' 'specpipeline_ln248' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln276 = bitcast i32 %output_0_load" [cnn.cpp:276]   --->   Operation 122 'bitcast' 'bitcast_ln276' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln276_1 = bitcast i32 %output_1_load" [cnn.cpp:276]   --->   Operation 123 'bitcast' 'bitcast_ln276_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln276_2 = bitcast i32 %output_2_load" [cnn.cpp:276]   --->   Operation 124 'bitcast' 'bitcast_ln276_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln276_3 = bitcast i32 %output_3_load" [cnn.cpp:276]   --->   Operation 125 'bitcast' 'bitcast_ln276_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln276_4 = bitcast i32 %output_4_load" [cnn.cpp:276]   --->   Operation 126 'bitcast' 'bitcast_ln276_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln276_5 = bitcast i32 %output_5_load" [cnn.cpp:276]   --->   Operation 127 'bitcast' 'bitcast_ln276_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln276_6 = bitcast i32 %output_6_load" [cnn.cpp:276]   --->   Operation 128 'bitcast' 'bitcast_ln276_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln276_7 = bitcast i32 %output_7_load" [cnn.cpp:276]   --->   Operation 129 'bitcast' 'bitcast_ln276_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln276_8 = bitcast i32 %output_8_load" [cnn.cpp:276]   --->   Operation 130 'bitcast' 'bitcast_ln276_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln276_9 = bitcast i32 %output_9_load" [cnn.cpp:276]   --->   Operation 131 'bitcast' 'bitcast_ln276_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln276_10 = bitcast i32 %output_10_load" [cnn.cpp:276]   --->   Operation 132 'bitcast' 'bitcast_ln276_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln276_11 = bitcast i32 %output_11_load" [cnn.cpp:276]   --->   Operation 133 'bitcast' 'bitcast_ln276_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln276_12 = bitcast i32 %output_12_load" [cnn.cpp:276]   --->   Operation 134 'bitcast' 'bitcast_ln276_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln276_13 = bitcast i32 %output_13_load" [cnn.cpp:276]   --->   Operation 135 'bitcast' 'bitcast_ln276_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln276_14 = bitcast i32 %output_14_load" [cnn.cpp:276]   --->   Operation 136 'bitcast' 'bitcast_ln276_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln276_15 = bitcast i32 %output_15_load" [cnn.cpp:276]   --->   Operation 137 'bitcast' 'bitcast_ln276_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln276_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln276_15, i32 %bitcast_ln276_14, i32 %bitcast_ln276_13, i32 %bitcast_ln276_12, i32 %bitcast_ln276_11, i32 %bitcast_ln276_10, i32 %bitcast_ln276_9, i32 %bitcast_ln276_8, i32 %bitcast_ln276_7, i32 %bitcast_ln276_6, i32 %bitcast_ln276_5, i32 %bitcast_ln276_4, i32 %bitcast_ln276_3, i32 %bitcast_ln276_2, i32 %bitcast_ln276_1, i32 %bitcast_ln276" [cnn.cpp:276]   --->   Operation 138 'bitconcatenate' 'or_ln276_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (2.92ns)   --->   "%write_ln276 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %kernel_output_addr, i512 %or_ln276_s, i64 18446744073709551615" [cnn.cpp:276]   --->   Operation 139 'write' 'write_ln276' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln242 = br void %for.inc" [cnn.cpp:242]   --->   Operation 140 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln240]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i2                    (alloca           ) [ 011100]
indvar                (alloca           ) [ 011000]
i1                    (alloca           ) [ 011000]
indvar_flatten        (alloca           ) [ 011000]
i0                    (alloca           ) [ 011000]
indvar_flatten13      (alloca           ) [ 011000]
sext_ln240_read       (read             ) [ 000000]
sext_ln240_cast       (sext             ) [ 011111]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln240           (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln241           (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln242           (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
indvar_flatten13_load (load             ) [ 000000]
icmp_ln240            (icmp             ) [ 011110]
add_ln240             (add              ) [ 000000]
br_ln240              (br               ) [ 000000]
indvar_load           (load             ) [ 000000]
i1_load               (load             ) [ 000000]
indvar_flatten_load   (load             ) [ 000000]
i0_load               (load             ) [ 000000]
add_ln240_1           (add              ) [ 000000]
icmp_ln241            (icmp             ) [ 000000]
select_ln240          (select           ) [ 000000]
xor_ln240             (xor              ) [ 000000]
icmp_ln242            (icmp             ) [ 000000]
and_ln240             (and              ) [ 000000]
select_ln240_1        (select           ) [ 000000]
add_ln241             (add              ) [ 000000]
or_ln241              (or               ) [ 010100]
select_ln241_1        (select           ) [ 010100]
tmp                   (bitconcatenate   ) [ 000000]
zext_ln255            (zext             ) [ 000000]
tmp_1                 (bitconcatenate   ) [ 000000]
zext_ln255_1          (zext             ) [ 000000]
sub_ln255             (sub              ) [ 010100]
add_ln242_1           (add              ) [ 000000]
select_ln242          (select           ) [ 000000]
add_ln241_1           (add              ) [ 000000]
select_ln241_2        (select           ) [ 000000]
store_ln240           (store            ) [ 000000]
store_ln240           (store            ) [ 000000]
store_ln241           (store            ) [ 000000]
store_ln241           (store            ) [ 000000]
store_ln242           (store            ) [ 000000]
i2_load               (load             ) [ 000000]
select_ln241          (select           ) [ 000000]
sext_ln241            (sext             ) [ 000000]
zext_ln255_2          (zext             ) [ 000000]
add_ln255             (add              ) [ 000000]
trunc_ln255           (trunc            ) [ 000000]
tmp_2                 (bitconcatenate   ) [ 000000]
tmp_3                 (bitconcatenate   ) [ 000000]
sub_ln255_1           (sub              ) [ 000000]
lshr_ln               (partselect       ) [ 000000]
zext_ln255_3          (zext             ) [ 000000]
add_ln255_1           (add              ) [ 000000]
zext_ln255_4          (zext             ) [ 000000]
output_0_addr         (getelementptr    ) [ 010010]
output_1_addr         (getelementptr    ) [ 010010]
output_2_addr         (getelementptr    ) [ 010010]
output_3_addr         (getelementptr    ) [ 010010]
output_4_addr         (getelementptr    ) [ 010010]
output_5_addr         (getelementptr    ) [ 010010]
output_6_addr         (getelementptr    ) [ 010010]
output_7_addr         (getelementptr    ) [ 010010]
output_8_addr         (getelementptr    ) [ 010010]
output_9_addr         (getelementptr    ) [ 010010]
output_10_addr        (getelementptr    ) [ 010010]
output_11_addr        (getelementptr    ) [ 010010]
output_12_addr        (getelementptr    ) [ 010010]
output_13_addr        (getelementptr    ) [ 010010]
output_14_addr        (getelementptr    ) [ 010010]
output_15_addr        (getelementptr    ) [ 010010]
add_ln242             (add              ) [ 000000]
store_ln242           (store            ) [ 000000]
output_0_load         (load             ) [ 010001]
output_1_load         (load             ) [ 010001]
output_2_load         (load             ) [ 010001]
output_3_load         (load             ) [ 010001]
output_4_load         (load             ) [ 010001]
output_5_load         (load             ) [ 010001]
output_6_load         (load             ) [ 010001]
output_7_load         (load             ) [ 010001]
output_8_load         (load             ) [ 010001]
output_9_load         (load             ) [ 010001]
output_10_load        (load             ) [ 010001]
output_11_load        (load             ) [ 010001]
output_12_load        (load             ) [ 010001]
output_13_load        (load             ) [ 010001]
output_14_load        (load             ) [ 010001]
output_15_load        (load             ) [ 010001]
kernel_output_addr    (getelementptr    ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
specpipeline_ln248    (specpipeline     ) [ 000000]
bitcast_ln276         (bitcast          ) [ 000000]
bitcast_ln276_1       (bitcast          ) [ 000000]
bitcast_ln276_2       (bitcast          ) [ 000000]
bitcast_ln276_3       (bitcast          ) [ 000000]
bitcast_ln276_4       (bitcast          ) [ 000000]
bitcast_ln276_5       (bitcast          ) [ 000000]
bitcast_ln276_6       (bitcast          ) [ 000000]
bitcast_ln276_7       (bitcast          ) [ 000000]
bitcast_ln276_8       (bitcast          ) [ 000000]
bitcast_ln276_9       (bitcast          ) [ 000000]
bitcast_ln276_10      (bitcast          ) [ 000000]
bitcast_ln276_11      (bitcast          ) [ 000000]
bitcast_ln276_12      (bitcast          ) [ 000000]
bitcast_ln276_13      (bitcast          ) [ 000000]
bitcast_ln276_14      (bitcast          ) [ 000000]
bitcast_ln276_15      (bitcast          ) [ 000000]
or_ln276_s            (bitconcatenate   ) [ 000000]
write_ln276           (write            ) [ 000000]
br_ln242              (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_output"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln240">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln240"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i12.i4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="i2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i0_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten13_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln240_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="58" slack="0"/>
<pin id="148" dir="0" index="1" bw="58" slack="0"/>
<pin id="149" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln240_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln276_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="512" slack="0"/>
<pin id="155" dir="0" index="2" bw="512" slack="0"/>
<pin id="156" dir="0" index="3" bw="1" slack="0"/>
<pin id="157" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln276/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="output_0_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="16" slack="0"/>
<pin id="164" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="output_1_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="16" slack="0"/>
<pin id="171" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_addr/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="output_2_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="16" slack="0"/>
<pin id="178" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_addr/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="output_3_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="16" slack="0"/>
<pin id="185" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_3_addr/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="output_4_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="0"/>
<pin id="192" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_4_addr/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="output_5_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="16" slack="0"/>
<pin id="199" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_5_addr/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="output_6_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="16" slack="0"/>
<pin id="206" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_6_addr/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="output_7_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="16" slack="0"/>
<pin id="213" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_7_addr/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="output_8_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="16" slack="0"/>
<pin id="220" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_8_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="output_9_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="16" slack="0"/>
<pin id="227" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_9_addr/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="output_10_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="16" slack="0"/>
<pin id="234" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_10_addr/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="output_11_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="16" slack="0"/>
<pin id="241" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_11_addr/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="output_12_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="16" slack="0"/>
<pin id="248" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_12_addr/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="output_13_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="16" slack="0"/>
<pin id="255" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_13_addr/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="output_14_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="16" slack="0"/>
<pin id="262" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_14_addr/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="output_15_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="16" slack="0"/>
<pin id="269" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_15_addr/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_0_load/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_1_load/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_2_load/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_3_load/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_4_load/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_5_load/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_6_load/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_7_load/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_8_load/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_9_load/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_10_load/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_11_load/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_12_load/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_13_load/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_14_load/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_15_load/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sext_ln240_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="58" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln240_cast/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln0_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln240_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="5" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln0_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="12" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln241_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln0_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln242_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="indvar_flatten13_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="1"/>
<pin id="404" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln240_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln240_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln240/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="indvar_load_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="1"/>
<pin id="419" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_load/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="i1_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="indvar_flatten_load_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="12" slack="1"/>
<pin id="425" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="i0_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="1"/>
<pin id="428" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i0_load/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln240_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln240_1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln241_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="0"/>
<pin id="437" dir="0" index="1" bw="12" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln240_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="0"/>
<pin id="444" dir="0" index="2" bw="8" slack="0"/>
<pin id="445" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln240/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="xor_ln240_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln240/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln242_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="0"/>
<pin id="457" dir="0" index="1" bw="4" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="and_ln240_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln240/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln240_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="5" slack="0"/>
<pin id="470" dir="0" index="2" bw="5" slack="0"/>
<pin id="471" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln240_1/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln241_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="or_ln241_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln241/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="select_ln241_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="0" index="2" bw="8" slack="0"/>
<pin id="491" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln241_1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="13" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln255_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="13" slack="0"/>
<pin id="505" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="0"/>
<pin id="509" dir="0" index="1" bw="5" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln255_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="0"/>
<pin id="517" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sub_ln255_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="13" slack="0"/>
<pin id="521" dir="0" index="1" bw="10" slack="0"/>
<pin id="522" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln255/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln242_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln242_1/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln242_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="4" slack="0"/>
<pin id="534" dir="0" index="2" bw="4" slack="0"/>
<pin id="535" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln242/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln241_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="12" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241_1/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln241_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="12" slack="0"/>
<pin id="548" dir="0" index="2" bw="12" slack="0"/>
<pin id="549" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln241_2/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln240_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="0" index="1" bw="16" slack="1"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln240_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="0"/>
<pin id="560" dir="0" index="1" bw="5" slack="1"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="store_ln241_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="0"/>
<pin id="565" dir="0" index="1" bw="12" slack="1"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln241_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="1"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln242_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="0"/>
<pin id="575" dir="0" index="1" bw="4" slack="1"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="i2_load_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="2"/>
<pin id="580" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln241_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="0" index="2" bw="8" slack="0"/>
<pin id="585" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln241/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sext_ln241_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="14" slack="1"/>
<pin id="590" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln255_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="1"/>
<pin id="593" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_2/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln255_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="14" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln255/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln255_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="15" slack="0"/>
<pin id="602" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln255/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="0" index="1" bw="12" slack="0"/>
<pin id="607" dir="0" index="2" bw="1" slack="0"/>
<pin id="608" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="0"/>
<pin id="614" dir="0" index="1" bw="15" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sub_ln255_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="0"/>
<pin id="622" dir="0" index="1" bw="16" slack="0"/>
<pin id="623" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln255_1/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="lshr_ln_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="0" index="2" bw="4" slack="0"/>
<pin id="630" dir="0" index="3" bw="4" slack="0"/>
<pin id="631" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln255_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_3/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln255_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="0" index="1" bw="4" slack="0"/>
<pin id="643" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln255_1/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln255_4_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_4/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln242_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="6" slack="0"/>
<pin id="669" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln242/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="store_ln242_store_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="2"/>
<pin id="675" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="kernel_output_addr_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="0"/>
<pin id="679" dir="0" index="1" bw="64" slack="4"/>
<pin id="680" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_output_addr/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="bitcast_ln276_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="bitcast_ln276_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_1/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="bitcast_ln276_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_2/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="bitcast_ln276_3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_3/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="bitcast_ln276_4_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_4/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="bitcast_ln276_5_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_5/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="bitcast_ln276_6_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_6/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="bitcast_ln276_7_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_7/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="bitcast_ln276_8_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_8/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="bitcast_ln276_9_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_9/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="bitcast_ln276_10_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_10/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="bitcast_ln276_11_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_11/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="bitcast_ln276_12_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_12/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="bitcast_ln276_13_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_13/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="bitcast_ln276_14_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_14/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="bitcast_ln276_15_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln276_15/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="or_ln276_s_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="512" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="32" slack="0"/>
<pin id="735" dir="0" index="3" bw="32" slack="0"/>
<pin id="736" dir="0" index="4" bw="32" slack="0"/>
<pin id="737" dir="0" index="5" bw="32" slack="0"/>
<pin id="738" dir="0" index="6" bw="32" slack="0"/>
<pin id="739" dir="0" index="7" bw="32" slack="0"/>
<pin id="740" dir="0" index="8" bw="32" slack="0"/>
<pin id="741" dir="0" index="9" bw="32" slack="0"/>
<pin id="742" dir="0" index="10" bw="32" slack="0"/>
<pin id="743" dir="0" index="11" bw="32" slack="0"/>
<pin id="744" dir="0" index="12" bw="32" slack="0"/>
<pin id="745" dir="0" index="13" bw="32" slack="0"/>
<pin id="746" dir="0" index="14" bw="32" slack="0"/>
<pin id="747" dir="0" index="15" bw="32" slack="0"/>
<pin id="748" dir="0" index="16" bw="32" slack="0"/>
<pin id="749" dir="1" index="17" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln276_s/5 "/>
</bind>
</comp>

<comp id="768" class="1005" name="i2_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="775" class="1005" name="indvar_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="4" slack="0"/>
<pin id="777" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar "/>
</bind>
</comp>

<comp id="782" class="1005" name="i1_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="789" class="1005" name="indvar_flatten_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="12" slack="0"/>
<pin id="791" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="796" class="1005" name="i0_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="5" slack="0"/>
<pin id="798" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i0 "/>
</bind>
</comp>

<comp id="803" class="1005" name="indvar_flatten13_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="0"/>
<pin id="805" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="810" class="1005" name="sext_ln240_cast_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="64" slack="4"/>
<pin id="812" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln240_cast "/>
</bind>
</comp>

<comp id="815" class="1005" name="icmp_ln240_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="2"/>
<pin id="817" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln240 "/>
</bind>
</comp>

<comp id="819" class="1005" name="or_ln241_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln241 "/>
</bind>
</comp>

<comp id="824" class="1005" name="select_ln241_1_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="1"/>
<pin id="826" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln241_1 "/>
</bind>
</comp>

<comp id="829" class="1005" name="sub_ln255_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="14" slack="1"/>
<pin id="831" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln255 "/>
</bind>
</comp>

<comp id="834" class="1005" name="output_0_addr_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="1"/>
<pin id="836" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_0_addr "/>
</bind>
</comp>

<comp id="839" class="1005" name="output_1_addr_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="1"/>
<pin id="841" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_1_addr "/>
</bind>
</comp>

<comp id="844" class="1005" name="output_2_addr_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="16" slack="1"/>
<pin id="846" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_2_addr "/>
</bind>
</comp>

<comp id="849" class="1005" name="output_3_addr_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="1"/>
<pin id="851" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_3_addr "/>
</bind>
</comp>

<comp id="854" class="1005" name="output_4_addr_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="1"/>
<pin id="856" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_4_addr "/>
</bind>
</comp>

<comp id="859" class="1005" name="output_5_addr_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="1"/>
<pin id="861" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_5_addr "/>
</bind>
</comp>

<comp id="864" class="1005" name="output_6_addr_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="1"/>
<pin id="866" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_6_addr "/>
</bind>
</comp>

<comp id="869" class="1005" name="output_7_addr_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="1"/>
<pin id="871" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_7_addr "/>
</bind>
</comp>

<comp id="874" class="1005" name="output_8_addr_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="1"/>
<pin id="876" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_8_addr "/>
</bind>
</comp>

<comp id="879" class="1005" name="output_9_addr_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="1"/>
<pin id="881" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_9_addr "/>
</bind>
</comp>

<comp id="884" class="1005" name="output_10_addr_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="1"/>
<pin id="886" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_10_addr "/>
</bind>
</comp>

<comp id="889" class="1005" name="output_11_addr_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="1"/>
<pin id="891" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_11_addr "/>
</bind>
</comp>

<comp id="894" class="1005" name="output_12_addr_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="1"/>
<pin id="896" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_12_addr "/>
</bind>
</comp>

<comp id="899" class="1005" name="output_13_addr_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="1"/>
<pin id="901" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_13_addr "/>
</bind>
</comp>

<comp id="904" class="1005" name="output_14_addr_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="16" slack="1"/>
<pin id="906" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_14_addr "/>
</bind>
</comp>

<comp id="909" class="1005" name="output_15_addr_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="1"/>
<pin id="911" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_15_addr "/>
</bind>
</comp>

<comp id="914" class="1005" name="output_0_load_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_0_load "/>
</bind>
</comp>

<comp id="919" class="1005" name="output_1_load_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_1_load "/>
</bind>
</comp>

<comp id="924" class="1005" name="output_2_load_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_2_load "/>
</bind>
</comp>

<comp id="929" class="1005" name="output_3_load_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_3_load "/>
</bind>
</comp>

<comp id="934" class="1005" name="output_4_load_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_4_load "/>
</bind>
</comp>

<comp id="939" class="1005" name="output_5_load_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_5_load "/>
</bind>
</comp>

<comp id="944" class="1005" name="output_6_load_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_6_load "/>
</bind>
</comp>

<comp id="949" class="1005" name="output_7_load_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_7_load "/>
</bind>
</comp>

<comp id="954" class="1005" name="output_8_load_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_8_load "/>
</bind>
</comp>

<comp id="959" class="1005" name="output_9_load_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_9_load "/>
</bind>
</comp>

<comp id="964" class="1005" name="output_10_load_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_10_load "/>
</bind>
</comp>

<comp id="969" class="1005" name="output_11_load_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_11_load "/>
</bind>
</comp>

<comp id="974" class="1005" name="output_12_load_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_12_load "/>
</bind>
</comp>

<comp id="979" class="1005" name="output_13_load_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_13_load "/>
</bind>
</comp>

<comp id="984" class="1005" name="output_14_load_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_14_load "/>
</bind>
</comp>

<comp id="989" class="1005" name="output_15_load_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_15_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="118" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="120" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="102" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="102" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="102" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="102" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="102" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="102" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="102" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="102" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="102" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="102" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="102" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="102" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="102" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="102" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="102" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="102" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="160" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="167" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="174" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="181" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="188" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="195" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="202" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="209" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="216" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="223" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="230" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="237" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="244" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="251" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="361"><net_src comp="258" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="265" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="146" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="62" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="66" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="64" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="68" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="402" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="72" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="423" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="74" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="64" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="420" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="435" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="76" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="417" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="78" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="449" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="435" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="429" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="426" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="441" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="80" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="461" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="435" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="461" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="475" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="441" pin="3"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="82" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="467" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="64" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="84" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="467" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="60" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="503" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="417" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="86" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="481" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="86" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="525" pin="2"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="423" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="88" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="435" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="88" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="539" pin="2"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="411" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="467" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="545" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="487" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="531" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="586"><net_src comp="64" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="587"><net_src comp="578" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="598"><net_src comp="588" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="591" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="90" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="600" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="66" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="617"><net_src comp="92" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="594" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="94" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="604" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="612" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="632"><net_src comp="96" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="581" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="98" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="100" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="639"><net_src comp="626" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="620" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="655"><net_src comp="646" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="656"><net_src comp="646" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="657"><net_src comp="646" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="658"><net_src comp="646" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="659"><net_src comp="646" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="660"><net_src comp="646" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="661"><net_src comp="646" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="662"><net_src comp="646" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="663"><net_src comp="646" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="664"><net_src comp="646" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="665"><net_src comp="646" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="670"><net_src comp="581" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="104" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="0" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="677" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="750"><net_src comp="116" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="751"><net_src comp="728" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="752"><net_src comp="725" pin="1"/><net_sink comp="731" pin=2"/></net>

<net id="753"><net_src comp="722" pin="1"/><net_sink comp="731" pin=3"/></net>

<net id="754"><net_src comp="719" pin="1"/><net_sink comp="731" pin=4"/></net>

<net id="755"><net_src comp="716" pin="1"/><net_sink comp="731" pin=5"/></net>

<net id="756"><net_src comp="713" pin="1"/><net_sink comp="731" pin=6"/></net>

<net id="757"><net_src comp="710" pin="1"/><net_sink comp="731" pin=7"/></net>

<net id="758"><net_src comp="707" pin="1"/><net_sink comp="731" pin=8"/></net>

<net id="759"><net_src comp="704" pin="1"/><net_sink comp="731" pin=9"/></net>

<net id="760"><net_src comp="701" pin="1"/><net_sink comp="731" pin=10"/></net>

<net id="761"><net_src comp="698" pin="1"/><net_sink comp="731" pin=11"/></net>

<net id="762"><net_src comp="695" pin="1"/><net_sink comp="731" pin=12"/></net>

<net id="763"><net_src comp="692" pin="1"/><net_sink comp="731" pin=13"/></net>

<net id="764"><net_src comp="689" pin="1"/><net_sink comp="731" pin=14"/></net>

<net id="765"><net_src comp="686" pin="1"/><net_sink comp="731" pin=15"/></net>

<net id="766"><net_src comp="683" pin="1"/><net_sink comp="731" pin=16"/></net>

<net id="767"><net_src comp="731" pin="17"/><net_sink comp="152" pin=2"/></net>

<net id="771"><net_src comp="122" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="778"><net_src comp="126" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="785"><net_src comp="130" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="792"><net_src comp="134" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="799"><net_src comp="138" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="802"><net_src comp="796" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="806"><net_src comp="142" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="809"><net_src comp="803" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="813"><net_src comp="368" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="818"><net_src comp="405" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="481" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="827"><net_src comp="487" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="832"><net_src comp="519" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="837"><net_src comp="160" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="842"><net_src comp="167" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="847"><net_src comp="174" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="852"><net_src comp="181" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="857"><net_src comp="188" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="862"><net_src comp="195" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="867"><net_src comp="202" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="872"><net_src comp="209" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="877"><net_src comp="216" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="882"><net_src comp="223" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="887"><net_src comp="230" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="892"><net_src comp="237" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="897"><net_src comp="244" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="902"><net_src comp="251" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="907"><net_src comp="258" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="912"><net_src comp="265" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="917"><net_src comp="272" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="922"><net_src comp="278" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="927"><net_src comp="284" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="932"><net_src comp="290" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="937"><net_src comp="296" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="942"><net_src comp="302" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="947"><net_src comp="308" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="952"><net_src comp="314" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="957"><net_src comp="320" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="962"><net_src comp="326" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="967"><net_src comp="332" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="972"><net_src comp="338" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="977"><net_src comp="344" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="982"><net_src comp="350" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="987"><net_src comp="356" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="992"><net_src comp="362" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="728" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel_output | {5 }
	Port: output_0 | {}
	Port: output_1 | {}
	Port: output_2 | {}
	Port: output_3 | {}
	Port: output_4 | {}
	Port: output_5 | {}
	Port: output_6 | {}
	Port: output_7 | {}
	Port: output_8 | {}
	Port: output_9 | {}
	Port: output_10 | {}
	Port: output_11 | {}
	Port: output_12 | {}
	Port: output_13 | {}
	Port: output_14 | {}
	Port: output_15 | {}
 - Input state : 
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : kernel_output | {}
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : sext_ln240 | {1 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_0 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_1 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_2 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_3 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_4 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_5 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_6 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_7 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_8 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_9 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_10 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_11 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_12 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_13 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_14 | {3 4 }
	Port: store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3 : output_15 | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln240 : 1
		store_ln0 : 1
		store_ln241 : 1
		store_ln0 : 1
		store_ln242 : 1
	State 2
		icmp_ln240 : 1
		add_ln240 : 1
		br_ln240 : 2
		add_ln240_1 : 1
		icmp_ln241 : 1
		select_ln240 : 2
		xor_ln240 : 2
		icmp_ln242 : 1
		and_ln240 : 2
		select_ln240_1 : 2
		add_ln241 : 3
		or_ln241 : 2
		select_ln241_1 : 2
		tmp : 3
		zext_ln255 : 4
		tmp_1 : 3
		zext_ln255_1 : 4
		sub_ln255 : 5
		add_ln242_1 : 1
		select_ln242 : 2
		add_ln241_1 : 1
		select_ln241_2 : 2
		store_ln240 : 2
		store_ln240 : 3
		store_ln241 : 3
		store_ln241 : 3
		store_ln242 : 3
	State 3
		select_ln241 : 1
		add_ln255 : 1
		trunc_ln255 : 2
		tmp_2 : 3
		tmp_3 : 2
		sub_ln255_1 : 4
		lshr_ln : 2
		zext_ln255_3 : 3
		add_ln255_1 : 5
		zext_ln255_4 : 6
		output_0_addr : 7
		output_1_addr : 7
		output_2_addr : 7
		output_3_addr : 7
		output_4_addr : 7
		output_5_addr : 7
		output_6_addr : 7
		output_7_addr : 7
		output_8_addr : 7
		output_9_addr : 7
		output_10_addr : 7
		output_11_addr : 7
		output_12_addr : 7
		output_13_addr : 7
		output_14_addr : 7
		output_15_addr : 7
		output_0_load : 8
		output_1_load : 8
		output_2_load : 8
		output_3_load : 8
		output_4_load : 8
		output_5_load : 8
		output_6_load : 8
		output_7_load : 8
		output_8_load : 8
		output_9_load : 8
		output_10_load : 8
		output_11_load : 8
		output_12_load : 8
		output_13_load : 8
		output_14_load : 8
		output_15_load : 8
		add_ln242 : 2
		store_ln242 : 3
	State 4
	State 5
		or_ln276_s : 1
		write_ln276 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln240_fu_411      |    0    |    23   |
|          |      add_ln240_1_fu_429     |    0    |    12   |
|          |       add_ln241_fu_475      |    0    |    15   |
|    add   |      add_ln242_1_fu_525     |    0    |    12   |
|          |      add_ln241_1_fu_539     |    0    |    19   |
|          |       add_ln255_fu_594      |    0    |    21   |
|          |      add_ln255_1_fu_640     |    0    |    16   |
|          |       add_ln242_fu_666      |    0    |    15   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln240_fu_405      |    0    |    23   |
|   icmp   |      icmp_ln241_fu_435      |    0    |    19   |
|          |      icmp_ln242_fu_455      |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |     select_ln240_fu_441     |    0    |    8    |
|          |    select_ln240_1_fu_467    |    0    |    5    |
|  select  |    select_ln241_1_fu_487    |    0    |    8    |
|          |     select_ln242_fu_531     |    0    |    4    |
|          |    select_ln241_2_fu_545    |    0    |    12   |
|          |     select_ln241_fu_581     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|    sub   |       sub_ln255_fu_519      |    0    |    20   |
|          |      sub_ln255_1_fu_620     |    0    |    16   |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln240_fu_449      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln240_fu_461      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln241_fu_481       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln240_read_read_fu_146 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln276_write_fu_152  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln240_cast_fu_368   |    0    |    0    |
|          |      sext_ln241_fu_588      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_495         |    0    |    0    |
|          |         tmp_1_fu_507        |    0    |    0    |
|bitconcatenate|         tmp_2_fu_604        |    0    |    0    |
|          |         tmp_3_fu_612        |    0    |    0    |
|          |      or_ln276_s_fu_731      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln255_fu_503      |    0    |    0    |
|          |     zext_ln255_1_fu_515     |    0    |    0    |
|   zext   |     zext_ln255_2_fu_591     |    0    |    0    |
|          |     zext_ln255_3_fu_636     |    0    |    0    |
|          |     zext_ln255_4_fu_646     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln255_fu_600     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|        lshr_ln_fu_626       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   274   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i0_reg_796       |    5   |
|       i1_reg_782       |    8   |
|       i2_reg_768       |    8   |
|   icmp_ln240_reg_815   |    1   |
|indvar_flatten13_reg_803|   16   |
| indvar_flatten_reg_789 |   12   |
|     indvar_reg_775     |    4   |
|    or_ln241_reg_819    |    1   |
|  output_0_addr_reg_834 |   16   |
|  output_0_load_reg_914 |   32   |
| output_10_addr_reg_884 |   16   |
| output_10_load_reg_964 |   32   |
| output_11_addr_reg_889 |   16   |
| output_11_load_reg_969 |   32   |
| output_12_addr_reg_894 |   16   |
| output_12_load_reg_974 |   32   |
| output_13_addr_reg_899 |   16   |
| output_13_load_reg_979 |   32   |
| output_14_addr_reg_904 |   16   |
| output_14_load_reg_984 |   32   |
| output_15_addr_reg_909 |   16   |
| output_15_load_reg_989 |   32   |
|  output_1_addr_reg_839 |   16   |
|  output_1_load_reg_919 |   32   |
|  output_2_addr_reg_844 |   16   |
|  output_2_load_reg_924 |   32   |
|  output_3_addr_reg_849 |   16   |
|  output_3_load_reg_929 |   32   |
|  output_4_addr_reg_854 |   16   |
|  output_4_load_reg_934 |   32   |
|  output_5_addr_reg_859 |   16   |
|  output_5_load_reg_939 |   32   |
|  output_6_addr_reg_864 |   16   |
|  output_6_load_reg_944 |   32   |
|  output_7_addr_reg_869 |   16   |
|  output_7_load_reg_949 |   32   |
|  output_8_addr_reg_874 |   16   |
|  output_8_load_reg_954 |   32   |
|  output_9_addr_reg_879 |   16   |
|  output_9_load_reg_959 |   32   |
| select_ln241_1_reg_824 |    8   |
| sext_ln240_cast_reg_810|   64   |
|    sub_ln255_reg_829   |   14   |
+------------------------+--------+
|          Total         |   909  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_272 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_278 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_284 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_290 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_296 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_302 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_308 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_314 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_320 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_326 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_332 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_338 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_344 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_350 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_356 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_362 |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   512  ||  6.192  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   274  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   144  |
|  Register |    -   |   909  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   909  |   418  |
+-----------+--------+--------+--------+
