{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476147265991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476147265996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 10 19:54:25 2016 " "Processing started: Mon Oct 10 19:54:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476147265996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476147265996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab07 -c Lab07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab07 -c Lab07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476147265996 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/altera/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file c:/altera/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file %1!s!" 0 0 "Quartus II" 0 -1 1476147266283 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476147266639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/lab07_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/lab07_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc " "Found entity 1: Lab07_soc" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Lab07_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Lab07_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_irq_mapper " "Found entity 1: Lab07_soc_irq_mapper" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_irq_mapper.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0 " "Found entity 1: Lab07_soc_mm_interconnect_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: Lab07_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Lab07_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275489 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Lab07_soc_mm_interconnect_0_rsp_mux_001" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_rsp_mux " "Found entity 1: Lab07_soc_mm_interconnect_0_rsp_mux" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_rsp_demux_004 " "Found entity 1: Lab07_soc_mm_interconnect_0_rsp_demux_004" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_demux_004.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_rsp_demux " "Found entity 1: Lab07_soc_mm_interconnect_0_rsp_demux" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_cmd_mux_004 " "Found entity 1: Lab07_soc_mm_interconnect_0_cmd_mux_004" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_mux_004.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_cmd_mux " "Found entity 1: Lab07_soc_mm_interconnect_0_cmd_mux" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Lab07_soc_mm_interconnect_0_cmd_demux_001" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_cmd_demux " "Found entity 1: Lab07_soc_mm_interconnect_0_cmd_demux" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275514 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275514 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275514 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275514 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476147275520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Lab07_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476147275526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Lab07_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476147275531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476147275531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_007_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275532 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router_007 " "Found entity 2: Lab07_soc_mm_interconnect_0_router_007" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476147275533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476147275533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_006_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275534 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router_006 " "Found entity 2: Lab07_soc_mm_interconnect_0_router_006" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476147275536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476147275536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_002_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275537 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router_002 " "Found entity 2: Lab07_soc_mm_interconnect_0_router_002" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476147275538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476147275538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_001_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275539 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router_001 " "Found entity 2: Lab07_soc_mm_interconnect_0_router_001" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab07_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476147275541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab07_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Lab07_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476147275541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_mm_interconnect_0_router_default_decode " "Found entity 1: Lab07_soc_mm_interconnect_0_router_default_decode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275542 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_mm_interconnect_0_router " "Found entity 2: Lab07_soc_mm_interconnect_0_router" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_sysid_qsys_0 " "Found entity 1: Lab07_soc_sysid_qsys_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sysid_qsys_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_switches " "Found entity 1: Lab07_soc_switches" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_switches.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_sdram_pll_dffpipe_l2c " "Found entity 1: Lab07_soc_sdram_pll_dffpipe_l2c" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275564 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_sdram_pll_stdsync_sv6 " "Found entity 2: Lab07_soc_sdram_pll_stdsync_sv6" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275564 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab07_soc_sdram_pll_altpll_lqa2 " "Found entity 3: Lab07_soc_sdram_pll_altpll_lqa2" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275564 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab07_soc_sdram_pll " "Found entity 4: Lab07_soc_sdram_pll" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_sdram_input_efifo_module " "Found entity 1: Lab07_soc_sdram_input_efifo_module" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275567 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_sdram " "Found entity 2: Lab07_soc_sdram" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_onchip_memory2_0 " "Found entity 1: Lab07_soc_onchip_memory2_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_onchip_memory2_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0 " "Found entity 1: Lab07_soc_nios2_qsys_0" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab07_soc_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: Lab07_soc_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "8 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "9 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "10 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "11 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "12 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "13 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "14 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "15 Lab07_soc_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: Lab07_soc_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "16 Lab07_soc_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: Lab07_soc_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "17 Lab07_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: Lab07_soc_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "18 Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "19 Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "20 Lab07_soc_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: Lab07_soc_nios2_qsys_0_cpu_nios2_oci" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""} { "Info" "ISGN_ENTITY_NAME" "21 Lab07_soc_nios2_qsys_0_cpu " "Found entity 21: Lab07_soc_nios2_qsys_0_cpu" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_nios2_qsys_0_cpu_test_bench " "Found entity 1: Lab07_soc_nios2_qsys_0_cpu_test_bench" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_test_bench.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_led " "Found entity 1: Lab07_soc_led" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_led.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07_soc/synthesis/submodules/lab07_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab07_soc/synthesis/submodules/lab07_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab07_soc_key " "Found entity 1: Lab07_soc_key" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_key.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147275608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147275608 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab07_soc_sdram.v(316) " "Verilog HDL or VHDL warning at Lab07_soc_sdram.v(316): conditional expression evaluates to a constant" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476147275629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab07_soc_sdram.v(326) " "Verilog HDL or VHDL warning at Lab07_soc_sdram.v(326): conditional expression evaluates to a constant" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476147275629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab07_soc_sdram.v(336) " "Verilog HDL or VHDL warning at Lab07_soc_sdram.v(336): conditional expression evaluates to a constant" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476147275629 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab07_soc_sdram.v(680) " "Verilog HDL or VHDL warning at Lab07_soc_sdram.v(680): conditional expression evaluates to a constant" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1476147275631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476147275731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc Lab07_soc:m_lab7_soc " "Elaborating entity \"Lab07_soc\" for hierarchy \"Lab07_soc:m_lab7_soc\"" {  } { { "lab7.sv" "m_lab7_soc" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147275771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_key Lab07_soc:m_lab7_soc\|Lab07_soc_key:key " "Elaborating entity \"Lab07_soc_key\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_key:key\"" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "key" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147275812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_led Lab07_soc:m_lab7_soc\|Lab07_soc_led:led " "Elaborating entity \"Lab07_soc_led\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_led:led\"" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "led" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147275831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0 Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"Lab07_soc_nios2_qsys_0\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\"" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "nios2_qsys_0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147275844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0.v" "cpu" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147275876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_test_bench Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_test_bench:the_Lab07_soc_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_test_bench\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_test_bench:the_Lab07_soc_nios2_qsys_0_cpu_test_bench\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_test_bench" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 3690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module:Lab07_soc_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module:Lab07_soc_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "Lab07_soc_nios2_qsys_0_cpu_register_bank_a" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 4207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module:Lab07_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module:Lab07_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module:Lab07_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module:Lab07_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476147276226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module:Lab07_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module:Lab07_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276229 ""}  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476147276229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147276295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147276295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module:Lab07_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_register_bank_a_module:Lab07_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_register_bank_b_module Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_register_bank_b_module:Lab07_soc_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_register_bank_b_module:Lab07_soc_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "Lab07_soc_nios2_qsys_0_cpu_register_bank_b" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 4225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 4711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476147276457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276457 ""}  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476147276457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci_break Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_break:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_break:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_break" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci_xbrk Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dbrk Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci_itrace Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci_td_mode Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:Lab07_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:Lab07_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci_pib Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_pib" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_oci_im Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_im:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci_im:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci_im" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_avalon_reg Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_Lab07_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_Lab07_soc_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem\|Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem\|Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem\|Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem\|Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem\|Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem\|Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476147276812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem\|Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem\|Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276814 ""}  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476147276814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147276868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147276868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem\|Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_cpu_nios2_ocimem\|Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_tck" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147276987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476147276998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277000 ""}  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476147277000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277002 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_nios2_qsys_0:nios2_qsys_0\|Lab07_soc_nios2_qsys_0_cpu:cpu\|Lab07_soc_nios2_qsys_0_cpu_nios2_oci:the_Lab07_soc_nios2_qsys_0_cpu_nios2_oci\|Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_Lab07_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab07_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_onchip_memory2_0 Lab07_soc:m_lab7_soc\|Lab07_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Lab07_soc_onchip_memory2_0\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "onchip_memory2_0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab07_soc:m_lab7_soc\|Lab07_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_onchip_memory2_0.v" "the_altsyncram" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab07_soc:m_lab7_soc\|Lab07_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab07_soc:m_lab7_soc\|Lab07_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_onchip_memory2_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476147277907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab07_soc:m_lab7_soc\|Lab07_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab07_soc:m_lab7_soc\|Lab07_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab07_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Lab07_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277909 ""}  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_onchip_memory2_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476147277909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5qc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5qc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5qc1 " "Found entity 1: altsyncram_5qc1" {  } { { "db/altsyncram_5qc1.tdf" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/db/altsyncram_5qc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147277963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147277963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5qc1 Lab07_soc:m_lab7_soc\|Lab07_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5qc1:auto_generated " "Elaborating entity \"altsyncram_5qc1\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5qc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147277964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_sdram Lab07_soc:m_lab7_soc\|Lab07_soc_sdram:sdram " "Elaborating entity \"Lab07_soc_sdram\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_sdram:sdram\"" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "sdram" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_sdram_input_efifo_module Lab07_soc:m_lab7_soc\|Lab07_soc_sdram:sdram\|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module " "Elaborating entity \"Lab07_soc_sdram_input_efifo_module\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_sdram:sdram\|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "the_Lab07_soc_sdram_input_efifo_module" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_sdram_pll Lab07_soc:m_lab7_soc\|Lab07_soc_sdram_pll:sdram_pll " "Elaborating entity \"Lab07_soc_sdram_pll\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_sdram_pll:sdram_pll\"" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "sdram_pll" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_sdram_pll_stdsync_sv6 Lab07_soc:m_lab7_soc\|Lab07_soc_sdram_pll:sdram_pll\|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"Lab07_soc_sdram_pll_stdsync_sv6\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_sdram_pll:sdram_pll\|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "stdsync2" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_sdram_pll_dffpipe_l2c Lab07_soc:m_lab7_soc\|Lab07_soc_sdram_pll:sdram_pll\|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2\|Lab07_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Lab07_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_sdram_pll:sdram_pll\|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2\|Lab07_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "dffpipe3" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_sdram_pll_altpll_lqa2 Lab07_soc:m_lab7_soc\|Lab07_soc_sdram_pll:sdram_pll\|Lab07_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"Lab07_soc_sdram_pll_altpll_lqa2\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_sdram_pll:sdram_pll\|Lab07_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "sd1" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_switches Lab07_soc:m_lab7_soc\|Lab07_soc_switches:switches " "Elaborating entity \"Lab07_soc_switches\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_switches:switches\"" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "switches" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_sysid_qsys_0 Lab07_soc:m_lab7_soc\|Lab07_soc_sysid_qsys_0:sysid_qsys_1 " "Elaborating entity \"Lab07_soc_sysid_qsys_0\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_sysid_qsys_0:sysid_qsys_1\"" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "sysid_qsys_1" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0 Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Lab07_soc_mm_interconnect_0\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "mm_interconnect_0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "led_s1_translator" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147278977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent_rsp_fifo" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 2234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 2275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_router Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router:router " "Elaborating entity \"Lab07_soc_mm_interconnect_0_router\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router:router\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "router" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 2541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_router_default_decode Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router:router\|Lab07_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Lab07_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router:router\|Lab07_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_router_001 Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Lab07_soc_mm_interconnect_0_router_001\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "router_001" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_router_001_default_decode Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_001:router_001\|Lab07_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Lab07_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_001:router_001\|Lab07_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_router_002 Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Lab07_soc_mm_interconnect_0_router_002\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "router_002" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_router_002_default_decode Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_002:router_002\|Lab07_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Lab07_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_002:router_002\|Lab07_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_router_006 Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Lab07_soc_mm_interconnect_0_router_006\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_006:router_006\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "router_006" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 2637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_router_006_default_decode Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_006:router_006\|Lab07_soc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Lab07_soc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_006:router_006\|Lab07_soc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_router_007 Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"Lab07_soc_mm_interconnect_0_router_007\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "router_007" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_router_007_default_decode Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_007:router_007\|Lab07_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"Lab07_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_router_007:router_007\|Lab07_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 2735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_cmd_demux Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Lab07_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "cmd_demux" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 2794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_cmd_demux_001 Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Lab07_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_cmd_mux Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Lab07_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "cmd_mux" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_cmd_mux_004 Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"Lab07_soc_mm_interconnect_0_cmd_mux_004\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "cmd_mux_004" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_rsp_demux Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Lab07_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "rsp_demux" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 3024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_rsp_demux_004 Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"Lab07_soc_mm_interconnect_0_rsp_demux_004\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "rsp_demux_004" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 3110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_rsp_mux Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Lab07_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "rsp_mux" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_rsp_mux_001 Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Lab07_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147279991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147280002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 3333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147280014 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476147280031 "|lab7|Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476147280032 "|lab7|Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1476147280032 "|lab7|Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 3399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147280086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "crosser" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 3433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147280137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147280160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_avalon_st_adapter Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Lab07_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 3564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147280232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab07_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147280245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_avalon_st_adapter_005 Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"Lab07_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0.v" 3709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147280269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|Lab07_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Lab07_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147280282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab07_soc_irq_mapper Lab07_soc:m_lab7_soc\|Lab07_soc_irq_mapper:irq_mapper " "Elaborating entity \"Lab07_soc_irq_mapper\" for hierarchy \"Lab07_soc:m_lab7_soc\|Lab07_soc_irq_mapper:irq_mapper\"" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "irq_mapper" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147280300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Lab07_soc:m_lab7_soc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Lab07_soc:m_lab7_soc\|altera_reset_controller:rst_controller\"" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "rst_controller" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147280310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Lab07_soc:m_lab7_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Lab07_soc:m_lab7_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Lab07_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147280327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Lab07_soc:m_lab7_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Lab07_soc:m_lab7_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Lab07_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147280338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Lab07_soc:m_lab7_soc\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Lab07_soc:m_lab7_soc\|altera_reset_controller:rst_controller_001\"" {  } { { "Lab07_soc/synthesis/Lab07_soc.v" "rst_controller_001" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/Lab07_soc.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476147280350 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1476147282257 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.10.10.19:54:46 Progress: Loading sldd6339449/alt_sld_fab_wrapper_hw.tcl " "2016.10.10.19:54:46 Progress: Loading sldd6339449/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1476147286436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1476147289032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1476147289224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1476147290712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1476147290738 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1476147290762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1476147290812 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1476147290824 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1476147290832 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1476147291556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd6339449/alt_sld_fab.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/db/ip/sldd6339449/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147291698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147291698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147291729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147291729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147291730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147291730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147291742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147291742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147291778 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147291778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147291778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476147291791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476147291791 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"Lab07_soc:m_lab7_soc\|Lab07_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1476147294969 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1476147294969 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1476147297943 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1476147298108 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1476147298108 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 440 -1 0 } } { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 354 -1 0 } } { "Lab07_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Lab07_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 4023 -1 0 } } { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 3025 -1 0 } } { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram.v" 304 -1 0 } } { "Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0_cpu.v" 3645 -1 0 } } { "Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/Lab07_soc_sdram_pll.v" 249 -1 0 } } { "Lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/Lab07_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1476147298136 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1476147298137 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476147299588 "|lab7|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476147299588 "|lab7|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476147299588 "|lab7|DRAM_DQM[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1476147299588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476147299978 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "332 " "332 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1476147302817 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1476147302988 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1476147302988 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476147303260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/output_files/Lab07.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/Lab07/output_files/Lab07.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1476147304392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1476147306615 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476147306615 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476147307194 "|lab7|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476147307194 "|lab7|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab7.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab07/lab7.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476147307194 "|lab7|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1476147307194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3231 " "Implemented 3231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1476147307197 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1476147307197 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1476147307197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3027 " "Implemented 3027 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1476147307197 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1476147307197 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1476147307197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1476147307197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476147307324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 10 19:55:07 2016 " "Processing ended: Mon Oct 10 19:55:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476147307324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476147307324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476147307324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476147307324 ""}
