# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../pre_3_output.srcs/sources_1/new/getall.v" \
"../../../../pre_3_output.srcs/sources_1/new/leddecode.v" \
"../../../../pre_3_output.srcs/sources_1/new/light_decode.v" \
"../../../../pre_3_output.srcs/sources_1/new/pre_encode.v" \
"../../../../pre_3_output.srcs/sim_1/new/getall_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
