verilog xil_defaultlib  \
"../../../../PC-PO-VHDL.gen/sources_1/ip/mem_a/sim/mem_a.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
