<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>HFGRTR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">HFGRTR_EL2, Hypervisor Fine-Grained Read Trap Register</h1><p>The HFGRTR_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>Provides controls for traps of <span class="instruction">MRS</span> and <span class="instruction">MRC</span> reads of System registers.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_FGT is implemented. Otherwise, direct accesses to HFGRTR_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>HFGRTR_EL2 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_63-1">nAMAIR2_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-62_62-1">nMAIR2_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-61_61-1">nS2POR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-60_60-1">nPOR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-59_59-1">nPOR_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-58_58-1">nPIR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-57_57-1">nPIRE0_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-56_56-1">nRCWMASK_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-55_55-1">nTPIDR2_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-54_54-1">nSMPRI_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-53_53-1">nGCS_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-52_52-1">nGCS_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-51_51">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-50_50-1">nACCDATA_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_49-1">ERXADDR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_48-1">ERXPFGCDN_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-47_47-1">ERXPFGCTL_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-46_46-1">ERXPFGF_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-45_45-1">ERXMISCn_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-44_44-1">ERXSTATUS_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-43_43-1">ERXCTLR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-42_42-1">ERXFR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-41_41-1">ERRSELR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-40_40-1">ERRIDR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-39_39-1">ICC_IGRPENn_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-38_38">VBAR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-37_37">TTBR1_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-36_36">TTBR0_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-35_35">TPIDR_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-34_34">TPIDRRO_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-33_33">TPIDR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-32_32">TCR_EL1</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31-1">SCXTNUM_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30-1">SCXTNUM_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-29_29">SCTLR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-28_28">REVIDR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-27_27">PAR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-26_26">MPIDR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-25_25">MIDR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-24_24">MAIR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_23-1">LORSA_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-22_22-1">LORN_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-21_21-1">LORID_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-20_20-1">LOREA_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-19_19-1">LORC_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-18_18">ISR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-17_17">FAR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-16_16">ESR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_15">DCZID_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-14_14">CTR_EL0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-13_13">CSSELR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-12_12">CPACR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-11_11">CONTEXTIDR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-10_10">CLIDR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-9_9">CCSIDR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-8_8-1">APIBKey</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_7-1">APIAKey</a></td><td class="lr" colspan="1"><a href="#fieldset_0-6_6-1">APGAKey</a></td><td class="lr" colspan="1"><a href="#fieldset_0-5_5-1">APDBKey</a></td><td class="lr" colspan="1"><a href="#fieldset_0-4_4-1">APDAKey</a></td><td class="lr" colspan="1"><a href="#fieldset_0-3_3">AMAIR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-2_2">AIDR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">AFSR1_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">AFSR0_EL1</a></td></tr></tbody></table><h4 id="fieldset_0-63_63-1">nAMAIR2_EL1, bit [63]<span class="condition"><br/>When FEAT_AIE is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-amair2_el1.html">AMAIR2_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>nAMAIR2_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-amair2_el1.html">AMAIR2_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-amair2_el1.html">AMAIR2_EL1</a> are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-63_63-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-62_62-1">nMAIR2_EL1, bit [62]<span class="condition"><br/>When FEAT_AIE is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-mair2_el1.html">MAIR2_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>nMAIR2_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-mair2_el1.html">MAIR2_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-mair2_el1.html">MAIR2_EL1</a> are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-62_62-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-61_61-1">nS2POR_EL1, bit [61]<span class="condition"><br/>When FEAT_S2POE is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-s2por_el1.html">S2POR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>nS2POR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-s2por_el1.html">S2POR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-s2por_el1.html">S2POR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-61_61-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-60_60-1">nPOR_EL1, bit [60]<span class="condition"><br/>When FEAT_S1POE is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-por_el1.html">POR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>nPOR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-por_el1.html">POR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-por_el1.html">POR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-60_60-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-59_59-1">nPOR_EL0, bit [59]<span class="condition"><br/>When FEAT_S1POE is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-por_el0.html">POR_EL0</a> at EL1 and EL0 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>nPOR_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} != {1, 1}, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-por_el0.html">POR_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-por_el0.html">POR_EL0</a> are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-59_59-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-58_58-1">nPIR_EL1, bit [58]<span class="condition"><br/>When FEAT_S1PIE is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-pir_el1.html">PIR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>nPIR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-pir_el1.html">PIR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-pir_el1.html">PIR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-58_58-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-57_57-1">nPIRE0_EL1, bit [57]<span class="condition"><br/>When FEAT_S1PIE is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-pire0_el1.html">PIRE0_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>nPIRE0_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-pire0_el1.html">PIRE0_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-pire0_el1.html">PIRE0_EL1</a> are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-57_57-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-56_56-1">nRCWMASK_EL1, bit [56]<span class="condition"><br/>When FEAT_THE is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> or <span class="instruction">MRRS</span> reads of RCWMASK_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>nRCWMASK_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> or <span class="instruction">MRRS</span> reads of RCWMASK_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MRS</span> or <span class="instruction">MRRS</span> reads of RCWMASK_EL1 are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-56_56-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-55_55-1">nTPIDR2_EL0, bit [55]<span class="condition"><br/>When FEAT_SME is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-tpidr2_el0.html">TPIDR2_EL0</a> at EL1 and EL0 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>nTPIDR2_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} != {1, 1}, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-tpidr2_el0.html">TPIDR2_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-tpidr2_el0.html">TPIDR2_EL0</a> are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-55_55-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-54_54-1">nSMPRI_EL1, bit [54]<span class="condition"><br/>When FEAT_SME is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-smpri_el1.html">SMPRI_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>nSMPRI_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-smpri_el1.html">SMPRI_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-smpri_el1.html">SMPRI_EL1</a> are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-54_54-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-53_53-1">nGCS_EL1, bit [53]<span class="condition"><br/>When FEAT_GCS is implemented:
                        </span></h4><div class="field"><p>Trap <span class="instruction">MRS</span> reads of multiple System registers. Enables a trap on <span class="instruction">MRS</span> reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p>
<ul>
<li><a href="AArch64-gcscr_el1.html">GCSCR_EL1</a>.
</li><li><a href="AArch64-gcspr_el1.html">GCSPR_EL1</a>.
</li></ul><table class="valuetable"><tr><th>nGCS_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MRS</span> reads of the System registers listed above are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-53_53-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-52_52-1">nGCS_EL0, bit [52]<span class="condition"><br/>When FEAT_GCS is implemented:
                        </span></h4><div class="field"><p>Trap <span class="instruction">MRS</span> reads of multiple System registers. Enables a trap on <span class="instruction">MRS</span> reads at EL1 and EL0 using AArch64 of any of the following AArch64 System registers to EL2:</p>
<ul>
<li><a href="AArch64-gcscre0_el1.html">GCSCRE0_EL1</a>, at EL1 only.
</li><li><a href="AArch64-gcspr_el0.html">GCSPR_EL0</a>.
</li></ul><table class="valuetable"><tr><th>nGCS_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} != {1, 1}, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads at EL1 and EL0 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MRS</span> reads of the System registers listed above are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-52_52-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-51_51">Bit [51]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-50_50-1">nACCDATA_EL1, bit [50]<span class="condition"><br/>When FEAT_LS64_ACCDATA is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-accdata_el1.html">ACCDATA_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>nACCDATA_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-accdata_el1.html">ACCDATA_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-accdata_el1.html">ACCDATA_EL1</a> are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-50_50-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-49_49-1">ERXADDR_EL1, bit [49]<span class="condition"><br/>When FEAT_RAS is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-erxaddr_el1.html">ERXADDR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ERXADDR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-erxaddr_el1.html">ERXADDR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-erxaddr_el1.html">ERXADDR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>Accessing this field has the following behavior:</p>
<ul>
<li>This field is permitted to be <span class="arm-defined-word">RES0</span> if all of the following are true:<ul>
<li><a href="AArch64-errselr_el1.html">ERRSELR_EL1</a> and all ERX* registers are implemented as <span class="arm-defined-word">UNDEFINED</span> or RAZ/WI.
</li><li><a href="AArch64-erridr_el1.html">ERRIDR_EL1</a>.NUM is zero.
</li></ul>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When EL3 is not implemented,
            this field resets to
            <span class="binarynumber">0</span>.
</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-49_49-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-48_48-1">ERXPFGCDN_EL1, bit [48]<span class="condition"><br/>When FEAT_RASv1p1 is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-erxpfgcdn_el1.html">ERXPFGCDN_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ERXPFGCDN_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-erxpfgcdn_el1.html">ERXPFGCDN_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-erxpfgcdn_el1.html">ERXPFGCDN_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>Accessing this field has the following behavior:</p>
<ul>
<li>This field is permitted to be <span class="arm-defined-word">RES0</span> if all of the following are true:<ul>
<li><a href="AArch64-errselr_el1.html">ERRSELR_EL1</a> and all ERX* registers are implemented as <span class="arm-defined-word">UNDEFINED</span> or RAZ/WI.
</li><li><a href="AArch64-erridr_el1.html">ERRIDR_EL1</a>.NUM is zero.
</li></ul>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When EL3 is not implemented,
            this field resets to
            <span class="binarynumber">0</span>.
</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-48_48-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-47_47-1">ERXPFGCTL_EL1, bit [47]<span class="condition"><br/>When FEAT_RASv1p1 is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-erxpfgctl_el1.html">ERXPFGCTL_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ERXPFGCTL_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-erxpfgctl_el1.html">ERXPFGCTL_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-erxpfgctl_el1.html">ERXPFGCTL_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>Accessing this field has the following behavior:</p>
<ul>
<li>This field is permitted to be <span class="arm-defined-word">RES0</span> if all of the following are true:<ul>
<li><a href="AArch64-errselr_el1.html">ERRSELR_EL1</a> and all ERX* registers are implemented as <span class="arm-defined-word">UNDEFINED</span> or RAZ/WI.
</li><li><a href="AArch64-erridr_el1.html">ERRIDR_EL1</a>.NUM is zero.
</li></ul>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When EL3 is not implemented,
            this field resets to
            <span class="binarynumber">0</span>.
</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-47_47-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-46_46-1">ERXPFGF_EL1, bit [46]<span class="condition"><br/>When FEAT_RASv1p1 is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-erxpfgf_el1.html">ERXPFGF_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ERXPFGF_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-erxpfgf_el1.html">ERXPFGF_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-erxpfgf_el1.html">ERXPFGF_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>Accessing this field has the following behavior:</p>
<ul>
<li>This field is permitted to be <span class="arm-defined-word">RES0</span> if all of the following are true:<ul>
<li><a href="AArch64-errselr_el1.html">ERRSELR_EL1</a> and all ERX* registers are implemented as <span class="arm-defined-word">UNDEFINED</span> or RAZ/WI.
</li><li><a href="AArch64-erridr_el1.html">ERRIDR_EL1</a>.NUM is zero.
</li></ul>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When EL3 is not implemented,
            this field resets to
            <span class="binarynumber">0</span>.
</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-46_46-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-45_45-1">ERXMISCn_EL1, bit [45]<span class="condition"><br/>When FEAT_RAS is implemented:
                        </span></h4><div class="field"><p>Trap <span class="instruction">MRS</span> reads of multiple System registers. Enables a trap on <span class="instruction">MRS</span> reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p>
<ul>
<li><a href="AArch64-erxmisc0_el1.html">ERXMISC0_EL1</a>.
</li><li><a href="AArch64-erxmisc1_el1.html">ERXMISC1_EL1</a>.
</li><li><a href="AArch64-erxmisc2_el1.html">ERXMISC2_EL1</a>.
</li><li><a href="AArch64-erxmisc3_el1.html">ERXMISC3_EL1</a>.
</li></ul><table class="valuetable"><tr><th>ERXMISCn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of the specified System registers are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads at EL1 using AArch64 of any of the specified System registers are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>Accessing this field has the following behavior:</p>
<ul>
<li>This field is permitted to be <span class="arm-defined-word">RES0</span> if all of the following are true:<ul>
<li><a href="AArch64-errselr_el1.html">ERRSELR_EL1</a> and all ERX* registers are implemented as <span class="arm-defined-word">UNDEFINED</span> or RAZ/WI.
</li><li><a href="AArch64-erridr_el1.html">ERRIDR_EL1</a>.NUM is zero.
</li></ul>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When EL3 is not implemented,
            this field resets to
            <span class="binarynumber">0</span>.
</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-45_45-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-44_44-1">ERXSTATUS_EL1, bit [44]<span class="condition"><br/>When FEAT_RAS is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-erxstatus_el1.html">ERXSTATUS_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ERXSTATUS_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-erxstatus_el1.html">ERXSTATUS_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-erxstatus_el1.html">ERXSTATUS_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>Accessing this field has the following behavior:</p>
<ul>
<li>This field is permitted to be <span class="arm-defined-word">RES0</span> if all of the following are true:<ul>
<li><a href="AArch64-errselr_el1.html">ERRSELR_EL1</a> and all ERX* registers are implemented as <span class="arm-defined-word">UNDEFINED</span> or RAZ/WI.
</li><li><a href="AArch64-erridr_el1.html">ERRIDR_EL1</a>.NUM is zero.
</li></ul>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When EL3 is not implemented,
            this field resets to
            <span class="binarynumber">0</span>.
</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-44_44-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-43_43-1">ERXCTLR_EL1, bit [43]<span class="condition"><br/>When FEAT_RAS is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-erxctlr_el1.html">ERXCTLR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ERXCTLR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-erxctlr_el1.html">ERXCTLR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-erxctlr_el1.html">ERXCTLR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>Accessing this field has the following behavior:</p>
<ul>
<li>This field is permitted to be <span class="arm-defined-word">RES0</span> if all of the following are true:<ul>
<li><a href="AArch64-errselr_el1.html">ERRSELR_EL1</a> and all ERX* registers are implemented as <span class="arm-defined-word">UNDEFINED</span> or RAZ/WI.
</li><li><a href="AArch64-erridr_el1.html">ERRIDR_EL1</a>.NUM is zero.
</li></ul>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When EL3 is not implemented,
            this field resets to
            <span class="binarynumber">0</span>.
</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-43_43-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-42_42-1">ERXFR_EL1, bit [42]<span class="condition"><br/>When FEAT_RAS is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-erxfr_el1.html">ERXFR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ERXFR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-erxfr_el1.html">ERXFR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-erxfr_el1.html">ERXFR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>Accessing this field has the following behavior:</p>
<ul>
<li>This field is permitted to be <span class="arm-defined-word">RES0</span> if all of the following are true:<ul>
<li><a href="AArch64-errselr_el1.html">ERRSELR_EL1</a> and all ERX* registers are implemented as <span class="arm-defined-word">UNDEFINED</span> or RAZ/WI.
</li><li><a href="AArch64-erridr_el1.html">ERRIDR_EL1</a>.NUM is zero.
</li></ul>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When EL3 is not implemented,
            this field resets to
            <span class="binarynumber">0</span>.
</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-42_42-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-41_41-1">ERRSELR_EL1, bit [41]<span class="condition"><br/>When FEAT_RAS is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-errselr_el1.html">ERRSELR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ERRSELR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-errselr_el1.html">ERRSELR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-errselr_el1.html">ERRSELR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>Accessing this field has the following behavior:</p>
<ul>
<li>This field is permitted to be <span class="arm-defined-word">RES0</span> if all of the following are true:<ul>
<li><a href="AArch64-errselr_el1.html">ERRSELR_EL1</a> and all ERX* registers are implemented as <span class="arm-defined-word">UNDEFINED</span> or RAZ/WI.
</li><li><a href="AArch64-erridr_el1.html">ERRIDR_EL1</a>.NUM is zero.
</li></ul>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When EL3 is not implemented,
            this field resets to
            <span class="binarynumber">0</span>.
</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-41_41-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-40_40-1">ERRIDR_EL1, bit [40]<span class="condition"><br/>When FEAT_RAS is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-erridr_el1.html">ERRIDR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ERRIDR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-erridr_el1.html">ERRIDR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-erridr_el1.html">ERRIDR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>Accessing this field has the following behavior:</p>
<ul>
<li>This field is permitted to be <span class="arm-defined-word">RES0</span> if all of the following are true:<ul>
<li><a href="AArch64-errselr_el1.html">ERRSELR_EL1</a> and all ERX* registers are implemented as <span class="arm-defined-word">UNDEFINED</span> or RAZ/WI.
</li><li><a href="AArch64-erridr_el1.html">ERRIDR_EL1</a>.NUM is zero.
</li></ul>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset:<ul>
            <li>When EL3 is not implemented,
            this field resets to
            <span class="binarynumber">0</span>.
</li>
          
            <li>Otherwise,
            this field resets to
            an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li>
          </ul></li></ul></div><h4 id="fieldset_0-40_40-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-39_39-1">ICC_IGRPENn_EL1, bit [39]<span class="condition"><br/>When FEAT_GICv3 is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of ICC_IGRPEN&lt;n&gt;_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ICC_IGRPENn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of ICC_IGRPEN&lt;n&gt;_EL1 are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of ICC_IGRPEN&lt;n&gt;_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-39_39-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-38_38">VBAR_EL1, bit [38]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-vbar_el1.html">VBAR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>VBAR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-vbar_el1.html">VBAR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-vbar_el1.html">VBAR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-37_37">TTBR1_EL1, bit [37]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> or <span class="instruction">MRRS</span> reads of <a href="AArch64-ttbr1_el1.html">TTBR1_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>TTBR1_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> or <span class="instruction">MRRS</span> reads of <a href="AArch64-ttbr1_el1.html">TTBR1_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> or <span class="instruction">MRRS</span> reads of <a href="AArch64-ttbr1_el1.html">TTBR1_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-36_36">TTBR0_EL1, bit [36]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> or <span class="instruction">MRRS</span> reads of <a href="AArch64-ttbr0_el1.html">TTBR0_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>TTBR0_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> or <span class="instruction">MRRS</span> reads of <a href="AArch64-ttbr0_el1.html">TTBR0_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> or <span class="instruction">MRRS</span> reads of <a href="AArch64-ttbr0_el1.html">TTBR0_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-35_35">TPIDR_EL0, bit [35]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-tpidr_el0.html">TPIDR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of <a href="AArch32-tpidrurw.html">TPIDRURW</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>TPIDR_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-tpidr_el0.html">TPIDR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of <a href="AArch32-tpidrurw.html">TPIDRURW</a> at EL0 using AArch32 are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of <a href="AArch64-tpidr_el0.html">TPIDR_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of <a href="AArch32-tpidrurw.html">TPIDRURW</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-34_34">TPIDRRO_EL0, bit [34]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-tpidrro_el0.html">TPIDRRO_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of <a href="AArch32-tpidruro.html">TPIDRURO</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>TPIDRRO_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-tpidrro_el0.html">TPIDRRO_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of <a href="AArch32-tpidruro.html">TPIDRURO</a> at EL0 using AArch32 are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of <a href="AArch64-tpidrro_el0.html">TPIDRRO_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of <a href="AArch32-tpidruro.html">TPIDRURO</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-33_33">TPIDR_EL1, bit [33]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-tpidr_el1.html">TPIDR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>TPIDR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-tpidr_el1.html">TPIDR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-tpidr_el1.html">TPIDR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-32_32">TCR_EL1, bit [32]</h4><div class="field"><p>Trap <span class="instruction">MRS</span> reads of any of the following registers at EL1 using AArch64 to EL2.</p>
<ul>
<li><a href="AArch64-tcr_el1.html">TCR_EL1</a>.
</li><li><a href="AArch64-tcr2_el1.html">TCR2_EL1</a>, if <span class="xref">FEAT_TCR2</span> is implemented.
</li></ul><table class="valuetable"><tr><th>TCR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-31_31-1">SCXTNUM_EL0, bit [31]<span class="condition"><br/>When FEAT_CSV2_2 is implemented or FEAT_CSV2_1p2 is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-scxtnum_el0.html">SCXTNUM_EL0</a> at EL1 and EL0 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>SCXTNUM_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-scxtnum_el0.html">SCXTNUM_EL0</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} != {1, 1}, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-scxtnum_el0.html">SCXTNUM_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-31_31-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-30_30-1">SCXTNUM_EL1, bit [30]<span class="condition"><br/>When FEAT_CSV2_2 is implemented or FEAT_CSV2_1p2 is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-scxtnum_el1.html">SCXTNUM_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>SCXTNUM_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-scxtnum_el1.html">SCXTNUM_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-scxtnum_el1.html">SCXTNUM_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-30_30-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-29_29">SCTLR_EL1, bit [29]</h4><div class="field"><p>Trap <span class="instruction">MRS</span> reads of any of the following registers at EL1 using AArch64 to EL2.</p>
<ul>
<li><a href="AArch64-sctlr_el1.html">SCTLR_EL1</a>.
</li><li><a href="AArch64-sctlr2_el1.html">SCTLR2_EL1</a>, if <span class="xref">FEAT_SCTLR2</span> is implemented.
</li></ul><table class="valuetable"><tr><th>SCTLR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-28_28">REVIDR_EL1, bit [28]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-revidr_el1.html">REVIDR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>REVIDR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-revidr_el1.html">REVIDR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-revidr_el1.html">REVIDR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-27_27">PAR_EL1, bit [27]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> or <span class="instruction">MRRS</span> reads of <a href="AArch64-par_el1.html">PAR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>PAR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> or <span class="instruction">MRRS</span> reads of <a href="AArch64-par_el1.html">PAR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> or <span class="instruction">MRRS</span> reads of <a href="AArch64-par_el1.html">PAR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-26_26">MPIDR_EL1, bit [26]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>MPIDR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-25_25">MIDR_EL1, bit [25]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-midr_el1.html">MIDR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>MIDR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-midr_el1.html">MIDR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-midr_el1.html">MIDR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-24_24">MAIR_EL1, bit [24]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-mair_el1.html">MAIR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>MAIR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-mair_el1.html">MAIR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-mair_el1.html">MAIR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-23_23-1">LORSA_EL1, bit [23]<span class="condition"><br/>When FEAT_LOR is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-lorsa_el1.html">LORSA_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>LORSA_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-lorsa_el1.html">LORSA_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-lorsa_el1.html">LORSA_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-23_23-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-22_22-1">LORN_EL1, bit [22]<span class="condition"><br/>When FEAT_LOR is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-lorn_el1.html">LORN_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>LORN_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-lorn_el1.html">LORN_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-lorn_el1.html">LORN_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-22_22-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-21_21-1">LORID_EL1, bit [21]<span class="condition"><br/>When FEAT_LOR is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-lorid_el1.html">LORID_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>LORID_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-lorid_el1.html">LORID_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-lorid_el1.html">LORID_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-21_21-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-20_20-1">LOREA_EL1, bit [20]<span class="condition"><br/>When FEAT_LOR is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-lorea_el1.html">LOREA_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>LOREA_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-lorea_el1.html">LOREA_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-lorea_el1.html">LOREA_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-20_20-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-19_19-1">LORC_EL1, bit [19]<span class="condition"><br/>When FEAT_LOR is implemented:
                        </span></h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-lorc_el1.html">LORC_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>LORC_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-lorc_el1.html">LORC_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-lorc_el1.html">LORC_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-19_19-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-18_18">ISR_EL1, bit [18]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-isr_el1.html">ISR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ISR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-isr_el1.html">ISR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-isr_el1.html">ISR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-17_17">FAR_EL1, bit [17]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-far_el1.html">FAR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>FAR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-far_el1.html">FAR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-far_el1.html">FAR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-16_16">ESR_EL1, bit [16]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-esr_el1.html">ESR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ESR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-esr_el1.html">ESR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-esr_el1.html">ESR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-15_15">DCZID_EL0, bit [15]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-dczid_el0.html">DCZID_EL0</a> at EL1 and EL0 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>DCZID_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-dczid_el0.html">DCZID_EL0</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} != {1, 1}, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-dczid_el0.html">DCZID_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-14_14">CTR_EL0, bit [14]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-ctr_el0.html">CTR_EL0</a> at EL1 and EL0 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>CTR_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-ctr_el0.html">CTR_EL0</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} != {1, 1}, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-ctr_el0.html">CTR_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-13_13">CSSELR_EL1, bit [13]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-csselr_el1.html">CSSELR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>CSSELR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-csselr_el1.html">CSSELR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-csselr_el1.html">CSSELR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-12_12">CPACR_EL1, bit [12]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-cpacr_el1.html">CPACR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>CPACR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-cpacr_el1.html">CPACR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-cpacr_el1.html">CPACR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-11_11">CONTEXTIDR_EL1, bit [11]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>CONTEXTIDR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-10_10">CLIDR_EL1, bit [10]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-clidr_el1.html">CLIDR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>CLIDR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-clidr_el1.html">CLIDR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-clidr_el1.html">CLIDR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-9_9">CCSIDR_EL1, bit [9]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-ccsidr_el1.html">CCSIDR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>CCSIDR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-ccsidr_el1.html">CCSIDR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-ccsidr_el1.html">CCSIDR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-8_8-1">APIBKey, bit [8]<span class="condition"><br/>When FEAT_PAuth is implemented:
                        </span></h4><div class="field"><p>Trap <span class="instruction">MRS</span> reads of multiple System registers. Enables a trap on <span class="instruction">MRS</span> reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p>
<ul>
<li><a href="AArch64-apibkeyhi_el1.html">APIBKeyHi_EL1</a>.
</li><li><a href="AArch64-apibkeylo_el1.html">APIBKeyLo_EL1</a>.
</li></ul><table class="valuetable"><tr><th>APIBKey</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of the System registers listed above are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-8_8-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-7_7-1">APIAKey, bit [7]<span class="condition"><br/>When FEAT_PAuth is implemented:
                        </span></h4><div class="field"><p>Trap <span class="instruction">MRS</span> reads of multiple System registers. Enables a trap on <span class="instruction">MRS</span> reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p>
<ul>
<li><a href="AArch64-apiakeyhi_el1.html">APIAKeyHi_EL1</a>.
</li><li><a href="AArch64-apiakeylo_el1.html">APIAKeyLo_EL1</a>.
</li></ul><table class="valuetable"><tr><th>APIAKey</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of the System registers listed above are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-7_7-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-6_6-1">APGAKey, bit [6]<span class="condition"><br/>When FEAT_PAuth is implemented:
                        </span></h4><div class="field"><p>Trap <span class="instruction">MRS</span> reads of multiple System registers. Enables a trap on <span class="instruction">MRS</span> reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p>
<ul>
<li><a href="AArch64-apgakeyhi_el1.html">APGAKeyHi_EL1</a>.
</li><li><a href="AArch64-apgakeylo_el1.html">APGAKeyLo_EL1</a>.
</li></ul><table class="valuetable"><tr><th>APGAKey</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of the System registers listed above are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-6_6-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-5_5-1">APDBKey, bit [5]<span class="condition"><br/>When FEAT_PAuth is implemented:
                        </span></h4><div class="field"><p>Trap <span class="instruction">MRS</span> reads of multiple System registers. Enables a trap on <span class="instruction">MRS</span> reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p>
<ul>
<li><a href="AArch64-apdbkeyhi_el1.html">APDBKeyHi_EL1</a>.
</li><li><a href="AArch64-apdbkeylo_el1.html">APDBKeyLo_EL1</a>.
</li></ul><table class="valuetable"><tr><th>APDBKey</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of the System registers listed above are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-5_5-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-4_4-1">APDAKey, bit [4]<span class="condition"><br/>When FEAT_PAuth is implemented:
                        </span></h4><div class="field"><p>Trap <span class="instruction">MRS</span> reads of multiple System registers. Enables a trap on <span class="instruction">MRS</span> reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p>
<ul>
<li><a href="AArch64-apdakeyhi_el1.html">APDAKeyHi_EL1</a>.
</li><li><a href="AArch64-apdakeylo_el1.html">APDAKeyLo_EL1</a>.
</li></ul><table class="valuetable"><tr><th>APDAKey</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of the System registers listed above are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-4_4-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-3_3">AMAIR_EL1, bit [3]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-amair_el1.html">AMAIR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>AMAIR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-amair_el1.html">AMAIR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-amair_el1.html">AMAIR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-2_2">AIDR_EL1, bit [2]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-aidr_el1.html">AIDR_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>AIDR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-aidr_el1.html">AIDR_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-aidr_el1.html">AIDR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-1_1">AFSR1_EL1, bit [1]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-afsr1_el1.html">AFSR1_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>AFSR1_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-afsr1_el1.html">AFSR1_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-afsr1_el1.html">AFSR1_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-0_0">AFSR0_EL1, bit [0]</h4><div class="field">
      <p>Trap <span class="instruction">MRS</span> reads of <a href="AArch64-afsr0_el1.html">AFSR0_EL1</a> at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>AFSR0_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><span class="instruction">MRS</span> reads of <a href="AArch64-afsr0_el1.html">AFSR0_EL1</a> are not trapped by this mechanism.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then <span class="instruction">MRS</span> reads of <a href="AArch64-afsr0_el1.html">AFSR0_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, in a system where the PE resets into EL2, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><div class="access_mechanisms"><h2>Accessing HFGRTR_EL2</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, HFGRTR_EL2</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0001</td><td>0b0001</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV&gt; == '11' then
        X[t, 64] = NVMem[0x1B8];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.FGTEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.FGTEn == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = HFGRTR_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = HFGRTR_EL2;
                </p><h4 class="assembler">MSR HFGRTR_EL2, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0001</td><td>0b0001</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV&gt; == '11' then
        NVMem[0x1B8] = X[t, 64];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; SCR_EL3.FGTEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.FGTEn == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        HFGRTR_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    HFGRTR_EL2 = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
