
@InProceedings{	  Ahad,
  author	= {Ahad, A. and Fayyaz, A. and Mehmood, T.},
  booktitle	= {IEEE Students Conf. ISCON '02. Proceedings.},
  doi		= {10.1109/ISCON.2002.1215948},
  isbn		= {0-7803-7505-X},
  pages		= {103--109},
  publisher	= {IEEE},
  title		= {{Speech recognition using multilayer perceptron}},
  url		= {http://ieeexplore.ieee.org/document/1215948/},
  volume	= {1}
}

@Misc{		  AniketBadhan,
  author	= {AniketBadhan},
  title		= {{Convolutional-Neural-Network (Verilog)}},
  url		= {https://github.com/AniketBadhan/Convolutional-Neural-Network}
}

@Article{	  Ardakani2015,
  archiveprefix	= {arXiv},
  arxivid	= {1509.08972},
  author	= {Ardakani, Arash and Leduc-Primeau, Fran{\c{c}}ois and
		  Onizawa, Naoya and Hanyu, Takahiro and Gross, Warren J.},
  doi		= {10.1109/tvlsi.2017.2654298},
  eprint	= {1509.08972},
  month		= sep,
  title		= {{VLSI Implementation of Deep Neural Network Using Integral
		  Stochastic Computing}},
  url		= {https://arxiv.org/abs/1509.08972},
  year		= {2015}
}

@Misc{		  Bittware,
  author	= {Bittware},
  title		= {{FPGA Acceleration of Convolutional Neural Networks}},
  url		= {https://www.bittware.com/resources/cnn/}
}

@Article{	  Burr1987,
  author	= {Burr, D.J.},
  journal	= {Proc. 1987 Int. Conf. Neural Inf. Process. Syst.},
  pages		= {144--153},
  title		= {{Speech recognition experiments with perceptrons}},
  url		= {https://dl.acm.org/citation.cfm?id=2969659},
  year		= {1987}
}

@Article{	  Choi2018,
  author	= {Choi, Woong and Jeong, Kwanghyo and Choi, Kyungrak and
		  Lee, Kyeongho and Park, Jongsun},
  doi		= {10.1145/3195970.3196014},
  isbn		= {9781450357005},
  keywords	= {Binarized neural network,Content addressable
		  memory,Time-domain signal processing},
  title		= {{Content Addressable Memory Based Binarized Neural Network
		  Accelerator Using Time-Domain Signal Processing}},
  url		= {https://doi.org/10.1145/3195970.3196014},
  year		= {2018}
}

@Article{	  Courbariaux2015,
  archiveprefix	= {arXiv},
  arxivid	= {1511.00363},
  author	= {Courbariaux, Matthieu and Bengio, Yoshua and David,
		  Jean-Pierre},
  eprint	= {1511.00363},
  month		= nov,
  title		= {{BinaryConnect: Training Deep Neural Networks with binary
		  weights during propagations}},
  url		= {http://arxiv.org/abs/1511.00363},
  year		= {2015}
}

@Article{	  Courbariaux2016,
  archiveprefix	= {arXiv},
  arxivid	= {1602.02830},
  author	= {Courbariaux, Matthieu and Hubara, Itay and Soudry, Daniel
		  and El-Yaniv, Ran and Bengio, Yoshua},
  eprint	= {1602.02830},
  month		= feb,
  title		= {{Binarized Neural Networks: Training Deep Neural Networks
		  with Weights and Activations Constrained to +1 or -1}},
  url		= {http://arxiv.org/abs/1602.02830},
  year		= {2016}
}

@Article{	  Courbariaux2016a,
  archiveprefix	= {arXiv},
  arxivid	= {1602.02830},
  author	= {Courbariaux, Matthieu and Hubara, Itay and Soudry, Daniel
		  and El-Yaniv, Ran and Bengio, Yoshua},
  eprint	= {1602.02830},
  month		= feb,
  title		= {{Binarized Neural Networks: Training Deep Neural Networks
		  with Weights and Activations Constrained to +1 or -1}},
  url		= {http://arxiv.org/abs/1602.02830},
  year		= {2016}
}

@Article{	  Courbariaux2016b,
  archiveprefix	= {arXiv},
  arxivid	= {1602.02830},
  author	= {Courbariaux, Matthieu and Hubara, Itay and Soudry, Daniel
		  and El-Yaniv, Ran and Bengio, Yoshua},
  eprint	= {1602.02830},
  month		= feb,
  title		= {{Binarized Neural Networks: Training Deep Neural Networks
		  with Weights and Activations Constrained to +1 or -1}},
  url		= {http://arxiv.org/abs/1602.02830},
  year		= {2016}
}

@Article{	  Covell2019,
  archiveprefix	= {arXiv},
  arxivid	= {1906.04798},
  author	= {Covell, Michele and Marwood, David and Baluja, Shumeet and
		  Johnston, Nick},
  eprint	= {1906.04798},
  month		= jun,
  title		= {{Table-Based Neural Units: Fully Quantizing Networks for
		  Multiply-Free Inference}},
  url		= {http://arxiv.org/abs/1906.04798},
  year		= {2019}
}

@InProceedings{	  Ding2018,
  author	= {Ding, Ruizhou and Liu, Zeye and Blanton, R. D.Shawn and
		  Marculescu, Diana},
  booktitle	= {Proc. Asia South Pacific Des. Autom. Conf. ASP-DAC},
  doi		= {10.1109/ASPDAC.2018.8297274},
  isbn		= {9781509006021},
  month		= jan,
  pages		= {1--8},
  publisher	= {IEEE},
  title		= {{Quantized deep neural networks for energy efficient
		  hardware-based inference}},
  url		= {http://ieeexplore.ieee.org/document/8297274/},
  volume	= {2018-Janua},
  year		= {2018}
}

@Article{	  Fick2018,
  author	= {Fick, Dave and Henry, Mike},
  journal	= {Hot Chips 30},
  title		= {{Analog Computation in Flash Memory for Datacenter-scale
		  AI Inference in a Small Chip}},
  year		= {2018}
}

@Article{	  Gale2014,
  archiveprefix	= {arXiv},
  arxivid	= {1402.4036},
  author	= {Gale, Ella and Costello, Ben de Lacy and Adamatzky,
		  Andrew},
  eprint	= {1402.4036},
  month		= feb,
  title		= {{Is Spiking Logic the Route to Memristor-Based
		  Computers?}},
  url		= {http://arxiv.org/abs/1402.4036},
  year		= {2014}
}

@InCollection{	  Gale2016,
  author	= {Gale, Ella},
  doi		= {10.1007/978-3-319-41312-9_9},
  pages		= {99--115},
  publisher	= {Springer, Cham},
  title		= {{Analysis of Boolean Logic Gates Logical Complexity for
		  Use with Spiking Memristor Gates}},
  url		= {http://link.springer.com/10.1007/978-3-319-41312-9_9},
  year		= {2016}
}

@Article{	  Hao2017,
  archiveprefix	= {arXiv},
  arxivid	= {1711.05860},
  author	= {Hao, Yufeng},
  eprint	= {1711.05860},
  title		= {{A General Neural Network Hardware Architecture on FPGA}},
  year		= {2017}
}

@Article{	  Hopfield1998,
  author	= {Hopfield, J J and Carlos, C D and Roweis, S},
  isbn		= {1049-5258},
  issn		= {10495258},
  journal	= {Adv. Neural Inf. Process. Syst. 10},
  pages		= {166--172},
  title		= {{Computing with action potentials}},
  volume	= {10},
  year		= {1998}
}

@Article{	  Hubara2016,
  archiveprefix	= {arXiv},
  arxivid	= {1609.07061},
  author	= {Hubara, Itay and Courbariaux, Matthieu and Soudry, Daniel
		  and El-Yaniv, Ran and Bengio, Yoshua},
  eprint	= {1609.07061},
  month		= sep,
  title		= {{Quantized Neural Networks: Training Neural Networks with
		  Low Precision Weights and Activations}},
  url		= {http://arxiv.org/abs/1609.07061},
  year		= {2016}
}

@Article{	  Johnson2018,
  archiveprefix	= {arXiv},
  arxivid	= {1811.01721},
  author	= {Johnson, Jeff},
  eprint	= {1811.01721},
  month		= nov,
  title		= {{Rethinking floating point for deep learning}},
  url		= {http://arxiv.org/abs/1811.01721},
  year		= {2018}
}

@Article{	  Lemieux2019,
  archiveprefix	= {arXiv},
  arxivid	= {1903.06630},
  author	= {Lemieux, Guy G. F. and Edwards, Joe and Vandergriendt,
		  Joel and Severance, Aaron and {De Iaco}, Ryan and Raouf,
		  Abdullah and Osman, Hussein and Watzka, Tom and Singh,
		  Satwant},
  eprint	= {1903.06630},
  month		= mar,
  title		= {{TinBiNN: Tiny Binarized Neural Network Overlay in about
		  5,000 4-LUTs and 5mW}},
  url		= {http://arxiv.org/abs/1903.06630},
  year		= {2019}
}

@Article{	  Li2017,
  archiveprefix	= {arXiv},
  arxivid	= {1702.06392},
  author	= {Li, Yixing and Liu, Zichuan and Xu, Kai and Yu, Hao and
		  Ren, Fengbo},
  eprint	= {1702.06392},
  month		= feb,
  title		= {{A GPU-Outperforming FPGA Accelerator Architecture for
		  Binary Convolutional Neural Networks}},
  url		= {http://arxiv.org/abs/1702.06392},
  year		= {2017}
}

@InProceedings{	  Lin2016,
  author	= {Lin, Yingyan and Zhang, Sai and Shanbhag, Naresh R.},
  booktitle	= {2016 IEEE Int. Work. Signal Process. Syst.},
  doi		= {10.1109/SiPS.2016.11},
  isbn		= {978-1-5090-3361-4},
  month		= oct,
  pages		= {17--22},
  publisher	= {IEEE},
  title		= {{Variation-Tolerant Architectures for Convolutional Neural
		  Networks in the Near Threshold Voltage Regime}},
  url		= {http://ieeexplore.ieee.org/document/7780065/},
  year		= {2016}
}

@Book{		  Minsky1969,
  author	= {Minsky, Marvin and Papert, Seymour},
  isbn		= {9780262130431},
  pages		= {258},
  publisher	= {MIT Press},
  title		= {{Perceptrons; an introduction to computational geometry}},
  year		= {1969}
}

@Article{	  Morin2019,
  archiveprefix	= {arXiv},
  arxivid	= {1909.12205},
  author	= {Morin, Gr{\'{e}}goire and Razani, Ryan and Nia, Vahid
		  Partovi and Sari, Eyy{\"{u}}b},
  eprint	= {1909.12205},
  month		= sep,
  title		= {{Smart Ternary Quantization}},
  url		= {http://arxiv.org/abs/1909.12205},
  year		= {2019}
}

@Article{	  Munoz-Martin2019,
  author	= {Munoz-Martin, Irene and Bianchi, Stefano and Pedretti,
		  Giacomo and Melnic, Octavian and Ambrogio, Stefano and
		  Ielmini, Daniele},
  doi		= {10.1109/JXCDC.2019.2911135},
  issn		= {2329-9231},
  journal	= {IEEE J. Explor. Solid-State Comput. Devices Circuits},
  month		= jun,
  number	= {1},
  pages		= {58--66},
  title		= {{Unsupervised Learning to Overcome Catastrophic Forgetting
		  in Neural Networks}},
  url		= {https://ieeexplore.ieee.org/document/8693665/},
  volume	= {5},
  year		= {2019}
}

@Article{	  Qiao2015,
  author	= {Qiao, Ning and Mostafa, Hesham and Corradi, Federico and
		  Osswald, Marc and Stefanini, Fabio and Sumislawska, Dora
		  and Indiveri, Giacomo},
  doi		= {10.3389/fnins.2015.00141},
  issn		= {1662-453X},
  journal	= {Front. Neurosci.},
  keywords	= {Autonomous Systems,Event-driven,Real-time,Spike-based
		  learning,Winner-take-all (WTA),analog
		  VLSI,asynchronous,attractor network,brain inspired
		  computing,cortical model,event-based,low-power,neuromorphic
		  computing,spike-timing dependent plasticity (STDP)},
  month		= apr,
  pages		= {141},
  publisher	= {Frontiers},
  title		= {{A reconfigurable on-line learning spiking neuromorphic
		  processor comprising 256 neurons and 128K synapses}},
  url		= {http://journal.frontiersin.org/article/10.3389/fnins.2015.00141/abstract},
  volume	= {9},
  year		= {2015}
}

@Article{	  Sarwar2016,
  archiveprefix	= {arXiv},
  arxivid	= {1602.08557},
  author	= {Sarwar, Syed Shakib and Venkataramani, Swagath and
		  Raghunathan, Anand and Roy, Kaushik},
  eprint	= {1602.08557},
  isbn		= {9783981537062},
  journal	= {Date 16},
  keywords	= {alphabet set multiplier,ann,artificial
		  neural,asm,computation sharing
		  multiplication,cshm,man,multiplier-less artificial
		  neuron,network},
  month		= feb,
  title		= {{Multiplier-less Artificial Neurons Exploiting Error
		  Resiliency for Energy-Efficient Neural Computing}},
  url		= {http://arxiv.org/abs/1602.08557},
  year		= {2016}
}

@Article{	  Sarwar2018,
  author	= {Sarwar, Syed Shakib and Srinivasan, Gopalakrishnan and
		  Han, Bing and Wijesinghe, Parami and Jaiswal, Akhilesh and
		  Panda, Priyadarshini and Raghunathan, Anand and Roy,
		  Kaushik},
  doi		= {10.1109/JETCAS.2018.2835809},
  issn		= {2156-3357},
  journal	= {IEEE J. Emerg. Sel. Top. Circuits Syst.},
  pages		= {1--1},
  title		= {{Energy Efficient Neural Computing: A Study of Cross-Layer
		  Approximations}},
  url		= {https://ieeexplore.ieee.org/document/8358698/},
  year		= {2018}
}

@Article{	  TANAKA2009,
  author	= {TANAKA, Hideki and MORIE, Takashi and AIHARA, Kazuyuki},
  doi		= {10.1587/transfun.E92.A.1690},
  issn		= {1745-1337},
  journal	= {IEICE Trans. Fundam. Electron. Commun. Comput. Sci.},
  keywords	= {LSI implementation,associative memory,spike,spiking neuron
		  model,timing dependent synaptic plasticity (STDP)},
  month		= jul,
  number	= {7},
  pages		= {1690--1698},
  publisher	= {The Institute of Electronics, Information and
		  Communication Engineers},
  title		= {{A CMOS Spiking Neural Network Circuit with
		  Symmetric/Asymmetric STDP Function}},
  url		= {http://joi.jlc.jst.go.jp/JST.JSTAGE/transfun/E92.A.1690?from=CrossRef},
  volume	= {E92-A},
  year		= {2009}
}

@InProceedings{	  Tang1997,
  author	= {Tang, C.Z. and Kwan, H.K.},
  booktitle	= {Proc. 1997 IEEE Int. Symp. Circuits Syst. Circuits Syst.
		  Inf. Age ISCAS '97},
  doi		= {10.1109/ISCAS.1997.608912},
  isbn		= {0-7803-3583-X},
  pages		= {649--652},
  publisher	= {IEEE},
  title		= {{Digital implementation of neural networks with quantized
		  neurons}},
  url		= {http://ieeexplore.ieee.org/document/608912/},
  volume	= {1},
  year		= {1997}
}

@InProceedings{	  Tann2017,
  archiveprefix	= {arXiv},
  arxivid	= {arXiv:1603.07016v1},
  author	= {Tann, Hokchhay and Hashemi, Soheil and Bahar, R. Iris and
		  Reda, Sherief},
  booktitle	= {Proc. 54th Annu. Des. Autom. Conf. 2017 - DAC '17},
  doi		= {10.1145/3061639.3062259},
  eprint	= {arXiv:1603.07016v1},
  isbn		= {9781450349277},
  issn		= {16130073},
  title		= {{Hardware-Software Codesign of Accurate, Multiplier-free
		  Deep Neural Networks}},
  year		= {2017}
}

@Article{	  Torikai2006,
  author	= {Torikai, H. and Hamanaka, H. and Saito, T.},
  doi		= {10.1109/TCSII.2006.876381},
  issn		= {1057-7130},
  journal	= {IEEE Trans. Circuits Syst. II Express Briefs},
  month		= aug,
  number	= {8},
  pages		= {734--738},
  title		= {{Reconfigurable Digital Spiking Neuron and Its
		  Pulse-Coupled Network: Basic Characteristics and Potential
		  Applications}},
  url		= {http://ieeexplore.ieee.org/document/1683990/},
  volume	= {53},
  year		= {2006}
}

@Article{	  Umuroglu2016,
  archiveprefix	= {arXiv},
  arxivid	= {1612.07119},
  author	= {Umuroglu, Yaman and Fraser, Nicholas J. and Gambardella,
		  Giulio and Blott, Michaela and Leong, Philip and Jahre,
		  Magnus and Vissers, Kees},
  doi		= {10.1145/3020078.3021744},
  eprint	= {1612.07119},
  month		= dec,
  title		= {{FINN: A Framework for Fast, Scalable Binarized Neural
		  Network Inference}},
  url		= {https://arxiv.org/abs/1612.07119},
  year		= {2016}
}

@InProceedings{	  Venkataramani2014,
  address	= {New York, New York, USA},
  author	= {Venkataramani, Swagath and Ranjan, Ashish and Roy, Kaushik
		  and Raghunathan, Anand},
  booktitle	= {Proc. 2014 Int. Symp. Low power Electron. Des. - ISLPED
		  '14},
  doi		= {10.1145/2627369.2627613},
  isbn		= {9781450329750},
  pages		= {27--32},
  publisher	= {ACM Press},
  title		= {{AxNN: Energy-efficient neuromorphic systems using
		  approximate computing}},
  url		= {http://dl.acm.org/citation.cfm?doid=2627369.2627613},
  year		= {2014}
}

@Misc{		  Wang,
  author	= {Wang, Dong},
  title		= {{PipeCNN}},
  url		= {https://github.com/doonny/PipeCNN}
}

@Article{	  Wang2019a,
  archiveprefix	= {arXiv},
  arxivid	= {1904.00938},
  author	= {Wang, Erwei and Davis, James J. and Cheung, Peter Y. K.
		  and Constantinides, George A.},
  eprint	= {1904.00938},
  month		= apr,
  title		= {{LUTNet: Rethinking Inference in FPGA Soft Logic}},
  url		= {https://arxiv.org/abs/1904.00938},
  year		= {2019}
}

@Article{	  Zhang2017,
  archiveprefix	= {arXiv},
  arxivid	= {1711.07128},
  author	= {Zhang, Yundong and Suda, Naveen and Lai, Liangzhen and
		  Chandra, Vikas},
  eprint	= {1711.07128},
  month		= nov,
  title		= {{Hello Edge: Keyword Spotting on Microcontrollers}},
  url		= {http://arxiv.org/abs/1711.07128},
  year		= {2017}
}

@Article{	  Zhang2018,
  archiveprefix	= {arXiv},
  arxivid	= {1802.03806},
  author	= {Zhang, Jeff and Rangineni, Kartheek and Ghodsi, Zahra and
		  Garg, Siddharth},
  eprint	= {1802.03806},
  month		= feb,
  title		= {{ThUnderVolt: Enabling Aggressive Voltage Underscaling and
		  Timing Error Resilience for Energy Efficient Deep Neural
		  Network Accelerators}},
  url		= {http://arxiv.org/abs/1802.03806},
  year		= {2018}
}
