{
    "Function": "smu_v11_0_get_current_pcie_link_width_level",
    "astEdges": [
        [
            10,
            11
        ],
        [
            10,
            15
        ],
        [
            0,
            16
        ],
        [
            0,
            1
        ],
        [
            0,
            2
        ],
        [
            12,
            13
        ],
        [
            11,
            14
        ],
        [
            11,
            12
        ],
        [
            4,
            6
        ],
        [
            4,
            5
        ],
        [
            6,
            8
        ],
        [
            6,
            7
        ],
        [
            9,
            10
        ],
        [
            2,
            9
        ],
        [
            2,
            4
        ],
        [
            2,
            3
        ]
    ],
    "candidateNodeList": [
        5,
        7,
        13,
        14,
        15
    ],
    "cfgEdges": [
        [
            10,
            9
        ],
        [
            0,
            8
        ],
        [
            12,
            11
        ],
        [
            11,
            10
        ],
        [
            4,
            12
        ],
        [
            6,
            4
        ],
        [
            9,
            16
        ],
        [
            8,
            6
        ]
    ],
    "ddgEdges": [
        [
            10,
            9
        ],
        [
            10,
            16
        ],
        [
            10,
            16
        ],
        [
            10,
            16
        ],
        [
            0,
            4
        ],
        [
            0,
            11
        ],
        [
            0,
            12
        ],
        [
            0,
            10
        ],
        [
            12,
            11
        ],
        [
            12,
            16
        ],
        [
            11,
            10
        ],
        [
            11,
            10
        ],
        [
            11,
            16
        ],
        [
            11,
            16
        ],
        [
            4,
            16
        ],
        [
            4,
            16
        ],
        [
            9,
            16
        ]
    ],
    "ncsEdges": [
        [
            1,
            3
        ],
        [
            3,
            5
        ],
        [
            5,
            7
        ],
        [
            7,
            8
        ],
        [
            8,
            13
        ],
        [
            13,
            14
        ],
        [
            14,
            15
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "BLOCK",
        "3": "LOCAL",
        "4": "<operator>.assignment",
        "5": "adev",
        "6": "<operator>.indirectFieldAccess",
        "7": "smu",
        "8": "FIELD_IDENTIFIER",
        "9": "RETURN",
        "10": "<operator>.arithmeticShiftRight",
        "11": "<operator>.and",
        "12": "RREG32_PCIE",
        "13": "smnPCIE_LC_LINK_WIDTH_CNTL",
        "14": "PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD_MASK",
        "15": "PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD__SHIFT",
        "16": "METHOD_RETURN"
    }
}