Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 13 10:24:11 2021
| Host         : DESKTOP-8TR4F8Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sum_design_wrapper_control_sets_placed.rpt
| Design       : sum_design_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |            7 |
|      5 |            3 |
|      6 |            1 |
|      8 |            9 |
|     10 |            2 |
|     13 |            2 |
|     14 |            2 |
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             145 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           12 |
| Yes          | No                    | No                     |             272 |           61 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             188 |           47 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                           Enable Signal                                                                          |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                         |                1 |              2 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | sum_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                1 |              4 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                1 |              4 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                         |                2 |              4 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                         |                2 |              4 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                2 |              4 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | sum_design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                         | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/ARESET                                                                                              |                1 |              8 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                          | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/ARESET                                                                                              |                2 |              8 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                         | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/ARESET                                                                                              |                1 |              8 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                         | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/ARESET                                                                                              |                1 |              8 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                         | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/ARESET                                                                                              |                1 |              8 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                         | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/ARESET                                                                                              |                1 |              8 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                         | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/ARESET                                                                                              |                1 |              8 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                          | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/ARESET                                                                                              |                2 |              8 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/ARESET                                                                                              |                3 |             10 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                         |                4 |             13 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                         |                6 |             13 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                         |                2 |             14 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                2 |             14 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                         |                3 |             16 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                         |                6 |             17 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                         |                6 |             27 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |                5 |             27 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |                5 |             27 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                4 |             27 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/input_bit_level1_in[23]                                                                                  | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/input_bit_level[30]_i_1_n_0                                                                     |                6 |             30 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                              | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/ARESET                                                                                              |               12 |             32 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/input_bit_level1_in[23]                                                                                  | sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data[31]_i_1_n_0                                                                         |                8 |             32 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                         |                8 |             32 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                8 |             45 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 | sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                         |               10 |             45 |
|  sum_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                         |               44 |            146 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


