\BOOKMARK [2][]{Outline0.1}{Project Description}{}% 1
\BOOKMARK [2][]{Outline0.2}{Roles and Responsibilities}{}% 2
\BOOKMARK [2][]{Outline0.3}{Design Flow}{}% 3
\BOOKMARK [2][]{Outline0.4}{System-level Design}{}% 4
\BOOKMARK [3][]{Outline0.4.1.7}{Problem Statement}{Outline0.4}% 5
\BOOKMARK [3][]{Outline0.4.2.8}{Proposed Solution}{Outline0.4}% 6
\BOOKMARK [3][]{Outline0.4.3.10}{Verilog-AMS moddeling}{Outline0.4}% 7
\BOOKMARK [3][]{Outline0.4.4.13}{Simulation Results}{Outline0.4}% 8
\BOOKMARK [2][]{Outline0.5}{Transistor-level Design}{}% 9
\BOOKMARK [3][]{Outline0.5.1.13}{Comparator}{Outline0.5}% 10
\BOOKMARK [3][]{Outline0.5.2.13}{Digital-to-Analog Converter}{Outline0.5}% 11
\BOOKMARK [2][]{Outline0.6}{Layout}{}% 12
\BOOKMARK [3][]{Outline0.6.1.13}{Comparator}{Outline0.6}% 13
\BOOKMARK [3][]{Outline0.6.2.14}{Digital-to-Analog Converter}{Outline0.6}% 14
\BOOKMARK [2][]{Outline0.7}{Co-design}{}% 15
\BOOKMARK [3][]{Outline0.7.1.19}{Simulations}{Outline0.7}% 16
\BOOKMARK [2][]{Outline0.8}{Figures of Merit}{}% 17
\BOOKMARK [2][]{Outline0.9}{Conclusions}{}% 18
\BOOKMARK [2][]{Outline0.10}{References}{}% 19
