\doxysubsubsubsection{RTC Interrupts Definitions}
\hypertarget{group__RTC__Interrupts__Definitions}{}\label{group__RTC__Interrupts__Definitions}\index{RTC Interrupts Definitions@{RTC Interrupts Definitions}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RTC__Interrupts__Definitions_ga2c4632667c515e366a79df6341d5f3d1}{RTC\+\_\+\+IT\+\_\+\+TS}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf376dffb9f2777ef275f23410e35600d}{RTC\+\_\+\+CR\+\_\+\+TSIE}}
\item 
\#define \mbox{\hyperlink{group__RTC__Interrupts__Definitions_gadc90686ace99992f4775c0198a1c6591}{RTC\+\_\+\+IT\+\_\+\+WUT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e0a1419830a16667cea4f6454913226}{RTC\+\_\+\+CR\+\_\+\+WUTIE}}
\item 
\#define \mbox{\hyperlink{group__RTC__Interrupts__Definitions_gae45f7a66d211f33d9d4b3b1fa63648d9}{RTC\+\_\+\+IT\+\_\+\+SSRU}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf20ad2421dd28e8359f7d0623cab7a66}{RTC\+\_\+\+CR\+\_\+\+SSRUIE}}
\item 
\#define \mbox{\hyperlink{group__RTC__Interrupts__Definitions_ga0ba352559e4eb6a5430e1254851a0dfb}{RTC\+\_\+\+IT\+\_\+\+ALRA}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9138f75267bd93f8de6738225217d583}{RTC\+\_\+\+CR\+\_\+\+ALRAIE}}
\item 
\#define \mbox{\hyperlink{group__RTC__Interrupts__Definitions_gaeb47520af65e995ddad232f3a846aba8}{RTC\+\_\+\+IT\+\_\+\+ALRB}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6269c9dd5cee650024ede0b0c42e87d}{RTC\+\_\+\+CR\+\_\+\+ALRBIE}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RTC__Interrupts__Definitions_ga0ba352559e4eb6a5430e1254851a0dfb}\label{group__RTC__Interrupts__Definitions_ga0ba352559e4eb6a5430e1254851a0dfb} 
\index{RTC Interrupts Definitions@{RTC Interrupts Definitions}!RTC\_IT\_ALRA@{RTC\_IT\_ALRA}}
\index{RTC\_IT\_ALRA@{RTC\_IT\_ALRA}!RTC Interrupts Definitions@{RTC Interrupts Definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_IT\_ALRA}{RTC\_IT\_ALRA}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+IT\+\_\+\+ALRA~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9138f75267bd93f8de6738225217d583}{RTC\+\_\+\+CR\+\_\+\+ALRAIE}}}

Enable Alarm A Interrupt ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source_l00481}{481}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc.\+h}}.

\Hypertarget{group__RTC__Interrupts__Definitions_gaeb47520af65e995ddad232f3a846aba8}\label{group__RTC__Interrupts__Definitions_gaeb47520af65e995ddad232f3a846aba8} 
\index{RTC Interrupts Definitions@{RTC Interrupts Definitions}!RTC\_IT\_ALRB@{RTC\_IT\_ALRB}}
\index{RTC\_IT\_ALRB@{RTC\_IT\_ALRB}!RTC Interrupts Definitions@{RTC Interrupts Definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_IT\_ALRB}{RTC\_IT\_ALRB}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+IT\+\_\+\+ALRB~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac6269c9dd5cee650024ede0b0c42e87d}{RTC\+\_\+\+CR\+\_\+\+ALRBIE}}}

Enable Alarm B Interrupt ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source_l00482}{482}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc.\+h}}.

\Hypertarget{group__RTC__Interrupts__Definitions_gae45f7a66d211f33d9d4b3b1fa63648d9}\label{group__RTC__Interrupts__Definitions_gae45f7a66d211f33d9d4b3b1fa63648d9} 
\index{RTC Interrupts Definitions@{RTC Interrupts Definitions}!RTC\_IT\_SSRU@{RTC\_IT\_SSRU}}
\index{RTC\_IT\_SSRU@{RTC\_IT\_SSRU}!RTC Interrupts Definitions@{RTC Interrupts Definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_IT\_SSRU}{RTC\_IT\_SSRU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+IT\+\_\+\+SSRU~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf20ad2421dd28e8359f7d0623cab7a66}{RTC\+\_\+\+CR\+\_\+\+SSRUIE}}}

Enable SSR Underflow Interrupt 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source_l00480}{480}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc.\+h}}.

\Hypertarget{group__RTC__Interrupts__Definitions_ga2c4632667c515e366a79df6341d5f3d1}\label{group__RTC__Interrupts__Definitions_ga2c4632667c515e366a79df6341d5f3d1} 
\index{RTC Interrupts Definitions@{RTC Interrupts Definitions}!RTC\_IT\_TS@{RTC\_IT\_TS}}
\index{RTC\_IT\_TS@{RTC\_IT\_TS}!RTC Interrupts Definitions@{RTC Interrupts Definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_IT\_TS}{RTC\_IT\_TS}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+IT\+\_\+\+TS~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf376dffb9f2777ef275f23410e35600d}{RTC\+\_\+\+CR\+\_\+\+TSIE}}}

Enable Timestamp Interrupt ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source_l00478}{478}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc.\+h}}.

\Hypertarget{group__RTC__Interrupts__Definitions_gadc90686ace99992f4775c0198a1c6591}\label{group__RTC__Interrupts__Definitions_gadc90686ace99992f4775c0198a1c6591} 
\index{RTC Interrupts Definitions@{RTC Interrupts Definitions}!RTC\_IT\_WUT@{RTC\_IT\_WUT}}
\index{RTC\_IT\_WUT@{RTC\_IT\_WUT}!RTC Interrupts Definitions@{RTC Interrupts Definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_IT\_WUT}{RTC\_IT\_WUT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+IT\+\_\+\+WUT~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5e0a1419830a16667cea4f6454913226}{RTC\+\_\+\+CR\+\_\+\+WUTIE}}}

Enable Wakeup timer Interrupt 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source_l00479}{479}} of file \mbox{\hyperlink{stm32wlxx__hal__rtc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rtc.\+h}}.

