

================================================================
== Vivado HLS Report for 'sha256_update'
================================================================
* Date:           Wed Apr  7 17:47:19 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        SHA
* Solution:       solution2_array_partition
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  424|    1|  424|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |                             |                  |  Latency  |  Interval | Pipeline|
        |           Instance          |      Module      | min | max | min | max |   Type  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |grp_sha256_transform_fu_276  |sha256_transform  |  419|  419|  419|  419|   none  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    0|  423|  3 ~ 423 |          -|          -| 0 ~ 1 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    213|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|      -|     750|   1389|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    267|    -|
|Register         |        -|      -|     636|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|    1386|   1869|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+-------+-----+------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------------+------------------+---------+-------+-----+------+-----+
    |grp_sha256_transform_fu_276  |sha256_transform  |        3|      0|  750|  1389|    0|
    +-----------------------------+------------------+---------+-------+-----+------+-----+
    |Total                        |                  |        3|      0|  750|  1389|    0|
    +-----------------------------+------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln100_1_fu_579_p2            |     +    |      0|  0|  39|          32|          10|
    |add_ln100_fu_565_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln97_fu_505_p2               |     +    |      0|  0|  39|          32|           1|
    |i_fu_403_p2                      |     +    |      0|  0|  15|           7|           1|
    |ap_block_state5_on_subcall_done  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln100_fu_559_p2             |   icmp   |      0|  0|  18|          32|          11|
    |icmp_ln94_fu_398_p2              |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln98_fu_511_p2              |   icmp   |      0|  0|  18|          32|           7|
    |select_ln100_fu_571_p3           |  select  |      0|  0|  32|           1|          32|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 213|         176|          71|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  33|          6|    1|          6|
    |ctx_bitlen_0_0_fu_120  |   9|          2|   32|         64|
    |ctx_bitlen_1_0_fu_116  |   9|          2|   32|         64|
    |ctx_data_0_address0    |  15|          3|    4|         12|
    |ctx_data_0_ce0         |  15|          3|    1|          3|
    |ctx_data_1_address0    |  15|          3|    4|         12|
    |ctx_data_1_ce0         |  15|          3|    1|          3|
    |ctx_data_2_address0    |  15|          3|    4|         12|
    |ctx_data_2_ce0         |  15|          3|    1|          3|
    |ctx_data_3_address0    |  15|          3|    4|         12|
    |ctx_data_3_ce0         |  15|          3|    1|          3|
    |ctx_datalen_0_fu_80    |  15|          3|   32|         96|
    |ctx_state_0_0_fu_112   |   9|          2|   32|         64|
    |ctx_state_1_0_fu_108   |   9|          2|   32|         64|
    |ctx_state_2_0_fu_104   |   9|          2|   32|         64|
    |ctx_state_3_0_fu_100   |   9|          2|   32|         64|
    |ctx_state_4_0_fu_96    |   9|          2|   32|         64|
    |ctx_state_5_0_fu_92    |   9|          2|   32|         64|
    |ctx_state_6_0_fu_88    |   9|          2|   32|         64|
    |ctx_state_7_0_fu_84    |   9|          2|   32|         64|
    |i_0_reg_265            |   9|          2|    7|         14|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 267|         55|  380|        816|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   5|   0|    5|          0|
    |ctx_bitlen_0_0_fu_120                     |  32|   0|   32|          0|
    |ctx_bitlen_1_0_fu_116                     |  32|   0|   32|          0|
    |ctx_datalen_0_fu_80                       |  32|   0|   32|          0|
    |ctx_state_0_0_fu_112                      |  32|   0|   32|          0|
    |ctx_state_0_0_load_1_reg_774              |  32|   0|   32|          0|
    |ctx_state_1_0_fu_108                      |  32|   0|   32|          0|
    |ctx_state_1_0_load_1_reg_769              |  32|   0|   32|          0|
    |ctx_state_2_0_fu_104                      |  32|   0|   32|          0|
    |ctx_state_2_0_load_1_reg_764              |  32|   0|   32|          0|
    |ctx_state_3_0_fu_100                      |  32|   0|   32|          0|
    |ctx_state_3_0_load_1_reg_759              |  32|   0|   32|          0|
    |ctx_state_4_0_fu_96                       |  32|   0|   32|          0|
    |ctx_state_4_0_load_1_reg_754              |  32|   0|   32|          0|
    |ctx_state_5_0_fu_92                       |  32|   0|   32|          0|
    |ctx_state_5_0_load_1_reg_749              |  32|   0|   32|          0|
    |ctx_state_6_0_fu_88                       |  32|   0|   32|          0|
    |ctx_state_6_0_load_1_reg_744              |  32|   0|   32|          0|
    |ctx_state_7_0_fu_84                       |  32|   0|   32|          0|
    |ctx_state_7_0_load_1_reg_739              |  32|   0|   32|          0|
    |empty_reg_714                             |   7|   0|    7|          0|
    |grp_sha256_transform_fu_276_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_265                               |   7|   0|    7|          0|
    |i_reg_722                                 |   7|   0|    7|          0|
    |icmp_ln98_reg_735                         |   1|   0|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 636|   0|  636|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   sha256_update  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   sha256_update  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   sha256_update  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   sha256_update  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   sha256_update  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_0          | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_1          | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_2          | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_3          | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_4          | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_5          | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_6          | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_7          | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_8          | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_9          | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_10         | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ctx_data_0_address0  | out |    4|  ap_memory |    ctx_data_0    |     array    |
|ctx_data_0_ce0       | out |    1|  ap_memory |    ctx_data_0    |     array    |
|ctx_data_0_we0       | out |    1|  ap_memory |    ctx_data_0    |     array    |
|ctx_data_0_d0        | out |    8|  ap_memory |    ctx_data_0    |     array    |
|ctx_data_0_q0        |  in |    8|  ap_memory |    ctx_data_0    |     array    |
|ctx_data_1_address0  | out |    4|  ap_memory |    ctx_data_1    |     array    |
|ctx_data_1_ce0       | out |    1|  ap_memory |    ctx_data_1    |     array    |
|ctx_data_1_we0       | out |    1|  ap_memory |    ctx_data_1    |     array    |
|ctx_data_1_d0        | out |    8|  ap_memory |    ctx_data_1    |     array    |
|ctx_data_1_q0        |  in |    8|  ap_memory |    ctx_data_1    |     array    |
|ctx_data_2_address0  | out |    4|  ap_memory |    ctx_data_2    |     array    |
|ctx_data_2_ce0       | out |    1|  ap_memory |    ctx_data_2    |     array    |
|ctx_data_2_we0       | out |    1|  ap_memory |    ctx_data_2    |     array    |
|ctx_data_2_d0        | out |    8|  ap_memory |    ctx_data_2    |     array    |
|ctx_data_2_q0        |  in |    8|  ap_memory |    ctx_data_2    |     array    |
|ctx_data_3_address0  | out |    4|  ap_memory |    ctx_data_3    |     array    |
|ctx_data_3_ce0       | out |    1|  ap_memory |    ctx_data_3    |     array    |
|ctx_data_3_we0       | out |    1|  ap_memory |    ctx_data_3    |     array    |
|ctx_data_3_d0        | out |    8|  ap_memory |    ctx_data_3    |     array    |
|ctx_data_3_q0        |  in |    8|  ap_memory |    ctx_data_3    |     array    |
|ctx_datalen_read     |  in |   32|   ap_none  | ctx_datalen_read |    scalar    |
|p_read1              |  in |   32|   ap_none  |      p_read1     |    scalar    |
|p_read2              |  in |   32|   ap_none  |      p_read2     |    scalar    |
|p_read3              |  in |   32|   ap_none  |      p_read3     |    scalar    |
|p_read4              |  in |   32|   ap_none  |      p_read4     |    scalar    |
|p_read5              |  in |   32|   ap_none  |      p_read5     |    scalar    |
|p_read6              |  in |   32|   ap_none  |      p_read6     |    scalar    |
|p_read7              |  in |   32|   ap_none  |      p_read7     |    scalar    |
|p_read8              |  in |   32|   ap_none  |      p_read8     |    scalar    |
|p_read9              |  in |   32|   ap_none  |      p_read9     |    scalar    |
|p_read10             |  in |   32|   ap_none  |     p_read10     |    scalar    |
|data_address0        | out |    6|  ap_memory |       data       |     array    |
|data_ce0             | out |    1|  ap_memory |       data       |     array    |
|data_q0              |  in |    8|  ap_memory |       data       |     array    |
|len                  |  in |   32|   ap_none  |        len       |    scalar    |
+---------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ctx_datalen_0 = alloca i32"   --->   Operation 6 'alloca' 'ctx_datalen_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ctx_state_7_0 = alloca i32"   --->   Operation 7 'alloca' 'ctx_state_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ctx_state_6_0 = alloca i32"   --->   Operation 8 'alloca' 'ctx_state_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ctx_state_5_0 = alloca i32"   --->   Operation 9 'alloca' 'ctx_state_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ctx_state_4_0 = alloca i32"   --->   Operation 10 'alloca' 'ctx_state_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ctx_state_3_0 = alloca i32"   --->   Operation 11 'alloca' 'ctx_state_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctx_state_2_0 = alloca i32"   --->   Operation 12 'alloca' 'ctx_state_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ctx_state_1_0 = alloca i32"   --->   Operation 13 'alloca' 'ctx_state_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ctx_state_0_0 = alloca i32"   --->   Operation 14 'alloca' 'ctx_state_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ctx_bitlen_1_0 = alloca i32"   --->   Operation 15 'alloca' 'ctx_bitlen_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ctx_bitlen_0_0 = alloca i32"   --->   Operation 16 'alloca' 'ctx_bitlen_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%len_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %len)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 17 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read10)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 18 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read9)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 19 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read8)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 20 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read7)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 21 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read6)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 22 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read5)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 23 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read45 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read4)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 24 'read' 'p_read45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read34 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 25 'read' 'p_read34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read23 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 26 'read' 'p_read23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 27 'read' 'p_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ctx_datalen_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_datalen_read)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 28 'read' 'ctx_datalen_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i32 %len_read to i7" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "store i32 %p_read12, i32* %ctx_bitlen_0_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 30 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "store i32 %p_read23, i32* %ctx_bitlen_1_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 31 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "store i32 %p_read34, i32* %ctx_state_0_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 32 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "store i32 %p_read45, i32* %ctx_state_1_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 33 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "store i32 %p_read_5, i32* %ctx_state_2_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 34 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "store i32 %p_read_4, i32* %ctx_state_3_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 35 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "store i32 %p_read_3, i32* %ctx_state_4_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 36 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "store i32 %p_read_2, i32* %ctx_state_5_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 37 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "store i32 %p_read_1, i32* %ctx_state_6_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 38 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "store i32 %p_read, i32* %ctx_state_7_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 39 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 40 [1/1] (1.81ns)   --->   "store i32 %ctx_datalen_read_1, i32* %ctx_datalen_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 40 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %1" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %hls_label_1_end ]"   --->   Operation 42 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.48ns)   --->   "%icmp_ln94 = icmp eq i7 %i_0, %empty" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 43 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 44 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %3, label %hls_label_1_begin" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i7 %i_0 to i64" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 46 'zext' 'zext_ln96' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [64 x i8]* %data, i64 0, i64 %zext_ln96" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 47 'getelementptr' 'data_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%data_load = load i8* %data_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 48 'load' 'data_load' <Predicate = (!icmp_ln94)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ctx_datalen_0_load_1 = load i32* %ctx_datalen_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 49 'load' 'ctx_datalen_0_load_1' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ctx_state_7_0_load = load i32* %ctx_state_7_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 50 'load' 'ctx_state_7_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ctx_state_6_0_load = load i32* %ctx_state_6_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 51 'load' 'ctx_state_6_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ctx_state_5_0_load = load i32* %ctx_state_5_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 52 'load' 'ctx_state_5_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ctx_state_4_0_load = load i32* %ctx_state_4_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 53 'load' 'ctx_state_4_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ctx_state_3_0_load = load i32* %ctx_state_3_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 54 'load' 'ctx_state_3_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ctx_state_2_0_load = load i32* %ctx_state_2_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 55 'load' 'ctx_state_2_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ctx_state_1_0_load = load i32* %ctx_state_1_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 56 'load' 'ctx_state_1_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ctx_state_0_0_load = load i32* %ctx_state_0_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 57 'load' 'ctx_state_0_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ctx_bitlen_1_0_load_1 = load i32* %ctx_bitlen_1_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 58 'load' 'ctx_bitlen_1_0_load_1' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ctx_bitlen_0_0_load_1 = load i32* %ctx_bitlen_0_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 59 'load' 'ctx_bitlen_0_0_load_1' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %ctx_datalen_0_load_1, 0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 60 'insertvalue' 'mrv_s' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %ctx_bitlen_0_0_load_1, 1" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 61 'insertvalue' 'mrv_1' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %ctx_bitlen_1_0_load_1, 2" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 62 'insertvalue' 'mrv_2' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %ctx_state_0_0_load, 3" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 63 'insertvalue' 'mrv_3' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %ctx_state_1_0_load, 4" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 64 'insertvalue' 'mrv_4' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %ctx_state_2_0_load, 5" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 65 'insertvalue' 'mrv_5' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %ctx_state_3_0_load, 6" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 66 'insertvalue' 'mrv_6' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %ctx_state_4_0_load, 7" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 67 'insertvalue' 'mrv_7' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %ctx_state_5_0_load, 8" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 68 'insertvalue' 'mrv_8' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %ctx_state_6_0_load, 9" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 69 'insertvalue' 'mrv_9' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9, i32 %ctx_state_7_0_load, 10" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 70 'insertvalue' 'mrv_10' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 71 'ret' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ctx_datalen_0_load_2 = load i32* %ctx_datalen_0" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 72 'load' 'ctx_datalen_0_load_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 73 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [SHA_new/SHA_new/sha256_impl.c:95]   --->   Operation 74 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (2.32ns)   --->   "%data_load = load i8* %data_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 75 'load' 'data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i32 %ctx_datalen_0_load_2 to i2" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 76 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %ctx_datalen_0_load_2, i32 2, i32 31)" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 77 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i30 %lshr_ln to i64" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 78 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%ctx_data_0_addr = getelementptr [16 x i8]* %ctx_data_0, i64 0, i64 %zext_ln96_1" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 79 'getelementptr' 'ctx_data_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%ctx_data_1_addr = getelementptr [16 x i8]* %ctx_data_1, i64 0, i64 %zext_ln96_1" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 80 'getelementptr' 'ctx_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%ctx_data_2_addr = getelementptr [16 x i8]* %ctx_data_2, i64 0, i64 %zext_ln96_1" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 81 'getelementptr' 'ctx_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%ctx_data_3_addr = getelementptr [16 x i8]* %ctx_data_3, i64 0, i64 %zext_ln96_1" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 82 'getelementptr' 'ctx_data_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln96, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 83 'switch' <Predicate = true> <Delay = 1.30>
ST_3 : Operation 84 [1/1] (2.32ns)   --->   "store i8 %data_load, i8* %ctx_data_2_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 84 'store' <Predicate = (trunc_ln96 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %2" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 85 'br' <Predicate = (trunc_ln96 == 2)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (2.32ns)   --->   "store i8 %data_load, i8* %ctx_data_1_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 86 'store' <Predicate = (trunc_ln96 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %2" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 87 'br' <Predicate = (trunc_ln96 == 1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (2.32ns)   --->   "store i8 %data_load, i8* %ctx_data_0_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 88 'store' <Predicate = (trunc_ln96 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br label %2" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 89 'br' <Predicate = (trunc_ln96 == 0)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.32ns)   --->   "store i8 %data_load, i8* %ctx_data_3_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 90 'store' <Predicate = (trunc_ln96 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br label %2" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 91 'br' <Predicate = (trunc_ln96 == 3)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%ctx_datalen_0_load = load i32* %ctx_datalen_0" [SHA_new/SHA_new/sha256_impl.c:97]   --->   Operation 92 'load' 'ctx_datalen_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.55ns)   --->   "%add_ln97 = add i32 %ctx_datalen_0_load, 1" [SHA_new/SHA_new/sha256_impl.c:97]   --->   Operation 93 'add' 'add_ln97' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (2.47ns)   --->   "%icmp_ln98 = icmp eq i32 %add_ln97, 64" [SHA_new/SHA_new/sha256_impl.c:98]   --->   Operation 94 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %._crit_edge1, label %.hls_label_1_end_crit_edge" [SHA_new/SHA_new/sha256_impl.c:98]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.81ns)   --->   "store i32 %add_ln97, i32* %ctx_datalen_0" [SHA_new/SHA_new/sha256_impl.c:98]   --->   Operation 96 'store' <Predicate = (!icmp_ln98)> <Delay = 1.81>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [SHA_new/SHA_new/sha256_impl.c:98]   --->   Operation 97 'br' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.81>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%ctx_state_7_0_load_1 = load i32* %ctx_state_7_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 98 'load' 'ctx_state_7_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%ctx_state_6_0_load_1 = load i32* %ctx_state_6_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 99 'load' 'ctx_state_6_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%ctx_state_5_0_load_1 = load i32* %ctx_state_5_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 100 'load' 'ctx_state_5_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%ctx_state_4_0_load_1 = load i32* %ctx_state_4_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 101 'load' 'ctx_state_4_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%ctx_state_3_0_load_1 = load i32* %ctx_state_3_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 102 'load' 'ctx_state_3_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%ctx_state_2_0_load_1 = load i32* %ctx_state_2_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 103 'load' 'ctx_state_2_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%ctx_state_1_0_load_1 = load i32* %ctx_state_1_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 104 'load' 'ctx_state_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%ctx_state_0_0_load_1 = load i32* %ctx_state_0_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 105 'load' 'ctx_state_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (0.00ns)   --->   "%call_ret8 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0_load_1, i32 %ctx_state_1_0_load_1, i32 %ctx_state_2_0_load_1, i32 %ctx_state_3_0_load_1, i32 %ctx_state_4_0_load_1, i32 %ctx_state_5_0_load_1, i32 %ctx_state_6_0_load_1, i32 %ctx_state_7_0_load_1, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 106 'call' 'call_ret8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 107 [1/1] (1.81ns)   --->   "store i32 0, i32* %ctx_datalen_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 107 'store' <Predicate = true> <Delay = 1.81>

State 5 <SV = 4> <Delay = 5.01>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%ctx_bitlen_1_0_load = load i32* %ctx_bitlen_1_0" [SHA_new/SHA_new/sha256_impl.c:100]   --->   Operation 108 'load' 'ctx_bitlen_1_0_load' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%ctx_bitlen_0_0_load = load i32* %ctx_bitlen_0_0" [SHA_new/SHA_new/sha256_impl.c:100]   --->   Operation 109 'load' 'ctx_bitlen_0_0_load' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 110 [1/2] (2.55ns)   --->   "%call_ret8 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0_load_1, i32 %ctx_state_1_0_load_1, i32 %ctx_state_2_0_load_1, i32 %ctx_state_3_0_load_1, i32 %ctx_state_4_0_load_1, i32 %ctx_state_5_0_load_1, i32 %ctx_state_6_0_load_1, i32 %ctx_state_7_0_load_1, [16 x i8]* %ctx_data_0, [16 x i8]* %ctx_data_1, [16 x i8]* %ctx_data_2, [16 x i8]* %ctx_data_3)" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 110 'call' 'call_ret8' <Predicate = (icmp_ln98)> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%ctx_state_0_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret8, 0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 111 'extractvalue' 'ctx_state_0_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%ctx_state_1_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret8, 1" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 112 'extractvalue' 'ctx_state_1_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%ctx_state_2_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret8, 2" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 113 'extractvalue' 'ctx_state_2_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%ctx_state_3_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret8, 3" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 114 'extractvalue' 'ctx_state_3_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%ctx_state_4_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret8, 4" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 115 'extractvalue' 'ctx_state_4_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%ctx_state_5_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret8, 5" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 116 'extractvalue' 'ctx_state_5_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%ctx_state_6_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret8, 6" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 117 'extractvalue' 'ctx_state_6_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%ctx_state_7_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret8, 7" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 118 'extractvalue' 'ctx_state_7_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (2.47ns)   --->   "%icmp_ln100 = icmp ugt i32 %ctx_bitlen_0_0_load, -513" [SHA_new/SHA_new/sha256_impl.c:100]   --->   Operation 119 'icmp' 'icmp_ln100' <Predicate = (icmp_ln98)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (2.55ns)   --->   "%add_ln100 = add i32 %ctx_bitlen_1_0_load, 1" [SHA_new/SHA_new/sha256_impl.c:100]   --->   Operation 120 'add' 'add_ln100' <Predicate = (icmp_ln98)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.69ns)   --->   "%select_ln100 = select i1 %icmp_ln100, i32 %add_ln100, i32 %ctx_bitlen_1_0_load" [SHA_new/SHA_new/sha256_impl.c:100]   --->   Operation 121 'select' 'select_ln100' <Predicate = (icmp_ln98)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (2.55ns)   --->   "%add_ln100_1 = add i32 %ctx_bitlen_0_0_load, 512" [SHA_new/SHA_new/sha256_impl.c:100]   --->   Operation 122 'add' 'add_ln100_1' <Predicate = (icmp_ln98)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.76ns)   --->   "store i32 %add_ln100_1, i32* %ctx_bitlen_0_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 123 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 124 [1/1] (1.76ns)   --->   "store i32 %select_ln100, i32* %ctx_bitlen_1_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 124 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 125 [1/1] (1.76ns)   --->   "store i32 %ctx_state_0_ret, i32* %ctx_state_0_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 125 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 126 [1/1] (1.76ns)   --->   "store i32 %ctx_state_1_ret, i32* %ctx_state_1_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 126 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 127 [1/1] (1.76ns)   --->   "store i32 %ctx_state_2_ret, i32* %ctx_state_2_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 127 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 128 [1/1] (1.76ns)   --->   "store i32 %ctx_state_3_ret, i32* %ctx_state_3_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 128 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 129 [1/1] (1.76ns)   --->   "store i32 %ctx_state_4_ret, i32* %ctx_state_4_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 129 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 130 [1/1] (1.76ns)   --->   "store i32 %ctx_state_5_ret, i32* %ctx_state_5_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 130 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 131 [1/1] (1.76ns)   --->   "store i32 %ctx_state_6_ret, i32* %ctx_state_6_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 131 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 132 [1/1] (1.76ns)   --->   "store i32 %ctx_state_7_ret, i32* %ctx_state_7_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 132 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 133 'br' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [SHA_new/SHA_new/sha256_impl.c:103]   --->   Operation 134 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "br label %1" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ctx_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ctx_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ctx_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ctx_datalen_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctx_datalen_0          (alloca           ) [ 011111]
ctx_state_7_0          (alloca           ) [ 011111]
ctx_state_6_0          (alloca           ) [ 011111]
ctx_state_5_0          (alloca           ) [ 011111]
ctx_state_4_0          (alloca           ) [ 011111]
ctx_state_3_0          (alloca           ) [ 011111]
ctx_state_2_0          (alloca           ) [ 011111]
ctx_state_1_0          (alloca           ) [ 011111]
ctx_state_0_0          (alloca           ) [ 011111]
ctx_bitlen_1_0         (alloca           ) [ 011111]
ctx_bitlen_0_0         (alloca           ) [ 011111]
len_read               (read             ) [ 000000]
p_read                 (read             ) [ 000000]
p_read_1               (read             ) [ 000000]
p_read_2               (read             ) [ 000000]
p_read_3               (read             ) [ 000000]
p_read_4               (read             ) [ 000000]
p_read_5               (read             ) [ 000000]
p_read45               (read             ) [ 000000]
p_read34               (read             ) [ 000000]
p_read23               (read             ) [ 000000]
p_read12               (read             ) [ 000000]
ctx_datalen_read_1     (read             ) [ 000000]
empty                  (trunc            ) [ 001111]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
br_ln94                (br               ) [ 011111]
i_0                    (phi              ) [ 001000]
icmp_ln94              (icmp             ) [ 001111]
i                      (add              ) [ 011111]
br_ln94                (br               ) [ 000000]
zext_ln96              (zext             ) [ 000000]
data_addr              (getelementptr    ) [ 000100]
ctx_datalen_0_load_1   (load             ) [ 000000]
ctx_state_7_0_load     (load             ) [ 000000]
ctx_state_6_0_load     (load             ) [ 000000]
ctx_state_5_0_load     (load             ) [ 000000]
ctx_state_4_0_load     (load             ) [ 000000]
ctx_state_3_0_load     (load             ) [ 000000]
ctx_state_2_0_load     (load             ) [ 000000]
ctx_state_1_0_load     (load             ) [ 000000]
ctx_state_0_0_load     (load             ) [ 000000]
ctx_bitlen_1_0_load_1  (load             ) [ 000000]
ctx_bitlen_0_0_load_1  (load             ) [ 000000]
mrv_s                  (insertvalue      ) [ 000000]
mrv_1                  (insertvalue      ) [ 000000]
mrv_2                  (insertvalue      ) [ 000000]
mrv_3                  (insertvalue      ) [ 000000]
mrv_4                  (insertvalue      ) [ 000000]
mrv_5                  (insertvalue      ) [ 000000]
mrv_6                  (insertvalue      ) [ 000000]
mrv_7                  (insertvalue      ) [ 000000]
mrv_8                  (insertvalue      ) [ 000000]
mrv_9                  (insertvalue      ) [ 000000]
mrv_10                 (insertvalue      ) [ 000000]
ret_ln104              (ret              ) [ 000000]
ctx_datalen_0_load_2   (load             ) [ 000000]
tmp                    (specregionbegin  ) [ 000011]
speclooptripcount_ln95 (speclooptripcount) [ 000000]
data_load              (load             ) [ 000000]
trunc_ln96             (trunc            ) [ 001111]
lshr_ln                (partselect       ) [ 000000]
zext_ln96_1            (zext             ) [ 000000]
ctx_data_0_addr        (getelementptr    ) [ 000000]
ctx_data_1_addr        (getelementptr    ) [ 000000]
ctx_data_2_addr        (getelementptr    ) [ 000000]
ctx_data_3_addr        (getelementptr    ) [ 000000]
switch_ln96            (switch           ) [ 000000]
store_ln96             (store            ) [ 000000]
br_ln96                (br               ) [ 000000]
store_ln96             (store            ) [ 000000]
br_ln96                (br               ) [ 000000]
store_ln96             (store            ) [ 000000]
br_ln96                (br               ) [ 000000]
store_ln96             (store            ) [ 000000]
br_ln96                (br               ) [ 000000]
ctx_datalen_0_load     (load             ) [ 000000]
add_ln97               (add              ) [ 000000]
icmp_ln98              (icmp             ) [ 001111]
br_ln98                (br               ) [ 000000]
store_ln98             (store            ) [ 000000]
br_ln98                (br               ) [ 000000]
ctx_state_7_0_load_1   (load             ) [ 001101]
ctx_state_6_0_load_1   (load             ) [ 001101]
ctx_state_5_0_load_1   (load             ) [ 001101]
ctx_state_4_0_load_1   (load             ) [ 001101]
ctx_state_3_0_load_1   (load             ) [ 001101]
ctx_state_2_0_load_1   (load             ) [ 001101]
ctx_state_1_0_load_1   (load             ) [ 001101]
ctx_state_0_0_load_1   (load             ) [ 001101]
store_ln102            (store            ) [ 000000]
ctx_bitlen_1_0_load    (load             ) [ 000000]
ctx_bitlen_0_0_load    (load             ) [ 000000]
call_ret8              (call             ) [ 000000]
ctx_state_0_ret        (extractvalue     ) [ 000000]
ctx_state_1_ret        (extractvalue     ) [ 000000]
ctx_state_2_ret        (extractvalue     ) [ 000000]
ctx_state_3_ret        (extractvalue     ) [ 000000]
ctx_state_4_ret        (extractvalue     ) [ 000000]
ctx_state_5_ret        (extractvalue     ) [ 000000]
ctx_state_6_ret        (extractvalue     ) [ 000000]
ctx_state_7_ret        (extractvalue     ) [ 000000]
icmp_ln100             (icmp             ) [ 000000]
add_ln100              (add              ) [ 000000]
select_ln100           (select           ) [ 000000]
add_ln100_1            (add              ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
br_ln102               (br               ) [ 000000]
empty_11               (specregionend    ) [ 000000]
br_ln94                (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx_data_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_data_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ctx_data_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_data_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctx_data_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_data_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctx_data_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_data_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ctx_datalen_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_datalen_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="len">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="k">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256_transform"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="ctx_datalen_0_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_datalen_0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ctx_state_7_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_7_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ctx_state_6_0_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_6_0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ctx_state_5_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_5_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="ctx_state_4_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_4_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="ctx_state_3_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_3_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="ctx_state_2_0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_2_0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="ctx_state_1_0_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_1_0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="ctx_state_0_0_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_0_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="ctx_bitlen_1_0_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_bitlen_1_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ctx_bitlen_0_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_bitlen_0_0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="len_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read_1_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read_2_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read_3_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_read_4_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_read_5_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_read45_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read45/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_read34_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read34/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_read23_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read23/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_read12_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read12/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="ctx_datalen_read_1_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_datalen_read_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="data_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="7" slack="0"/>
<pin id="200" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="ctx_data_0_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="30" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_0_addr/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="ctx_data_1_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="30" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_1_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="ctx_data_2_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="30" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_2_addr/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="ctx_data_3_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="30" slack="0"/>
<pin id="234" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_3_addr/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln96_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln96_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln96_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln96_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="i_0_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="1"/>
<pin id="267" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_0_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_sha256_transform_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="256" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="0" index="3" bw="32" slack="0"/>
<pin id="281" dir="0" index="4" bw="32" slack="0"/>
<pin id="282" dir="0" index="5" bw="32" slack="0"/>
<pin id="283" dir="0" index="6" bw="32" slack="0"/>
<pin id="284" dir="0" index="7" bw="32" slack="0"/>
<pin id="285" dir="0" index="8" bw="32" slack="0"/>
<pin id="286" dir="0" index="9" bw="8" slack="0"/>
<pin id="287" dir="0" index="10" bw="8" slack="0"/>
<pin id="288" dir="0" index="11" bw="8" slack="0"/>
<pin id="289" dir="0" index="12" bw="8" slack="0"/>
<pin id="290" dir="0" index="13" bw="32" slack="0"/>
<pin id="291" dir="1" index="14" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret8/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_datalen_0_load_1/2 ctx_datalen_0_load_2/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_7_0_load/2 ctx_state_7_0_load_1/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_6_0_load/2 ctx_state_6_0_load_1/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_5_0_load/2 ctx_state_5_0_load_1/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_4_0_load/2 ctx_state_4_0_load_1/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_3_0_load/2 ctx_state_3_0_load_1/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_2_0_load/2 ctx_state_2_0_load_1/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_1_0_load/2 ctx_state_1_0_load_1/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_0_0_load/2 ctx_state_0_0_load_1/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_bitlen_1_0_load_1/2 ctx_bitlen_1_0_load/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_bitlen_0_0_load_1/2 ctx_bitlen_0_0_load/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="empty_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln94_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln94_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln94_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln94_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln94_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln94_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln94_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln94_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln94_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln94_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln94_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln94_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="0" index="1" bw="7" slack="1"/>
<pin id="401" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln96_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="mrv_s_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="352" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="mrv_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="352" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="mrv_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="352" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="mrv_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="352" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="mrv_4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="352" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="mrv_5_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="352" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="mrv_6_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="352" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="mrv_7_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="352" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="mrv_8_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="352" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="mrv_9_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="352" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="mrv_10_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="352" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="352" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln96_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="lshr_ln_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="30" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="0" index="2" bw="3" slack="0"/>
<pin id="488" dir="0" index="3" bw="6" slack="0"/>
<pin id="489" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln96_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="30" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="ctx_datalen_0_load_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="2"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_datalen_0_load/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln97_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln98_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln98_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="2"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln102_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="3"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="ctx_state_0_ret_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="256" slack="0"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_0_ret/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="ctx_state_1_ret_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="256" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_1_ret/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="ctx_state_2_ret_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="256" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_2_ret/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="ctx_state_3_ret_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="256" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_3_ret/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="ctx_state_4_ret_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="256" slack="0"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_4_ret/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="ctx_state_5_ret_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="256" slack="0"/>
<pin id="549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_5_ret/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="ctx_state_6_ret_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="256" slack="0"/>
<pin id="553" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_6_ret/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="ctx_state_7_ret_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="256" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_7_ret/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln100_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln100_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln100_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="0" index="2" bw="32" slack="0"/>
<pin id="575" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln100_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="11" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_1/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln102_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="4"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln102_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="4"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln102_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="4"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln102_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="4"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln102_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="4"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln102_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="4"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln102_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="4"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln102_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="4"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln102_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="4"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln102_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="4"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="635" class="1005" name="ctx_datalen_0_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_datalen_0 "/>
</bind>
</comp>

<comp id="644" class="1005" name="ctx_state_7_0_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_7_0 "/>
</bind>
</comp>

<comp id="651" class="1005" name="ctx_state_6_0_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_6_0 "/>
</bind>
</comp>

<comp id="658" class="1005" name="ctx_state_5_0_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_5_0 "/>
</bind>
</comp>

<comp id="665" class="1005" name="ctx_state_4_0_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_4_0 "/>
</bind>
</comp>

<comp id="672" class="1005" name="ctx_state_3_0_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_3_0 "/>
</bind>
</comp>

<comp id="679" class="1005" name="ctx_state_2_0_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_2_0 "/>
</bind>
</comp>

<comp id="686" class="1005" name="ctx_state_1_0_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_1_0 "/>
</bind>
</comp>

<comp id="693" class="1005" name="ctx_state_0_0_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_0_0 "/>
</bind>
</comp>

<comp id="700" class="1005" name="ctx_bitlen_1_0_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_bitlen_1_0 "/>
</bind>
</comp>

<comp id="707" class="1005" name="ctx_bitlen_0_0_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_bitlen_0_0 "/>
</bind>
</comp>

<comp id="714" class="1005" name="empty_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="7" slack="1"/>
<pin id="716" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="722" class="1005" name="i_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="7" slack="0"/>
<pin id="724" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="727" class="1005" name="data_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="6" slack="1"/>
<pin id="729" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="735" class="1005" name="icmp_ln98_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="2"/>
<pin id="737" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="739" class="1005" name="ctx_state_7_0_load_1_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_7_0_load_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="ctx_state_6_0_load_1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_6_0_load_1 "/>
</bind>
</comp>

<comp id="749" class="1005" name="ctx_state_5_0_load_1_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_5_0_load_1 "/>
</bind>
</comp>

<comp id="754" class="1005" name="ctx_state_4_0_load_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_4_0_load_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="ctx_state_3_0_load_1_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_3_0_load_1 "/>
</bind>
</comp>

<comp id="764" class="1005" name="ctx_state_2_0_load_1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_2_0_load_1 "/>
</bind>
</comp>

<comp id="769" class="1005" name="ctx_state_1_0_load_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_1_0_load_1 "/>
</bind>
</comp>

<comp id="774" class="1005" name="ctx_state_0_0_load_1_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_0_0_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="203" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="223" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="203" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="216" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="203" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="209" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="203" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="230" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="292"><net_src comp="72" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="293"><net_src comp="0" pin="0"/><net_sink comp="276" pin=9"/></net>

<net id="294"><net_src comp="2" pin="0"/><net_sink comp="276" pin=10"/></net>

<net id="295"><net_src comp="4" pin="0"/><net_sink comp="276" pin=11"/></net>

<net id="296"><net_src comp="6" pin="0"/><net_sink comp="276" pin=12"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="276" pin=13"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="276" pin=8"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="276" pin=7"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="276" pin=6"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="276" pin=5"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="276" pin=3"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="342"><net_src comp="124" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="184" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="178" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="172" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="166" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="160" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="154" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="148" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="142" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="136" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="130" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="190" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="269" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="269" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="42" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="269" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="418"><net_src comp="46" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="298" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="336" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="333" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="329" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="325" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="321" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="317" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="313" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="309" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="305" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="301" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="298" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="58" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="298" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="60" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="62" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="497"><net_src comp="484" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="36" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="70" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="505" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="54" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="276" pin="14"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="276" pin="14"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="276" pin="14"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="276" pin="14"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="276" pin="14"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="276" pin="14"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="276" pin="14"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="276" pin="14"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="336" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="74" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="333" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="36" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="559" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="333" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="583"><net_src comp="336" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="76" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="571" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="527" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="531" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="535" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="539" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="543" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="547" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="551" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="555" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="80" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="642"><net_src comp="635" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="647"><net_src comp="84" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="654"><net_src comp="88" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="661"><net_src comp="92" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="668"><net_src comp="96" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="675"><net_src comp="100" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="682"><net_src comp="104" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="685"><net_src comp="679" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="689"><net_src comp="108" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="696"><net_src comp="112" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="699"><net_src comp="693" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="703"><net_src comp="116" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="710"><net_src comp="120" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="717"><net_src comp="339" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="725"><net_src comp="403" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="730"><net_src comp="196" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="738"><net_src comp="511" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="301" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="276" pin=8"/></net>

<net id="747"><net_src comp="305" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="276" pin=7"/></net>

<net id="752"><net_src comp="309" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="276" pin=6"/></net>

<net id="757"><net_src comp="313" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="276" pin=5"/></net>

<net id="762"><net_src comp="317" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="767"><net_src comp="321" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="276" pin=3"/></net>

<net id="772"><net_src comp="325" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="777"><net_src comp="329" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="276" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ctx_data_0 | {3 }
	Port: ctx_data_1 | {3 }
	Port: ctx_data_2 | {3 }
	Port: ctx_data_3 | {3 }
	Port: k | {}
 - Input state : 
	Port: sha256_update : ctx_data_0 | {4 5 }
	Port: sha256_update : ctx_data_1 | {4 5 }
	Port: sha256_update : ctx_data_2 | {4 5 }
	Port: sha256_update : ctx_data_3 | {4 5 }
	Port: sha256_update : ctx_datalen_read | {1 }
	Port: sha256_update : p_read1 | {1 }
	Port: sha256_update : p_read2 | {1 }
	Port: sha256_update : p_read3 | {1 }
	Port: sha256_update : p_read4 | {1 }
	Port: sha256_update : p_read5 | {1 }
	Port: sha256_update : p_read6 | {1 }
	Port: sha256_update : p_read7 | {1 }
	Port: sha256_update : p_read8 | {1 }
	Port: sha256_update : p_read9 | {1 }
	Port: sha256_update : p_read10 | {1 }
	Port: sha256_update : data | {2 3 }
	Port: sha256_update : len | {1 }
	Port: sha256_update : k | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln94 : 1
		i : 1
		br_ln94 : 2
		zext_ln96 : 1
		data_addr : 2
		data_load : 3
		mrv_s : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_10 : 11
		ret_ln104 : 12
	State 3
		trunc_ln96 : 1
		lshr_ln : 1
		zext_ln96_1 : 2
		ctx_data_0_addr : 3
		ctx_data_1_addr : 3
		ctx_data_2_addr : 3
		ctx_data_3_addr : 3
		switch_ln96 : 2
		store_ln96 : 4
		store_ln96 : 4
		store_ln96 : 4
		store_ln96 : 4
		add_ln97 : 1
		icmp_ln98 : 2
		br_ln98 : 3
		store_ln98 : 2
	State 4
		call_ret8 : 1
	State 5
		ctx_state_0_ret : 1
		ctx_state_1_ret : 1
		ctx_state_2_ret : 1
		ctx_state_3_ret : 1
		ctx_state_4_ret : 1
		ctx_state_5_ret : 1
		ctx_state_6_ret : 1
		ctx_state_7_ret : 1
		icmp_ln100 : 1
		add_ln100 : 1
		select_ln100 : 2
		add_ln100_1 : 1
		store_ln102 : 2
		store_ln102 : 3
		store_ln102 : 2
		store_ln102 : 2
		store_ln102 : 2
		store_ln102 : 2
		store_ln102 : 2
		store_ln102 : 2
		store_ln102 : 2
		store_ln102 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   |   grp_sha256_transform_fu_276  |    2    |  14.497 |   922   |   1239  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |            i_fu_403            |    0    |    0    |    0    |    15   |    0    |
|    add   |         add_ln97_fu_505        |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln100_fu_565        |    0    |    0    |    0    |    39   |    0    |
|          |       add_ln100_1_fu_579       |    0    |    0    |    0    |    39   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        icmp_ln94_fu_398        |    0    |    0    |    0    |    11   |    0    |
|   icmp   |        icmp_ln98_fu_511        |    0    |    0    |    0    |    18   |    0    |
|          |        icmp_ln100_fu_559       |    0    |    0    |    0    |    18   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|  select  |       select_ln100_fu_571      |    0    |    0    |    0    |    32   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |      len_read_read_fu_124      |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_read_fu_130       |    0    |    0    |    0    |    0    |    0    |
|          |      p_read_1_read_fu_136      |    0    |    0    |    0    |    0    |    0    |
|          |      p_read_2_read_fu_142      |    0    |    0    |    0    |    0    |    0    |
|          |      p_read_3_read_fu_148      |    0    |    0    |    0    |    0    |    0    |
|   read   |      p_read_4_read_fu_154      |    0    |    0    |    0    |    0    |    0    |
|          |      p_read_5_read_fu_160      |    0    |    0    |    0    |    0    |    0    |
|          |      p_read45_read_fu_166      |    0    |    0    |    0    |    0    |    0    |
|          |      p_read34_read_fu_172      |    0    |    0    |    0    |    0    |    0    |
|          |      p_read23_read_fu_178      |    0    |    0    |    0    |    0    |    0    |
|          |      p_read12_read_fu_184      |    0    |    0    |    0    |    0    |    0    |
|          | ctx_datalen_read_1_read_fu_190 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   trunc  |          empty_fu_339          |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln96_fu_480       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   zext   |        zext_ln96_fu_409        |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln96_1_fu_494       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          mrv_s_fu_414          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_1_fu_420          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_2_fu_426          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_3_fu_432          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_4_fu_438          |    0    |    0    |    0    |    0    |    0    |
|insertvalue|          mrv_5_fu_444          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_6_fu_450          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_7_fu_456          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_8_fu_462          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_9_fu_468          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_10_fu_474         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|partselect|         lshr_ln_fu_484         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |     ctx_state_0_ret_fu_527     |    0    |    0    |    0    |    0    |    0    |
|          |     ctx_state_1_ret_fu_531     |    0    |    0    |    0    |    0    |    0    |
|          |     ctx_state_2_ret_fu_535     |    0    |    0    |    0    |    0    |    0    |
|extractvalue|     ctx_state_3_ret_fu_539     |    0    |    0    |    0    |    0    |    0    |
|          |     ctx_state_4_ret_fu_543     |    0    |    0    |    0    |    0    |    0    |
|          |     ctx_state_5_ret_fu_547     |    0    |    0    |    0    |    0    |    0    |
|          |     ctx_state_6_ret_fu_551     |    0    |    0    |    0    |    0    |    0    |
|          |     ctx_state_7_ret_fu_555     |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    2    |  14.497 |   922   |   1450  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   ctx_bitlen_0_0_reg_707   |   32   |
|   ctx_bitlen_1_0_reg_700   |   32   |
|    ctx_datalen_0_reg_635   |   32   |
|ctx_state_0_0_load_1_reg_774|   32   |
|    ctx_state_0_0_reg_693   |   32   |
|ctx_state_1_0_load_1_reg_769|   32   |
|    ctx_state_1_0_reg_686   |   32   |
|ctx_state_2_0_load_1_reg_764|   32   |
|    ctx_state_2_0_reg_679   |   32   |
|ctx_state_3_0_load_1_reg_759|   32   |
|    ctx_state_3_0_reg_672   |   32   |
|ctx_state_4_0_load_1_reg_754|   32   |
|    ctx_state_4_0_reg_665   |   32   |
|ctx_state_5_0_load_1_reg_749|   32   |
|    ctx_state_5_0_reg_658   |   32   |
|ctx_state_6_0_load_1_reg_744|   32   |
|    ctx_state_6_0_reg_651   |   32   |
|ctx_state_7_0_load_1_reg_739|   32   |
|    ctx_state_7_0_reg_644   |   32   |
|      data_addr_reg_727     |    6   |
|        empty_reg_714       |    7   |
|         i_0_reg_265        |    7   |
|          i_reg_722         |    7   |
|      icmp_ln98_reg_735     |    1   |
+----------------------------+--------+
|            Total           |   636  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_203      |  p0  |   2  |   6  |   12   ||    9    |
| grp_sha256_transform_fu_276 |  p1  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_276 |  p2  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_276 |  p3  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_276 |  p4  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_276 |  p5  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_276 |  p6  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_276 |  p7  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_276 |  p8  |   2  |  32  |   64   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   524  ||  15.921 ||    81   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   14   |   922  |  1450  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   81   |    -   |
|  Register |    -   |    -   |   636  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   30   |  1558  |  1531  |    0   |
+-----------+--------+--------+--------+--------+--------+
