{"code": 0, "data": [{"cid": 2140257, "deleted": false, "image_metadata": {}, "is_dz": true, "name": "洞主", "pid": 415254, "reply_to": -1, "tag": null, "text": "然而我之前直接用系统时钟上板居然能跑通。。。现在写报告反而想起来这个问题了。。。", "timestamp": 1627310954, "type": "text", "url": ""}], "post": {"deleted": false, "image_metadata": {}, "likenum": 2, "pid": 415254, "reply": 1, "tag": null, "text": "想问一下无系流水线，如果implement的时序分析最高时钟频率不到100Mhz，那么是不是要多写一个分频器模块把sys_clk变成一个较低频率的时钟啊？", "timestamp": 1627310838, "type": "text", "updated_at": 1627310953, "url": "", "vote": {}}}