vendor_name = ModelSim
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/ULA_Principal.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/Decodificador_de_5bits_modulo.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/SeteSegmentosController.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/AB_SeteSegmentos.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/Result_SeteSegmentos.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/Xor5bits.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/And5bits.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/ComplementoA2.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/FullAdder.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/Waveform.vwf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/ComparadorNsignal.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/ComparadorCSinal.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/Mux2.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/SubAB.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/FulSub.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/SomAB.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/Mux2_1.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/Somador.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/Subtrator.bdf
source_file = 1, D:/Users/lgpss/Desktop/projeto1_sd_final/db/Projeto_ULA_Principal.cbx.xml
design_name = ComparadorCSinal
instance = comp, \AeqB~output , AeqB~output, ComparadorCSinal, 1
instance = comp, \AmenorqB~output , AmenorqB~output, ComparadorCSinal, 1
instance = comp, \AmaiorqB~output , AmaiorqB~output, ComparadorCSinal, 1
instance = comp, \B[4]~input , B[4]~input, ComparadorCSinal, 1
instance = comp, \A[4]~input , A[4]~input, ComparadorCSinal, 1
instance = comp, \B[2]~input , B[2]~input, ComparadorCSinal, 1
instance = comp, \A[2]~input , A[2]~input, ComparadorCSinal, 1
instance = comp, \B[3]~input , B[3]~input, ComparadorCSinal, 1
instance = comp, \A[3]~input , A[3]~input, ComparadorCSinal, 1
instance = comp, \inst|inst14~0 , inst|inst14~0, ComparadorCSinal, 1
instance = comp, \A[0]~input , A[0]~input, ComparadorCSinal, 1
instance = comp, \B[1]~input , B[1]~input, ComparadorCSinal, 1
instance = comp, \B[0]~input , B[0]~input, ComparadorCSinal, 1
instance = comp, \A[1]~input , A[1]~input, ComparadorCSinal, 1
instance = comp, \inst|inst14~1 , inst|inst14~1, ComparadorCSinal, 1
instance = comp, \inst4~1 , inst4~1, ComparadorCSinal, 1
instance = comp, \inst4~0 , inst4~0, ComparadorCSinal, 1
instance = comp, \inst|inst16~1 , inst|inst16~1, ComparadorCSinal, 1
instance = comp, \inst|inst16~0 , inst|inst16~0, ComparadorCSinal, 1
instance = comp, \inst|inst15 , inst|inst15, ComparadorCSinal, 1
instance = comp, \inst25~0 , inst25~0, ComparadorCSinal, 1
instance = comp, \inst|inst16~2 , inst|inst16~2, ComparadorCSinal, 1
instance = comp, \inst26~0 , inst26~0, ComparadorCSinal, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
