{"Source Block": ["oh/spi/hdl/spi_master_io.v@50:60@HdlIdDef", "   input \t   miso;       // slave output\n\n   reg [7:0] \t   baud_counter = 'b0; //works b/c of free running counter!\n   reg [2:0] \t   spi_state;\n   reg [PW-1:0]    tx_shiftreg;\n   reg [7:0] \t   bit_count;\n   \n   //#################################\n   //# STATE MACHINE\n   //#################################\n   \n"], "Clone Blocks": [["oh/spi/hdl/spi_master_io.v@47:57", "   output \t   sclk;       // spi clock\n   output \t   mosi;       // slave input\n   output \t   ss;         // slave select\n   input \t   miso;       // slave output\n\n   reg [7:0] \t   baud_counter = 'b0; //works b/c of free running counter!\n   reg [2:0] \t   spi_state;\n   reg [PW-1:0]    tx_shiftreg;\n   reg [7:0] \t   bit_count;\n   \n   //#################################\n"], ["oh/spi/hdl/spi_master_io.v@49:59", "   output \t   ss;         // slave select\n   input \t   miso;       // slave output\n\n   reg [7:0] \t   baud_counter = 'b0; //works b/c of free running counter!\n   reg [2:0] \t   spi_state;\n   reg [PW-1:0]    tx_shiftreg;\n   reg [7:0] \t   bit_count;\n   \n   //#################################\n   //# STATE MACHINE\n   //#################################\n"]], "Diff Content": {"Delete": [[55, "   reg [7:0] \t   bit_count;\n"]], "Add": [[55, "   reg [1:0] \t   spi_state;\n"], [55, "   reg [2:0] \t   bit_count;\n"], [55, "   reg \t\t   sclk;\n"]]}}