# compile verilog/system verilog design source files
verilog xil_defaultlib "F:/8BitCPU/8BitCPU.srcs/sources_1/new/Reg.v" "F:/8BitCPU/8BitCPU.srcs/sources_1/new/PC.v" "F:/8BitCPU/8BitCPU.srcs/sources_1/new/OrderStore.v" "F:/8BitCPU/8BitCPU.srcs/sources_1/new/DataStore.v" "F:/8BitCPU/8BitCPU.srcs/sources_1/new/Control.v" "F:/8BitCPU/8BitCPU.srcs/sources_1/new/ALU.v" "F:/8BitCPU/8BitCPU.srcs/sources_1/new/CLKControlAno.v" "F:/8BitCPU/8BitCPU.srcs/sources_1/new/ControlRouteRemake.v" --include "../../../../8BitCPU.srcs/sources_1/new" \
"../../../../8BitCPU.srcs/sim_1/new/ControlRoute_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
