# 
# Synthesis run script generated by Vivado
# 

create_project -in_memory -part xc7z020clg484-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir C:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/project.cache/wt [current_project]
set_property parent.project_path C:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/project.xpr [current_project]
set_property XPM_LIBRARIES XPM_MEMORY [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo c:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/project.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib {
  C:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/sobel.v
  C:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/sobel_AXILiteS_s_axi.v
  C:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/sobel_INPUT_BUNDLE_m_axi.v
  C:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/sobel_OUTPUT_BUNDLE_m_axi.v
  C:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/sobel_dsqrt_64ns_cud.v
  C:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/sobel_mac_muladd_eOg.v
  C:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/sobel_mul_mul_11sdEe.v
  C:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/sobel_uitodp_32nsbkb.v
}
read_ip -quiet c:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/project.srcs/sources_1/ip/sobel_ap_dsqrt_29_no_dsp_64/sobel_ap_dsqrt_29_no_dsp_64.xci
set_property is_locked true [get_files c:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/project.srcs/sources_1/ip/sobel_ap_dsqrt_29_no_dsp_64/sobel_ap_dsqrt_29_no_dsp_64.xci]

read_ip -quiet c:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/project.srcs/sources_1/ip/sobel_ap_uitodp_4_no_dsp_32/sobel_ap_uitodp_4_no_dsp_32.xci
set_property is_locked true [get_files c:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/project.srcs/sources_1/ip/sobel_ap_uitodp_4_no_dsp_32/sobel_ap_uitodp_4_no_dsp_32.xci]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc C:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/sobel.xdc
set_property used_in_implementation false [get_files C:/Embedded_Systems_Sobel_Filter_HLS/IP_2.2/2.2_removing_conditionals/impl/verilog/sobel.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]

synth_design -top sobel -part xc7z020clg484-1 -no_iobuf -mode out_of_context


write_checkpoint -force -noxdef sobel.dcp

catch { report_utilization -file sobel_utilization_synth.rpt -pb sobel_utilization_synth.pb }
