$date
	Wed May 12 02:12:56 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! LED $end
$var wire 16 " Resultado [15:0] $end
$var reg 1 # ck $end
$var reg 1 $ inicio $end
$var reg 1 % pronto $end
$var reg 1 & rst $end
$scope module p $end
$var wire 16 ' A [15:0] $end
$var wire 16 ( B [15:0] $end
$var wire 16 ) C [15:0] $end
$var wire 1 ! LED $end
$var wire 16 * X [15:0] $end
$var wire 1 # ck $end
$var wire 1 $ inicio $end
$var wire 1 % pronto $end
$var wire 1 & rst $end
$var wire 2 + m2 [1:0] $end
$var wire 2 , m1 [1:0] $end
$var wire 2 - m0 [1:0] $end
$var wire 1 . lx $end
$var wire 1 / ls $end
$var wire 1 0 lh $end
$var wire 1 1 h $end
$var wire 1 2 done $end
$var wire 16 3 Resultado [15:0] $end
$scope module c $end
$var wire 1 # ck $end
$var wire 1 $ inicio $end
$var wire 1 % pronto $end
$var wire 1 & rst $end
$var reg 1 2 done $end
$var reg 1 1 h $end
$var reg 1 0 lh $end
$var reg 1 / ls $end
$var reg 1 . lx $end
$var reg 2 4 m0 [1:0] $end
$var reg 2 5 m1 [1:0] $end
$var reg 2 6 m2 [1:0] $end
$var reg 2 7 state [1:0] $end
$upscope $end
$scope module op $end
$var wire 16 8 A [15:0] $end
$var wire 16 9 B [15:0] $end
$var wire 16 : C [15:0] $end
$var wire 16 ; NX [15:0] $end
$var wire 16 < Resultado [15:0] $end
$var wire 1 # ck $end
$var wire 1 2 done $end
$var wire 1 1 h $end
$var wire 1 0 lh $end
$var wire 1 / ls $end
$var wire 1 . lx $end
$var wire 2 = m0 [1:0] $end
$var wire 2 > m1 [1:0] $end
$var wire 2 ? m2 [1:0] $end
$var wire 1 & rst $end
$var wire 16 @ res [15:0] $end
$var wire 16 A outm2 [15:0] $end
$var wire 16 B outm1 [15:0] $end
$var wire 16 C outm0 [15:0] $end
$var wire 16 D RegX [15:0] $end
$var wire 16 E RegS [15:0] $end
$var wire 16 F RegH [15:0] $end
$scope module M0 $end
$var wire 16 G a [15:0] $end
$var wire 16 H b [15:0] $end
$var wire 16 I c [15:0] $end
$var wire 16 J d [15:0] $end
$var wire 2 K sel [1:0] $end
$var reg 16 L out [15:0] $end
$upscope $end
$scope module M1 $end
$var wire 16 M a [15:0] $end
$var wire 2 N sel [1:0] $end
$var wire 16 O d [15:0] $end
$var wire 16 P c [15:0] $end
$var wire 16 Q b [15:0] $end
$var reg 16 R out [15:0] $end
$upscope $end
$scope module M2 $end
$var wire 16 S b [15:0] $end
$var wire 2 T sel [1:0] $end
$var wire 16 U d [15:0] $end
$var wire 16 V c [15:0] $end
$var wire 16 W a [15:0] $end
$var reg 16 X out [15:0] $end
$upscope $end
$scope module R1 $end
$var wire 1 . l $end
$var wire 1 & rst $end
$var wire 16 Y v [15:0] $end
$var reg 16 Z r [15:0] $end
$upscope $end
$scope module R2 $end
$var wire 1 / l $end
$var wire 1 & rst $end
$var wire 16 [ v [15:0] $end
$var reg 16 \ r [15:0] $end
$upscope $end
$scope module R3 $end
$var wire 1 0 l $end
$var wire 1 & rst $end
$var wire 16 ] v [15:0] $end
$var reg 16 ^ r [15:0] $end
$upscope $end
$scope module U $end
$var wire 1 1 h $end
$var wire 16 _ v1 [15:0] $end
$var wire 16 ` v2 [15:0] $end
$var wire 16 a r [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx a
bx `
b0 _
bx ^
bx ]
bx \
bx [
bx Z
b10 Y
bx X
bx W
bx V
bx U
b0 T
b0 S
b0 R
bx Q
bx P
bx O
b0 N
b0 M
b0 L
b0 K
b100 J
b11 I
b1 H
b0 G
bx F
bx E
bx D
b0 C
b0 B
bx A
bx @
b0 ?
b0 >
b0 =
bx <
b10 ;
b100 :
b11 9
b1 8
b1 7
b0 6
b0 5
b0 4
bx 3
02
01
00
0/
0.
b0 -
b0 ,
b0 +
b10 *
b100 )
b11 (
b1 '
0&
0%
0$
0#
bx "
z!
$end
#1
b10 @
b10 [
b10 ]
b10 a
b1 B
b1 R
b1 _
b10 A
b10 X
b10 `
b1 C
b1 L
b1 M
b1 S
b10 D
b10 Q
b10 W
b10 Z
b10 7
11
b1 -
b1 4
b1 =
b1 K
1.
1#
#2
0#
#3
b10 F
b10 O
b10 U
b10 ^
b11 7
10
0.
1#
#4
0#
1$
#5
b11 B
b11 R
b11 _
b101 @
b101 [
b101 ]
b101 a
b11 C
b11 L
b11 M
b11 S
b0 7
00
01
b11 +
b11 6
b11 ?
b11 T
b10 -
b10 4
b10 =
b10 K
1#
#6
0#
#7
b10 @
b10 [
b10 ]
b10 a
b0 B
b0 R
b0 _
b0 C
b0 L
b0 M
b0 S
b1 7
b0 +
b0 6
b0 ?
b0 T
b0 -
b0 4
b0 =
b0 K
1#
#8
0#
#9
b1 B
b1 R
b1 _
b10 @
b10 [
b10 ]
b10 a
b1 C
b1 L
b1 M
b1 S
b10 7
11
b1 -
b1 4
b1 =
b1 K
1.
1#
0$
#10
0#
#11
b11 7
10
0.
1#
#12
0#
#13
b11 B
b11 R
b11 _
b101 @
b101 [
b101 ]
b101 a
b11 C
b11 L
b11 M
b11 S
b0 7
00
01
b11 +
b11 6
b11 ?
b11 T
b10 -
b10 4
b10 =
b10 K
1#
#14
0#
#15
b10 @
b10 [
b10 ]
b10 a
b0 B
b0 R
b0 _
b0 C
b0 L
b0 M
b0 S
b1 7
b0 +
b0 6
b0 ?
b0 T
b0 -
b0 4
b0 =
b0 K
1#
#16
0#
#17
b1 B
b1 R
b1 _
b10 @
b10 [
b10 ]
b10 a
b1 C
b1 L
b1 M
b1 S
b10 7
11
b1 -
b1 4
b1 =
b1 K
1.
1#
#18
0#
#19
b11 7
10
0.
1#
#20
0#
#21
b11 B
b11 R
b11 _
b101 @
b101 [
b101 ]
b101 a
b11 C
b11 L
b11 M
b11 S
b0 7
00
01
b11 +
b11 6
b11 ?
b11 T
b10 -
b10 4
b10 =
b10 K
1#
#22
0#
#23
b10 @
b10 [
b10 ]
b10 a
b0 B
b0 R
b0 _
b0 C
b0 L
b0 M
b0 S
b1 7
b0 +
b0 6
b0 ?
b0 T
b0 -
b0 4
b0 =
b0 K
1#
#24
0#
#25
b1 B
b1 R
b1 _
b10 @
b10 [
b10 ]
b10 a
b1 C
b1 L
b1 M
b1 S
b10 7
11
b1 -
b1 4
b1 =
b1 K
1.
1#
#26
0#
#27
b11 7
10
0.
1#
#28
0#
1%
#29
b11 B
b11 R
b11 _
b101 @
b101 [
b101 ]
b101 a
b11 C
b11 L
b11 M
b11 S
b0 7
00
01
b11 +
b11 6
b11 ?
b11 T
b10 -
b10 4
b10 =
b10 K
1#
#30
0#
#31
b10 @
b10 [
b10 ]
b10 a
b0 B
b0 R
b0 _
b0 C
b0 L
b0 M
b0 S
b1 7
b0 +
b0 6
b0 ?
b0 T
b0 -
b0 4
b0 =
b0 K
1#
#32
0#
#33
b1 B
b1 R
b1 _
b10 @
b10 [
b10 ]
b10 a
b1 C
b1 L
b1 M
b1 S
b10 7
11
b1 -
b1 4
b1 =
b1 K
1.
1#
#34
0#
#35
b11 7
10
0.
1#
#36
0#
#37
b11 B
b11 R
b11 _
b101 @
b101 [
b101 ]
b101 a
b11 C
b11 L
b11 M
b11 S
b0 7
00
01
b11 +
b11 6
b11 ?
b11 T
b10 -
b10 4
b10 =
b10 K
1#
#38
0#
#39
b10 @
b10 [
b10 ]
b10 a
b0 B
b0 R
b0 _
b0 C
b0 L
b0 M
b0 S
b1 7
b0 +
b0 6
b0 ?
b0 T
b0 -
b0 4
b0 =
b0 K
1#
#40
0#
#41
b1 B
b1 R
b1 _
b10 @
b10 [
b10 ]
b10 a
b1 C
b1 L
b1 M
b1 S
b10 7
11
b1 -
b1 4
b1 =
b1 K
1.
1#
#42
0#
#43
b11 7
10
0.
1#
#44
0#
#45
b11 B
b11 R
b11 _
b101 @
b101 [
b101 ]
b101 a
b11 C
b11 L
b11 M
b11 S
b0 7
00
01
b11 +
b11 6
b11 ?
b11 T
b10 -
b10 4
b10 =
b10 K
1#
#46
0#
#47
b10 @
b10 [
b10 ]
b10 a
b0 B
b0 R
b0 _
b0 C
b0 L
b0 M
b0 S
b1 7
b0 +
b0 6
b0 ?
b0 T
b0 -
b0 4
b0 =
b0 K
1#
#48
0#
#49
b0 7
b0 @
b0 [
b0 ]
b0 a
b0 A
b0 X
b0 `
b0 D
b0 Q
b0 W
b0 Z
b0 "
b0 3
b0 <
b0 E
b0 P
b0 V
b0 \
b0 F
b0 O
b0 U
b0 ^
1#
1&
0%
