// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module blur_Array2Mat (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_fb_AWVALID,
        m_axi_fb_AWREADY,
        m_axi_fb_AWADDR,
        m_axi_fb_AWID,
        m_axi_fb_AWLEN,
        m_axi_fb_AWSIZE,
        m_axi_fb_AWBURST,
        m_axi_fb_AWLOCK,
        m_axi_fb_AWCACHE,
        m_axi_fb_AWPROT,
        m_axi_fb_AWQOS,
        m_axi_fb_AWREGION,
        m_axi_fb_AWUSER,
        m_axi_fb_WVALID,
        m_axi_fb_WREADY,
        m_axi_fb_WDATA,
        m_axi_fb_WSTRB,
        m_axi_fb_WLAST,
        m_axi_fb_WID,
        m_axi_fb_WUSER,
        m_axi_fb_ARVALID,
        m_axi_fb_ARREADY,
        m_axi_fb_ARADDR,
        m_axi_fb_ARID,
        m_axi_fb_ARLEN,
        m_axi_fb_ARSIZE,
        m_axi_fb_ARBURST,
        m_axi_fb_ARLOCK,
        m_axi_fb_ARCACHE,
        m_axi_fb_ARPROT,
        m_axi_fb_ARQOS,
        m_axi_fb_ARREGION,
        m_axi_fb_ARUSER,
        m_axi_fb_RVALID,
        m_axi_fb_RREADY,
        m_axi_fb_RDATA,
        m_axi_fb_RLAST,
        m_axi_fb_RID,
        m_axi_fb_RUSER,
        m_axi_fb_RRESP,
        m_axi_fb_BVALID,
        m_axi_fb_BREADY,
        m_axi_fb_BRESP,
        m_axi_fb_BID,
        m_axi_fb_BUSER,
        image_in1,
        img_rows_V_read,
        img_cols_V_read,
        img_data_stream_V_din,
        img_data_stream_V_full_n,
        img_data_stream_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 11'b1;
parameter    ap_ST_st2_fsm_1 = 11'b10;
parameter    ap_ST_st3_fsm_2 = 11'b100;
parameter    ap_ST_st4_fsm_3 = 11'b1000;
parameter    ap_ST_st5_fsm_4 = 11'b10000;
parameter    ap_ST_st6_fsm_5 = 11'b100000;
parameter    ap_ST_st7_fsm_6 = 11'b1000000;
parameter    ap_ST_st8_fsm_7 = 11'b10000000;
parameter    ap_ST_st9_fsm_8 = 11'b100000000;
parameter    ap_ST_pp0_stg0_fsm_9 = 11'b1000000000;
parameter    ap_ST_st13_fsm_10 = 11'b10000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_fb_AWVALID;
input   m_axi_fb_AWREADY;
output  [31:0] m_axi_fb_AWADDR;
output  [0:0] m_axi_fb_AWID;
output  [31:0] m_axi_fb_AWLEN;
output  [2:0] m_axi_fb_AWSIZE;
output  [1:0] m_axi_fb_AWBURST;
output  [1:0] m_axi_fb_AWLOCK;
output  [3:0] m_axi_fb_AWCACHE;
output  [2:0] m_axi_fb_AWPROT;
output  [3:0] m_axi_fb_AWQOS;
output  [3:0] m_axi_fb_AWREGION;
output  [0:0] m_axi_fb_AWUSER;
output   m_axi_fb_WVALID;
input   m_axi_fb_WREADY;
output  [7:0] m_axi_fb_WDATA;
output  [0:0] m_axi_fb_WSTRB;
output   m_axi_fb_WLAST;
output  [0:0] m_axi_fb_WID;
output  [0:0] m_axi_fb_WUSER;
output   m_axi_fb_ARVALID;
input   m_axi_fb_ARREADY;
output  [31:0] m_axi_fb_ARADDR;
output  [0:0] m_axi_fb_ARID;
output  [31:0] m_axi_fb_ARLEN;
output  [2:0] m_axi_fb_ARSIZE;
output  [1:0] m_axi_fb_ARBURST;
output  [1:0] m_axi_fb_ARLOCK;
output  [3:0] m_axi_fb_ARCACHE;
output  [2:0] m_axi_fb_ARPROT;
output  [3:0] m_axi_fb_ARQOS;
output  [3:0] m_axi_fb_ARREGION;
output  [0:0] m_axi_fb_ARUSER;
input   m_axi_fb_RVALID;
output   m_axi_fb_RREADY;
input  [7:0] m_axi_fb_RDATA;
input   m_axi_fb_RLAST;
input  [0:0] m_axi_fb_RID;
input  [0:0] m_axi_fb_RUSER;
input  [1:0] m_axi_fb_RRESP;
input   m_axi_fb_BVALID;
output   m_axi_fb_BREADY;
input  [1:0] m_axi_fb_BRESP;
input  [0:0] m_axi_fb_BID;
input  [0:0] m_axi_fb_BUSER;
input  [31:0] image_in1;
input  [11:0] img_rows_V_read;
input  [11:0] img_cols_V_read;
output  [7:0] img_data_stream_V_din;
input   img_data_stream_V_full_n;
output   img_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_fb_ARVALID;
reg m_axi_fb_RREADY;
reg img_data_stream_V_write;
(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm = 11'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_29;
reg   [10:0] p_2_reg_121;
wire  signed [45:0] sext_cast_fu_132_p1;
reg  signed [45:0] sext_cast_reg_234;
wire   [10:0] row_V_fu_145_p2;
reg   [10:0] row_V_reg_242;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_115;
reg   [31:0] fb_addr_reg_247;
wire   [0:0] exitcond2_fu_140_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_129;
reg    ap_sig_ioackin_m_axi_fb_ARREADY;
wire   [0:0] exitcond_fu_212_p2;
reg   [0:0] exitcond_reg_258;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_9;
reg    ap_sig_bdd_142;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_sig_bdd_149;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_258_pp0_it1;
reg    ap_sig_bdd_157;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire   [10:0] col_V_fu_217_p2;
reg   [7:0] fb_pix_reg_267;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_177;
reg   [10:0] p_s_reg_110;
reg    ap_sig_cseq_ST_st13_fsm_10;
reg    ap_sig_bdd_192;
wire  signed [63:0] tmp_57_fu_194_p1;
reg    ap_reg_ioackin_m_axi_fb_ARREADY = 1'b0;
wire   [11:0] p_cast_fu_136_p1;
wire   [21:0] p_shl_fu_151_p3;
wire   [17:0] p_shl2_fu_163_p3;
wire   [22:0] p_shl_cast_fu_159_p1;
wire   [22:0] p_shl2_cast_fu_171_p1;
wire   [22:0] r_V_fu_175_p2;
wire  signed [43:0] r_V_cast_fu_181_p1;
wire   [45:0] tmp_55_fu_185_p1;
wire   [45:0] tmp_56_fu_189_p2;
wire   [11:0] p_2_cast_fu_208_p1;
reg   [10:0] ap_NS_fsm;




always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_m_axi_fb_ARREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_fb_ARREADY <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_fb_ARREADY)) begin
                ap_reg_ioackin_m_axi_fb_ARREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == m_axi_fb_ARREADY)) begin
                ap_reg_ioackin_m_axi_fb_ARREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_9) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_157 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == exitcond_fu_212_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_9) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_157 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == exitcond_fu_212_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_9) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_157 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == exitcond_fu_212_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_157 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_157 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == exitcond_fu_212_p2))) begin
        p_2_reg_121 <= col_V_fu_217_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        p_2_reg_121 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_10)) begin
        p_s_reg_110 <= row_V_reg_242;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        p_s_reg_110 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_9) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_157 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_ppstg_exitcond_reg_258_pp0_it1 <= exitcond_reg_258;
        exitcond_reg_258 <= exitcond_fu_212_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond2_fu_140_p2))) begin
        fb_addr_reg_247 <= tmp_57_fu_194_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_9) & (ap_const_lv1_0 == exitcond_reg_258) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_157 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        fb_pix_reg_267 <= m_axi_fb_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        row_V_reg_242 <= row_V_fu_145_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        sext_cast_reg_234 <= sext_cast_fu_132_p1;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or exitcond2_fu_140_p2) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond2_fu_140_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond2_fu_140_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond2_fu_140_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_142) begin
    if (ap_sig_bdd_142) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_192) begin
    if (ap_sig_bdd_192) begin
        ap_sig_cseq_ST_st13_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_29) begin
    if (ap_sig_bdd_29) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_115) begin
    if (ap_sig_bdd_115) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_129) begin
    if (ap_sig_bdd_129) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_177) begin
    if (ap_sig_bdd_177) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (m_axi_fb_ARREADY or ap_reg_ioackin_m_axi_fb_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_m_axi_fb_ARREADY)) begin
        ap_sig_ioackin_m_axi_fb_ARREADY = m_axi_fb_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_fb_ARREADY = ap_const_logic_1;
    end
end

always @ (ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_reg_258_pp0_it1 or ap_sig_bdd_157 or ap_reg_ppiten_pp0_it2) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_258_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_157 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        img_data_stream_V_write = ap_const_logic_1;
    end else begin
        img_data_stream_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_reg_ioackin_m_axi_fb_ARREADY) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_logic_0 == ap_reg_ioackin_m_axi_fb_ARREADY))) begin
        m_axi_fb_ARVALID = ap_const_logic_1;
    end else begin
        m_axi_fb_ARVALID = ap_const_logic_0;
    end
end

always @ (exitcond_reg_258 or ap_sig_cseq_ST_pp0_stg0_fsm_9 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_157 or ap_reg_ppiten_pp0_it2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_9) & (ap_const_lv1_0 == exitcond_reg_258) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_157 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        m_axi_fb_RREADY = ap_const_logic_1;
    end else begin
        m_axi_fb_RREADY = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond2_fu_140_p2 or ap_sig_ioackin_m_axi_fb_ARREADY or exitcond_fu_212_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_157 or ap_reg_ppiten_pp0_it2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_lv1_0 == exitcond2_fu_140_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_m_axi_fb_ARREADY)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_9;
        end
        ap_ST_pp0_stg0_fsm_9 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_157 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_157 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == exitcond_fu_212_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_9;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_157 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_157 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == exitcond_fu_212_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st13_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_9;
            end
        end
        ap_ST_st13_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_CS_fsm) begin
    ap_sig_bdd_115 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_129 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_142 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (m_axi_fb_RVALID or exitcond_reg_258) begin
    ap_sig_bdd_149 = ((m_axi_fb_RVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_reg_258));
end


always @ (img_data_stream_V_full_n or ap_reg_ppstg_exitcond_reg_258_pp0_it1) begin
    ap_sig_bdd_157 = ((img_data_stream_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_258_pp0_it1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_177 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_192 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_29 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

assign col_V_fu_217_p2 = (p_2_reg_121 + ap_const_lv11_1);

assign exitcond2_fu_140_p2 = (p_cast_fu_136_p1 == img_rows_V_read? 1'b1: 1'b0);

assign exitcond_fu_212_p2 = (p_2_cast_fu_208_p1 == img_cols_V_read? 1'b1: 1'b0);

assign img_data_stream_V_din = fb_pix_reg_267;

assign m_axi_fb_ARADDR = fb_addr_reg_247;

assign m_axi_fb_ARBURST = ap_const_lv2_0;

assign m_axi_fb_ARCACHE = ap_const_lv4_0;

assign m_axi_fb_ARID = ap_const_lv1_0;

assign m_axi_fb_ARLEN = img_cols_V_read;

assign m_axi_fb_ARLOCK = ap_const_lv2_0;

assign m_axi_fb_ARPROT = ap_const_lv3_0;

assign m_axi_fb_ARQOS = ap_const_lv4_0;

assign m_axi_fb_ARREGION = ap_const_lv4_0;

assign m_axi_fb_ARSIZE = ap_const_lv3_0;

assign m_axi_fb_ARUSER = ap_const_lv1_0;

assign m_axi_fb_AWADDR = ap_const_lv32_0;

assign m_axi_fb_AWBURST = ap_const_lv2_0;

assign m_axi_fb_AWCACHE = ap_const_lv4_0;

assign m_axi_fb_AWID = ap_const_lv1_0;

assign m_axi_fb_AWLEN = ap_const_lv32_0;

assign m_axi_fb_AWLOCK = ap_const_lv2_0;

assign m_axi_fb_AWPROT = ap_const_lv3_0;

assign m_axi_fb_AWQOS = ap_const_lv4_0;

assign m_axi_fb_AWREGION = ap_const_lv4_0;

assign m_axi_fb_AWSIZE = ap_const_lv3_0;

assign m_axi_fb_AWUSER = ap_const_lv1_0;

assign m_axi_fb_AWVALID = ap_const_logic_0;

assign m_axi_fb_BREADY = ap_const_logic_0;

assign m_axi_fb_WDATA = ap_const_lv8_0;

assign m_axi_fb_WID = ap_const_lv1_0;

assign m_axi_fb_WLAST = ap_const_logic_0;

assign m_axi_fb_WSTRB = ap_const_lv1_0;

assign m_axi_fb_WUSER = ap_const_lv1_0;

assign m_axi_fb_WVALID = ap_const_logic_0;

assign p_2_cast_fu_208_p1 = p_2_reg_121;

assign p_cast_fu_136_p1 = p_s_reg_110;

assign p_shl2_cast_fu_171_p1 = p_shl2_fu_163_p3;

assign p_shl2_fu_163_p3 = {{p_s_reg_110}, {ap_const_lv7_0}};

assign p_shl_cast_fu_159_p1 = p_shl_fu_151_p3;

assign p_shl_fu_151_p3 = {{p_s_reg_110}, {ap_const_lv11_0}};

assign r_V_cast_fu_181_p1 = $signed(r_V_fu_175_p2);

assign r_V_fu_175_p2 = (p_shl_cast_fu_159_p1 - p_shl2_cast_fu_171_p1);

assign row_V_fu_145_p2 = (p_s_reg_110 + ap_const_lv11_1);

assign sext_cast_fu_132_p1 = $signed(image_in1);

assign tmp_55_fu_185_p1 = $unsigned(r_V_cast_fu_181_p1);

assign tmp_56_fu_189_p2 = ($signed(sext_cast_reg_234) + $signed(tmp_55_fu_185_p1));

assign tmp_57_fu_194_p1 = $signed(tmp_56_fu_189_p2);


endmodule //blur_Array2Mat

