# Lidor Zino

**AI & VLSI Engineer** ‚Äî bridging algorithms and silicon.  
Fourth-year B.Sc. in Electrical Engineering @ Technion. I design and evaluate ML systems for signals (ECG) and build digital hardware flows (Verilog/DFHDL, verification).

- üî≠ **Open to**: Junior roles in **VLSI / Design & Verification / ML for Signals** (Haifa/Tel-Aviv ¬∑ Hybrid/On-site)
- üì´ **Email**: ljinoo0@gmail.com

---

## Selected Work

- **CardioSense ‚Äî ECG Arrhythmia Detection (3 models)**  
  Benchmarked **Transformer**, **Transformer+TCN**, and **Transformer+TCN+BiLSTM** with attention pooling and a per-feature softmax fusion gate.  
  **Results**: test accuracy up to **99.8%** on ECG5000; tri-branch shows strongest validation PR-AUC.  
  _Role_: modeling, training pipeline, evaluation & calibration.  
  _Collaborator_: Matan Ashuach.  
  ‚ñ∂Ô∏è Repo/report: add link here when public.

- **Verilog ‚Üí DFHDL Translator (prototype)**  
  Translator from synthesizable Verilog to higher-level **DFHDL** via **Parsing ‚Üí IR ‚Üí Codegen** with careful handling of signal typing and slicing.  
  _Role_: core design & implementation.  
  ‚ñ∂Ô∏è Demo/repo: add link here when available.

- **SAT-based Gate-Level Equivalence Checking**  
  Integrated **MiniSat**, generated CNF from Verilog netlists, and verified gate-level equivalence, incl. VDD/VSS logic reductions.  
  _Role_: solver integration, CNF generation, test harness.

- **Booth Multiplier in DFHDL**  
  Parametric `jboothMultiplier` implementation, fixed tuple slicing/typing issues, verified with testbenches.  
  _Role_: design & validation.

---

## Skills

**Languages**: Python, C/C++, Verilog, (DF)HDL, VHDL  
**ML/DS**: PyTorch, NumPy/SciPy, scikit-learn, matplotlib  
**Hardware & EDA**: Digital design, testbenches, Minisat, timing/verification basics  
**Tools**: Linux, Git/GitHub, VS Code, Jupyter

---

## What I enjoy
- Bringing ML to real-world signals (ECG, DSP)
- Clean, reproducible training/eval pipelines
- Hardware‚Äìsoftware co-design and tooling for digital design

