#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23b15c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23c4bf0 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x23b65f0 .functor NOT 1, L_0x23fc470, C4<0>, C4<0>, C4<0>;
L_0x23d5a00 .functor XOR 2, L_0x23fbfd0, L_0x23fc1b0, C4<00>, C4<00>;
L_0x23fc3b0 .functor XOR 2, L_0x23d5a00, L_0x23fc2e0, C4<00>, C4<00>;
v0x23fa530_0 .net *"_ivl_10", 1 0, L_0x23fc2e0;  1 drivers
v0x23fa630_0 .net *"_ivl_12", 1 0, L_0x23fc3b0;  1 drivers
v0x23fa710_0 .net *"_ivl_2", 1 0, L_0x23fbf10;  1 drivers
v0x23fa7d0_0 .net *"_ivl_4", 1 0, L_0x23fbfd0;  1 drivers
v0x23fa8b0_0 .net *"_ivl_6", 1 0, L_0x23fc1b0;  1 drivers
v0x23fa9e0_0 .net *"_ivl_8", 1 0, L_0x23d5a00;  1 drivers
v0x23faac0_0 .net "a", 0 0, v0x23f8860_0;  1 drivers
v0x23fabf0_0 .net "b", 0 0, v0x23f8900_0;  1 drivers
v0x23fad20_0 .net "cin", 0 0, v0x23f89a0_0;  1 drivers
v0x23faee0_0 .var "clk", 0 0;
v0x23faf80_0 .net "cout_dut", 0 0, L_0x23cae90;  1 drivers
v0x23fb050_0 .net "cout_ref", 0 0, L_0x23fb700;  1 drivers
v0x23fb120_0 .var/2u "stats1", 223 0;
v0x23fb1c0_0 .var/2u "strobe", 0 0;
v0x23fb260_0 .net "sum_dut", 0 0, L_0x23b7020;  1 drivers
v0x23fb300_0 .net "sum_ref", 0 0, L_0x23fb7a0;  1 drivers
v0x23fb3a0_0 .net "tb_match", 0 0, L_0x23fc470;  1 drivers
v0x23fb440_0 .net "tb_mismatch", 0 0, L_0x23b65f0;  1 drivers
v0x23fb500_0 .net "wavedrom_enable", 0 0, v0x23f8ae0_0;  1 drivers
v0x23fb5d0_0 .net "wavedrom_title", 511 0, v0x23f8bd0_0;  1 drivers
L_0x23fbf10 .concat [ 1 1 0 0], L_0x23fb7a0, L_0x23fb700;
L_0x23fbfd0 .concat [ 1 1 0 0], L_0x23fb7a0, L_0x23fb700;
L_0x23fc1b0 .concat [ 1 1 0 0], L_0x23b7020, L_0x23cae90;
L_0x23fc2e0 .concat [ 1 1 0 0], L_0x23fb7a0, L_0x23fb700;
L_0x23fc470 .cmp/eeq 2, L_0x23fbf10, L_0x23fc3b0;
S_0x23c4d80 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x23c4bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f31a81e5060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23bfa60_0 .net *"_ivl_10", 0 0, L_0x7f31a81e5060;  1 drivers
v0x23b63a0_0 .net *"_ivl_11", 1 0, L_0x23fba80;  1 drivers
v0x23b66c0_0 .net *"_ivl_13", 1 0, L_0x23fbbc0;  1 drivers
L_0x7f31a81e50a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23b6a10_0 .net *"_ivl_16", 0 0, L_0x7f31a81e50a8;  1 drivers
v0x23b6da0_0 .net *"_ivl_17", 1 0, L_0x23fbcf0;  1 drivers
v0x23b7130_0 .net *"_ivl_3", 1 0, L_0x23fb840;  1 drivers
L_0x7f31a81e5018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23b74c0_0 .net *"_ivl_6", 0 0, L_0x7f31a81e5018;  1 drivers
v0x23f7b40_0 .net *"_ivl_7", 1 0, L_0x23fb930;  1 drivers
v0x23f7c20_0 .net "a", 0 0, v0x23f8860_0;  alias, 1 drivers
v0x23f7ce0_0 .net "b", 0 0, v0x23f8900_0;  alias, 1 drivers
v0x23f7da0_0 .net "cin", 0 0, v0x23f89a0_0;  alias, 1 drivers
v0x23f7e60_0 .net "cout", 0 0, L_0x23fb700;  alias, 1 drivers
v0x23f7f20_0 .net "sum", 0 0, L_0x23fb7a0;  alias, 1 drivers
L_0x23fb700 .part L_0x23fbcf0, 1, 1;
L_0x23fb7a0 .part L_0x23fbcf0, 0, 1;
L_0x23fb840 .concat [ 1 1 0 0], v0x23f8860_0, L_0x7f31a81e5018;
L_0x23fb930 .concat [ 1 1 0 0], v0x23f8900_0, L_0x7f31a81e5060;
L_0x23fba80 .arith/sum 2, L_0x23fb840, L_0x23fb930;
L_0x23fbbc0 .concat [ 1 1 0 0], v0x23f89a0_0, L_0x7f31a81e50a8;
L_0x23fbcf0 .arith/sum 2, L_0x23fba80, L_0x23fbbc0;
S_0x23f8080 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x23c4bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x23f8860_0 .var "a", 0 0;
v0x23f8900_0 .var "b", 0 0;
v0x23f89a0_0 .var "cin", 0 0;
v0x23f8a40_0 .net "clk", 0 0, v0x23faee0_0;  1 drivers
v0x23f8ae0_0 .var "wavedrom_enable", 0 0;
v0x23f8bd0_0 .var "wavedrom_title", 511 0;
E_0x23c30c0/0 .event negedge, v0x23f8a40_0;
E_0x23c30c0/1 .event posedge, v0x23f8a40_0;
E_0x23c30c0 .event/or E_0x23c30c0/0, E_0x23c30c0/1;
E_0x23c2e60 .event negedge, v0x23f8a40_0;
E_0x23ad9f0 .event posedge, v0x23f8a40_0;
S_0x23f8360 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23f8080;
 .timescale -12 -12;
v0x23f8560_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23f8660 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23f8080;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23f8d30 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x23c4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x23cae90 .functor OR 1, L_0x23b6c90, L_0x23b73b0, C4<0>, C4<0>;
v0x23f9cb0_0 .net "a", 0 0, v0x23f8860_0;  alias, 1 drivers
v0x23f9d70_0 .net "b", 0 0, v0x23f8900_0;  alias, 1 drivers
v0x23f9e30_0 .net "c1", 0 0, L_0x23b6c90;  1 drivers
v0x23f9f00_0 .net "c2", 0 0, L_0x23b73b0;  1 drivers
v0x23f9fd0_0 .net "cin", 0 0, v0x23f89a0_0;  alias, 1 drivers
v0x23fa0c0_0 .net "cout", 0 0, L_0x23cae90;  alias, 1 drivers
v0x23fa160_0 .net "s1", 0 0, L_0x23b6940;  1 drivers
v0x23fa250_0 .net "sum", 0 0, L_0x23b7020;  alias, 1 drivers
S_0x23f8ff0 .scope module, "h1" "half_adder" 4 12, 4 21 0, S_0x23f8d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_0x23b6940 .functor XOR 1, v0x23f8860_0, v0x23f8900_0, C4<0>, C4<0>;
L_0x23b6c90 .functor AND 1, v0x23f8860_0, v0x23f8900_0, C4<1>, C4<1>;
v0x23f9290_0 .net "a", 0 0, v0x23f8860_0;  alias, 1 drivers
v0x23f93a0_0 .net "b", 0 0, v0x23f8900_0;  alias, 1 drivers
v0x23f94b0_0 .net "carry", 0 0, L_0x23b6c90;  alias, 1 drivers
v0x23f9550_0 .net "sum", 0 0, L_0x23b6940;  alias, 1 drivers
S_0x23f9670 .scope module, "h2" "half_adder" 4 15, 4 21 0, S_0x23f8d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_0x23b7020 .functor XOR 1, L_0x23b6940, v0x23f89a0_0, C4<0>, C4<0>;
L_0x23b73b0 .functor AND 1, L_0x23b6940, v0x23f89a0_0, C4<1>, C4<1>;
v0x23f9900_0 .net "a", 0 0, L_0x23b6940;  alias, 1 drivers
v0x23f99d0_0 .net "b", 0 0, v0x23f89a0_0;  alias, 1 drivers
v0x23f9ac0_0 .net "carry", 0 0, L_0x23b73b0;  alias, 1 drivers
v0x23f9b60_0 .net "sum", 0 0, L_0x23b7020;  alias, 1 drivers
S_0x23fa310 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x23c4bf0;
 .timescale -12 -12;
E_0x23c2c10 .event anyedge, v0x23fb1c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23fb1c0_0;
    %nor/r;
    %assign/vec4 v0x23fb1c0_0, 0;
    %wait E_0x23c2c10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23f8080;
T_3 ;
    %wait E_0x23ad9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23f89a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23f8900_0, 0;
    %assign/vec4 v0x23f8860_0, 0;
    %wait E_0x23ad9f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23f89a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23f8900_0, 0;
    %assign/vec4 v0x23f8860_0, 0;
    %wait E_0x23ad9f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23f89a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23f8900_0, 0;
    %assign/vec4 v0x23f8860_0, 0;
    %wait E_0x23ad9f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23f89a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23f8900_0, 0;
    %assign/vec4 v0x23f8860_0, 0;
    %wait E_0x23ad9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23f89a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23f8900_0, 0;
    %assign/vec4 v0x23f8860_0, 0;
    %wait E_0x23ad9f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23f89a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23f8900_0, 0;
    %assign/vec4 v0x23f8860_0, 0;
    %wait E_0x23ad9f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23f89a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23f8900_0, 0;
    %assign/vec4 v0x23f8860_0, 0;
    %wait E_0x23c2e60;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23f8660;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23c30c0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x23f89a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23f8900_0, 0;
    %assign/vec4 v0x23f8860_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x23c4bf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23faee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23fb1c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23c4bf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23faee0_0;
    %inv;
    %store/vec4 v0x23faee0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23c4bf0;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23f8a40_0, v0x23fb440_0, v0x23faac0_0, v0x23fabf0_0, v0x23fad20_0, v0x23fb050_0, v0x23faf80_0, v0x23fb300_0, v0x23fb260_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23c4bf0;
T_7 ;
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23c4bf0;
T_8 ;
    %wait E_0x23c30c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23fb120_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb120_0, 4, 32;
    %load/vec4 v0x23fb3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb120_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23fb120_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb120_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23fb050_0;
    %load/vec4 v0x23fb050_0;
    %load/vec4 v0x23faf80_0;
    %xor;
    %load/vec4 v0x23fb050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb120_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb120_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x23fb300_0;
    %load/vec4 v0x23fb300_0;
    %load/vec4 v0x23fb260_0;
    %xor;
    %load/vec4 v0x23fb300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb120_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x23fb120_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23fb120_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/fadd/iter0/response15/top_module.sv";
