// memory data file (do not edit the following line - required for mem load use)
// instance=/fetch_stage/instruction_cache/ram
// format=mti addressradix=d dataradix=s version=1.0 wordsperline=1
0:  1001000000100000
1:  0000000000000001
2:  1000001001100000
3:  1010101010101010
4:  1000010010100000
5:  1111111111111111
6:  0001000000000110
7:  0001100100101001
8:  0000001001000100
9:  0000011011101001
10:  0001000000000110
11:  0010100100000001
12:  0100001101001010
13:  0000110110101001
14:  0100010010000001
15:  0000101101000001
16:  0011100111001010
17:  0000110110000100
18:  0001000000000110
