<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2144" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2144{left:401px;bottom:68px;letter-spacing:0.1px;}
#t2_2144{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2144{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2144{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2144{left:69px;bottom:1083px;letter-spacing:0.16px;}
#t6_2144{left:359px;bottom:918px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2144{left:69px;bottom:834px;letter-spacing:-0.13px;}
#t8_2144{left:69px;bottom:811px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#t9_2144{left:607px;bottom:811px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#ta_2144{left:69px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tb_2144{left:69px;bottom:778px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tc_2144{left:69px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_2144{left:69px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_2144{left:69px;bottom:721px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tf_2144{left:69px;bottom:698px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_2144{left:69px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_2144{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_2144{left:69px;bottom:642px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tj_2144{left:69px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_2144{left:69px;bottom:602px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_2144{left:69px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tm_2144{left:69px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_2144{left:69px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#to_2144{left:69px;bottom:528px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_2144{left:69px;bottom:512px;letter-spacing:-0.14px;}
#tq_2144{left:69px;bottom:489px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_2144{left:69px;bottom:446px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ts_2144{left:95px;bottom:422px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tt_2144{left:195px;bottom:428px;letter-spacing:-0.05px;}
#tu_2144{left:210px;bottom:422px;letter-spacing:-0.18px;}
#tv_2144{left:349px;bottom:428px;}
#tw_2144{left:359px;bottom:422px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#tx_2144{left:95px;bottom:397px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#ty_2144{left:95px;bottom:373px;letter-spacing:-0.17px;}
#tz_2144{left:69px;bottom:350px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t10_2144{left:211px;bottom:356px;}
#t11_2144{left:225px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t12_2144{left:69px;bottom:327px;letter-spacing:-0.16px;word-spacing:-0.61px;}
#t13_2144{left:69px;bottom:310px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t14_2144{left:95px;bottom:286px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t15_2144{left:95px;bottom:261px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t16_2144{left:69px;bottom:218px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t17_2144{left:69px;bottom:202px;letter-spacing:-0.27px;word-spacing:-0.35px;}
#t18_2144{left:69px;bottom:179px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t19_2144{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t1a_2144{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t1b_2144{left:320px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-1.2px;}
#t1c_2144{left:320px;bottom:1050px;letter-spacing:-0.18px;}
#t1d_2144{left:364px;bottom:1065px;letter-spacing:-0.12px;}
#t1e_2144{left:364px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1f_2144{left:364px;bottom:1034px;letter-spacing:-0.14px;}
#t1g_2144{left:439px;bottom:1065px;letter-spacing:-0.12px;}
#t1h_2144{left:439px;bottom:1050px;letter-spacing:-0.12px;}
#t1i_2144{left:439px;bottom:1034px;letter-spacing:-0.17px;}
#t1j_2144{left:514px;bottom:1065px;letter-spacing:-0.13px;}
#t1k_2144{left:78px;bottom:1011px;letter-spacing:-0.12px;}
#t1l_2144{left:78px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_2144{left:78px;bottom:978px;letter-spacing:-0.14px;}
#t1n_2144{left:320px;bottom:1011px;}
#t1o_2144{left:364px;bottom:1011px;letter-spacing:-0.11px;}
#t1p_2144{left:439px;bottom:1011px;letter-spacing:-0.26px;}
#t1q_2144{left:514px;bottom:1011px;letter-spacing:-0.11px;}
#t1r_2144{left:514px;bottom:995px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t1s_2144{left:514px;bottom:978px;letter-spacing:-0.11px;}
#t1t_2144{left:80px;bottom:897px;letter-spacing:-0.15px;}
#t1u_2144{left:154px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1v_2144{left:290px;bottom:897px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1w_2144{left:442px;bottom:897px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1x_2144{left:592px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1y_2144{left:744px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1z_2144{left:95px;bottom:872px;}
#t20_2144{left:149px;bottom:872px;letter-spacing:-0.11px;}
#t21_2144{left:279px;bottom:872px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t22_2144{left:435px;bottom:872px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t23_2144{left:584px;bottom:872px;letter-spacing:-0.12px;}
#t24_2144{left:760px;bottom:872px;letter-spacing:-0.18px;}

.s1_2144{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2144{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2144{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2144{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2144{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2144{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_2144{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s8_2144{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_2144{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2144" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2144Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2144" style="-webkit-user-select: none;"><object width="935" height="1210" data="2144/2144.svg" type="image/svg+xml" id="pdf2144" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2144" class="t s1_2144">VRNDSCALESD—Round Scalar Float64 Value to Include a Given Number of Fraction Bits </span>
<span id="t2_2144" class="t s2_2144">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2144" class="t s1_2144">5-668 </span><span id="t4_2144" class="t s1_2144">Vol. 2C </span>
<span id="t5_2144" class="t s3_2144">VRNDSCALESD—Round Scalar Float64 Value to Include a Given Number of Fraction Bits </span>
<span id="t6_2144" class="t s4_2144">Instruction Operand Encoding </span>
<span id="t7_2144" class="t s5_2144">Description </span>
<span id="t8_2144" class="t s6_2144">Rounds a double precision floating-point value in the low quadword (see Figure </span><span id="t9_2144" class="t s6_2144">5-29) element of the second source </span>
<span id="ta_2144" class="t s6_2144">operand (the third operand) by the rounding mode specified in the immediate operand and places the result in the </span>
<span id="tb_2144" class="t s6_2144">corresponding element of the destination operand (the first operand) according to the writemask. The quadword </span>
<span id="tc_2144" class="t s6_2144">element at bits 127:64 of the destination is copied from the first source operand (the second operand). </span>
<span id="td_2144" class="t s6_2144">The destination and first source operands are XMM registers, the 2nd source operand can be an XMM register or </span>
<span id="te_2144" class="t s6_2144">memory location. Bits MAXVL-1:128 of the destination register are cleared. </span>
<span id="tf_2144" class="t s6_2144">The rounding process rounds the input to an integral value, plus number bits of fraction that are specified by </span>
<span id="tg_2144" class="t s6_2144">imm8[7:4] (to be included in the result) and returns the result as a double precision floating-point value. </span>
<span id="th_2144" class="t s6_2144">It should be noticed that no overflow is induced while executing this instruction (although the source is scaled by </span>
<span id="ti_2144" class="t s6_2144">the imm8[7:4] value). </span>
<span id="tj_2144" class="t s6_2144">The immediate operand also specifies control fields for the rounding operation, three bit fields are defined and </span>
<span id="tk_2144" class="t s6_2144">shown in the “Immediate Control Description” figure below. Bit 3 of the immediate byte controls the processor </span>
<span id="tl_2144" class="t s6_2144">behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky </span>
<span id="tm_2144" class="t s6_2144">rounding-mode value (immediate control table below lists the encoded values for rounding-mode field). </span>
<span id="tn_2144" class="t s6_2144">The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an </span>
<span id="to_2144" class="t s6_2144">SNaN then it will be converted to a QNaN. If DAZ is set to ‘1 then denormals will be converted to zero before </span>
<span id="tp_2144" class="t s6_2144">rounding. </span>
<span id="tq_2144" class="t s6_2144">The sign of the result of this instruction is preserved, including the sign of zero. </span>
<span id="tr_2144" class="t s6_2144">The formula of the operation for VRNDSCALESD is </span>
<span id="ts_2144" class="t s6_2144">ROUND(x) = 2 </span>
<span id="tt_2144" class="t s7_2144">-M </span>
<span id="tu_2144" class="t s6_2144">*Round_to_INT(x*2 </span>
<span id="tv_2144" class="t s7_2144">M </span>
<span id="tw_2144" class="t s6_2144">, round_ctrl), </span>
<span id="tx_2144" class="t s6_2144">round_ctrl = imm[3:0]; </span>
<span id="ty_2144" class="t s6_2144">M=imm[7:4]; </span>
<span id="tz_2144" class="t s6_2144">The operation of x*2 </span>
<span id="t10_2144" class="t s7_2144">M </span>
<span id="t11_2144" class="t s6_2144">is computed as if the exponent range is unlimited (i.e., no overflow ever occurs). </span>
<span id="t12_2144" class="t s6_2144">VRNDSCALESD is a more general form of the VEX-encoded VROUNDSD instruction. In VROUNDSD, the formula of </span>
<span id="t13_2144" class="t s6_2144">the operation is </span>
<span id="t14_2144" class="t s6_2144">ROUND(x) = Round_to_INT(x, round_ctrl), </span>
<span id="t15_2144" class="t s6_2144">round_ctrl = imm[3:0]; </span>
<span id="t16_2144" class="t s6_2144">EVEX encoded version: The source operand is a XMM register or a 64-bit memory location. The destination operand </span>
<span id="t17_2144" class="t s6_2144">is a XMM register. </span>
<span id="t18_2144" class="t s6_2144">Handling of special case of input values are listed in Table 5-21. </span>
<span id="t19_2144" class="t s8_2144">Opcode/ </span>
<span id="t1a_2144" class="t s8_2144">Instruction </span>
<span id="t1b_2144" class="t s8_2144">Op / </span>
<span id="t1c_2144" class="t s8_2144">En </span>
<span id="t1d_2144" class="t s8_2144">64/32 </span>
<span id="t1e_2144" class="t s8_2144">bit Mode </span>
<span id="t1f_2144" class="t s8_2144">Support </span>
<span id="t1g_2144" class="t s8_2144">CPUID </span>
<span id="t1h_2144" class="t s8_2144">Feature </span>
<span id="t1i_2144" class="t s8_2144">Flag </span>
<span id="t1j_2144" class="t s8_2144">Description </span>
<span id="t1k_2144" class="t s9_2144">EVEX.LLIG.66.0F3A.W1 0B /r ib </span>
<span id="t1l_2144" class="t s9_2144">VRNDSCALESD xmm1 {k1}{z}, xmm2, </span>
<span id="t1m_2144" class="t s9_2144">xmm3/m64{sae}, imm8 </span>
<span id="t1n_2144" class="t s9_2144">A </span><span id="t1o_2144" class="t s9_2144">V/V </span><span id="t1p_2144" class="t s9_2144">AVX512F </span><span id="t1q_2144" class="t s9_2144">Rounds scalar double precision floating-point value in </span>
<span id="t1r_2144" class="t s9_2144">xmm3/m64 to a number of fraction bits specified by the </span>
<span id="t1s_2144" class="t s9_2144">imm8 field. Stores the result in xmm1 register. </span>
<span id="t1t_2144" class="t s8_2144">Op/En </span><span id="t1u_2144" class="t s8_2144">Tuple Type </span><span id="t1v_2144" class="t s8_2144">Operand 1 </span><span id="t1w_2144" class="t s8_2144">Operand 2 </span><span id="t1x_2144" class="t s8_2144">Operand 3 </span><span id="t1y_2144" class="t s8_2144">Operand 4 </span>
<span id="t1z_2144" class="t s9_2144">A </span><span id="t20_2144" class="t s9_2144">Tuple1 Scalar </span><span id="t21_2144" class="t s9_2144">ModRM:reg (w) </span><span id="t22_2144" class="t s9_2144">EVEX.vvvv (r) </span><span id="t23_2144" class="t s9_2144">ModRM:r/m (r) </span><span id="t24_2144" class="t s9_2144">imm8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
