CHIP_REV_IS_ASIC,FUNC_0
CHIP_REV_IS_EMUL,FUNC_1
CHIP_REV_IS_FPGA,FUNC_2
DP_INFO,FUNC_3
ECORE_E5_MISSING_CODE,VAR_0
ECORE_IS_AH,FUNC_4
ECORE_IS_BB,FUNC_5
ECORE_IS_CMT,FUNC_6
ECORE_SUCCESS,VAR_1
IS_LEAD_HWFN,FUNC_7
MISCS_REG_CLK_100G_MODE,VAR_2
MISCS_REG_RESET_PL_HV,VAR_3
MISC_REG_CLK_100G_MODE,VAR_4
MISC_REG_OPTE_MODE,VAR_5
NIG_REG_BRB_GATE_DNTFWD_PORT_RT_OFFSET,VAR_6
NIG_REG_LLH_ENG_CLS_ENG_ID_TBL,VAR_7
NIG_REG_LLH_ENG_CLS_TCP_4_TUPLE_SEARCH,VAR_8
PGLUE_B_REG_MASTER_WRITE_PAD_ENABLE,VAR_9
PHASE_PORT,VAR_10
STORE_RT_REG,FUNC_8
ecore_emul_link_init,FUNC_9
ecore_init_run,FUNC_10
ecore_link_init_bb,FUNC_11
ecore_rd,FUNC_12
ecore_wr,FUNC_13
ecore_hw_init_port,FUNC_14
p_hwfn,VAR_11
p_ptt,VAR_12
hw_mode,VAR_13
rc,VAR_14
val,VAR_15
