# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../serial_adder.srcs/sources_1/new/clock_divider.v" \
"../../../../../Full_adder/Full_adder.srcs/sources_1/new/full_adder.v" \
"../../../../serial_adder.srcs/sources_1/new/serial_adde.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
