# Asynchronous_pipeline
RISC-V : 5-stage pipelined Asynchronous RISC-V Design Project

## For
5-stage pipelined Asynchronous RV32I with RISC-V ISA & only Verilog

## TO DO
- Implementation of basic 5-stage pipeline structure
- Transform the entire structure into 5 modules each according to 5 stages
- Replace synchronous pipeline registers with asynchronous handshake registers
- Implement hazard control for asynchronous design
- Simulate and analyze performance
- FPGA implementation and testing

## Directory Structure
Asynchronous_pipeline/ ├── src/ # Verilog source code ├── tb/ # Testbench files ├── docs/ # Documentation ├── vcd/ # Simulation waveforms ├── log/ # Log files ├── README.md # Project description ├── Makefile # Compilation and simulation automation


