$comment
	File created using the following command:
		vcd file i2c.msim.vcd -direction
$end
$date
	Thu Oct 30 14:26:43 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module i2c_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " fin_dato $end
$var reg 1 # fin_dir $end
$var reg 1 $ reset $end
$var reg 1 % sda $end
$var reg 1 & soy $end
$var wire 1 ' ackout $end
$var wire 1 ( hab_dat $end
$var wire 1 ) hab_dir $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 fin_dir~input_o $end
$var wire 1 2 fin_dato~input_o $end
$var wire 1 3 hab_dir~output_o $end
$var wire 1 4 hab_dat~output_o $end
$var wire 1 5 ackout~output_o $end
$var wire 1 6 clock~input_o $end
$var wire 1 7 clock~inputclkctrl_outclk $end
$var wire 1 8 sda~input_o $end
$var wire 1 9 soy~input_o $end
$var wire 1 : reg_fstate.RW~0_combout $end
$var wire 1 ; reset~input_o $end
$var wire 1 < reset~inputclkctrl_outclk $end
$var wire 1 = fstate.RW~q $end
$var wire 1 > fstate.ACK~feeder_combout $end
$var wire 1 ? fstate.ACK~q $end
$var wire 1 @ Selector2~0_combout $end
$var wire 1 A fstate.guarda_dato~q $end
$var wire 1 B Selector0~0_combout $end
$var wire 1 C Selector0~1_combout $end
$var wire 1 D fstate.Idle~q $end
$var wire 1 E Selector1~0_combout $end
$var wire 1 F fstate.guarda_direc~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
0&
0'
0(
0)
x*
0+
1,
x-
1.
1/
10
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
0?
0@
0A
1B
0C
0D
0E
0F
$end
#20000
0#
0%
1&
01
08
19
0*
1E
0B
1C
#25000
1!
16
17
1*
1D
1F
13
1)
#40000
1#
11
0*
0E
1:
#50000
0!
06
07
1*
#60000
1%
0&
18
09
0*
0C
0:
#75000
1!
16
17
1*
0D
0F
1B
1C
03
0)
0C
#80000
1"
0#
0%
12
01
08
0*
0B
1E
1C
#100000
1&
0!
0"
19
06
02
07
1*
#125000
1!
16
17
0*
1D
1F
13
1)
#140000
1%
0&
18
09
1*
#150000
0!
06
07
0*
#160000
0%
08
1*
#175000
1!
16
17
0*
#180000
1"
1%
12
18
1*
#200000
1#
0!
0%
11
06
08
07
0*
0E
0C
#220000
1&
0#
1%
19
01
18
1*
1C
1E
#225000
1!
16
17
0*
#240000
0%
08
1*
#250000
0!
06
07
0*
#260000
0"
1#
02
11
1*
0E
1:
#275000
1!
16
17
0*
1=
0F
1>
0:
03
0)
#280000
1%
1"
0#
18
12
01
1*
#300000
0!
1#
06
11
07
0*
#320000
0&
0%
09
08
1*
#325000
1!
16
17
0*
0=
1?
0>
1@
15
1'
#340000
0"
0#
1&
1%
02
01
19
18
1*
#350000
0!
06
07
0*
#360000
1"
1#
12
11
1*
#375000
1!
16
17
0*
1A
0?
1B
0@
14
05
1(
0'
0C
#380000
0&
0%
09
08
1*
#400000
0"
0!
02
06
07
0*
0B
1@
1C
#420000
1%
1"
18
12
1*
1B
0@
0C
#425000
1!
16
17
0*
0D
0A
04
0(
#440000
1&
0%
19
08
1*
1E
0B
1C
#450000
0!
06
07
0*
#460000
0"
1%
02
18
1*
1B
0E
0C
#475000
1!
16
17
0*
#480000
0#
0&
0%
01
09
08
1*
1E
0B
1C
#500000
0!
1&
1%
06
19
18
07
0*
0E
1B
0C
#520000
1"
12
1*
#525000
1!
16
17
0*
#540000
0%
08
1*
1E
0B
1C
#550000
0!
06
07
0*
#560000
0&
1%
09
18
1*
0E
1B
0C
#575000
1!
16
17
0*
#580000
1#
0"
1&
11
02
19
1*
#600000
0%
0!
0#
1"
0&
08
06
01
12
09
07
0*
1E
0B
1C
#620000
1#
11
1*
#625000
1!
16
17
0*
1D
1F
0E
0C
13
1)
#640000
1%
0"
18
02
1*
#650000
0!
06
07
0*
#660000
0#
0%
1"
01
08
12
1*
1E
1C
#675000
1!
16
17
0*
#680000
1&
1%
19
18
1*
#700000
0"
0!
02
06
07
0*
#725000
1!
16
17
1*
#740000
0&
09
0*
#750000
0!
06
07
1*
#760000
1#
1"
11
12
0*
0E
0C
#775000
1!
16
17
1*
0D
0F
1B
1C
03
0)
0C
#780000
0%
1&
0"
08
19
02
0*
1E
0B
1C
#800000
0!
0&
06
09
07
1*
#820000
1%
1"
18
12
0*
0E
1B
0C
#825000
1!
16
17
1*
#840000
0%
0"
08
02
0*
1E
0B
1C
#850000
0!
06
07
1*
#860000
0#
1"
01
12
0*
#875000
1!
16
17
1*
1D
1F
13
1)
#880000
1%
1#
18
11
0*
0E
0C
#900000
1&
0"
0!
0%
0#
19
02
06
08
01
07
1*
1C
1E
#920000
0&
1#
09
11
0*
0C
0E
#925000
1!
16
17
1*
0D
0F
1E
1C
03
0)
#940000
1%
1&
0#
18
19
01
0*
0E
1B
0C
#950000
0!
06
07
1*
#960000
0%
1#
08
11
0*
1E
0B
1C
#975000
1!
16
17
1*
1D
1F
0E
1:
13
1)
#980000
0&
1%
0#
09
18
01
0*
0:
1E
#1000000
