;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SPL -100, -600
	SUB @0, @2
	SUB @0, @2
	ADD @121, 100
	SUB @-127, <100
	DJN <221, 106
	SLT 702, 0
	SLT 702, 0
	ADD #270, <1
	SUB @121, <106
	MOV -11, <-20
	SUB @-127, <100
	ADD @121, 100
	SLT 702, 0
	SUB @121, <106
	ADD #270, <1
	SUB @121, 106
	ADD @121, 100
	SUB -1, <-22
	DJN -1, @-20
	JMP -21, @-20
	SUB @121, <106
	SUB #200, @0
	SUB #200, @0
	SUB @121, @106
	MOV -21, <-20
	CMP 20, @12
	SUB -18, @10
	MOV -1, <-20
	SUB -18, @10
	SUB 110, -0
	SUB #18, @500
	SLT 20, @12
	SUB -1, <-22
	CMP -120, -600
	CMP -120, -600
	ADD 210, 30
	SUB @121, 106
	SPL 0, <402
	ADD 210, 30
	ADD 210, 30
	ADD @121, 100
	MOV -1, <-20
	MOV -1, <-20
	SUB @0, @2
	DJN -1, @-20
	SPL -100, -600
	ADD @121, 100
	SUB @-127, <100
	DJN <221, 106
	SPL -120, -600
	CMP -207, <-120
