// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sr_fft_fft_32pt (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_real_0_address0,
        in_real_0_ce0,
        in_real_0_q0,
        in_real_0_address1,
        in_real_0_ce1,
        in_real_0_q1,
        in_real_1_address0,
        in_real_1_ce0,
        in_real_1_q0,
        in_real_1_address1,
        in_real_1_ce1,
        in_real_1_q1,
        in_real_2_address0,
        in_real_2_ce0,
        in_real_2_q0,
        in_real_2_address1,
        in_real_2_ce1,
        in_real_2_q1,
        in_real_3_address0,
        in_real_3_ce0,
        in_real_3_q0,
        in_real_3_address1,
        in_real_3_ce1,
        in_real_3_q1,
        in_real_4_address0,
        in_real_4_ce0,
        in_real_4_q0,
        in_real_4_address1,
        in_real_4_ce1,
        in_real_4_q1,
        in_real_5_address0,
        in_real_5_ce0,
        in_real_5_q0,
        in_real_5_address1,
        in_real_5_ce1,
        in_real_5_q1,
        in_real_6_address0,
        in_real_6_ce0,
        in_real_6_q0,
        in_real_6_address1,
        in_real_6_ce1,
        in_real_6_q1,
        in_real_7_address0,
        in_real_7_ce0,
        in_real_7_q0,
        in_real_7_address1,
        in_real_7_ce1,
        in_real_7_q1,
        in_imag_0_address0,
        in_imag_0_ce0,
        in_imag_0_q0,
        in_imag_0_address1,
        in_imag_0_ce1,
        in_imag_0_q1,
        in_imag_1_address0,
        in_imag_1_ce0,
        in_imag_1_q0,
        in_imag_1_address1,
        in_imag_1_ce1,
        in_imag_1_q1,
        in_imag_2_address0,
        in_imag_2_ce0,
        in_imag_2_q0,
        in_imag_2_address1,
        in_imag_2_ce1,
        in_imag_2_q1,
        in_imag_3_address0,
        in_imag_3_ce0,
        in_imag_3_q0,
        in_imag_3_address1,
        in_imag_3_ce1,
        in_imag_3_q1,
        in_imag_4_address0,
        in_imag_4_ce0,
        in_imag_4_q0,
        in_imag_4_address1,
        in_imag_4_ce1,
        in_imag_4_q1,
        in_imag_5_address0,
        in_imag_5_ce0,
        in_imag_5_q0,
        in_imag_5_address1,
        in_imag_5_ce1,
        in_imag_5_q1,
        in_imag_6_address0,
        in_imag_6_ce0,
        in_imag_6_q0,
        in_imag_6_address1,
        in_imag_6_ce1,
        in_imag_6_q1,
        in_imag_7_address0,
        in_imag_7_ce0,
        in_imag_7_q0,
        in_imag_7_address1,
        in_imag_7_ce1,
        in_imag_7_q1,
        out_real_0_address0,
        out_real_0_ce0,
        out_real_0_we0,
        out_real_0_d0,
        out_real_1_address0,
        out_real_1_ce0,
        out_real_1_we0,
        out_real_1_d0,
        out_real_2_address0,
        out_real_2_ce0,
        out_real_2_we0,
        out_real_2_d0,
        out_real_3_address0,
        out_real_3_ce0,
        out_real_3_we0,
        out_real_3_d0,
        out_real_4_address0,
        out_real_4_ce0,
        out_real_4_we0,
        out_real_4_d0,
        out_real_5_address0,
        out_real_5_ce0,
        out_real_5_we0,
        out_real_5_d0,
        out_real_6_address0,
        out_real_6_ce0,
        out_real_6_we0,
        out_real_6_d0,
        out_real_7_address0,
        out_real_7_ce0,
        out_real_7_we0,
        out_real_7_d0,
        out_imag_0_address0,
        out_imag_0_ce0,
        out_imag_0_we0,
        out_imag_0_d0,
        out_imag_1_address0,
        out_imag_1_ce0,
        out_imag_1_we0,
        out_imag_1_d0,
        out_imag_2_address0,
        out_imag_2_ce0,
        out_imag_2_we0,
        out_imag_2_d0,
        out_imag_3_address0,
        out_imag_3_ce0,
        out_imag_3_we0,
        out_imag_3_d0,
        out_imag_4_address0,
        out_imag_4_ce0,
        out_imag_4_we0,
        out_imag_4_d0,
        out_imag_5_address0,
        out_imag_5_ce0,
        out_imag_5_we0,
        out_imag_5_d0,
        out_imag_6_address0,
        out_imag_6_ce0,
        out_imag_6_we0,
        out_imag_6_d0,
        out_imag_7_address0,
        out_imag_7_ce0,
        out_imag_7_we0,
        out_imag_7_d0,
        grp_fu_616_p_din0,
        grp_fu_616_p_din1,
        grp_fu_616_p_dout0,
        grp_fu_616_p_ce,
        grp_fu_620_p_din0,
        grp_fu_620_p_din1,
        grp_fu_620_p_dout0,
        grp_fu_620_p_ce,
        grp_fu_624_p_din0,
        grp_fu_624_p_din1,
        grp_fu_624_p_dout0,
        grp_fu_624_p_ce,
        grp_fu_628_p_din0,
        grp_fu_628_p_din1,
        grp_fu_628_p_dout0,
        grp_fu_628_p_ce,
        grp_fu_632_p_din0,
        grp_fu_632_p_din1,
        grp_fu_632_p_dout0,
        grp_fu_632_p_ce,
        grp_fu_636_p_din0,
        grp_fu_636_p_din1,
        grp_fu_636_p_dout0,
        grp_fu_636_p_ce,
        grp_fu_640_p_din0,
        grp_fu_640_p_din1,
        grp_fu_640_p_dout0,
        grp_fu_640_p_ce,
        grp_fu_644_p_din0,
        grp_fu_644_p_din1,
        grp_fu_644_p_dout0,
        grp_fu_644_p_ce
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [1:0] in_real_0_address0;
output   in_real_0_ce0;
input  [31:0] in_real_0_q0;
output  [1:0] in_real_0_address1;
output   in_real_0_ce1;
input  [31:0] in_real_0_q1;
output  [1:0] in_real_1_address0;
output   in_real_1_ce0;
input  [31:0] in_real_1_q0;
output  [1:0] in_real_1_address1;
output   in_real_1_ce1;
input  [31:0] in_real_1_q1;
output  [1:0] in_real_2_address0;
output   in_real_2_ce0;
input  [31:0] in_real_2_q0;
output  [1:0] in_real_2_address1;
output   in_real_2_ce1;
input  [31:0] in_real_2_q1;
output  [1:0] in_real_3_address0;
output   in_real_3_ce0;
input  [31:0] in_real_3_q0;
output  [1:0] in_real_3_address1;
output   in_real_3_ce1;
input  [31:0] in_real_3_q1;
output  [1:0] in_real_4_address0;
output   in_real_4_ce0;
input  [31:0] in_real_4_q0;
output  [1:0] in_real_4_address1;
output   in_real_4_ce1;
input  [31:0] in_real_4_q1;
output  [1:0] in_real_5_address0;
output   in_real_5_ce0;
input  [31:0] in_real_5_q0;
output  [1:0] in_real_5_address1;
output   in_real_5_ce1;
input  [31:0] in_real_5_q1;
output  [1:0] in_real_6_address0;
output   in_real_6_ce0;
input  [31:0] in_real_6_q0;
output  [1:0] in_real_6_address1;
output   in_real_6_ce1;
input  [31:0] in_real_6_q1;
output  [1:0] in_real_7_address0;
output   in_real_7_ce0;
input  [31:0] in_real_7_q0;
output  [1:0] in_real_7_address1;
output   in_real_7_ce1;
input  [31:0] in_real_7_q1;
output  [1:0] in_imag_0_address0;
output   in_imag_0_ce0;
input  [31:0] in_imag_0_q0;
output  [1:0] in_imag_0_address1;
output   in_imag_0_ce1;
input  [31:0] in_imag_0_q1;
output  [1:0] in_imag_1_address0;
output   in_imag_1_ce0;
input  [31:0] in_imag_1_q0;
output  [1:0] in_imag_1_address1;
output   in_imag_1_ce1;
input  [31:0] in_imag_1_q1;
output  [1:0] in_imag_2_address0;
output   in_imag_2_ce0;
input  [31:0] in_imag_2_q0;
output  [1:0] in_imag_2_address1;
output   in_imag_2_ce1;
input  [31:0] in_imag_2_q1;
output  [1:0] in_imag_3_address0;
output   in_imag_3_ce0;
input  [31:0] in_imag_3_q0;
output  [1:0] in_imag_3_address1;
output   in_imag_3_ce1;
input  [31:0] in_imag_3_q1;
output  [1:0] in_imag_4_address0;
output   in_imag_4_ce0;
input  [31:0] in_imag_4_q0;
output  [1:0] in_imag_4_address1;
output   in_imag_4_ce1;
input  [31:0] in_imag_4_q1;
output  [1:0] in_imag_5_address0;
output   in_imag_5_ce0;
input  [31:0] in_imag_5_q0;
output  [1:0] in_imag_5_address1;
output   in_imag_5_ce1;
input  [31:0] in_imag_5_q1;
output  [1:0] in_imag_6_address0;
output   in_imag_6_ce0;
input  [31:0] in_imag_6_q0;
output  [1:0] in_imag_6_address1;
output   in_imag_6_ce1;
input  [31:0] in_imag_6_q1;
output  [1:0] in_imag_7_address0;
output   in_imag_7_ce0;
input  [31:0] in_imag_7_q0;
output  [1:0] in_imag_7_address1;
output   in_imag_7_ce1;
input  [31:0] in_imag_7_q1;
output  [1:0] out_real_0_address0;
output   out_real_0_ce0;
output   out_real_0_we0;
output  [31:0] out_real_0_d0;
output  [1:0] out_real_1_address0;
output   out_real_1_ce0;
output   out_real_1_we0;
output  [31:0] out_real_1_d0;
output  [1:0] out_real_2_address0;
output   out_real_2_ce0;
output   out_real_2_we0;
output  [31:0] out_real_2_d0;
output  [1:0] out_real_3_address0;
output   out_real_3_ce0;
output   out_real_3_we0;
output  [31:0] out_real_3_d0;
output  [1:0] out_real_4_address0;
output   out_real_4_ce0;
output   out_real_4_we0;
output  [31:0] out_real_4_d0;
output  [1:0] out_real_5_address0;
output   out_real_5_ce0;
output   out_real_5_we0;
output  [31:0] out_real_5_d0;
output  [1:0] out_real_6_address0;
output   out_real_6_ce0;
output   out_real_6_we0;
output  [31:0] out_real_6_d0;
output  [1:0] out_real_7_address0;
output   out_real_7_ce0;
output   out_real_7_we0;
output  [31:0] out_real_7_d0;
output  [1:0] out_imag_0_address0;
output   out_imag_0_ce0;
output   out_imag_0_we0;
output  [31:0] out_imag_0_d0;
output  [1:0] out_imag_1_address0;
output   out_imag_1_ce0;
output   out_imag_1_we0;
output  [31:0] out_imag_1_d0;
output  [1:0] out_imag_2_address0;
output   out_imag_2_ce0;
output   out_imag_2_we0;
output  [31:0] out_imag_2_d0;
output  [1:0] out_imag_3_address0;
output   out_imag_3_ce0;
output   out_imag_3_we0;
output  [31:0] out_imag_3_d0;
output  [1:0] out_imag_4_address0;
output   out_imag_4_ce0;
output   out_imag_4_we0;
output  [31:0] out_imag_4_d0;
output  [1:0] out_imag_5_address0;
output   out_imag_5_ce0;
output   out_imag_5_we0;
output  [31:0] out_imag_5_d0;
output  [1:0] out_imag_6_address0;
output   out_imag_6_ce0;
output   out_imag_6_we0;
output  [31:0] out_imag_6_d0;
output  [1:0] out_imag_7_address0;
output   out_imag_7_ce0;
output   out_imag_7_we0;
output  [31:0] out_imag_7_d0;
output  [31:0] grp_fu_616_p_din0;
output  [17:0] grp_fu_616_p_din1;
input  [47:0] grp_fu_616_p_dout0;
output   grp_fu_616_p_ce;
output  [31:0] grp_fu_620_p_din0;
output  [17:0] grp_fu_620_p_din1;
input  [47:0] grp_fu_620_p_dout0;
output   grp_fu_620_p_ce;
output  [31:0] grp_fu_624_p_din0;
output  [17:0] grp_fu_624_p_din1;
input  [47:0] grp_fu_624_p_dout0;
output   grp_fu_624_p_ce;
output  [31:0] grp_fu_628_p_din0;
output  [17:0] grp_fu_628_p_din1;
input  [47:0] grp_fu_628_p_dout0;
output   grp_fu_628_p_ce;
output  [31:0] grp_fu_632_p_din0;
output  [17:0] grp_fu_632_p_din1;
input  [47:0] grp_fu_632_p_dout0;
output   grp_fu_632_p_ce;
output  [31:0] grp_fu_636_p_din0;
output  [17:0] grp_fu_636_p_din1;
input  [47:0] grp_fu_636_p_dout0;
output   grp_fu_636_p_ce;
output  [31:0] grp_fu_640_p_din0;
output  [17:0] grp_fu_640_p_din1;
input  [47:0] grp_fu_640_p_dout0;
output   grp_fu_640_p_ce;
output  [31:0] grp_fu_644_p_din0;
output  [17:0] grp_fu_644_p_din1;
input  [47:0] grp_fu_644_p_dout0;
output   grp_fu_644_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[1:0] in_real_0_address0;
reg in_real_0_ce0;
reg in_real_0_ce1;
reg[1:0] in_real_1_address0;
reg in_real_1_ce0;
reg in_real_1_ce1;
reg[1:0] in_real_2_address0;
reg in_real_2_ce0;
reg in_real_2_ce1;
reg[1:0] in_real_3_address0;
reg in_real_3_ce0;
reg in_real_3_ce1;
reg[1:0] in_real_4_address0;
reg in_real_4_ce0;
reg in_real_4_ce1;
reg[1:0] in_real_5_address0;
reg in_real_5_ce0;
reg in_real_5_ce1;
reg[1:0] in_real_6_address0;
reg in_real_6_ce0;
reg in_real_6_ce1;
reg[1:0] in_real_7_address0;
reg in_real_7_ce0;
reg in_real_7_ce1;
reg[1:0] in_imag_0_address0;
reg in_imag_0_ce0;
reg in_imag_0_ce1;
reg[1:0] in_imag_1_address0;
reg in_imag_1_ce0;
reg in_imag_1_ce1;
reg[1:0] in_imag_2_address0;
reg in_imag_2_ce0;
reg in_imag_2_ce1;
reg[1:0] in_imag_3_address0;
reg in_imag_3_ce0;
reg in_imag_3_ce1;
reg[1:0] in_imag_4_address0;
reg in_imag_4_ce0;
reg in_imag_4_ce1;
reg[1:0] in_imag_5_address0;
reg in_imag_5_ce0;
reg in_imag_5_ce1;
reg[1:0] in_imag_6_address0;
reg in_imag_6_ce0;
reg in_imag_6_ce1;
reg[1:0] in_imag_7_address0;
reg in_imag_7_ce0;
reg in_imag_7_ce1;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
reg   [31:0] in_real_0_load_reg_1818;
wire    ap_CS_fsm_state4;
reg   [31:0] in_real_1_load_reg_1823;
reg   [31:0] in_real_2_load_reg_1828;
reg   [31:0] in_real_3_load_reg_1833;
reg   [31:0] in_real_4_load_reg_1838;
reg   [31:0] in_real_5_load_reg_1843;
reg   [31:0] in_real_6_load_reg_1848;
reg   [31:0] in_real_7_load_reg_1853;
reg   [31:0] in_imag_0_load_reg_1858;
reg   [31:0] in_imag_1_load_reg_1863;
reg   [31:0] in_imag_2_load_reg_1868;
reg   [31:0] in_imag_3_load_reg_1873;
reg   [31:0] in_imag_4_load_reg_1878;
reg   [31:0] in_imag_5_load_reg_1883;
reg   [31:0] in_imag_6_load_reg_1888;
reg   [31:0] in_imag_7_load_reg_1893;
reg   [31:0] in_real_0_load_5_reg_1898;
reg   [31:0] in_real_1_load_5_reg_1903;
reg   [31:0] in_real_2_load_5_reg_1908;
reg   [31:0] in_real_3_load_5_reg_1913;
reg   [31:0] in_real_4_load_5_reg_1918;
reg   [31:0] in_real_5_load_5_reg_1923;
reg   [31:0] in_real_6_load_5_reg_1928;
reg   [31:0] in_real_7_load_5_reg_1933;
reg   [31:0] in_imag_0_load_5_reg_1938;
reg   [31:0] in_imag_1_load_5_reg_1943;
reg   [31:0] in_imag_2_load_5_reg_1948;
reg   [31:0] in_imag_3_load_5_reg_1953;
reg   [31:0] in_imag_4_load_5_reg_1958;
reg   [31:0] in_imag_5_load_5_reg_1963;
reg   [31:0] in_imag_6_load_5_reg_1968;
reg   [31:0] in_imag_7_load_5_reg_1973;
wire    ap_CS_fsm_state8;
wire   [31:0] e_in_real_V_9_q1;
reg   [31:0] a_real_V_reg_2018;
wire    ap_CS_fsm_state9;
wire   [31:0] e_in_imag_V_9_q1;
reg   [31:0] a_imag_V_reg_2024;
wire   [31:0] e_in_real_V_9_q0;
reg   [31:0] b_real_V_reg_2030;
wire   [31:0] e_in_imag_V_9_q0;
reg   [31:0] b_imag_V_reg_2036;
wire   [31:0] e_in_real_V_10_q1;
reg   [31:0] a_real_V_20_reg_2042;
wire   [31:0] e_in_imag_V_10_q1;
reg   [31:0] a_imag_V_13_reg_2048;
wire   [31:0] e_in_real_V_10_q0;
reg   [31:0] b_real_V_11_reg_2054;
wire   [31:0] e_in_imag_V_10_q0;
reg   [31:0] b_imag_V_19_reg_2060;
wire   [31:0] r_real_V_fu_1402_p2;
reg   [31:0] r_real_V_reg_2106;
wire    ap_CS_fsm_state10;
wire   [31:0] r_imag_V_fu_1409_p2;
reg   [31:0] r_imag_V_reg_2111;
wire   [31:0] r_real_V_32_fu_1416_p2;
reg   [31:0] r_real_V_32_reg_2116;
wire   [31:0] r_imag_V_45_fu_1423_p2;
reg   [31:0] r_imag_V_45_reg_2121;
wire   [31:0] r_real_V_33_fu_1430_p2;
reg   [31:0] r_real_V_33_reg_2126;
wire   [31:0] r_imag_V_46_fu_1437_p2;
reg   [31:0] r_imag_V_46_reg_2131;
wire   [31:0] r_real_V_34_fu_1444_p2;
reg   [31:0] r_real_V_34_reg_2136;
wire   [31:0] r_imag_V_47_fu_1451_p2;
reg   [31:0] r_imag_V_47_reg_2141;
wire   [31:0] r_real_V_59_fu_1458_p2;
reg   [31:0] r_real_V_59_reg_2146;
wire   [31:0] r_imag_V_69_fu_1465_p2;
reg   [31:0] r_imag_V_69_reg_2151;
wire   [31:0] r_real_V_60_fu_1472_p2;
reg   [31:0] r_real_V_60_reg_2156;
wire   [31:0] r_imag_V_70_fu_1479_p2;
reg   [31:0] r_imag_V_70_reg_2161;
wire   [31:0] r_real_V_61_fu_1486_p2;
reg   [31:0] r_real_V_61_reg_2166;
wire   [31:0] r_imag_V_71_fu_1493_p2;
reg   [31:0] r_imag_V_71_reg_2171;
wire   [31:0] r_real_V_62_fu_1500_p2;
reg   [31:0] r_real_V_62_reg_2176;
wire   [31:0] r_imag_V_72_fu_1507_p2;
reg   [31:0] r_imag_V_72_reg_2181;
wire   [31:0] e_in_real_V_q1;
reg   [31:0] a_real_V_28_reg_2226;
wire    ap_CS_fsm_state11;
wire   [31:0] e_in_imag_V_q1;
reg   [31:0] a_imag_V_23_reg_2232;
wire   [31:0] e_in_real_V_q0;
reg   [31:0] b_real_V_19_reg_2238;
wire   [31:0] e_in_imag_V_q0;
reg   [31:0] b_imag_V_26_reg_2244;
wire   [31:0] e_in_real_V_8_q1;
reg   [31:0] a_real_V_29_reg_2250;
wire   [31:0] e_in_imag_V_8_q1;
reg   [31:0] a_imag_V_24_reg_2256;
wire   [31:0] e_in_real_V_8_q0;
reg   [31:0] b_real_V_20_reg_2262;
wire   [31:0] e_in_imag_V_8_q0;
reg   [31:0] b_imag_V_27_reg_2268;
wire   [31:0] r_real_V_47_fu_1546_p2;
reg   [31:0] r_real_V_47_reg_2314;
wire    ap_CS_fsm_state12;
wire   [31:0] r_imag_V_56_fu_1553_p2;
reg   [31:0] r_imag_V_56_reg_2319;
wire   [31:0] r_real_V_48_fu_1560_p2;
reg   [31:0] r_real_V_48_reg_2324;
wire   [31:0] r_imag_V_58_fu_1567_p2;
reg   [31:0] r_imag_V_58_reg_2329;
wire   [31:0] r_real_V_49_fu_1574_p2;
reg   [31:0] r_real_V_49_reg_2334;
wire   [31:0] r_imag_V_59_fu_1581_p2;
reg   [31:0] r_imag_V_59_reg_2339;
wire   [31:0] r_real_V_50_fu_1588_p2;
reg   [31:0] r_real_V_50_reg_2344;
wire   [31:0] r_imag_V_60_fu_1595_p2;
reg   [31:0] r_imag_V_60_reg_2349;
wire   [31:0] r_real_V_67_fu_1602_p2;
reg   [31:0] r_real_V_67_reg_2354;
wire   [31:0] r_imag_V_77_fu_1609_p2;
reg   [31:0] r_imag_V_77_reg_2359;
wire   [31:0] r_real_V_68_fu_1616_p2;
reg   [31:0] r_real_V_68_reg_2364;
wire   [31:0] r_imag_V_78_fu_1623_p2;
reg   [31:0] r_imag_V_78_reg_2369;
wire   [31:0] r_real_V_69_fu_1630_p2;
reg   [31:0] r_real_V_69_reg_2374;
wire   [31:0] r_imag_V_79_fu_1637_p2;
reg   [31:0] r_imag_V_79_reg_2379;
wire   [31:0] r_real_V_70_fu_1644_p2;
reg   [31:0] r_real_V_70_reg_2384;
wire   [31:0] r_imag_V_80_fu_1651_p2;
reg   [31:0] r_imag_V_80_reg_2389;
reg   [0:0] e_in_real_V_address0;
reg    e_in_real_V_ce0;
reg    e_in_real_V_we0;
wire   [0:0] e_in_real_V_address1;
reg    e_in_real_V_ce1;
reg   [0:0] e_in_real_V_8_address0;
reg    e_in_real_V_8_ce0;
reg    e_in_real_V_8_we0;
wire   [0:0] e_in_real_V_8_address1;
reg    e_in_real_V_8_ce1;
reg   [0:0] e_in_imag_V_address0;
reg    e_in_imag_V_ce0;
reg    e_in_imag_V_we0;
wire   [0:0] e_in_imag_V_address1;
reg    e_in_imag_V_ce1;
reg   [0:0] e_in_imag_V_8_address0;
reg    e_in_imag_V_8_ce0;
reg    e_in_imag_V_8_we0;
wire   [0:0] e_in_imag_V_8_address1;
reg    e_in_imag_V_8_ce1;
reg   [0:0] e_in_real_V_9_address0;
reg    e_in_real_V_9_ce0;
reg    e_in_real_V_9_we0;
wire   [0:0] e_in_real_V_9_address1;
reg    e_in_real_V_9_ce1;
reg   [0:0] e_in_real_V_10_address0;
reg    e_in_real_V_10_ce0;
reg    e_in_real_V_10_we0;
wire   [0:0] e_in_real_V_10_address1;
reg    e_in_real_V_10_ce1;
reg   [0:0] e_in_imag_V_9_address0;
reg    e_in_imag_V_9_ce0;
reg    e_in_imag_V_9_we0;
wire   [0:0] e_in_imag_V_9_address1;
reg    e_in_imag_V_9_ce1;
reg   [0:0] e_in_imag_V_10_address0;
reg    e_in_imag_V_10_ce0;
reg    e_in_imag_V_10_we0;
wire   [0:0] e_in_imag_V_10_address1;
reg    e_in_imag_V_10_ce1;
reg   [1:0] e_in_real_V_11_address0;
reg    e_in_real_V_11_ce0;
reg    e_in_real_V_11_we0;
wire   [31:0] e_in_real_V_11_q0;
reg    e_in_real_V_11_ce1;
wire   [31:0] e_in_real_V_11_q1;
reg   [1:0] e_in_real_V_12_address0;
reg    e_in_real_V_12_ce0;
reg    e_in_real_V_12_we0;
wire   [31:0] e_in_real_V_12_q0;
reg    e_in_real_V_12_ce1;
wire   [31:0] e_in_real_V_12_q1;
reg   [1:0] e_in_real_V_13_address0;
reg    e_in_real_V_13_ce0;
reg    e_in_real_V_13_we0;
wire   [31:0] e_in_real_V_13_q0;
reg    e_in_real_V_13_ce1;
wire   [31:0] e_in_real_V_13_q1;
reg   [1:0] e_in_real_V_14_address0;
reg    e_in_real_V_14_ce0;
reg    e_in_real_V_14_we0;
wire   [31:0] e_in_real_V_14_q0;
reg    e_in_real_V_14_ce1;
wire   [31:0] e_in_real_V_14_q1;
reg   [1:0] e_in_imag_V_11_address0;
reg    e_in_imag_V_11_ce0;
reg    e_in_imag_V_11_we0;
wire   [31:0] e_in_imag_V_11_q0;
reg    e_in_imag_V_11_ce1;
wire   [31:0] e_in_imag_V_11_q1;
reg   [1:0] e_in_imag_V_12_address0;
reg    e_in_imag_V_12_ce0;
reg    e_in_imag_V_12_we0;
wire   [31:0] e_in_imag_V_12_q0;
reg    e_in_imag_V_12_ce1;
wire   [31:0] e_in_imag_V_12_q1;
reg   [1:0] e_in_imag_V_13_address0;
reg    e_in_imag_V_13_ce0;
reg    e_in_imag_V_13_we0;
wire   [31:0] e_in_imag_V_13_q0;
reg    e_in_imag_V_13_ce1;
wire   [31:0] e_in_imag_V_13_q1;
reg   [1:0] e_in_imag_V_14_address0;
reg    e_in_imag_V_14_ce0;
reg    e_in_imag_V_14_we0;
wire   [31:0] e_in_imag_V_14_q0;
reg    e_in_imag_V_14_ce1;
wire   [31:0] e_in_imag_V_14_q1;
reg   [1:0] e_out_real_V_address0;
reg    e_out_real_V_ce0;
reg    e_out_real_V_we0;
wire   [31:0] e_out_real_V_q0;
reg   [1:0] e_out_real_V_8_address0;
reg    e_out_real_V_8_ce0;
reg    e_out_real_V_8_we0;
wire   [31:0] e_out_real_V_8_q0;
reg   [1:0] e_out_real_V_9_address0;
reg    e_out_real_V_9_ce0;
reg    e_out_real_V_9_we0;
wire   [31:0] e_out_real_V_9_q0;
reg   [1:0] e_out_real_V_10_address0;
reg    e_out_real_V_10_ce0;
reg    e_out_real_V_10_we0;
wire   [31:0] e_out_real_V_10_q0;
reg   [1:0] e_out_imag_V_address0;
reg    e_out_imag_V_ce0;
reg    e_out_imag_V_we0;
wire   [31:0] e_out_imag_V_q0;
reg   [1:0] e_out_imag_V_8_address0;
reg    e_out_imag_V_8_ce0;
reg    e_out_imag_V_8_we0;
wire   [31:0] e_out_imag_V_8_q0;
reg   [1:0] e_out_imag_V_9_address0;
reg    e_out_imag_V_9_ce0;
reg    e_out_imag_V_9_we0;
wire   [31:0] e_out_imag_V_9_q0;
reg   [1:0] e_out_imag_V_10_address0;
reg    e_out_imag_V_10_ce0;
reg    e_out_imag_V_10_we0;
wire   [31:0] e_out_imag_V_10_q0;
reg   [1:0] o1_in_real_V_address0;
reg    o1_in_real_V_ce0;
reg    o1_in_real_V_we0;
wire   [31:0] o1_in_real_V_q0;
wire   [1:0] o1_in_real_V_address1;
reg    o1_in_real_V_ce1;
wire   [31:0] o1_in_real_V_q1;
reg   [1:0] o1_in_real_V_4_address0;
reg    o1_in_real_V_4_ce0;
reg    o1_in_real_V_4_we0;
wire   [31:0] o1_in_real_V_4_q0;
wire   [1:0] o1_in_real_V_4_address1;
reg    o1_in_real_V_4_ce1;
wire   [31:0] o1_in_real_V_4_q1;
reg   [1:0] o1_in_imag_V_address0;
reg    o1_in_imag_V_ce0;
reg    o1_in_imag_V_we0;
wire   [31:0] o1_in_imag_V_q0;
wire   [1:0] o1_in_imag_V_address1;
reg    o1_in_imag_V_ce1;
wire   [31:0] o1_in_imag_V_q1;
reg   [1:0] o1_in_imag_V_4_address0;
reg    o1_in_imag_V_4_ce0;
reg    o1_in_imag_V_4_we0;
wire   [31:0] o1_in_imag_V_4_q0;
wire   [1:0] o1_in_imag_V_4_address1;
reg    o1_in_imag_V_4_ce1;
wire   [31:0] o1_in_imag_V_4_q1;
reg   [1:0] o1_out_real_V_address0;
reg    o1_out_real_V_ce0;
reg    o1_out_real_V_we0;
wire   [31:0] o1_out_real_V_q0;
reg    o1_out_real_V_ce1;
reg    o1_out_real_V_we1;
reg   [1:0] o1_out_real_V_1_address0;
reg    o1_out_real_V_1_ce0;
reg    o1_out_real_V_1_we0;
wire   [31:0] o1_out_real_V_1_q0;
reg    o1_out_real_V_1_ce1;
reg    o1_out_real_V_1_we1;
reg   [1:0] o1_out_imag_V_address0;
reg    o1_out_imag_V_ce0;
reg    o1_out_imag_V_we0;
wire   [31:0] o1_out_imag_V_q0;
reg    o1_out_imag_V_ce1;
reg    o1_out_imag_V_we1;
reg   [1:0] o1_out_imag_V_1_address0;
reg    o1_out_imag_V_1_ce0;
reg    o1_out_imag_V_1_we0;
wire   [31:0] o1_out_imag_V_1_q0;
reg    o1_out_imag_V_1_ce1;
reg    o1_out_imag_V_1_we1;
reg   [1:0] o2_in_real_V_address0;
reg    o2_in_real_V_ce0;
reg    o2_in_real_V_we0;
wire   [31:0] o2_in_real_V_q0;
wire   [1:0] o2_in_real_V_address1;
reg    o2_in_real_V_ce1;
wire   [31:0] o2_in_real_V_q1;
reg   [1:0] o2_in_real_V_4_address0;
reg    o2_in_real_V_4_ce0;
reg    o2_in_real_V_4_we0;
wire   [31:0] o2_in_real_V_4_q0;
wire   [1:0] o2_in_real_V_4_address1;
reg    o2_in_real_V_4_ce1;
wire   [31:0] o2_in_real_V_4_q1;
reg   [1:0] o2_in_imag_V_address0;
reg    o2_in_imag_V_ce0;
reg    o2_in_imag_V_we0;
wire   [31:0] o2_in_imag_V_q0;
wire   [1:0] o2_in_imag_V_address1;
reg    o2_in_imag_V_ce1;
wire   [31:0] o2_in_imag_V_q1;
reg   [1:0] o2_in_imag_V_4_address0;
reg    o2_in_imag_V_4_ce0;
reg    o2_in_imag_V_4_we0;
wire   [31:0] o2_in_imag_V_4_q0;
wire   [1:0] o2_in_imag_V_4_address1;
reg    o2_in_imag_V_4_ce1;
wire   [31:0] o2_in_imag_V_4_q1;
reg   [1:0] o2_out_real_V_address0;
reg    o2_out_real_V_ce0;
reg    o2_out_real_V_we0;
wire   [31:0] o2_out_real_V_q0;
reg    o2_out_real_V_ce1;
reg    o2_out_real_V_we1;
reg   [1:0] o2_out_real_V_1_address0;
reg    o2_out_real_V_1_ce0;
reg    o2_out_real_V_1_we0;
wire   [31:0] o2_out_real_V_1_q0;
reg    o2_out_real_V_1_ce1;
reg    o2_out_real_V_1_we1;
reg   [1:0] o2_out_imag_V_address0;
reg    o2_out_imag_V_ce0;
reg    o2_out_imag_V_we0;
wire   [31:0] o2_out_imag_V_q0;
reg    o2_out_imag_V_ce1;
reg    o2_out_imag_V_we1;
reg   [1:0] o2_out_imag_V_1_address0;
reg    o2_out_imag_V_1_ce0;
reg    o2_out_imag_V_1_we0;
wire   [31:0] o2_out_imag_V_1_q0;
reg    o2_out_imag_V_1_ce1;
reg    o2_out_imag_V_1_we1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_done;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_idle;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_ready;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_0_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_0_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_1_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_1_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_2_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_2_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_3_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_3_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_4_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_5_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_5_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_6_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_6_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_7_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_7_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_0_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_0_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_1_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_1_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_2_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_2_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_3_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_3_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_4_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_5_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_5_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_6_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_6_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_7_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_7_ce0;
wire    grp_fft_16pt_fu_1134_ap_start;
wire    grp_fft_16pt_fu_1134_ap_done;
wire    grp_fft_16pt_fu_1134_ap_idle;
wire    grp_fft_16pt_fu_1134_ap_ready;
wire   [1:0] grp_fft_16pt_fu_1134_in_real_0_address0;
wire    grp_fft_16pt_fu_1134_in_real_0_ce0;
wire   [1:0] grp_fft_16pt_fu_1134_in_real_0_address1;
wire    grp_fft_16pt_fu_1134_in_real_0_ce1;
wire   [1:0] grp_fft_16pt_fu_1134_in_real_1_address0;
wire    grp_fft_16pt_fu_1134_in_real_1_ce0;
wire   [1:0] grp_fft_16pt_fu_1134_in_real_1_address1;
wire    grp_fft_16pt_fu_1134_in_real_1_ce1;
wire   [1:0] grp_fft_16pt_fu_1134_in_real_2_address0;
wire    grp_fft_16pt_fu_1134_in_real_2_ce0;
wire   [1:0] grp_fft_16pt_fu_1134_in_real_2_address1;
wire    grp_fft_16pt_fu_1134_in_real_2_ce1;
wire   [1:0] grp_fft_16pt_fu_1134_in_real_3_address0;
wire    grp_fft_16pt_fu_1134_in_real_3_ce0;
wire   [1:0] grp_fft_16pt_fu_1134_in_real_3_address1;
wire    grp_fft_16pt_fu_1134_in_real_3_ce1;
wire   [1:0] grp_fft_16pt_fu_1134_in_imag_0_address0;
wire    grp_fft_16pt_fu_1134_in_imag_0_ce0;
wire   [1:0] grp_fft_16pt_fu_1134_in_imag_0_address1;
wire    grp_fft_16pt_fu_1134_in_imag_0_ce1;
wire   [1:0] grp_fft_16pt_fu_1134_in_imag_1_address0;
wire    grp_fft_16pt_fu_1134_in_imag_1_ce0;
wire   [1:0] grp_fft_16pt_fu_1134_in_imag_1_address1;
wire    grp_fft_16pt_fu_1134_in_imag_1_ce1;
wire   [1:0] grp_fft_16pt_fu_1134_in_imag_2_address0;
wire    grp_fft_16pt_fu_1134_in_imag_2_ce0;
wire   [1:0] grp_fft_16pt_fu_1134_in_imag_2_address1;
wire    grp_fft_16pt_fu_1134_in_imag_2_ce1;
wire   [1:0] grp_fft_16pt_fu_1134_in_imag_3_address0;
wire    grp_fft_16pt_fu_1134_in_imag_3_ce0;
wire   [1:0] grp_fft_16pt_fu_1134_in_imag_3_address1;
wire    grp_fft_16pt_fu_1134_in_imag_3_ce1;
wire   [1:0] grp_fft_16pt_fu_1134_out_real_0_address0;
wire    grp_fft_16pt_fu_1134_out_real_0_ce0;
wire    grp_fft_16pt_fu_1134_out_real_0_we0;
wire   [31:0] grp_fft_16pt_fu_1134_out_real_0_d0;
wire   [1:0] grp_fft_16pt_fu_1134_out_real_1_address0;
wire    grp_fft_16pt_fu_1134_out_real_1_ce0;
wire    grp_fft_16pt_fu_1134_out_real_1_we0;
wire   [31:0] grp_fft_16pt_fu_1134_out_real_1_d0;
wire   [1:0] grp_fft_16pt_fu_1134_out_real_2_address0;
wire    grp_fft_16pt_fu_1134_out_real_2_ce0;
wire    grp_fft_16pt_fu_1134_out_real_2_we0;
wire   [31:0] grp_fft_16pt_fu_1134_out_real_2_d0;
wire   [1:0] grp_fft_16pt_fu_1134_out_real_3_address0;
wire    grp_fft_16pt_fu_1134_out_real_3_ce0;
wire    grp_fft_16pt_fu_1134_out_real_3_we0;
wire   [31:0] grp_fft_16pt_fu_1134_out_real_3_d0;
wire   [1:0] grp_fft_16pt_fu_1134_out_imag_0_address0;
wire    grp_fft_16pt_fu_1134_out_imag_0_ce0;
wire    grp_fft_16pt_fu_1134_out_imag_0_we0;
wire   [31:0] grp_fft_16pt_fu_1134_out_imag_0_d0;
wire   [1:0] grp_fft_16pt_fu_1134_out_imag_1_address0;
wire    grp_fft_16pt_fu_1134_out_imag_1_ce0;
wire    grp_fft_16pt_fu_1134_out_imag_1_we0;
wire   [31:0] grp_fft_16pt_fu_1134_out_imag_1_d0;
wire   [1:0] grp_fft_16pt_fu_1134_out_imag_2_address0;
wire    grp_fft_16pt_fu_1134_out_imag_2_ce0;
wire    grp_fft_16pt_fu_1134_out_imag_2_we0;
wire   [31:0] grp_fft_16pt_fu_1134_out_imag_2_d0;
wire   [1:0] grp_fft_16pt_fu_1134_out_imag_3_address0;
wire    grp_fft_16pt_fu_1134_out_imag_3_ce0;
wire    grp_fft_16pt_fu_1134_out_imag_3_we0;
wire   [31:0] grp_fft_16pt_fu_1134_out_imag_3_d0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_done;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_idle;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_ready;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_d0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_done;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_idle;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_ready;
wire   [0:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_d0;
wire   [0:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_d0;
wire   [0:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_d0;
wire   [0:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_4_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_4_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_done;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_idle;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_ready;
wire   [0:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_d0;
wire   [0:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_d0;
wire   [0:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_d0;
wire   [0:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_4_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_4_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_idle;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_ready;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_address1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_ce1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_we1;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_d1;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_address1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_ce1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_we1;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_d1;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_address1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_ce1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_we1;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_d1;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_address1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_ce1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_we1;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_d1;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_ce;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_ce;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_ce;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_ce;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_ce;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_ce;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_ce;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_ce;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_done;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_idle;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_ready;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_address1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_ce1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_we1;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_d1;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_address1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_ce1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_we1;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_d1;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_address1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_ce1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_we1;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_d1;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_address1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_ce1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_we1;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_d1;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_ce;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_ce;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_ce;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_ce;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_ce;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_ce;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_ce;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_din0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_ce;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_idle;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_ready;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_9_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_9_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_10_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_10_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_9_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_9_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_10_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_10_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_ce0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_we0;
wire   [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_d0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_4_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_4_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_4_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_4_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_4_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_8_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_8_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_ce0;
wire   [1:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_8_address0;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_8_ce0;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_din0;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_ce;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_din0;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_ce;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_din0;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_ce;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_din0;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_ce;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_din0;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_ce;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_din0;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_ce;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_din0;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_ce;
wire  signed [31:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_din0;
wire  signed [17:0] grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_din1;
wire    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_ce;
reg    grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_fft_16pt_fu_1134_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start_reg;
reg    grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start_reg;
reg    grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start_reg;
reg    grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start_reg;
wire    ap_CS_fsm_state13;
reg    grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire   [31:0] r_real_V_57_fu_1386_p2;
wire   [31:0] r_real_V_55_fu_1370_p2;
wire   [31:0] r_imag_V_67_fu_1390_p2;
wire   [31:0] r_imag_V_65_fu_1374_p2;
wire   [31:0] r_imag_V_68_fu_1398_p2;
wire   [31:0] r_real_V_56_fu_1378_p2;
wire   [31:0] r_imag_V_66_fu_1382_p2;
wire   [31:0] r_real_V_58_fu_1394_p2;
wire   [31:0] r_real_V_65_fu_1530_p2;
wire   [31:0] r_real_V_63_fu_1514_p2;
wire   [31:0] r_imag_V_75_fu_1534_p2;
wire   [31:0] r_imag_V_73_fu_1518_p2;
wire   [31:0] r_imag_V_76_fu_1542_p2;
wire   [31:0] r_real_V_64_fu_1522_p2;
wire   [31:0] r_imag_V_74_fu_1526_p2;
wire   [31:0] r_real_V_66_fu_1538_p2;
wire   [47:0] grp_fu_2394_p2;
reg  signed [17:0] grp_fu_2394_p0;
reg  signed [31:0] grp_fu_2394_p1;
reg    grp_fu_2394_ce;
wire   [47:0] grp_fu_2398_p2;
reg  signed [17:0] grp_fu_2398_p0;
reg  signed [31:0] grp_fu_2398_p1;
reg    grp_fu_2398_ce;
wire   [47:0] grp_fu_2402_p2;
reg  signed [17:0] grp_fu_2402_p0;
reg  signed [31:0] grp_fu_2402_p1;
reg    grp_fu_2402_ce;
wire   [47:0] grp_fu_2406_p2;
reg  signed [17:0] grp_fu_2406_p0;
reg  signed [31:0] grp_fu_2406_p1;
reg    grp_fu_2406_ce;
wire   [47:0] grp_fu_2410_p2;
reg  signed [17:0] grp_fu_2410_p0;
reg  signed [31:0] grp_fu_2410_p1;
reg    grp_fu_2410_ce;
wire   [47:0] grp_fu_2414_p2;
reg  signed [17:0] grp_fu_2414_p0;
reg  signed [31:0] grp_fu_2414_p1;
reg    grp_fu_2414_ce;
wire   [47:0] grp_fu_2418_p2;
reg  signed [17:0] grp_fu_2418_p0;
reg  signed [31:0] grp_fu_2418_p1;
reg    grp_fu_2418_ce;
wire   [47:0] grp_fu_2422_p2;
reg  signed [17:0] grp_fu_2422_p0;
reg  signed [31:0] grp_fu_2422_p1;
reg    grp_fu_2422_ce;
reg    grp_fu_2426_ce;
reg    grp_fu_2430_ce;
reg    grp_fu_2434_ce;
reg    grp_fu_2438_ce;
reg    grp_fu_2442_ce;
reg    grp_fu_2446_ce;
reg    grp_fu_2450_ce;
reg    grp_fu_2454_ce;
reg   [14:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_block_state5_on_subcall_done;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_block_state7_on_subcall_done;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start_reg = 1'b0;
#0 grp_fft_16pt_fu_1134_ap_start_reg = 1'b0;
#0 grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start_reg = 1'b0;
#0 grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start_reg = 1'b0;
#0 grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start_reg = 1'b0;
#0 grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start_reg = 1'b0;
#0 grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start_reg = 1'b0;
#0 grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start_reg = 1'b0;
end

sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
e_in_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_address0),
    .ce0(e_in_real_V_ce0),
    .we0(e_in_real_V_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_d0),
    .q0(e_in_real_V_q0),
    .address1(e_in_real_V_address1),
    .ce1(e_in_real_V_ce1),
    .q1(e_in_real_V_q1)
);

sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
e_in_real_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_8_address0),
    .ce0(e_in_real_V_8_ce0),
    .we0(e_in_real_V_8_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_d0),
    .q0(e_in_real_V_8_q0),
    .address1(e_in_real_V_8_address1),
    .ce1(e_in_real_V_8_ce1),
    .q1(e_in_real_V_8_q1)
);

sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
e_in_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_address0),
    .ce0(e_in_imag_V_ce0),
    .we0(e_in_imag_V_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_d0),
    .q0(e_in_imag_V_q0),
    .address1(e_in_imag_V_address1),
    .ce1(e_in_imag_V_ce1),
    .q1(e_in_imag_V_q1)
);

sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
e_in_imag_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_8_address0),
    .ce0(e_in_imag_V_8_ce0),
    .we0(e_in_imag_V_8_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_d0),
    .q0(e_in_imag_V_8_q0),
    .address1(e_in_imag_V_8_address1),
    .ce1(e_in_imag_V_8_ce1),
    .q1(e_in_imag_V_8_q1)
);

sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
e_in_real_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_9_address0),
    .ce0(e_in_real_V_9_ce0),
    .we0(e_in_real_V_9_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_d0),
    .q0(e_in_real_V_9_q0),
    .address1(e_in_real_V_9_address1),
    .ce1(e_in_real_V_9_ce1),
    .q1(e_in_real_V_9_q1)
);

sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
e_in_real_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_10_address0),
    .ce0(e_in_real_V_10_ce0),
    .we0(e_in_real_V_10_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_d0),
    .q0(e_in_real_V_10_q0),
    .address1(e_in_real_V_10_address1),
    .ce1(e_in_real_V_10_ce1),
    .q1(e_in_real_V_10_q1)
);

sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
e_in_imag_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_9_address0),
    .ce0(e_in_imag_V_9_ce0),
    .we0(e_in_imag_V_9_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_d0),
    .q0(e_in_imag_V_9_q0),
    .address1(e_in_imag_V_9_address1),
    .ce1(e_in_imag_V_9_ce1),
    .q1(e_in_imag_V_9_q1)
);

sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
e_in_imag_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_10_address0),
    .ce0(e_in_imag_V_10_ce0),
    .we0(e_in_imag_V_10_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_d0),
    .q0(e_in_imag_V_10_q0),
    .address1(e_in_imag_V_10_address1),
    .ce1(e_in_imag_V_10_ce1),
    .q1(e_in_imag_V_10_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_real_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_11_address0),
    .ce0(e_in_real_V_11_ce0),
    .we0(e_in_real_V_11_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_d0),
    .q0(e_in_real_V_11_q0),
    .address1(grp_fft_16pt_fu_1134_in_real_0_address1),
    .ce1(e_in_real_V_11_ce1),
    .q1(e_in_real_V_11_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_real_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_12_address0),
    .ce0(e_in_real_V_12_ce0),
    .we0(e_in_real_V_12_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_d0),
    .q0(e_in_real_V_12_q0),
    .address1(grp_fft_16pt_fu_1134_in_real_1_address1),
    .ce1(e_in_real_V_12_ce1),
    .q1(e_in_real_V_12_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_real_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_13_address0),
    .ce0(e_in_real_V_13_ce0),
    .we0(e_in_real_V_13_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_d0),
    .q0(e_in_real_V_13_q0),
    .address1(grp_fft_16pt_fu_1134_in_real_2_address1),
    .ce1(e_in_real_V_13_ce1),
    .q1(e_in_real_V_13_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_real_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_real_V_14_address0),
    .ce0(e_in_real_V_14_ce0),
    .we0(e_in_real_V_14_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_d0),
    .q0(e_in_real_V_14_q0),
    .address1(grp_fft_16pt_fu_1134_in_real_3_address1),
    .ce1(e_in_real_V_14_ce1),
    .q1(e_in_real_V_14_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_imag_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_11_address0),
    .ce0(e_in_imag_V_11_ce0),
    .we0(e_in_imag_V_11_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_d0),
    .q0(e_in_imag_V_11_q0),
    .address1(grp_fft_16pt_fu_1134_in_imag_0_address1),
    .ce1(e_in_imag_V_11_ce1),
    .q1(e_in_imag_V_11_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_imag_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_12_address0),
    .ce0(e_in_imag_V_12_ce0),
    .we0(e_in_imag_V_12_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_d0),
    .q0(e_in_imag_V_12_q0),
    .address1(grp_fft_16pt_fu_1134_in_imag_1_address1),
    .ce1(e_in_imag_V_12_ce1),
    .q1(e_in_imag_V_12_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_imag_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_13_address0),
    .ce0(e_in_imag_V_13_ce0),
    .we0(e_in_imag_V_13_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_d0),
    .q0(e_in_imag_V_13_q0),
    .address1(grp_fft_16pt_fu_1134_in_imag_2_address1),
    .ce1(e_in_imag_V_13_ce1),
    .q1(e_in_imag_V_13_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_in_imag_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_in_imag_V_14_address0),
    .ce0(e_in_imag_V_14_ce0),
    .we0(e_in_imag_V_14_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_d0),
    .q0(e_in_imag_V_14_q0),
    .address1(grp_fft_16pt_fu_1134_in_imag_3_address1),
    .ce1(e_in_imag_V_14_ce1),
    .q1(e_in_imag_V_14_q1)
);

sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_real_V_address0),
    .ce0(e_out_real_V_ce0),
    .we0(e_out_real_V_we0),
    .d0(grp_fft_16pt_fu_1134_out_real_0_d0),
    .q0(e_out_real_V_q0)
);

sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_real_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_real_V_8_address0),
    .ce0(e_out_real_V_8_ce0),
    .we0(e_out_real_V_8_we0),
    .d0(grp_fft_16pt_fu_1134_out_real_1_d0),
    .q0(e_out_real_V_8_q0)
);

sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_real_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_real_V_9_address0),
    .ce0(e_out_real_V_9_ce0),
    .we0(e_out_real_V_9_we0),
    .d0(grp_fft_16pt_fu_1134_out_real_2_d0),
    .q0(e_out_real_V_9_q0)
);

sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_real_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_real_V_10_address0),
    .ce0(e_out_real_V_10_ce0),
    .we0(e_out_real_V_10_we0),
    .d0(grp_fft_16pt_fu_1134_out_real_3_d0),
    .q0(e_out_real_V_10_q0)
);

sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_imag_V_address0),
    .ce0(e_out_imag_V_ce0),
    .we0(e_out_imag_V_we0),
    .d0(grp_fft_16pt_fu_1134_out_imag_0_d0),
    .q0(e_out_imag_V_q0)
);

sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_imag_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_imag_V_8_address0),
    .ce0(e_out_imag_V_8_ce0),
    .we0(e_out_imag_V_8_we0),
    .d0(grp_fft_16pt_fu_1134_out_imag_1_d0),
    .q0(e_out_imag_V_8_q0)
);

sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_imag_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_imag_V_9_address0),
    .ce0(e_out_imag_V_9_ce0),
    .we0(e_out_imag_V_9_we0),
    .d0(grp_fft_16pt_fu_1134_out_imag_2_d0),
    .q0(e_out_imag_V_9_q0)
);

sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
e_out_imag_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(e_out_imag_V_10_address0),
    .ce0(e_out_imag_V_10_ce0),
    .we0(e_out_imag_V_10_we0),
    .d0(grp_fft_16pt_fu_1134_out_imag_3_d0),
    .q0(e_out_imag_V_10_q0)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_in_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_in_real_V_address0),
    .ce0(o1_in_real_V_ce0),
    .we0(o1_in_real_V_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_d0),
    .q0(o1_in_real_V_q0),
    .address1(o1_in_real_V_address1),
    .ce1(o1_in_real_V_ce1),
    .q1(o1_in_real_V_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_in_real_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_in_real_V_4_address0),
    .ce0(o1_in_real_V_4_ce0),
    .we0(o1_in_real_V_4_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_d0),
    .q0(o1_in_real_V_4_q0),
    .address1(o1_in_real_V_4_address1),
    .ce1(o1_in_real_V_4_ce1),
    .q1(o1_in_real_V_4_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_in_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_in_imag_V_address0),
    .ce0(o1_in_imag_V_ce0),
    .we0(o1_in_imag_V_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_d0),
    .q0(o1_in_imag_V_q0),
    .address1(o1_in_imag_V_address1),
    .ce1(o1_in_imag_V_ce1),
    .q1(o1_in_imag_V_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_in_imag_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_in_imag_V_4_address0),
    .ce0(o1_in_imag_V_4_ce0),
    .we0(o1_in_imag_V_4_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_d0),
    .q0(o1_in_imag_V_4_q0),
    .address1(o1_in_imag_V_4_address1),
    .ce1(o1_in_imag_V_4_ce1),
    .q1(o1_in_imag_V_4_q1)
);

sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_out_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_out_real_V_address0),
    .ce0(o1_out_real_V_ce0),
    .we0(o1_out_real_V_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_d0),
    .q0(o1_out_real_V_q0),
    .address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_address1),
    .ce1(o1_out_real_V_ce1),
    .we1(o1_out_real_V_we1),
    .d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_d1)
);

sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_out_real_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_out_real_V_1_address0),
    .ce0(o1_out_real_V_1_ce0),
    .we0(o1_out_real_V_1_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_d0),
    .q0(o1_out_real_V_1_q0),
    .address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_address1),
    .ce1(o1_out_real_V_1_ce1),
    .we1(o1_out_real_V_1_we1),
    .d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_d1)
);

sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_out_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_out_imag_V_address0),
    .ce0(o1_out_imag_V_ce0),
    .we0(o1_out_imag_V_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_d0),
    .q0(o1_out_imag_V_q0),
    .address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_address1),
    .ce1(o1_out_imag_V_ce1),
    .we1(o1_out_imag_V_we1),
    .d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_d1)
);

sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o1_out_imag_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o1_out_imag_V_1_address0),
    .ce0(o1_out_imag_V_1_ce0),
    .we0(o1_out_imag_V_1_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_d0),
    .q0(o1_out_imag_V_1_q0),
    .address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_address1),
    .ce1(o1_out_imag_V_1_ce1),
    .we1(o1_out_imag_V_1_we1),
    .d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_d1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_in_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_in_real_V_address0),
    .ce0(o2_in_real_V_ce0),
    .we0(o2_in_real_V_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_d0),
    .q0(o2_in_real_V_q0),
    .address1(o2_in_real_V_address1),
    .ce1(o2_in_real_V_ce1),
    .q1(o2_in_real_V_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_in_real_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_in_real_V_4_address0),
    .ce0(o2_in_real_V_4_ce0),
    .we0(o2_in_real_V_4_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_d0),
    .q0(o2_in_real_V_4_q0),
    .address1(o2_in_real_V_4_address1),
    .ce1(o2_in_real_V_4_ce1),
    .q1(o2_in_real_V_4_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_in_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_in_imag_V_address0),
    .ce0(o2_in_imag_V_ce0),
    .we0(o2_in_imag_V_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_d0),
    .q0(o2_in_imag_V_q0),
    .address1(o2_in_imag_V_address1),
    .ce1(o2_in_imag_V_ce1),
    .q1(o2_in_imag_V_q1)
);

sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_in_imag_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_in_imag_V_4_address0),
    .ce0(o2_in_imag_V_4_ce0),
    .we0(o2_in_imag_V_4_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_d0),
    .q0(o2_in_imag_V_4_q0),
    .address1(o2_in_imag_V_4_address1),
    .ce1(o2_in_imag_V_4_ce1),
    .q1(o2_in_imag_V_4_q1)
);

sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_out_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_out_real_V_address0),
    .ce0(o2_out_real_V_ce0),
    .we0(o2_out_real_V_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_d0),
    .q0(o2_out_real_V_q0),
    .address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_address1),
    .ce1(o2_out_real_V_ce1),
    .we1(o2_out_real_V_we1),
    .d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_d1)
);

sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_out_real_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_out_real_V_1_address0),
    .ce0(o2_out_real_V_1_ce0),
    .we0(o2_out_real_V_1_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_d0),
    .q0(o2_out_real_V_1_q0),
    .address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_address1),
    .ce1(o2_out_real_V_1_ce1),
    .we1(o2_out_real_V_1_we1),
    .d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_d1)
);

sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_out_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_out_imag_V_address0),
    .ce0(o2_out_imag_V_ce0),
    .we0(o2_out_imag_V_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_d0),
    .q0(o2_out_imag_V_q0),
    .address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_address1),
    .ce1(o2_out_imag_V_ce1),
    .we1(o2_out_imag_V_we1),
    .d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_d1)
);

sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
o2_out_imag_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(o2_out_imag_V_1_address0),
    .ce0(o2_out_imag_V_1_ce0),
    .we0(o2_out_imag_V_1_we0),
    .d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_d0),
    .q0(o2_out_imag_V_1_q0),
    .address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_address1),
    .ce1(o2_out_imag_V_1_ce1),
    .we1(o2_out_imag_V_1_we1),
    .d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_d1)
);

sr_fft_fft_32pt_Pipeline_VITIS_LOOP_215_1 grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start),
    .ap_done(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_done),
    .ap_idle(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_idle),
    .ap_ready(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_ready),
    .e_in_imag_V_14_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_address0),
    .e_in_imag_V_14_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_ce0),
    .e_in_imag_V_14_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_we0),
    .e_in_imag_V_14_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_d0),
    .e_in_imag_V_13_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_address0),
    .e_in_imag_V_13_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_ce0),
    .e_in_imag_V_13_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_we0),
    .e_in_imag_V_13_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_d0),
    .e_in_imag_V_12_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_address0),
    .e_in_imag_V_12_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_ce0),
    .e_in_imag_V_12_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_we0),
    .e_in_imag_V_12_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_d0),
    .e_in_imag_V_11_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_address0),
    .e_in_imag_V_11_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_ce0),
    .e_in_imag_V_11_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_we0),
    .e_in_imag_V_11_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_d0),
    .e_in_real_V_14_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_address0),
    .e_in_real_V_14_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_ce0),
    .e_in_real_V_14_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_we0),
    .e_in_real_V_14_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_d0),
    .e_in_real_V_13_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_address0),
    .e_in_real_V_13_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_ce0),
    .e_in_real_V_13_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_we0),
    .e_in_real_V_13_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_d0),
    .e_in_real_V_12_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_address0),
    .e_in_real_V_12_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_ce0),
    .e_in_real_V_12_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_we0),
    .e_in_real_V_12_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_d0),
    .e_in_real_V_11_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_address0),
    .e_in_real_V_11_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_ce0),
    .e_in_real_V_11_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_we0),
    .e_in_real_V_11_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_d0),
    .in_real_0_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_0_address0),
    .in_real_0_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_0_ce0),
    .in_real_0_q0(in_real_0_q0),
    .in_real_1_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_1_address0),
    .in_real_1_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_1_ce0),
    .in_real_1_q0(in_real_1_q0),
    .in_real_2_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_2_address0),
    .in_real_2_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_2_ce0),
    .in_real_2_q0(in_real_2_q0),
    .in_real_3_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_3_address0),
    .in_real_3_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_3_ce0),
    .in_real_3_q0(in_real_3_q0),
    .in_real_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_4_address0),
    .in_real_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_4_ce0),
    .in_real_4_q0(in_real_4_q0),
    .in_real_5_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_5_address0),
    .in_real_5_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_5_ce0),
    .in_real_5_q0(in_real_5_q0),
    .in_real_6_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_6_address0),
    .in_real_6_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_6_ce0),
    .in_real_6_q0(in_real_6_q0),
    .in_real_7_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_7_address0),
    .in_real_7_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_7_ce0),
    .in_real_7_q0(in_real_7_q0),
    .in_imag_0_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_0_address0),
    .in_imag_0_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_0_ce0),
    .in_imag_0_q0(in_imag_0_q0),
    .in_imag_1_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_1_address0),
    .in_imag_1_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_1_ce0),
    .in_imag_1_q0(in_imag_1_q0),
    .in_imag_2_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_2_address0),
    .in_imag_2_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_2_ce0),
    .in_imag_2_q0(in_imag_2_q0),
    .in_imag_3_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_3_address0),
    .in_imag_3_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_3_ce0),
    .in_imag_3_q0(in_imag_3_q0),
    .in_imag_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_4_address0),
    .in_imag_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_4_ce0),
    .in_imag_4_q0(in_imag_4_q0),
    .in_imag_5_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_5_address0),
    .in_imag_5_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_5_ce0),
    .in_imag_5_q0(in_imag_5_q0),
    .in_imag_6_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_6_address0),
    .in_imag_6_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_6_ce0),
    .in_imag_6_q0(in_imag_6_q0),
    .in_imag_7_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_7_address0),
    .in_imag_7_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_7_ce0),
    .in_imag_7_q0(in_imag_7_q0)
);

sr_fft_fft_16pt grp_fft_16pt_fu_1134(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_16pt_fu_1134_ap_start),
    .ap_done(grp_fft_16pt_fu_1134_ap_done),
    .ap_idle(grp_fft_16pt_fu_1134_ap_idle),
    .ap_ready(grp_fft_16pt_fu_1134_ap_ready),
    .in_real_0_address0(grp_fft_16pt_fu_1134_in_real_0_address0),
    .in_real_0_ce0(grp_fft_16pt_fu_1134_in_real_0_ce0),
    .in_real_0_q0(e_in_real_V_11_q0),
    .in_real_0_address1(grp_fft_16pt_fu_1134_in_real_0_address1),
    .in_real_0_ce1(grp_fft_16pt_fu_1134_in_real_0_ce1),
    .in_real_0_q1(e_in_real_V_11_q1),
    .in_real_1_address0(grp_fft_16pt_fu_1134_in_real_1_address0),
    .in_real_1_ce0(grp_fft_16pt_fu_1134_in_real_1_ce0),
    .in_real_1_q0(e_in_real_V_12_q0),
    .in_real_1_address1(grp_fft_16pt_fu_1134_in_real_1_address1),
    .in_real_1_ce1(grp_fft_16pt_fu_1134_in_real_1_ce1),
    .in_real_1_q1(e_in_real_V_12_q1),
    .in_real_2_address0(grp_fft_16pt_fu_1134_in_real_2_address0),
    .in_real_2_ce0(grp_fft_16pt_fu_1134_in_real_2_ce0),
    .in_real_2_q0(e_in_real_V_13_q0),
    .in_real_2_address1(grp_fft_16pt_fu_1134_in_real_2_address1),
    .in_real_2_ce1(grp_fft_16pt_fu_1134_in_real_2_ce1),
    .in_real_2_q1(e_in_real_V_13_q1),
    .in_real_3_address0(grp_fft_16pt_fu_1134_in_real_3_address0),
    .in_real_3_ce0(grp_fft_16pt_fu_1134_in_real_3_ce0),
    .in_real_3_q0(e_in_real_V_14_q0),
    .in_real_3_address1(grp_fft_16pt_fu_1134_in_real_3_address1),
    .in_real_3_ce1(grp_fft_16pt_fu_1134_in_real_3_ce1),
    .in_real_3_q1(e_in_real_V_14_q1),
    .in_imag_0_address0(grp_fft_16pt_fu_1134_in_imag_0_address0),
    .in_imag_0_ce0(grp_fft_16pt_fu_1134_in_imag_0_ce0),
    .in_imag_0_q0(e_in_imag_V_11_q0),
    .in_imag_0_address1(grp_fft_16pt_fu_1134_in_imag_0_address1),
    .in_imag_0_ce1(grp_fft_16pt_fu_1134_in_imag_0_ce1),
    .in_imag_0_q1(e_in_imag_V_11_q1),
    .in_imag_1_address0(grp_fft_16pt_fu_1134_in_imag_1_address0),
    .in_imag_1_ce0(grp_fft_16pt_fu_1134_in_imag_1_ce0),
    .in_imag_1_q0(e_in_imag_V_12_q0),
    .in_imag_1_address1(grp_fft_16pt_fu_1134_in_imag_1_address1),
    .in_imag_1_ce1(grp_fft_16pt_fu_1134_in_imag_1_ce1),
    .in_imag_1_q1(e_in_imag_V_12_q1),
    .in_imag_2_address0(grp_fft_16pt_fu_1134_in_imag_2_address0),
    .in_imag_2_ce0(grp_fft_16pt_fu_1134_in_imag_2_ce0),
    .in_imag_2_q0(e_in_imag_V_13_q0),
    .in_imag_2_address1(grp_fft_16pt_fu_1134_in_imag_2_address1),
    .in_imag_2_ce1(grp_fft_16pt_fu_1134_in_imag_2_ce1),
    .in_imag_2_q1(e_in_imag_V_13_q1),
    .in_imag_3_address0(grp_fft_16pt_fu_1134_in_imag_3_address0),
    .in_imag_3_ce0(grp_fft_16pt_fu_1134_in_imag_3_ce0),
    .in_imag_3_q0(e_in_imag_V_14_q0),
    .in_imag_3_address1(grp_fft_16pt_fu_1134_in_imag_3_address1),
    .in_imag_3_ce1(grp_fft_16pt_fu_1134_in_imag_3_ce1),
    .in_imag_3_q1(e_in_imag_V_14_q1),
    .out_real_0_address0(grp_fft_16pt_fu_1134_out_real_0_address0),
    .out_real_0_ce0(grp_fft_16pt_fu_1134_out_real_0_ce0),
    .out_real_0_we0(grp_fft_16pt_fu_1134_out_real_0_we0),
    .out_real_0_d0(grp_fft_16pt_fu_1134_out_real_0_d0),
    .out_real_1_address0(grp_fft_16pt_fu_1134_out_real_1_address0),
    .out_real_1_ce0(grp_fft_16pt_fu_1134_out_real_1_ce0),
    .out_real_1_we0(grp_fft_16pt_fu_1134_out_real_1_we0),
    .out_real_1_d0(grp_fft_16pt_fu_1134_out_real_1_d0),
    .out_real_2_address0(grp_fft_16pt_fu_1134_out_real_2_address0),
    .out_real_2_ce0(grp_fft_16pt_fu_1134_out_real_2_ce0),
    .out_real_2_we0(grp_fft_16pt_fu_1134_out_real_2_we0),
    .out_real_2_d0(grp_fft_16pt_fu_1134_out_real_2_d0),
    .out_real_3_address0(grp_fft_16pt_fu_1134_out_real_3_address0),
    .out_real_3_ce0(grp_fft_16pt_fu_1134_out_real_3_ce0),
    .out_real_3_we0(grp_fft_16pt_fu_1134_out_real_3_we0),
    .out_real_3_d0(grp_fft_16pt_fu_1134_out_real_3_d0),
    .out_imag_0_address0(grp_fft_16pt_fu_1134_out_imag_0_address0),
    .out_imag_0_ce0(grp_fft_16pt_fu_1134_out_imag_0_ce0),
    .out_imag_0_we0(grp_fft_16pt_fu_1134_out_imag_0_we0),
    .out_imag_0_d0(grp_fft_16pt_fu_1134_out_imag_0_d0),
    .out_imag_1_address0(grp_fft_16pt_fu_1134_out_imag_1_address0),
    .out_imag_1_ce0(grp_fft_16pt_fu_1134_out_imag_1_ce0),
    .out_imag_1_we0(grp_fft_16pt_fu_1134_out_imag_1_we0),
    .out_imag_1_d0(grp_fft_16pt_fu_1134_out_imag_1_d0),
    .out_imag_2_address0(grp_fft_16pt_fu_1134_out_imag_2_address0),
    .out_imag_2_ce0(grp_fft_16pt_fu_1134_out_imag_2_ce0),
    .out_imag_2_we0(grp_fft_16pt_fu_1134_out_imag_2_we0),
    .out_imag_2_d0(grp_fft_16pt_fu_1134_out_imag_2_d0),
    .out_imag_3_address0(grp_fft_16pt_fu_1134_out_imag_3_address0),
    .out_imag_3_ce0(grp_fft_16pt_fu_1134_out_imag_3_ce0),
    .out_imag_3_we0(grp_fft_16pt_fu_1134_out_imag_3_we0),
    .out_imag_3_d0(grp_fft_16pt_fu_1134_out_imag_3_d0)
);

sr_fft_fft_32pt_Pipeline_VITIS_LOOP_221_2 grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start),
    .ap_done(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_done),
    .ap_idle(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_idle),
    .ap_ready(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_ready),
    .o2_in_imag_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_address0),
    .o2_in_imag_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_ce0),
    .o2_in_imag_V_4_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_we0),
    .o2_in_imag_V_4_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_d0),
    .o2_in_imag_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_address0),
    .o2_in_imag_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_ce0),
    .o2_in_imag_V_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_we0),
    .o2_in_imag_V_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_d0),
    .o2_in_real_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_address0),
    .o2_in_real_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_ce0),
    .o2_in_real_V_4_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_we0),
    .o2_in_real_V_4_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_d0),
    .o2_in_real_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_address0),
    .o2_in_real_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_ce0),
    .o2_in_real_V_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_we0),
    .o2_in_real_V_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_d0),
    .o1_in_imag_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_address0),
    .o1_in_imag_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_ce0),
    .o1_in_imag_V_4_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_we0),
    .o1_in_imag_V_4_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_d0),
    .o1_in_imag_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_address0),
    .o1_in_imag_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_ce0),
    .o1_in_imag_V_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_we0),
    .o1_in_imag_V_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_d0),
    .o1_in_real_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_address0),
    .o1_in_real_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_ce0),
    .o1_in_real_V_4_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_we0),
    .o1_in_real_V_4_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_d0),
    .o1_in_real_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_address0),
    .o1_in_real_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_ce0),
    .o1_in_real_V_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_we0),
    .o1_in_real_V_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_d0),
    .in_real_0_load(in_real_0_load_reg_1818),
    .in_real_1_load(in_real_1_load_reg_1823),
    .in_real_2_load(in_real_2_load_reg_1828),
    .in_real_3_load(in_real_3_load_reg_1833),
    .in_real_4_load(in_real_4_load_reg_1838),
    .in_real_5_load(in_real_5_load_reg_1843),
    .in_real_6_load(in_real_6_load_reg_1848),
    .in_real_7_load(in_real_7_load_reg_1853),
    .in_imag_0_load(in_imag_0_load_reg_1858),
    .in_imag_1_load(in_imag_1_load_reg_1863),
    .in_imag_2_load(in_imag_2_load_reg_1868),
    .in_imag_3_load(in_imag_3_load_reg_1873),
    .in_imag_4_load(in_imag_4_load_reg_1878),
    .in_imag_5_load(in_imag_5_load_reg_1883),
    .in_imag_6_load(in_imag_6_load_reg_1888),
    .in_imag_7_load(in_imag_7_load_reg_1893),
    .in_real_0_load_6(in_real_0_load_5_reg_1898),
    .in_real_1_load_6(in_real_1_load_5_reg_1903),
    .in_real_2_load_6(in_real_2_load_5_reg_1908),
    .in_real_3_load_6(in_real_3_load_5_reg_1913),
    .in_real_4_load_6(in_real_4_load_5_reg_1918),
    .in_real_5_load_6(in_real_5_load_5_reg_1923),
    .in_real_6_load_6(in_real_6_load_5_reg_1928),
    .in_real_7_load_6(in_real_7_load_5_reg_1933),
    .in_imag_0_load_6(in_imag_0_load_5_reg_1938),
    .in_imag_1_load_6(in_imag_1_load_5_reg_1943),
    .in_imag_2_load_6(in_imag_2_load_5_reg_1948),
    .in_imag_3_load_6(in_imag_3_load_5_reg_1953),
    .in_imag_4_load_6(in_imag_4_load_5_reg_1958),
    .in_imag_5_load_6(in_imag_5_load_5_reg_1963),
    .in_imag_6_load_6(in_imag_6_load_5_reg_1968),
    .in_imag_7_load_6(in_imag_7_load_5_reg_1973)
);

sr_fft_fft_32pt_Pipeline_VITIS_LOOP_120_1 grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start),
    .ap_done(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_done),
    .ap_idle(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_idle),
    .ap_ready(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_ready),
    .e_in_imag_V_10_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_address0),
    .e_in_imag_V_10_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_ce0),
    .e_in_imag_V_10_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_we0),
    .e_in_imag_V_10_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_d0),
    .e_in_imag_V_9_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_address0),
    .e_in_imag_V_9_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_ce0),
    .e_in_imag_V_9_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_we0),
    .e_in_imag_V_9_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_d0),
    .e_in_real_V_10_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_address0),
    .e_in_real_V_10_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_ce0),
    .e_in_real_V_10_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_we0),
    .e_in_real_V_10_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_d0),
    .e_in_real_V_9_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_address0),
    .e_in_real_V_9_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_ce0),
    .e_in_real_V_9_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_we0),
    .e_in_real_V_9_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_d0),
    .o1_in_real_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_address0),
    .o1_in_real_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_ce0),
    .o1_in_real_V_q0(o1_in_real_V_q0),
    .o1_in_real_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_4_address0),
    .o1_in_real_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_4_ce0),
    .o1_in_real_V_4_q0(o1_in_real_V_4_q0),
    .o1_in_imag_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_address0),
    .o1_in_imag_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_ce0),
    .o1_in_imag_V_q0(o1_in_imag_V_q0),
    .o1_in_imag_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_4_address0),
    .o1_in_imag_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_4_ce0),
    .o1_in_imag_V_4_q0(o1_in_imag_V_4_q0)
);

sr_fft_fft_32pt_Pipeline_VITIS_LOOP_120_173 grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start),
    .ap_done(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_done),
    .ap_idle(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_idle),
    .ap_ready(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_ready),
    .e_in_imag_V_8_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_address0),
    .e_in_imag_V_8_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_ce0),
    .e_in_imag_V_8_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_we0),
    .e_in_imag_V_8_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_d0),
    .e_in_imag_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_address0),
    .e_in_imag_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_ce0),
    .e_in_imag_V_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_we0),
    .e_in_imag_V_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_d0),
    .e_in_real_V_8_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_address0),
    .e_in_real_V_8_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_ce0),
    .e_in_real_V_8_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_we0),
    .e_in_real_V_8_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_d0),
    .e_in_real_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_address0),
    .e_in_real_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_ce0),
    .e_in_real_V_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_we0),
    .e_in_real_V_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_d0),
    .o2_in_real_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_address0),
    .o2_in_real_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_ce0),
    .o2_in_real_V_q0(o2_in_real_V_q0),
    .o2_in_real_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_4_address0),
    .o2_in_real_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_4_ce0),
    .o2_in_real_V_4_q0(o2_in_real_V_4_q0),
    .o2_in_imag_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_address0),
    .o2_in_imag_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_ce0),
    .o2_in_imag_V_q0(o2_in_imag_V_q0),
    .o2_in_imag_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_4_address0),
    .o2_in_imag_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_4_ce0),
    .o2_in_imag_V_4_q0(o2_in_imag_V_4_q0)
);

sr_fft_fft_32pt_Pipeline_VITIS_LOOP_131_2 grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start),
    .ap_done(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done),
    .ap_idle(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_idle),
    .ap_ready(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_ready),
    .o1_out_imag_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_address0),
    .o1_out_imag_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_ce0),
    .o1_out_imag_V_4_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_we0),
    .o1_out_imag_V_4_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_d0),
    .o1_out_imag_V_4_address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_address1),
    .o1_out_imag_V_4_ce1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_ce1),
    .o1_out_imag_V_4_we1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_we1),
    .o1_out_imag_V_4_d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_d1),
    .o1_out_imag_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_address0),
    .o1_out_imag_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_ce0),
    .o1_out_imag_V_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_we0),
    .o1_out_imag_V_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_d0),
    .o1_out_imag_V_address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_address1),
    .o1_out_imag_V_ce1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_ce1),
    .o1_out_imag_V_we1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_we1),
    .o1_out_imag_V_d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_d1),
    .o1_out_real_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_address0),
    .o1_out_real_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_ce0),
    .o1_out_real_V_4_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_we0),
    .o1_out_real_V_4_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_d0),
    .o1_out_real_V_4_address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_address1),
    .o1_out_real_V_4_ce1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_ce1),
    .o1_out_real_V_4_we1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_we1),
    .o1_out_real_V_4_d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_d1),
    .o1_out_real_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_address0),
    .o1_out_real_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_ce0),
    .o1_out_real_V_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_we0),
    .o1_out_real_V_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_d0),
    .o1_out_real_V_address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_address1),
    .o1_out_real_V_ce1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_ce1),
    .o1_out_real_V_we1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_we1),
    .o1_out_real_V_d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_d1),
    .r_real_V_63(r_real_V_59_reg_2146),
    .r_real_V_64(r_real_V_60_reg_2156),
    .r_imag_V_73(r_imag_V_69_reg_2151),
    .r_imag_V_74(r_imag_V_70_reg_2161),
    .r_real_V_65(r_real_V_61_reg_2166),
    .r_real_V_66(r_real_V_62_reg_2176),
    .r_imag_V_75(r_imag_V_71_reg_2171),
    .r_imag_V_76(r_imag_V_72_reg_2181),
    .r_real_V(r_real_V_reg_2106),
    .r_real_V_16(r_real_V_32_reg_2116),
    .r_imag_V(r_imag_V_reg_2111),
    .r_imag_V_20(r_imag_V_45_reg_2121),
    .r_real_V_17(r_real_V_33_reg_2126),
    .r_real_V_18(r_real_V_34_reg_2136),
    .r_imag_V_21(r_imag_V_46_reg_2131),
    .r_imag_V_22(r_imag_V_47_reg_2141),
    .grp_fu_2394_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_din0),
    .grp_fu_2394_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_din1),
    .grp_fu_2394_p_dout0(grp_fu_2394_p2),
    .grp_fu_2394_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_ce),
    .grp_fu_2398_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_din0),
    .grp_fu_2398_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_din1),
    .grp_fu_2398_p_dout0(grp_fu_2398_p2),
    .grp_fu_2398_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_ce),
    .grp_fu_2402_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_din0),
    .grp_fu_2402_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_din1),
    .grp_fu_2402_p_dout0(grp_fu_2402_p2),
    .grp_fu_2402_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_ce),
    .grp_fu_2406_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_din0),
    .grp_fu_2406_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_din1),
    .grp_fu_2406_p_dout0(grp_fu_2406_p2),
    .grp_fu_2406_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_ce),
    .grp_fu_2410_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_din0),
    .grp_fu_2410_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_din1),
    .grp_fu_2410_p_dout0(grp_fu_2410_p2),
    .grp_fu_2410_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_ce),
    .grp_fu_2414_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_din0),
    .grp_fu_2414_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_din1),
    .grp_fu_2414_p_dout0(grp_fu_2414_p2),
    .grp_fu_2414_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_ce),
    .grp_fu_2418_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_din0),
    .grp_fu_2418_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_din1),
    .grp_fu_2418_p_dout0(grp_fu_2418_p2),
    .grp_fu_2418_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_ce),
    .grp_fu_2422_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_din0),
    .grp_fu_2422_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_din1),
    .grp_fu_2422_p_dout0(grp_fu_2422_p2),
    .grp_fu_2422_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_ce)
);

sr_fft_fft_32pt_Pipeline_VITIS_LOOP_131_274 grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start),
    .ap_done(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_done),
    .ap_idle(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_idle),
    .ap_ready(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_ready),
    .o2_out_imag_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_address0),
    .o2_out_imag_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_ce0),
    .o2_out_imag_V_4_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_we0),
    .o2_out_imag_V_4_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_d0),
    .o2_out_imag_V_4_address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_address1),
    .o2_out_imag_V_4_ce1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_ce1),
    .o2_out_imag_V_4_we1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_we1),
    .o2_out_imag_V_4_d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_d1),
    .o2_out_imag_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_address0),
    .o2_out_imag_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_ce0),
    .o2_out_imag_V_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_we0),
    .o2_out_imag_V_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_d0),
    .o2_out_imag_V_address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_address1),
    .o2_out_imag_V_ce1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_ce1),
    .o2_out_imag_V_we1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_we1),
    .o2_out_imag_V_d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_d1),
    .o2_out_real_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_address0),
    .o2_out_real_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_ce0),
    .o2_out_real_V_4_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_we0),
    .o2_out_real_V_4_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_d0),
    .o2_out_real_V_4_address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_address1),
    .o2_out_real_V_4_ce1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_ce1),
    .o2_out_real_V_4_we1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_we1),
    .o2_out_real_V_4_d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_d1),
    .o2_out_real_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_address0),
    .o2_out_real_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_ce0),
    .o2_out_real_V_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_we0),
    .o2_out_real_V_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_d0),
    .o2_out_real_V_address1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_address1),
    .o2_out_real_V_ce1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_ce1),
    .o2_out_real_V_we1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_we1),
    .o2_out_real_V_d1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_d1),
    .r_real_V_71(r_real_V_67_reg_2354),
    .r_real_V_72(r_real_V_68_reg_2364),
    .r_imag_V_81(r_imag_V_77_reg_2359),
    .r_imag_V_82(r_imag_V_78_reg_2369),
    .r_real_V_73(r_real_V_69_reg_2374),
    .r_real_V_74(r_real_V_70_reg_2384),
    .r_imag_V_83(r_imag_V_79_reg_2379),
    .r_imag_V_84(r_imag_V_80_reg_2389),
    .r_real_V_35(r_real_V_47_reg_2314),
    .r_real_V_36(r_real_V_48_reg_2324),
    .r_imag_V_40(r_imag_V_56_reg_2319),
    .r_imag_V_42(r_imag_V_58_reg_2329),
    .r_real_V_37(r_real_V_49_reg_2334),
    .r_real_V_38(r_real_V_50_reg_2344),
    .r_imag_V_43(r_imag_V_59_reg_2339),
    .r_imag_V_44(r_imag_V_60_reg_2349),
    .grp_fu_2394_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_din0),
    .grp_fu_2394_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_din1),
    .grp_fu_2394_p_dout0(grp_fu_2394_p2),
    .grp_fu_2394_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_ce),
    .grp_fu_2398_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_din0),
    .grp_fu_2398_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_din1),
    .grp_fu_2398_p_dout0(grp_fu_2398_p2),
    .grp_fu_2398_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_ce),
    .grp_fu_2402_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_din0),
    .grp_fu_2402_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_din1),
    .grp_fu_2402_p_dout0(grp_fu_2402_p2),
    .grp_fu_2402_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_ce),
    .grp_fu_2406_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_din0),
    .grp_fu_2406_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_din1),
    .grp_fu_2406_p_dout0(grp_fu_2406_p2),
    .grp_fu_2406_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_ce),
    .grp_fu_2410_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_din0),
    .grp_fu_2410_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_din1),
    .grp_fu_2410_p_dout0(grp_fu_2410_p2),
    .grp_fu_2410_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_ce),
    .grp_fu_2414_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_din0),
    .grp_fu_2414_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_din1),
    .grp_fu_2414_p_dout0(grp_fu_2414_p2),
    .grp_fu_2414_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_ce),
    .grp_fu_2418_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_din0),
    .grp_fu_2418_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_din1),
    .grp_fu_2418_p_dout0(grp_fu_2418_p2),
    .grp_fu_2418_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_ce),
    .grp_fu_2422_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_din0),
    .grp_fu_2422_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_din1),
    .grp_fu_2422_p_dout0(grp_fu_2422_p2),
    .grp_fu_2422_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_ce)
);

sr_fft_fft_32pt_Pipeline_VITIS_LOOP_231_3 grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start),
    .ap_done(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done),
    .ap_idle(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_idle),
    .ap_ready(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_ready),
    .e_out_real_V_9_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_9_address0),
    .e_out_real_V_9_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_9_ce0),
    .e_out_real_V_9_q0(e_out_real_V_9_q0),
    .e_out_real_V_10_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_10_address0),
    .e_out_real_V_10_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_10_ce0),
    .e_out_real_V_10_q0(e_out_real_V_10_q0),
    .e_out_imag_V_9_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_9_address0),
    .e_out_imag_V_9_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_9_ce0),
    .e_out_imag_V_9_q0(e_out_imag_V_9_q0),
    .e_out_imag_V_10_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_10_address0),
    .e_out_imag_V_10_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_10_ce0),
    .e_out_imag_V_10_q0(e_out_imag_V_10_q0),
    .out_real_2_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_address0),
    .out_real_2_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_ce0),
    .out_real_2_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_we0),
    .out_real_2_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_d0),
    .out_real_3_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_address0),
    .out_real_3_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_ce0),
    .out_real_3_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_we0),
    .out_real_3_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_d0),
    .out_imag_2_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_address0),
    .out_imag_2_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_ce0),
    .out_imag_2_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_we0),
    .out_imag_2_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_d0),
    .out_imag_3_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_address0),
    .out_imag_3_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_ce0),
    .out_imag_3_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_we0),
    .out_imag_3_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_d0),
    .out_real_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_address0),
    .out_real_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_ce0),
    .out_real_4_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_we0),
    .out_real_4_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_d0),
    .out_imag_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_address0),
    .out_imag_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_ce0),
    .out_imag_4_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_we0),
    .out_imag_4_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_d0),
    .out_imag_5_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_address0),
    .out_imag_5_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_ce0),
    .out_imag_5_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_we0),
    .out_imag_5_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_d0),
    .out_real_6_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_address0),
    .out_real_6_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_ce0),
    .out_real_6_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_we0),
    .out_real_6_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_d0),
    .out_imag_6_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_address0),
    .out_imag_6_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_ce0),
    .out_imag_6_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_we0),
    .out_imag_6_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_d0),
    .out_imag_7_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_address0),
    .out_imag_7_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_ce0),
    .out_imag_7_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_we0),
    .out_imag_7_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_d0),
    .out_imag_1_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_address0),
    .out_imag_1_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_ce0),
    .out_imag_1_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_we0),
    .out_imag_1_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_d0),
    .out_imag_0_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_address0),
    .out_imag_0_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_ce0),
    .out_imag_0_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_we0),
    .out_imag_0_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_d0),
    .out_real_7_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_address0),
    .out_real_7_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_ce0),
    .out_real_7_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_we0),
    .out_real_7_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_d0),
    .out_real_5_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_address0),
    .out_real_5_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_ce0),
    .out_real_5_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_we0),
    .out_real_5_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_d0),
    .out_real_1_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_address0),
    .out_real_1_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_ce0),
    .out_real_1_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_we0),
    .out_real_1_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_d0),
    .out_real_0_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_address0),
    .out_real_0_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_ce0),
    .out_real_0_we0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_we0),
    .out_real_0_d0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_d0),
    .o1_out_real_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_address0),
    .o1_out_real_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_ce0),
    .o1_out_real_V_q0(o1_out_real_V_q0),
    .o1_out_real_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_4_address0),
    .o1_out_real_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_4_ce0),
    .o1_out_real_V_4_q0(o1_out_real_V_1_q0),
    .o1_out_imag_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_address0),
    .o1_out_imag_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_ce0),
    .o1_out_imag_V_q0(o1_out_imag_V_q0),
    .o1_out_imag_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_4_address0),
    .o1_out_imag_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_4_ce0),
    .o1_out_imag_V_4_q0(o1_out_imag_V_1_q0),
    .o2_out_real_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_address0),
    .o2_out_real_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_ce0),
    .o2_out_real_V_q0(o2_out_real_V_q0),
    .o2_out_real_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_4_address0),
    .o2_out_real_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_4_ce0),
    .o2_out_real_V_4_q0(o2_out_real_V_1_q0),
    .o2_out_imag_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_address0),
    .o2_out_imag_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_ce0),
    .o2_out_imag_V_q0(o2_out_imag_V_q0),
    .o2_out_imag_V_4_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_4_address0),
    .o2_out_imag_V_4_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_4_ce0),
    .o2_out_imag_V_4_q0(o2_out_imag_V_1_q0),
    .e_out_real_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_address0),
    .e_out_real_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_ce0),
    .e_out_real_V_q0(e_out_real_V_q0),
    .e_out_real_V_8_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_8_address0),
    .e_out_real_V_8_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_8_ce0),
    .e_out_real_V_8_q0(e_out_real_V_8_q0),
    .e_out_imag_V_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_address0),
    .e_out_imag_V_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_ce0),
    .e_out_imag_V_q0(e_out_imag_V_q0),
    .e_out_imag_V_8_address0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_8_address0),
    .e_out_imag_V_8_ce0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_8_ce0),
    .e_out_imag_V_8_q0(e_out_imag_V_8_q0),
    .grp_fu_2426_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_din0),
    .grp_fu_2426_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_din1),
    .grp_fu_2426_p_dout0(grp_fu_616_p_dout0),
    .grp_fu_2426_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_ce),
    .grp_fu_2430_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_din0),
    .grp_fu_2430_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_din1),
    .grp_fu_2430_p_dout0(grp_fu_620_p_dout0),
    .grp_fu_2430_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_ce),
    .grp_fu_2434_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_din0),
    .grp_fu_2434_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_din1),
    .grp_fu_2434_p_dout0(grp_fu_624_p_dout0),
    .grp_fu_2434_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_ce),
    .grp_fu_2438_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_din0),
    .grp_fu_2438_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_din1),
    .grp_fu_2438_p_dout0(grp_fu_628_p_dout0),
    .grp_fu_2438_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_ce),
    .grp_fu_2442_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_din0),
    .grp_fu_2442_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_din1),
    .grp_fu_2442_p_dout0(grp_fu_632_p_dout0),
    .grp_fu_2442_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_ce),
    .grp_fu_2446_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_din0),
    .grp_fu_2446_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_din1),
    .grp_fu_2446_p_dout0(grp_fu_636_p_dout0),
    .grp_fu_2446_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_ce),
    .grp_fu_2450_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_din0),
    .grp_fu_2450_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_din1),
    .grp_fu_2450_p_dout0(grp_fu_640_p_dout0),
    .grp_fu_2450_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_ce),
    .grp_fu_2454_p_din0(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_din0),
    .grp_fu_2454_p_din1(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_din1),
    .grp_fu_2454_p_dout0(grp_fu_644_p_dout0),
    .grp_fu_2454_p_ce(grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_ce)
);

sr_fft_mul_18s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_18s_32s_48_2_1_U419(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2394_p0),
    .din1(grp_fu_2394_p1),
    .ce(grp_fu_2394_ce),
    .dout(grp_fu_2394_p2)
);

sr_fft_mul_18s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_18s_32s_48_2_1_U420(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2398_p0),
    .din1(grp_fu_2398_p1),
    .ce(grp_fu_2398_ce),
    .dout(grp_fu_2398_p2)
);

sr_fft_mul_18s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_18s_32s_48_2_1_U421(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2402_p0),
    .din1(grp_fu_2402_p1),
    .ce(grp_fu_2402_ce),
    .dout(grp_fu_2402_p2)
);

sr_fft_mul_18s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_18s_32s_48_2_1_U422(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2406_p0),
    .din1(grp_fu_2406_p1),
    .ce(grp_fu_2406_ce),
    .dout(grp_fu_2406_p2)
);

sr_fft_mul_18s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_18s_32s_48_2_1_U423(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2410_p0),
    .din1(grp_fu_2410_p1),
    .ce(grp_fu_2410_ce),
    .dout(grp_fu_2410_p2)
);

sr_fft_mul_18s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_18s_32s_48_2_1_U424(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2414_p0),
    .din1(grp_fu_2414_p1),
    .ce(grp_fu_2414_ce),
    .dout(grp_fu_2414_p2)
);

sr_fft_mul_18s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_18s_32s_48_2_1_U425(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2418_p0),
    .din1(grp_fu_2418_p1),
    .ce(grp_fu_2418_ce),
    .dout(grp_fu_2418_p2)
);

sr_fft_mul_18s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_18s_32s_48_2_1_U426(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2422_p0),
    .din1(grp_fu_2422_p1),
    .ce(grp_fu_2422_ce),
    .dout(grp_fu_2422_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_16pt_fu_1134_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_fft_16pt_fu_1134_ap_start_reg <= 1'b1;
        end else if ((grp_fft_16pt_fu_1134_ap_ready == 1'b1)) begin
            grp_fft_16pt_fu_1134_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start_reg <= 1'b1;
        end else if ((grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_ready == 1'b1)) begin
            grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start_reg <= 1'b1;
        end else if ((grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_ready == 1'b1)) begin
            grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start_reg <= 1'b1;
        end else if ((grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_ready == 1'b1)) begin
            grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start_reg <= 1'b1;
        end else if ((grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_ready == 1'b1)) begin
            grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start_reg <= 1'b1;
        end else if ((grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_ready == 1'b1)) begin
            grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start_reg <= 1'b1;
        end else if ((grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_ready == 1'b1)) begin
            grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start_reg <= 1'b1;
        end else if ((grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_ready == 1'b1)) begin
            grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        a_imag_V_13_reg_2048 <= e_in_imag_V_10_q1;
        a_imag_V_reg_2024 <= e_in_imag_V_9_q1;
        a_real_V_20_reg_2042 <= e_in_real_V_10_q1;
        a_real_V_reg_2018 <= e_in_real_V_9_q1;
        b_imag_V_19_reg_2060 <= e_in_imag_V_10_q0;
        b_imag_V_reg_2036 <= e_in_imag_V_9_q0;
        b_real_V_11_reg_2054 <= e_in_real_V_10_q0;
        b_real_V_reg_2030 <= e_in_real_V_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        a_imag_V_23_reg_2232 <= e_in_imag_V_q1;
        a_imag_V_24_reg_2256 <= e_in_imag_V_8_q1;
        a_real_V_28_reg_2226 <= e_in_real_V_q1;
        a_real_V_29_reg_2250 <= e_in_real_V_8_q1;
        b_imag_V_26_reg_2244 <= e_in_imag_V_q0;
        b_imag_V_27_reg_2268 <= e_in_imag_V_8_q0;
        b_real_V_19_reg_2238 <= e_in_real_V_q0;
        b_real_V_20_reg_2262 <= e_in_real_V_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_imag_0_load_5_reg_1938 <= in_imag_0_q0;
        in_imag_0_load_reg_1858 <= in_imag_0_q1;
        in_imag_1_load_5_reg_1943 <= in_imag_1_q0;
        in_imag_1_load_reg_1863 <= in_imag_1_q1;
        in_imag_2_load_5_reg_1948 <= in_imag_2_q0;
        in_imag_2_load_reg_1868 <= in_imag_2_q1;
        in_imag_3_load_5_reg_1953 <= in_imag_3_q0;
        in_imag_3_load_reg_1873 <= in_imag_3_q1;
        in_imag_4_load_5_reg_1958 <= in_imag_4_q0;
        in_imag_4_load_reg_1878 <= in_imag_4_q1;
        in_imag_5_load_5_reg_1963 <= in_imag_5_q0;
        in_imag_5_load_reg_1883 <= in_imag_5_q1;
        in_imag_6_load_5_reg_1968 <= in_imag_6_q0;
        in_imag_6_load_reg_1888 <= in_imag_6_q1;
        in_imag_7_load_5_reg_1973 <= in_imag_7_q0;
        in_imag_7_load_reg_1893 <= in_imag_7_q1;
        in_real_0_load_5_reg_1898 <= in_real_0_q0;
        in_real_0_load_reg_1818 <= in_real_0_q1;
        in_real_1_load_5_reg_1903 <= in_real_1_q0;
        in_real_1_load_reg_1823 <= in_real_1_q1;
        in_real_2_load_5_reg_1908 <= in_real_2_q0;
        in_real_2_load_reg_1828 <= in_real_2_q1;
        in_real_3_load_5_reg_1913 <= in_real_3_q0;
        in_real_3_load_reg_1833 <= in_real_3_q1;
        in_real_4_load_5_reg_1918 <= in_real_4_q0;
        in_real_4_load_reg_1838 <= in_real_4_q1;
        in_real_5_load_5_reg_1923 <= in_real_5_q0;
        in_real_5_load_reg_1843 <= in_real_5_q1;
        in_real_6_load_5_reg_1928 <= in_real_6_q0;
        in_real_6_load_reg_1848 <= in_real_6_q1;
        in_real_7_load_5_reg_1933 <= in_real_7_q0;
        in_real_7_load_reg_1853 <= in_real_7_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        r_imag_V_45_reg_2121 <= r_imag_V_45_fu_1423_p2;
        r_imag_V_46_reg_2131 <= r_imag_V_46_fu_1437_p2;
        r_imag_V_47_reg_2141 <= r_imag_V_47_fu_1451_p2;
        r_imag_V_69_reg_2151 <= r_imag_V_69_fu_1465_p2;
        r_imag_V_70_reg_2161 <= r_imag_V_70_fu_1479_p2;
        r_imag_V_71_reg_2171 <= r_imag_V_71_fu_1493_p2;
        r_imag_V_72_reg_2181 <= r_imag_V_72_fu_1507_p2;
        r_imag_V_reg_2111 <= r_imag_V_fu_1409_p2;
        r_real_V_32_reg_2116 <= r_real_V_32_fu_1416_p2;
        r_real_V_33_reg_2126 <= r_real_V_33_fu_1430_p2;
        r_real_V_34_reg_2136 <= r_real_V_34_fu_1444_p2;
        r_real_V_59_reg_2146 <= r_real_V_59_fu_1458_p2;
        r_real_V_60_reg_2156 <= r_real_V_60_fu_1472_p2;
        r_real_V_61_reg_2166 <= r_real_V_61_fu_1486_p2;
        r_real_V_62_reg_2176 <= r_real_V_62_fu_1500_p2;
        r_real_V_reg_2106 <= r_real_V_fu_1402_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        r_imag_V_56_reg_2319 <= r_imag_V_56_fu_1553_p2;
        r_imag_V_58_reg_2329 <= r_imag_V_58_fu_1567_p2;
        r_imag_V_59_reg_2339 <= r_imag_V_59_fu_1581_p2;
        r_imag_V_60_reg_2349 <= r_imag_V_60_fu_1595_p2;
        r_imag_V_77_reg_2359 <= r_imag_V_77_fu_1609_p2;
        r_imag_V_78_reg_2369 <= r_imag_V_78_fu_1623_p2;
        r_imag_V_79_reg_2379 <= r_imag_V_79_fu_1637_p2;
        r_imag_V_80_reg_2389 <= r_imag_V_80_fu_1651_p2;
        r_real_V_47_reg_2314 <= r_real_V_47_fu_1546_p2;
        r_real_V_48_reg_2324 <= r_real_V_48_fu_1560_p2;
        r_real_V_49_reg_2334 <= r_real_V_49_fu_1574_p2;
        r_real_V_50_reg_2344 <= r_real_V_50_fu_1588_p2;
        r_real_V_67_reg_2354 <= r_real_V_67_fu_1602_p2;
        r_real_V_68_reg_2364 <= r_real_V_68_fu_1616_p2;
        r_real_V_69_reg_2374 <= r_real_V_69_fu_1630_p2;
        r_real_V_70_reg_2384 <= r_real_V_70_fu_1644_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state7_on_subcall_done)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state15) & (grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & (grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_in_imag_V_10_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_imag_V_10_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_address0;
    end else begin
        e_in_imag_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_in_imag_V_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_imag_V_10_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_ce0;
    end else begin
        e_in_imag_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_in_imag_V_10_ce1 = 1'b1;
    end else begin
        e_in_imag_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_imag_V_10_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_10_we0;
    end else begin
        e_in_imag_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_imag_V_11_address0 = grp_fft_16pt_fu_1134_in_imag_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_11_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_address0;
    end else begin
        e_in_imag_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_imag_V_11_ce0 = grp_fft_16pt_fu_1134_in_imag_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_11_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_ce0;
    end else begin
        e_in_imag_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_imag_V_11_ce1 = grp_fft_16pt_fu_1134_in_imag_0_ce1;
    end else begin
        e_in_imag_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_11_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_11_we0;
    end else begin
        e_in_imag_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_imag_V_12_address0 = grp_fft_16pt_fu_1134_in_imag_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_12_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_address0;
    end else begin
        e_in_imag_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_imag_V_12_ce0 = grp_fft_16pt_fu_1134_in_imag_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_12_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_ce0;
    end else begin
        e_in_imag_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_imag_V_12_ce1 = grp_fft_16pt_fu_1134_in_imag_1_ce1;
    end else begin
        e_in_imag_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_12_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_12_we0;
    end else begin
        e_in_imag_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_imag_V_13_address0 = grp_fft_16pt_fu_1134_in_imag_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_13_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_address0;
    end else begin
        e_in_imag_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_imag_V_13_ce0 = grp_fft_16pt_fu_1134_in_imag_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_13_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_ce0;
    end else begin
        e_in_imag_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_imag_V_13_ce1 = grp_fft_16pt_fu_1134_in_imag_2_ce1;
    end else begin
        e_in_imag_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_13_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_13_we0;
    end else begin
        e_in_imag_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_imag_V_14_address0 = grp_fft_16pt_fu_1134_in_imag_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_14_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_address0;
    end else begin
        e_in_imag_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_imag_V_14_ce0 = grp_fft_16pt_fu_1134_in_imag_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_14_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_ce0;
    end else begin
        e_in_imag_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_imag_V_14_ce1 = grp_fft_16pt_fu_1134_in_imag_3_ce1;
    end else begin
        e_in_imag_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_imag_V_14_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_imag_V_14_we0;
    end else begin
        e_in_imag_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        e_in_imag_V_8_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_imag_V_8_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_address0;
    end else begin
        e_in_imag_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        e_in_imag_V_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_imag_V_8_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_ce0;
    end else begin
        e_in_imag_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        e_in_imag_V_8_ce1 = 1'b1;
    end else begin
        e_in_imag_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_imag_V_8_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_8_we0;
    end else begin
        e_in_imag_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_in_imag_V_9_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_imag_V_9_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_address0;
    end else begin
        e_in_imag_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_in_imag_V_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_imag_V_9_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_ce0;
    end else begin
        e_in_imag_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_in_imag_V_9_ce1 = 1'b1;
    end else begin
        e_in_imag_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_imag_V_9_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_imag_V_9_we0;
    end else begin
        e_in_imag_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        e_in_imag_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_imag_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_address0;
    end else begin
        e_in_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        e_in_imag_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_imag_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_ce0;
    end else begin
        e_in_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        e_in_imag_V_ce1 = 1'b1;
    end else begin
        e_in_imag_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_imag_V_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_imag_V_we0;
    end else begin
        e_in_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_in_real_V_10_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_real_V_10_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_address0;
    end else begin
        e_in_real_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_in_real_V_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_real_V_10_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_ce0;
    end else begin
        e_in_real_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_in_real_V_10_ce1 = 1'b1;
    end else begin
        e_in_real_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_real_V_10_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_10_we0;
    end else begin
        e_in_real_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_real_V_11_address0 = grp_fft_16pt_fu_1134_in_real_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_11_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_address0;
    end else begin
        e_in_real_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_real_V_11_ce0 = grp_fft_16pt_fu_1134_in_real_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_11_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_ce0;
    end else begin
        e_in_real_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_real_V_11_ce1 = grp_fft_16pt_fu_1134_in_real_0_ce1;
    end else begin
        e_in_real_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_11_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_11_we0;
    end else begin
        e_in_real_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_real_V_12_address0 = grp_fft_16pt_fu_1134_in_real_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_12_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_address0;
    end else begin
        e_in_real_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_real_V_12_ce0 = grp_fft_16pt_fu_1134_in_real_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_12_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_ce0;
    end else begin
        e_in_real_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_real_V_12_ce1 = grp_fft_16pt_fu_1134_in_real_1_ce1;
    end else begin
        e_in_real_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_12_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_12_we0;
    end else begin
        e_in_real_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_real_V_13_address0 = grp_fft_16pt_fu_1134_in_real_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_13_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_address0;
    end else begin
        e_in_real_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_real_V_13_ce0 = grp_fft_16pt_fu_1134_in_real_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_13_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_ce0;
    end else begin
        e_in_real_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_real_V_13_ce1 = grp_fft_16pt_fu_1134_in_real_2_ce1;
    end else begin
        e_in_real_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_13_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_13_we0;
    end else begin
        e_in_real_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_real_V_14_address0 = grp_fft_16pt_fu_1134_in_real_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_14_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_address0;
    end else begin
        e_in_real_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_real_V_14_ce0 = grp_fft_16pt_fu_1134_in_real_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_14_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_ce0;
    end else begin
        e_in_real_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_in_real_V_14_ce1 = grp_fft_16pt_fu_1134_in_real_3_ce1;
    end else begin
        e_in_real_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_in_real_V_14_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_e_in_real_V_14_we0;
    end else begin
        e_in_real_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        e_in_real_V_8_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_real_V_8_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_address0;
    end else begin
        e_in_real_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        e_in_real_V_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_real_V_8_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_ce0;
    end else begin
        e_in_real_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        e_in_real_V_8_ce1 = 1'b1;
    end else begin
        e_in_real_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_real_V_8_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_8_we0;
    end else begin
        e_in_real_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_in_real_V_9_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_real_V_9_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_address0;
    end else begin
        e_in_real_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_in_real_V_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_real_V_9_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_ce0;
    end else begin
        e_in_real_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        e_in_real_V_9_ce1 = 1'b1;
    end else begin
        e_in_real_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_real_V_9_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_e_in_real_V_9_we0;
    end else begin
        e_in_real_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        e_in_real_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_real_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_address0;
    end else begin
        e_in_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        e_in_real_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_real_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_ce0;
    end else begin
        e_in_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        e_in_real_V_ce1 = 1'b1;
    end else begin
        e_in_real_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        e_in_real_V_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_e_in_real_V_we0;
    end else begin
        e_in_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_imag_V_10_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_imag_V_10_address0 = grp_fft_16pt_fu_1134_out_imag_3_address0;
    end else begin
        e_out_imag_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_imag_V_10_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_imag_V_10_ce0 = grp_fft_16pt_fu_1134_out_imag_3_ce0;
    end else begin
        e_out_imag_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_imag_V_10_we0 = grp_fft_16pt_fu_1134_out_imag_3_we0;
    end else begin
        e_out_imag_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_imag_V_8_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_imag_V_8_address0 = grp_fft_16pt_fu_1134_out_imag_1_address0;
    end else begin
        e_out_imag_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_imag_V_8_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_imag_V_8_ce0 = grp_fft_16pt_fu_1134_out_imag_1_ce0;
    end else begin
        e_out_imag_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_imag_V_8_we0 = grp_fft_16pt_fu_1134_out_imag_1_we0;
    end else begin
        e_out_imag_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_imag_V_9_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_imag_V_9_address0 = grp_fft_16pt_fu_1134_out_imag_2_address0;
    end else begin
        e_out_imag_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_imag_V_9_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_imag_V_9_ce0 = grp_fft_16pt_fu_1134_out_imag_2_ce0;
    end else begin
        e_out_imag_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_imag_V_9_we0 = grp_fft_16pt_fu_1134_out_imag_2_we0;
    end else begin
        e_out_imag_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_imag_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_imag_V_address0 = grp_fft_16pt_fu_1134_out_imag_0_address0;
    end else begin
        e_out_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_imag_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_imag_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_imag_V_ce0 = grp_fft_16pt_fu_1134_out_imag_0_ce0;
    end else begin
        e_out_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_imag_V_we0 = grp_fft_16pt_fu_1134_out_imag_0_we0;
    end else begin
        e_out_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_real_V_10_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_real_V_10_address0 = grp_fft_16pt_fu_1134_out_real_3_address0;
    end else begin
        e_out_real_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_real_V_10_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_real_V_10_ce0 = grp_fft_16pt_fu_1134_out_real_3_ce0;
    end else begin
        e_out_real_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_real_V_10_we0 = grp_fft_16pt_fu_1134_out_real_3_we0;
    end else begin
        e_out_real_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_real_V_8_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_real_V_8_address0 = grp_fft_16pt_fu_1134_out_real_1_address0;
    end else begin
        e_out_real_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_real_V_8_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_real_V_8_ce0 = grp_fft_16pt_fu_1134_out_real_1_ce0;
    end else begin
        e_out_real_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_real_V_8_we0 = grp_fft_16pt_fu_1134_out_real_1_we0;
    end else begin
        e_out_real_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_real_V_9_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_real_V_9_address0 = grp_fft_16pt_fu_1134_out_real_2_address0;
    end else begin
        e_out_real_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_real_V_9_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_real_V_9_ce0 = grp_fft_16pt_fu_1134_out_real_2_ce0;
    end else begin
        e_out_real_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_real_V_9_we0 = grp_fft_16pt_fu_1134_out_real_2_we0;
    end else begin
        e_out_real_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_real_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_real_V_address0 = grp_fft_16pt_fu_1134_out_real_0_address0;
    end else begin
        e_out_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        e_out_real_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_e_out_real_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_real_V_ce0 = grp_fft_16pt_fu_1134_out_real_0_ce0;
    end else begin
        e_out_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        e_out_real_V_we0 = grp_fft_16pt_fu_1134_out_real_0_we0;
    end else begin
        e_out_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2394_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2394_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_ce;
    end else begin
        grp_fu_2394_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2394_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2394_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_din0;
    end else begin
        grp_fu_2394_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2394_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2394_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2394_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2394_p_din1;
    end else begin
        grp_fu_2394_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2398_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2398_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_ce;
    end else begin
        grp_fu_2398_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2398_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2398_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_din0;
    end else begin
        grp_fu_2398_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2398_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2398_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2398_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2398_p_din1;
    end else begin
        grp_fu_2398_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2402_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2402_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_ce;
    end else begin
        grp_fu_2402_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2402_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2402_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_din0;
    end else begin
        grp_fu_2402_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2402_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2402_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2402_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2402_p_din1;
    end else begin
        grp_fu_2402_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2406_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2406_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_ce;
    end else begin
        grp_fu_2406_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2406_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2406_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_din0;
    end else begin
        grp_fu_2406_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2406_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2406_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2406_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2406_p_din1;
    end else begin
        grp_fu_2406_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2410_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2410_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_ce;
    end else begin
        grp_fu_2410_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2410_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2410_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_din0;
    end else begin
        grp_fu_2410_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2410_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2410_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2410_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2410_p_din1;
    end else begin
        grp_fu_2410_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2414_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2414_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_ce;
    end else begin
        grp_fu_2414_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2414_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2414_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_din0;
    end else begin
        grp_fu_2414_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2414_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2414_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2414_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2414_p_din1;
    end else begin
        grp_fu_2414_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2418_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2418_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_ce;
    end else begin
        grp_fu_2418_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2418_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2418_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_din0;
    end else begin
        grp_fu_2418_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2418_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2418_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2418_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2418_p_din1;
    end else begin
        grp_fu_2418_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2422_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2422_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_ce;
    end else begin
        grp_fu_2422_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2422_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2422_p0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_din0;
    end else begin
        grp_fu_2422_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_2422_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_grp_fu_2422_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_2422_p1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_grp_fu_2422_p_din1;
    end else begin
        grp_fu_2422_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_2426_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_ce;
    end else begin
        grp_fu_2426_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_2430_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_ce;
    end else begin
        grp_fu_2430_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_2434_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_ce;
    end else begin
        grp_fu_2434_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_2438_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_ce;
    end else begin
        grp_fu_2438_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_2442_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_ce;
    end else begin
        grp_fu_2442_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_2446_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_ce;
    end else begin
        grp_fu_2446_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_2450_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_ce;
    end else begin
        grp_fu_2450_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_2454_ce = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_ce;
    end else begin
        grp_fu_2454_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_0_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_0_address0;
    end else begin
        in_imag_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_0_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_0_ce0;
    end else begin
        in_imag_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_0_ce1 = 1'b1;
    end else begin
        in_imag_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_1_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_1_address0;
    end else begin
        in_imag_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_1_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_1_ce0;
    end else begin
        in_imag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_1_ce1 = 1'b1;
    end else begin
        in_imag_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_2_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_2_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_2_address0;
    end else begin
        in_imag_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_2_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_2_ce0;
    end else begin
        in_imag_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_2_ce1 = 1'b1;
    end else begin
        in_imag_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_3_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_3_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_3_address0;
    end else begin
        in_imag_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_3_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_3_ce0;
    end else begin
        in_imag_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_3_ce1 = 1'b1;
    end else begin
        in_imag_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_4_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_4_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_4_address0;
    end else begin
        in_imag_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_4_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_4_ce0;
    end else begin
        in_imag_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_4_ce1 = 1'b1;
    end else begin
        in_imag_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_5_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_5_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_5_address0;
    end else begin
        in_imag_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_5_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_5_ce0;
    end else begin
        in_imag_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_5_ce1 = 1'b1;
    end else begin
        in_imag_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_6_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_6_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_6_address0;
    end else begin
        in_imag_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_6_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_6_ce0;
    end else begin
        in_imag_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_6_ce1 = 1'b1;
    end else begin
        in_imag_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_7_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_7_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_7_address0;
    end else begin
        in_imag_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_imag_7_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_imag_7_ce0;
    end else begin
        in_imag_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_imag_7_ce1 = 1'b1;
    end else begin
        in_imag_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_0_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_0_address0;
    end else begin
        in_real_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_0_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_0_ce0;
    end else begin
        in_real_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_0_ce1 = 1'b1;
    end else begin
        in_real_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_1_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_1_address0;
    end else begin
        in_real_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_1_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_1_ce0;
    end else begin
        in_real_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_1_ce1 = 1'b1;
    end else begin
        in_real_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_2_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_2_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_2_address0;
    end else begin
        in_real_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_2_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_2_ce0;
    end else begin
        in_real_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_2_ce1 = 1'b1;
    end else begin
        in_real_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_3_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_3_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_3_address0;
    end else begin
        in_real_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_3_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_3_ce0;
    end else begin
        in_real_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_3_ce1 = 1'b1;
    end else begin
        in_real_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_4_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_4_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_4_address0;
    end else begin
        in_real_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_4_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_4_ce0;
    end else begin
        in_real_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_4_ce1 = 1'b1;
    end else begin
        in_real_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_5_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_5_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_5_address0;
    end else begin
        in_real_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_5_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_5_ce0;
    end else begin
        in_real_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_5_ce1 = 1'b1;
    end else begin
        in_real_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_6_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_6_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_6_address0;
    end else begin
        in_real_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_6_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_6_ce0;
    end else begin
        in_real_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_6_ce1 = 1'b1;
    end else begin
        in_real_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_7_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_7_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_7_address0;
    end else begin
        in_real_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        in_real_7_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_in_real_7_ce0;
    end else begin
        in_real_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_real_7_ce1 = 1'b1;
    end else begin
        in_real_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        o1_in_imag_V_4_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o1_in_imag_V_4_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o1_in_imag_V_4_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_address0;
    end else begin
        o1_in_imag_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        o1_in_imag_V_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o1_in_imag_V_4_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o1_in_imag_V_4_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_ce0;
    end else begin
        o1_in_imag_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        o1_in_imag_V_4_ce1 = 1'b1;
    end else begin
        o1_in_imag_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        o1_in_imag_V_4_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_4_we0;
    end else begin
        o1_in_imag_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        o1_in_imag_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o1_in_imag_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o1_in_imag_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_address0;
    end else begin
        o1_in_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        o1_in_imag_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o1_in_imag_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_imag_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o1_in_imag_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_ce0;
    end else begin
        o1_in_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        o1_in_imag_V_ce1 = 1'b1;
    end else begin
        o1_in_imag_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        o1_in_imag_V_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_imag_V_we0;
    end else begin
        o1_in_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        o1_in_real_V_4_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o1_in_real_V_4_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o1_in_real_V_4_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_address0;
    end else begin
        o1_in_real_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        o1_in_real_V_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o1_in_real_V_4_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o1_in_real_V_4_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_ce0;
    end else begin
        o1_in_real_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        o1_in_real_V_4_ce1 = 1'b1;
    end else begin
        o1_in_real_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        o1_in_real_V_4_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_4_we0;
    end else begin
        o1_in_real_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        o1_in_real_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o1_in_real_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o1_in_real_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_address0;
    end else begin
        o1_in_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        o1_in_real_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o1_in_real_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_o1_in_real_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o1_in_real_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_ce0;
    end else begin
        o1_in_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        o1_in_real_V_ce1 = 1'b1;
    end else begin
        o1_in_real_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        o1_in_real_V_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o1_in_real_V_we0;
    end else begin
        o1_in_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o1_out_imag_V_1_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_imag_V_1_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_address0;
    end else begin
        o1_out_imag_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o1_out_imag_V_1_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_imag_V_1_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_ce0;
    end else begin
        o1_out_imag_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_imag_V_1_ce1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_ce1;
    end else begin
        o1_out_imag_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_imag_V_1_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_we0;
    end else begin
        o1_out_imag_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_imag_V_1_we1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_4_we1;
    end else begin
        o1_out_imag_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o1_out_imag_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_imag_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_address0;
    end else begin
        o1_out_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o1_out_imag_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_imag_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_imag_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_ce0;
    end else begin
        o1_out_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_imag_V_ce1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_ce1;
    end else begin
        o1_out_imag_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_imag_V_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_we0;
    end else begin
        o1_out_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_imag_V_we1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_imag_V_we1;
    end else begin
        o1_out_imag_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o1_out_real_V_1_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_real_V_1_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_address0;
    end else begin
        o1_out_real_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o1_out_real_V_1_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_real_V_1_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_ce0;
    end else begin
        o1_out_real_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_real_V_1_ce1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_ce1;
    end else begin
        o1_out_real_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_real_V_1_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_we0;
    end else begin
        o1_out_real_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_real_V_1_we1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_4_we1;
    end else begin
        o1_out_real_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o1_out_real_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_real_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_address0;
    end else begin
        o1_out_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o1_out_real_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o1_out_real_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_real_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_ce0;
    end else begin
        o1_out_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_real_V_ce1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_ce1;
    end else begin
        o1_out_real_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_real_V_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_we0;
    end else begin
        o1_out_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o1_out_real_V_we1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_o1_out_real_V_we1;
    end else begin
        o1_out_real_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o2_in_imag_V_4_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o2_in_imag_V_4_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o2_in_imag_V_4_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_address0;
    end else begin
        o2_in_imag_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done == 1'b1))) begin
        o2_in_imag_V_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o2_in_imag_V_4_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o2_in_imag_V_4_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_ce0;
    end else begin
        o2_in_imag_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done == 1'b1))) begin
        o2_in_imag_V_4_ce1 = 1'b1;
    end else begin
        o2_in_imag_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        o2_in_imag_V_4_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_4_we0;
    end else begin
        o2_in_imag_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o2_in_imag_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o2_in_imag_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o2_in_imag_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_address0;
    end else begin
        o2_in_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done == 1'b1))) begin
        o2_in_imag_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o2_in_imag_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_imag_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o2_in_imag_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_ce0;
    end else begin
        o2_in_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done == 1'b1))) begin
        o2_in_imag_V_ce1 = 1'b1;
    end else begin
        o2_in_imag_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        o2_in_imag_V_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_imag_V_we0;
    end else begin
        o2_in_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o2_in_real_V_4_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o2_in_real_V_4_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o2_in_real_V_4_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_address0;
    end else begin
        o2_in_real_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done == 1'b1))) begin
        o2_in_real_V_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o2_in_real_V_4_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o2_in_real_V_4_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_ce0;
    end else begin
        o2_in_real_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done == 1'b1))) begin
        o2_in_real_V_4_ce1 = 1'b1;
    end else begin
        o2_in_real_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        o2_in_real_V_4_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_4_we0;
    end else begin
        o2_in_real_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        o2_in_real_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o2_in_real_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o2_in_real_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_address0;
    end else begin
        o2_in_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done == 1'b1))) begin
        o2_in_real_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        o2_in_real_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_o2_in_real_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o2_in_real_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_ce0;
    end else begin
        o2_in_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done == 1'b1))) begin
        o2_in_real_V_ce1 = 1'b1;
    end else begin
        o2_in_real_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        o2_in_real_V_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_o2_in_real_V_we0;
    end else begin
        o2_in_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o2_out_imag_V_1_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_imag_V_1_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_address0;
    end else begin
        o2_out_imag_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o2_out_imag_V_1_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_imag_V_1_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_ce0;
    end else begin
        o2_out_imag_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_imag_V_1_ce1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_ce1;
    end else begin
        o2_out_imag_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_imag_V_1_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_we0;
    end else begin
        o2_out_imag_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_imag_V_1_we1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_4_we1;
    end else begin
        o2_out_imag_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o2_out_imag_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_imag_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_address0;
    end else begin
        o2_out_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o2_out_imag_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_imag_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_imag_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_ce0;
    end else begin
        o2_out_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_imag_V_ce1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_ce1;
    end else begin
        o2_out_imag_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_imag_V_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_we0;
    end else begin
        o2_out_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_imag_V_we1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_imag_V_we1;
    end else begin
        o2_out_imag_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o2_out_real_V_1_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_real_V_1_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_address0;
    end else begin
        o2_out_real_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o2_out_real_V_1_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_real_V_1_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_ce0;
    end else begin
        o2_out_real_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_real_V_1_ce1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_ce1;
    end else begin
        o2_out_real_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_real_V_1_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_we0;
    end else begin
        o2_out_real_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_real_V_1_we1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_4_we1;
    end else begin
        o2_out_real_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o2_out_real_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_real_V_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_address0;
    end else begin
        o2_out_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        o2_out_real_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_o2_out_real_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_real_V_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_ce0;
    end else begin
        o2_out_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_real_V_ce1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_ce1;
    end else begin
        o2_out_real_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_real_V_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_we0;
    end else begin
        o2_out_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        o2_out_real_V_we1 = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_o2_out_real_V_we1;
    end else begin
        o2_out_real_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state5_on_subcall_done = ((grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_done == 1'b0) | (grp_fft_16pt_fu_1134_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state7_on_subcall_done = ((grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_done == 1'b0) | (grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_done == 1'b0));
end

assign e_in_imag_V_10_address1 = 64'd0;

assign e_in_imag_V_8_address1 = 64'd0;

assign e_in_imag_V_9_address1 = 64'd0;

assign e_in_imag_V_address1 = 64'd0;

assign e_in_real_V_10_address1 = 64'd0;

assign e_in_real_V_8_address1 = 64'd0;

assign e_in_real_V_9_address1 = 64'd0;

assign e_in_real_V_address1 = 64'd0;

assign grp_fft_16pt_fu_1134_ap_start = grp_fft_16pt_fu_1134_ap_start_reg;

assign grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start = grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start_reg;

assign grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start = grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start_reg;

assign grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start = grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start_reg;

assign grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start = grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start_reg;

assign grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start = grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start_reg;

assign grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start = grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start_reg;

assign grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start_reg;

assign grp_fu_616_p_ce = grp_fu_2426_ce;

assign grp_fu_616_p_din0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_din0;

assign grp_fu_616_p_din1 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2426_p_din1;

assign grp_fu_620_p_ce = grp_fu_2430_ce;

assign grp_fu_620_p_din0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_din0;

assign grp_fu_620_p_din1 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2430_p_din1;

assign grp_fu_624_p_ce = grp_fu_2434_ce;

assign grp_fu_624_p_din0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_din0;

assign grp_fu_624_p_din1 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2434_p_din1;

assign grp_fu_628_p_ce = grp_fu_2438_ce;

assign grp_fu_628_p_din0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_din0;

assign grp_fu_628_p_din1 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2438_p_din1;

assign grp_fu_632_p_ce = grp_fu_2442_ce;

assign grp_fu_632_p_din0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_din0;

assign grp_fu_632_p_din1 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2442_p_din1;

assign grp_fu_636_p_ce = grp_fu_2446_ce;

assign grp_fu_636_p_din0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_din0;

assign grp_fu_636_p_din1 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2446_p_din1;

assign grp_fu_640_p_ce = grp_fu_2450_ce;

assign grp_fu_640_p_din0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_din0;

assign grp_fu_640_p_din1 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2450_p_din1;

assign grp_fu_644_p_ce = grp_fu_2454_ce;

assign grp_fu_644_p_din0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_din0;

assign grp_fu_644_p_din1 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_grp_fu_2454_p_din1;

assign in_imag_0_address1 = 64'd1;

assign in_imag_1_address1 = 64'd1;

assign in_imag_2_address1 = 64'd1;

assign in_imag_3_address1 = 64'd1;

assign in_imag_4_address1 = 64'd1;

assign in_imag_5_address1 = 64'd1;

assign in_imag_6_address1 = 64'd1;

assign in_imag_7_address1 = 64'd1;

assign in_real_0_address1 = 64'd1;

assign in_real_1_address1 = 64'd1;

assign in_real_2_address1 = 64'd1;

assign in_real_3_address1 = 64'd1;

assign in_real_4_address1 = 64'd1;

assign in_real_5_address1 = 64'd1;

assign in_real_6_address1 = 64'd1;

assign in_real_7_address1 = 64'd1;

assign o1_in_imag_V_4_address1 = 64'd1;

assign o1_in_imag_V_address1 = 64'd1;

assign o1_in_real_V_4_address1 = 64'd1;

assign o1_in_real_V_address1 = 64'd1;

assign o2_in_imag_V_4_address1 = 64'd1;

assign o2_in_imag_V_address1 = 64'd1;

assign o2_in_real_V_4_address1 = 64'd1;

assign o2_in_real_V_address1 = 64'd1;

assign out_imag_0_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_address0;

assign out_imag_0_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_ce0;

assign out_imag_0_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_d0;

assign out_imag_0_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_0_we0;

assign out_imag_1_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_address0;

assign out_imag_1_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_ce0;

assign out_imag_1_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_d0;

assign out_imag_1_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_1_we0;

assign out_imag_2_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_address0;

assign out_imag_2_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_ce0;

assign out_imag_2_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_d0;

assign out_imag_2_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_2_we0;

assign out_imag_3_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_address0;

assign out_imag_3_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_ce0;

assign out_imag_3_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_d0;

assign out_imag_3_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_3_we0;

assign out_imag_4_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_address0;

assign out_imag_4_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_ce0;

assign out_imag_4_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_d0;

assign out_imag_4_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_4_we0;

assign out_imag_5_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_address0;

assign out_imag_5_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_ce0;

assign out_imag_5_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_d0;

assign out_imag_5_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_5_we0;

assign out_imag_6_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_address0;

assign out_imag_6_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_ce0;

assign out_imag_6_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_d0;

assign out_imag_6_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_6_we0;

assign out_imag_7_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_address0;

assign out_imag_7_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_ce0;

assign out_imag_7_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_d0;

assign out_imag_7_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_imag_7_we0;

assign out_real_0_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_address0;

assign out_real_0_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_ce0;

assign out_real_0_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_d0;

assign out_real_0_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_0_we0;

assign out_real_1_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_address0;

assign out_real_1_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_ce0;

assign out_real_1_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_d0;

assign out_real_1_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_1_we0;

assign out_real_2_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_address0;

assign out_real_2_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_ce0;

assign out_real_2_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_d0;

assign out_real_2_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_2_we0;

assign out_real_3_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_address0;

assign out_real_3_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_ce0;

assign out_real_3_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_d0;

assign out_real_3_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_3_we0;

assign out_real_4_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_address0;

assign out_real_4_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_ce0;

assign out_real_4_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_d0;

assign out_real_4_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_4_we0;

assign out_real_5_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_address0;

assign out_real_5_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_ce0;

assign out_real_5_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_d0;

assign out_real_5_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_5_we0;

assign out_real_6_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_address0;

assign out_real_6_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_ce0;

assign out_real_6_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_d0;

assign out_real_6_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_6_we0;

assign out_real_7_address0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_address0;

assign out_real_7_ce0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_ce0;

assign out_real_7_d0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_d0;

assign out_real_7_we0 = grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_out_real_7_we0;

assign r_imag_V_45_fu_1423_p2 = (r_imag_V_66_fu_1382_p2 - r_real_V_58_fu_1394_p2);

assign r_imag_V_46_fu_1437_p2 = (r_imag_V_65_fu_1374_p2 - r_imag_V_67_fu_1390_p2);

assign r_imag_V_47_fu_1451_p2 = (r_real_V_58_fu_1394_p2 + r_imag_V_66_fu_1382_p2);

assign r_imag_V_56_fu_1553_p2 = (r_imag_V_75_fu_1534_p2 + r_imag_V_73_fu_1518_p2);

assign r_imag_V_58_fu_1567_p2 = (r_imag_V_74_fu_1526_p2 - r_real_V_66_fu_1538_p2);

assign r_imag_V_59_fu_1581_p2 = (r_imag_V_73_fu_1518_p2 - r_imag_V_75_fu_1534_p2);

assign r_imag_V_60_fu_1595_p2 = (r_real_V_66_fu_1538_p2 + r_imag_V_74_fu_1526_p2);

assign r_imag_V_65_fu_1374_p2 = (b_imag_V_reg_2036 + a_imag_V_reg_2024);

assign r_imag_V_66_fu_1382_p2 = (a_imag_V_reg_2024 - b_imag_V_reg_2036);

assign r_imag_V_67_fu_1390_p2 = (b_imag_V_19_reg_2060 + a_imag_V_13_reg_2048);

assign r_imag_V_68_fu_1398_p2 = (a_imag_V_13_reg_2048 - b_imag_V_19_reg_2060);

assign r_imag_V_69_fu_1465_p2 = (o1_in_imag_V_4_q1 + o1_in_imag_V_q1);

assign r_imag_V_70_fu_1479_p2 = (o1_in_imag_V_q1 - o1_in_imag_V_4_q1);

assign r_imag_V_71_fu_1493_p2 = (o1_in_imag_V_4_q0 + o1_in_imag_V_q0);

assign r_imag_V_72_fu_1507_p2 = (o1_in_imag_V_q0 - o1_in_imag_V_4_q0);

assign r_imag_V_73_fu_1518_p2 = (b_imag_V_26_reg_2244 + a_imag_V_23_reg_2232);

assign r_imag_V_74_fu_1526_p2 = (a_imag_V_23_reg_2232 - b_imag_V_26_reg_2244);

assign r_imag_V_75_fu_1534_p2 = (b_imag_V_27_reg_2268 + a_imag_V_24_reg_2256);

assign r_imag_V_76_fu_1542_p2 = (a_imag_V_24_reg_2256 - b_imag_V_27_reg_2268);

assign r_imag_V_77_fu_1609_p2 = (o2_in_imag_V_4_q1 + o2_in_imag_V_q1);

assign r_imag_V_78_fu_1623_p2 = (o2_in_imag_V_q1 - o2_in_imag_V_4_q1);

assign r_imag_V_79_fu_1637_p2 = (o2_in_imag_V_4_q0 + o2_in_imag_V_q0);

assign r_imag_V_80_fu_1651_p2 = (o2_in_imag_V_q0 - o2_in_imag_V_4_q0);

assign r_imag_V_fu_1409_p2 = (r_imag_V_67_fu_1390_p2 + r_imag_V_65_fu_1374_p2);

assign r_real_V_32_fu_1416_p2 = (r_imag_V_68_fu_1398_p2 + r_real_V_56_fu_1378_p2);

assign r_real_V_33_fu_1430_p2 = (r_real_V_55_fu_1370_p2 - r_real_V_57_fu_1386_p2);

assign r_real_V_34_fu_1444_p2 = (r_real_V_56_fu_1378_p2 - r_imag_V_68_fu_1398_p2);

assign r_real_V_47_fu_1546_p2 = (r_real_V_65_fu_1530_p2 + r_real_V_63_fu_1514_p2);

assign r_real_V_48_fu_1560_p2 = (r_imag_V_76_fu_1542_p2 + r_real_V_64_fu_1522_p2);

assign r_real_V_49_fu_1574_p2 = (r_real_V_63_fu_1514_p2 - r_real_V_65_fu_1530_p2);

assign r_real_V_50_fu_1588_p2 = (r_real_V_64_fu_1522_p2 - r_imag_V_76_fu_1542_p2);

assign r_real_V_55_fu_1370_p2 = (b_real_V_reg_2030 + a_real_V_reg_2018);

assign r_real_V_56_fu_1378_p2 = (a_real_V_reg_2018 - b_real_V_reg_2030);

assign r_real_V_57_fu_1386_p2 = (b_real_V_11_reg_2054 + a_real_V_20_reg_2042);

assign r_real_V_58_fu_1394_p2 = (a_real_V_20_reg_2042 - b_real_V_11_reg_2054);

assign r_real_V_59_fu_1458_p2 = (o1_in_real_V_4_q1 + o1_in_real_V_q1);

assign r_real_V_60_fu_1472_p2 = (o1_in_real_V_q1 - o1_in_real_V_4_q1);

assign r_real_V_61_fu_1486_p2 = (o1_in_real_V_4_q0 + o1_in_real_V_q0);

assign r_real_V_62_fu_1500_p2 = (o1_in_real_V_q0 - o1_in_real_V_4_q0);

assign r_real_V_63_fu_1514_p2 = (b_real_V_19_reg_2238 + a_real_V_28_reg_2226);

assign r_real_V_64_fu_1522_p2 = (a_real_V_28_reg_2226 - b_real_V_19_reg_2238);

assign r_real_V_65_fu_1530_p2 = (b_real_V_20_reg_2262 + a_real_V_29_reg_2250);

assign r_real_V_66_fu_1538_p2 = (a_real_V_29_reg_2250 - b_real_V_20_reg_2262);

assign r_real_V_67_fu_1602_p2 = (o2_in_real_V_4_q1 + o2_in_real_V_q1);

assign r_real_V_68_fu_1616_p2 = (o2_in_real_V_q1 - o2_in_real_V_4_q1);

assign r_real_V_69_fu_1630_p2 = (o2_in_real_V_4_q0 + o2_in_real_V_q0);

assign r_real_V_70_fu_1644_p2 = (o2_in_real_V_q0 - o2_in_real_V_4_q0);

assign r_real_V_fu_1402_p2 = (r_real_V_57_fu_1386_p2 + r_real_V_55_fu_1370_p2);

endmodule //sr_fft_fft_32pt
