ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"SPI_SPI.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SPI_SpiInit,"ax",%progbits
  18              		.align	2
  19              		.global	SPI_SpiInit
  20              		.code	16
  21              		.thumb_func
  22              		.type	SPI_SpiInit, %function
  23              	SPI_SpiInit:
  24              	.LFB2:
  25              		.file 1 ".\\Generated_Source\\PSoC4\\SPI_SPI.c"
   1:.\Generated_Source\PSoC4/SPI_SPI.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/SPI_SPI.c **** * File Name: SPI_SPI.c
   3:.\Generated_Source\PSoC4/SPI_SPI.c **** * Version 3.0
   4:.\Generated_Source\PSoC4/SPI_SPI.c **** *
   5:.\Generated_Source\PSoC4/SPI_SPI.c **** * Description:
   6:.\Generated_Source\PSoC4/SPI_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:.\Generated_Source\PSoC4/SPI_SPI.c **** *  SPI mode.
   8:.\Generated_Source\PSoC4/SPI_SPI.c **** *
   9:.\Generated_Source\PSoC4/SPI_SPI.c **** * Note:
  10:.\Generated_Source\PSoC4/SPI_SPI.c **** *
  11:.\Generated_Source\PSoC4/SPI_SPI.c **** *******************************************************************************
  12:.\Generated_Source\PSoC4/SPI_SPI.c **** * Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC4/SPI_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC4/SPI_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC4/SPI_SPI.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC4/SPI_SPI.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC4/SPI_SPI.c **** 
  18:.\Generated_Source\PSoC4/SPI_SPI.c **** #include "SPI_PVT.h"
  19:.\Generated_Source\PSoC4/SPI_SPI.c **** #include "SPI_SPI_UART_PVT.h"
  20:.\Generated_Source\PSoC4/SPI_SPI.c **** 
  21:.\Generated_Source\PSoC4/SPI_SPI.c **** #if(SPI_SCB_MODE_UNCONFIG_CONST_CFG)
  22:.\Generated_Source\PSoC4/SPI_SPI.c **** 
  23:.\Generated_Source\PSoC4/SPI_SPI.c ****     /***************************************
  24:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  Configuration Structure Initialization
  25:.\Generated_Source\PSoC4/SPI_SPI.c ****     ***************************************/
  26:.\Generated_Source\PSoC4/SPI_SPI.c **** 
  27:.\Generated_Source\PSoC4/SPI_SPI.c ****     const SPI_SPI_INIT_STRUCT SPI_configSpi =
  28:.\Generated_Source\PSoC4/SPI_SPI.c ****     {
  29:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_MODE,
  30:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_SUB_MODE,
  31:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_CLOCK_MODE,
  32:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_OVS_FACTOR,
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 2


  33:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_MEDIAN_FILTER_ENABLE,
  34:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_LATE_MISO_SAMPLE_ENABLE,
  35:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_WAKE_ENABLE,
  36:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_RX_DATA_BITS_NUM,
  37:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_TX_DATA_BITS_NUM,
  38:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_BITS_ORDER,
  39:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_TRANSFER_SEPARATION,
  40:.\Generated_Source\PSoC4/SPI_SPI.c ****         0u,
  41:.\Generated_Source\PSoC4/SPI_SPI.c ****         NULL,
  42:.\Generated_Source\PSoC4/SPI_SPI.c ****         0u,
  43:.\Generated_Source\PSoC4/SPI_SPI.c ****         NULL,
  44:.\Generated_Source\PSoC4/SPI_SPI.c ****         (uint32) SPI_SCB_IRQ_INTERNAL,
  45:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_INTR_RX_MASK,
  46:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_RX_TRIGGER_LEVEL,
  47:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_INTR_TX_MASK,
  48:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_TX_TRIGGER_LEVEL,
  49:.\Generated_Source\PSoC4/SPI_SPI.c ****         (uint8) SPI_SPI_BYTE_MODE_ENABLE,
  50:.\Generated_Source\PSoC4/SPI_SPI.c ****         (uint8) SPI_SPI_FREE_RUN_SCLK_ENABLE,
  51:.\Generated_Source\PSoC4/SPI_SPI.c ****         (uint8) SPI_SPI_SS_POLARITY
  52:.\Generated_Source\PSoC4/SPI_SPI.c ****     };
  53:.\Generated_Source\PSoC4/SPI_SPI.c **** 
  54:.\Generated_Source\PSoC4/SPI_SPI.c **** 
  55:.\Generated_Source\PSoC4/SPI_SPI.c ****     /*******************************************************************************
  56:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Function Name: SPI_SpiInit
  57:.\Generated_Source\PSoC4/SPI_SPI.c ****     ********************************************************************************
  58:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
  59:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Summary:
  60:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  Configures the SCB for the SPI operation.
  61:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
  62:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Parameters:
  63:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  config:  Pointer to a structure that contains the following ordered list of
  64:.\Generated_Source\PSoC4/SPI_SPI.c ****     *           fields. These fields match the selections available in the
  65:.\Generated_Source\PSoC4/SPI_SPI.c ****     *           customizer.
  66:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
  67:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Return:
  68:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  None
  69:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
  70:.\Generated_Source\PSoC4/SPI_SPI.c ****     *******************************************************************************/
  71:.\Generated_Source\PSoC4/SPI_SPI.c ****     void SPI_SpiInit(const SPI_SPI_INIT_STRUCT *config)
  72:.\Generated_Source\PSoC4/SPI_SPI.c ****     {
  73:.\Generated_Source\PSoC4/SPI_SPI.c ****         if(NULL == config)
  74:.\Generated_Source\PSoC4/SPI_SPI.c ****         {
  75:.\Generated_Source\PSoC4/SPI_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  76:.\Generated_Source\PSoC4/SPI_SPI.c ****         }
  77:.\Generated_Source\PSoC4/SPI_SPI.c ****         else
  78:.\Generated_Source\PSoC4/SPI_SPI.c ****         {
  79:.\Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure pins */
  80:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SetPins(SPI_SCB_MODE_SPI, config->mode, SPI_DUMMY_PARAM);
  81:.\Generated_Source\PSoC4/SPI_SPI.c **** 
  82:.\Generated_Source\PSoC4/SPI_SPI.c ****             /* Store internal configuration */
  83:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_scbMode       = (uint8) SPI_SCB_MODE_SPI;
  84:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_scbEnableWake = (uint8) config->enableWake;
  85:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_scbEnableIntr = (uint8) config->enableInterrupt;
  86:.\Generated_Source\PSoC4/SPI_SPI.c **** 
  87:.\Generated_Source\PSoC4/SPI_SPI.c ****             /* Set RX direction internal variables */
  88:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBuffer      =         config->rxBuffer;
  89:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxDataBits    = (uint8) config->rxDataBits;
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 3


  90:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBufferSize  = (uint8) config->rxBufferSize;
  91:.\Generated_Source\PSoC4/SPI_SPI.c **** 
  92:.\Generated_Source\PSoC4/SPI_SPI.c ****             /* Set TX direction internal variables */
  93:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txBuffer      =         config->txBuffer;
  94:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txDataBits    = (uint8) config->txDataBits;
  95:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txBufferSize  = (uint8) config->txBufferSize;
  96:.\Generated_Source\PSoC4/SPI_SPI.c **** 
  97:.\Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure SPI interface */
  98:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_CTRL_REG     = SPI_GET_CTRL_OVS(config->oversample)           |
  99:.\Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 100:.\Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 101:.\Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_CTRL_SPI;
 102:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 103:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SPI_CTRL_REG = SPI_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 104:.\Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 105:.\Generated_Source\PSoC4/SPI_SPI.c ****                                                                           SPI_SPI_MODE_TI_PRECEDES_
 106:.\Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)      
 107:.\Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateSam
 108:.\Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRunS
 109:.\Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)    
 110:.\Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SUB_MODE      (config->submode)       
 111:.\Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 112:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 113:.\Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure RX direction */
 114:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_RX_CTRL_REG     =  SPI_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 115:.\Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_GET_RX_CTRL_BIT_ORDER (config->bitOrder)       
 116:.\Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_GET_RX_CTRL_MEDIAN    (config->enableMedianFilt
 117:.\Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_SPI_RX_CTRL;
 118:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 119:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_RX_FIFO_CTRL_REG = SPI_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 120:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 121:.\Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure TX direction */
 122:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_TX_CTRL_REG      = SPI_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 123:.\Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 124:.\Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_SPI_TX_CTRL;
 125:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 126:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_TX_FIFO_CTRL_REG = SPI_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 127:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 128:.\Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 129:.\Generated_Source\PSoC4/SPI_SPI.c ****             CyIntDisable    (SPI_ISR_NUMBER);
 130:.\Generated_Source\PSoC4/SPI_SPI.c ****             CyIntSetPriority(SPI_ISR_NUMBER, SPI_ISR_PRIORITY);
 131:.\Generated_Source\PSoC4/SPI_SPI.c ****             (void) CyIntSetVector(SPI_ISR_NUMBER, &SPI_SPI_UART_ISR);
 132:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 133:.\Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure interrupt sources */
 134:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_I2C_EC_MASK_REG = SPI_NO_INTR_SOURCES;
 135:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_SPI_EC_MASK_REG = SPI_NO_INTR_SOURCES;
 136:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_SLAVE_MASK_REG  = SPI_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 137:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_MASTER_MASK_REG = SPI_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 138:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_RX_MASK_REG     = SPI_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 139:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_TX_MASK_REG     = SPI_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
 140:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 141:.\Generated_Source\PSoC4/SPI_SPI.c ****             /* Set active SS0 */
 142:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SpiSetActiveSlaveSelect(SPI_SPI_SLAVE_SELECT0);
 143:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 144:.\Generated_Source\PSoC4/SPI_SPI.c ****             /* Clear RX buffer indexes */
 145:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBufferHead     = 0u;
 146:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBufferTail     = 0u;
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 4


 147:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBufferOverflow = 0u;
 148:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 149:.\Generated_Source\PSoC4/SPI_SPI.c ****             /* Clear TX buffer indexes */
 150:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txBufferHead = 0u;
 151:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txBufferTail = 0u;
 152:.\Generated_Source\PSoC4/SPI_SPI.c ****         }
 153:.\Generated_Source\PSoC4/SPI_SPI.c ****     }
 154:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 155:.\Generated_Source\PSoC4/SPI_SPI.c **** #else
 156:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 157:.\Generated_Source\PSoC4/SPI_SPI.c ****     /*******************************************************************************
 158:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Function Name: SPI_SpiInit
 159:.\Generated_Source\PSoC4/SPI_SPI.c ****     ********************************************************************************
 160:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
 161:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Summary:
 162:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  Configures the SCB for the SPI operation.
 163:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
 164:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Parameters:
 165:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  None
 166:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
 167:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Return:
 168:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  None
 169:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
 170:.\Generated_Source\PSoC4/SPI_SPI.c ****     *******************************************************************************/
 171:.\Generated_Source\PSoC4/SPI_SPI.c ****     void SPI_SpiInit(void)
 172:.\Generated_Source\PSoC4/SPI_SPI.c ****     {
  26              		.loc 1 172 0
  27              		.cfi_startproc
  28 0000 80B5     		push	{r7, lr}
  29              		.cfi_def_cfa_offset 8
  30              		.cfi_offset 7, -8
  31              		.cfi_offset 14, -4
  32 0002 00AF     		add	r7, sp, #0
  33              		.cfi_def_cfa_register 7
 173:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure SPI interface */
 174:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_CTRL_REG     = SPI_SPI_DEFAULT_CTRL;
  34              		.loc 1 174 0
  35 0004 144B     		ldr	r3, .L2
  36 0006 154A     		ldr	r2, .L2+4
  37 0008 1A60     		str	r2, [r3]
 175:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_CTRL_REG = SPI_SPI_DEFAULT_SPI_CTRL;
  38              		.loc 1 175 0
  39 000a 154B     		ldr	r3, .L2+8
  40 000c 154A     		ldr	r2, .L2+12
  41 000e 1A60     		str	r2, [r3]
 176:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 177:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure TX and RX direction */
 178:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_RX_CTRL_REG      = SPI_SPI_DEFAULT_RX_CTRL;
  42              		.loc 1 178 0
  43 0010 154B     		ldr	r3, .L2+16
  44 0012 164A     		ldr	r2, .L2+20
  45 0014 1A60     		str	r2, [r3]
 179:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_RX_FIFO_CTRL_REG = SPI_SPI_DEFAULT_RX_FIFO_CTRL;
  46              		.loc 1 179 0
  47 0016 164B     		ldr	r3, .L2+24
  48 0018 0722     		mov	r2, #7
  49 001a 1A60     		str	r2, [r3]
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 5


 180:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 181:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure TX and RX direction */
 182:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_TX_CTRL_REG      = SPI_SPI_DEFAULT_TX_CTRL;
  50              		.loc 1 182 0
  51 001c 154B     		ldr	r3, .L2+28
  52 001e 134A     		ldr	r2, .L2+20
  53 0020 1A60     		str	r2, [r3]
 183:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_TX_FIFO_CTRL_REG = SPI_SPI_DEFAULT_TX_FIFO_CTRL;
  54              		.loc 1 183 0
  55 0022 154B     		ldr	r3, .L2+32
  56 0024 0022     		mov	r2, #0
  57 0026 1A60     		str	r2, [r3]
 184:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 185:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 186:.\Generated_Source\PSoC4/SPI_SPI.c ****     #if(SPI_SCB_IRQ_INTERNAL)
 187:.\Generated_Source\PSoC4/SPI_SPI.c ****             CyIntDisable    (SPI_ISR_NUMBER);
 188:.\Generated_Source\PSoC4/SPI_SPI.c ****             CyIntSetPriority(SPI_ISR_NUMBER, SPI_ISR_PRIORITY);
 189:.\Generated_Source\PSoC4/SPI_SPI.c ****             (void) CyIntSetVector(SPI_ISR_NUMBER, &SPI_SPI_UART_ISR);
 190:.\Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SCB_IRQ_INTERNAL) */
 191:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 192:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure interrupt sources */
 193:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_I2C_EC_MASK_REG = SPI_SPI_DEFAULT_INTR_I2C_EC_MASK;
  58              		.loc 1 193 0
  59 0028 144B     		ldr	r3, .L2+36
  60 002a 0022     		mov	r2, #0
  61 002c 1A60     		str	r2, [r3]
 194:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_SPI_EC_MASK_REG = SPI_SPI_DEFAULT_INTR_SPI_EC_MASK;
  62              		.loc 1 194 0
  63 002e 144B     		ldr	r3, .L2+40
  64 0030 0022     		mov	r2, #0
  65 0032 1A60     		str	r2, [r3]
 195:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_SLAVE_MASK_REG  = SPI_SPI_DEFAULT_INTR_SLAVE_MASK;
  66              		.loc 1 195 0
  67 0034 134B     		ldr	r3, .L2+44
  68 0036 0022     		mov	r2, #0
  69 0038 1A60     		str	r2, [r3]
 196:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_MASTER_MASK_REG = SPI_SPI_DEFAULT_INTR_MASTER_MASK;
  70              		.loc 1 196 0
  71 003a 134B     		ldr	r3, .L2+48
  72 003c 0022     		mov	r2, #0
  73 003e 1A60     		str	r2, [r3]
 197:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_RX_MASK_REG     = SPI_SPI_DEFAULT_INTR_RX_MASK;
  74              		.loc 1 197 0
  75 0040 124B     		ldr	r3, .L2+52
  76 0042 0022     		mov	r2, #0
  77 0044 1A60     		str	r2, [r3]
 198:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_TX_MASK_REG     = SPI_SPI_DEFAULT_INTR_TX_MASK;
  78              		.loc 1 198 0
  79 0046 124B     		ldr	r3, .L2+56
  80 0048 0022     		mov	r2, #0
  81 004a 1A60     		str	r2, [r3]
 199:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 200:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set active SS0 for master */
 201:.\Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_CONST)
 202:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SpiSetActiveSlaveSelect(SPI_SPI_SLAVE_SELECT0);
  82              		.loc 1 202 0
  83 004c 0020     		mov	r0, #0
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 6


  84 004e FFF7FEFF 		bl	SPI_SpiSetActiveSlaveSelect
 203:.\Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_CONST) */
 204:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 205:.\Generated_Source\PSoC4/SPI_SPI.c ****     #if(SPI_INTERNAL_RX_SW_BUFFER_CONST)
 206:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_rxBufferHead     = 0u;
 207:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_rxBufferTail     = 0u;
 208:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_rxBufferOverflow = 0u;
 209:.\Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_INTERNAL_RX_SW_BUFFER_CONST) */
 210:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 211:.\Generated_Source\PSoC4/SPI_SPI.c ****     #if(SPI_INTERNAL_TX_SW_BUFFER_CONST)
 212:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_txBufferHead = 0u;
 213:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_txBufferTail = 0u;
 214:.\Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_INTERNAL_TX_SW_BUFFER_CONST) */
 215:.\Generated_Source\PSoC4/SPI_SPI.c ****     }
  85              		.loc 1 215 0
  86 0052 BD46     		mov	sp, r7
  87              		@ sp needed
  88 0054 80BD     		pop	{r7, pc}
  89              	.L3:
  90 0056 C046     		.align	2
  91              	.L2:
  92 0058 00002440 		.word	1076101120
  93 005c 0F000001 		.word	16777231
  94 0060 20002440 		.word	1076101152
  95 0064 01000080 		.word	-2147483647
  96 0068 00032440 		.word	1076101888
  97 006c 07010080 		.word	-2147483385
  98 0070 04032440 		.word	1076101892
  99 0074 00022440 		.word	1076101632
 100 0078 04022440 		.word	1076101636
 101 007c 880E2440 		.word	1076104840
 102 0080 C80E2440 		.word	1076104904
 103 0084 480F2440 		.word	1076105032
 104 0088 080F2440 		.word	1076104968
 105 008c C80F2440 		.word	1076105160
 106 0090 880F2440 		.word	1076105096
 107              		.cfi_endproc
 108              	.LFE2:
 109              		.size	SPI_SpiInit, .-SPI_SpiInit
 110              		.section	.text.SPI_SpiPostEnable,"ax",%progbits
 111              		.align	2
 112              		.global	SPI_SpiPostEnable
 113              		.code	16
 114              		.thumb_func
 115              		.type	SPI_SpiPostEnable, %function
 116              	SPI_SpiPostEnable:
 117              	.LFB3:
 216:.\Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 217:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 218:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 219:.\Generated_Source\PSoC4/SPI_SPI.c **** /*******************************************************************************
 220:.\Generated_Source\PSoC4/SPI_SPI.c **** * Function Name: SPI_SpiPostEnable
 221:.\Generated_Source\PSoC4/SPI_SPI.c **** ********************************************************************************
 222:.\Generated_Source\PSoC4/SPI_SPI.c **** *
 223:.\Generated_Source\PSoC4/SPI_SPI.c **** * Summary:
 224:.\Generated_Source\PSoC4/SPI_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 225:.\Generated_Source\PSoC4/SPI_SPI.c **** *  to be controlled by the SCB SPI.
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 7


 226:.\Generated_Source\PSoC4/SPI_SPI.c **** *
 227:.\Generated_Source\PSoC4/SPI_SPI.c **** * Parameters:
 228:.\Generated_Source\PSoC4/SPI_SPI.c **** *  None
 229:.\Generated_Source\PSoC4/SPI_SPI.c **** *
 230:.\Generated_Source\PSoC4/SPI_SPI.c **** * Return:
 231:.\Generated_Source\PSoC4/SPI_SPI.c **** *  None
 232:.\Generated_Source\PSoC4/SPI_SPI.c **** *
 233:.\Generated_Source\PSoC4/SPI_SPI.c **** *******************************************************************************/
 234:.\Generated_Source\PSoC4/SPI_SPI.c **** void SPI_SpiPostEnable(void)
 235:.\Generated_Source\PSoC4/SPI_SPI.c **** {
 118              		.loc 1 235 0
 119              		.cfi_startproc
 120 0000 80B5     		push	{r7, lr}
 121              		.cfi_def_cfa_offset 8
 122              		.cfi_offset 7, -8
 123              		.cfi_offset 14, -4
 124 0002 00AF     		add	r7, sp, #0
 125              		.cfi_def_cfa_register 7
 236:.\Generated_Source\PSoC4/SPI_SPI.c **** #if(SPI_SCB_MODE_UNCONFIG_CONST_CFG)
 237:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 238:.\Generated_Source\PSoC4/SPI_SPI.c ****     if (SPI_CHECK_SPI_MASTER)
 239:.\Generated_Source\PSoC4/SPI_SPI.c ****     {
 240:.\Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_CTS_SCLK_PIN)
 241:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 242:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_CTS_SCLK_HSIOM_REG, SPI_CTS_SCLK_HSIOM_MASK,
 243:.\Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_CTS_SCLK_HSIOM_POS, SPI_HSIOM_SPI_SEL);
 244:.\Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_CTS_SCLK_PIN) */
 245:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 246:.\Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_RTS_SS0_PIN)
 247:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 248:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_RTS_SS0_HSIOM_REG, SPI_RTS_SS0_HSIOM_MASK,
 249:.\Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_RTS_SS0_HSIOM_POS, SPI_HSIOM_SPI_SEL);
 250:.\Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_RTS_SS0_PIN) */
 251:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 252:.\Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS1_PIN)
 253:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 254:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS1_HSIOM_REG, SPI_SS1_HSIOM_MASK,
 255:.\Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS1_HSIOM_POS, SPI_HSIOM_SPI_SEL);
 256:.\Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS1_PIN) */
 257:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 258:.\Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS2_PIN)
 259:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 260:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS2_HSIOM_REG, SPI_SS2_HSIOM_MASK,
 261:.\Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS2_HSIOM_POS, SPI_HSIOM_SPI_SEL);
 262:.\Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS2_PIN) */
 263:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 264:.\Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS3_PIN)
 265:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 266:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS3_HSIOM_REG, SPI_SS3_HSIOM_MASK,
 267:.\Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS3_HSIOM_POS, SPI_HSIOM_SPI_SEL);
 268:.\Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS3_PIN) */
 269:.\Generated_Source\PSoC4/SPI_SPI.c ****     }
 270:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 271:.\Generated_Source\PSoC4/SPI_SPI.c **** #else
 272:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 273:.\Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SCLK_PIN)
 274:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set SCB SPI to drive output pin */
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 8


 275:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SCLK_M_HSIOM_REG, SPI_SCLK_M_HSIOM_MASK,
 126              		.loc 1 275 0
 127 0004 074B     		ldr	r3, .L5
 128 0006 074A     		ldr	r2, .L5
 129 0008 1268     		ldr	r2, [r2]
 130 000a F021     		mov	r1, #240
 131 000c 0906     		lsl	r1, r1, #24
 132 000e 0A43     		orr	r2, r1
 133 0010 1A60     		str	r2, [r3]
 276:.\Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SCLK_M_HSIOM_POS, SPI_HSIOM_SPI_SEL);
 277:.\Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_MISO_SDA_TX_PIN_PIN) */
 278:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 279:.\Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS0_PIN)
 280:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set SCB SPI to drive output pin */
 281:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS0_M_HSIOM_REG, SPI_SS0_M_HSIOM_MASK,
 134              		.loc 1 281 0
 135 0012 044B     		ldr	r3, .L5
 136 0014 034A     		ldr	r2, .L5
 137 0016 1268     		ldr	r2, [r2]
 138 0018 F021     		mov	r1, #240
 139 001a 0905     		lsl	r1, r1, #20
 140 001c 0A43     		orr	r2, r1
 141 001e 1A60     		str	r2, [r3]
 282:.\Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS0_M_HSIOM_POS, SPI_HSIOM_SPI_SEL);
 283:.\Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS0_PIN) */
 284:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 285:.\Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS1_PIN)
 286:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set SCB SPI to drive output pin */
 287:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS1_M_HSIOM_REG, SPI_SS1_M_HSIOM_MASK,
 288:.\Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS1_M_HSIOM_POS, SPI_HSIOM_SPI_SEL);
 289:.\Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS1_PIN) */
 290:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 291:.\Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS2_PIN)
 292:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set SCB SPI to drive output pin */
 293:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS2_M_HSIOM_REG, SPI_SS2_M_HSIOM_MASK,
 294:.\Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS2_M_HSIOM_POS, SPI_HSIOM_SPI_SEL);
 295:.\Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS2_PIN) */
 296:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 297:.\Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS3_PIN)
 298:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set SCB SPI to drive output pin */
 299:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS3_M_HSIOM_REG, SPI_SS3_M_HSIOM_MASK,
 300:.\Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS3_M_HSIOM_POS, SPI_HSIOM_SPI_SEL);
 301:.\Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS3_PIN) */
 302:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 303:.\Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 304:.\Generated_Source\PSoC4/SPI_SPI.c **** }
 142              		.loc 1 304 0
 143 0020 BD46     		mov	sp, r7
 144              		@ sp needed
 145 0022 80BD     		pop	{r7, pc}
 146              	.L6:
 147              		.align	2
 148              	.L5:
 149 0024 00000240 		.word	1073872896
 150              		.cfi_endproc
 151              	.LFE3:
 152              		.size	SPI_SpiPostEnable, .-SPI_SpiPostEnable
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 9


 153              		.section	.text.SPI_SpiStop,"ax",%progbits
 154              		.align	2
 155              		.global	SPI_SpiStop
 156              		.code	16
 157              		.thumb_func
 158              		.type	SPI_SpiStop, %function
 159              	SPI_SpiStop:
 160              	.LFB4:
 305:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 306:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 307:.\Generated_Source\PSoC4/SPI_SPI.c **** /*******************************************************************************
 308:.\Generated_Source\PSoC4/SPI_SPI.c **** * Function Name: SPI_SpiStop
 309:.\Generated_Source\PSoC4/SPI_SPI.c **** ********************************************************************************
 310:.\Generated_Source\PSoC4/SPI_SPI.c **** *
 311:.\Generated_Source\PSoC4/SPI_SPI.c **** * Summary:
 312:.\Generated_Source\PSoC4/SPI_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) to
 313:.\Generated_Source\PSoC4/SPI_SPI.c **** *  keep them inactive after the block is disabled. The output pins are
 314:.\Generated_Source\PSoC4/SPI_SPI.c **** *  controlled by the GPIO data register.
 315:.\Generated_Source\PSoC4/SPI_SPI.c **** *
 316:.\Generated_Source\PSoC4/SPI_SPI.c **** * Parameters:
 317:.\Generated_Source\PSoC4/SPI_SPI.c **** *  None
 318:.\Generated_Source\PSoC4/SPI_SPI.c **** *
 319:.\Generated_Source\PSoC4/SPI_SPI.c **** * Return:
 320:.\Generated_Source\PSoC4/SPI_SPI.c **** *  None
 321:.\Generated_Source\PSoC4/SPI_SPI.c **** *
 322:.\Generated_Source\PSoC4/SPI_SPI.c **** *******************************************************************************/
 323:.\Generated_Source\PSoC4/SPI_SPI.c **** void SPI_SpiStop(void)
 324:.\Generated_Source\PSoC4/SPI_SPI.c **** {
 161              		.loc 1 324 0
 162              		.cfi_startproc
 163 0000 80B5     		push	{r7, lr}
 164              		.cfi_def_cfa_offset 8
 165              		.cfi_offset 7, -8
 166              		.cfi_offset 14, -4
 167 0002 00AF     		add	r7, sp, #0
 168              		.cfi_def_cfa_register 7
 325:.\Generated_Source\PSoC4/SPI_SPI.c **** #if(SPI_SCB_MODE_UNCONFIG_CONST_CFG)
 326:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 327:.\Generated_Source\PSoC4/SPI_SPI.c ****     if (SPI_CHECK_SPI_MASTER)
 328:.\Generated_Source\PSoC4/SPI_SPI.c ****     {
 329:.\Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SCLK_PIN)
 330:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 331:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_uart_cts_spi_sclk_Write(SPI_GET_SPI_SCLK_INACTIVE);
 332:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 333:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 334:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SCLK_HSIOM_REG, SPI_SCLK_HSIOM_MASK,
 335:.\Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SCLK_HSIOM_POS, SPI_HSIOM_GPIO_SEL);
 336:.\Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_MISO_SDA_TX_PIN_PIN) */
 337:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 338:.\Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS0_PIN)
 339:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 340:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_uart_rts_spi_ss0_Write(SPI_GET_SPI_SS0_INACTIVE);
 341:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 342:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 343:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS0_HSIOM_REG, SPI_SS0_HSIOM_MASK,
 344:.\Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS0_HSIOM_POS, SPI_HSIOM_GPIO_SEL);
 345:.\Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS0_PIN) */
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 10


 346:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 347:.\Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS1_PIN)
 348:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 349:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_spi_ss1_Write(SPI_GET_SPI_SS1_INACTIVE);
 350:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 351:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 352:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS1_HSIOM_REG, SPI_SS1_HSIOM_MASK,
 353:.\Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS1_HSIOM_POS, SPI_HSIOM_GPIO_SEL);
 354:.\Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS1_PIN) */
 355:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 356:.\Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS2_PIN)
 357:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 358:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_spi_ss2_Write(SPI_GET_SPI_SS2_INACTIVE);
 359:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 360:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 361:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS2_HSIOM_REG, SPI_SS2_HSIOM_MASK,
 362:.\Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS2_HSIOM_POS, SPI_HSIOM_GPIO_SEL);
 363:.\Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS2_PIN) */
 364:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 365:.\Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS3_PIN)
 366:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 367:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_spi_ss3_Write(SPI_GET_SPI_SS3_INACTIVE);
 368:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 369:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 370:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS3_HSIOM_REG, SPI_SS3_HSIOM_MASK,
 371:.\Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS3_HSIOM_POS, SPI_HSIOM_GPIO_SEL);
 372:.\Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS3_PIN) */
 373:.\Generated_Source\PSoC4/SPI_SPI.c ****     }
 374:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 375:.\Generated_Source\PSoC4/SPI_SPI.c **** #else
 376:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 377:.\Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SCLK_PIN)
 378:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 379:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_sclk_m_Write(SPI_GET_SPI_SCLK_INACTIVE);
 169              		.loc 1 379 0
 170 0004 114B     		ldr	r3, .L8
 171 0006 1B68     		ldr	r3, [r3]
 172 0008 0822     		mov	r2, #8
 173 000a 1340     		and	r3, r2
 174 000c 5A1E     		sub	r2, r3, #1
 175 000e 9341     		sbc	r3, r3, r2
 176 0010 DBB2     		uxtb	r3, r3
 177 0012 181C     		mov	r0, r3
 178 0014 FFF7FEFF 		bl	SPI_sclk_m_Write
 380:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 381:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 382:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SCLK_M_HSIOM_REG, SPI_SCLK_M_HSIOM_MASK,
 179              		.loc 1 382 0
 180 0018 0D4B     		ldr	r3, .L8+4
 181 001a 0D4A     		ldr	r2, .L8+4
 182 001c 1268     		ldr	r2, [r2]
 183 001e 1201     		lsl	r2, r2, #4
 184 0020 1209     		lsr	r2, r2, #4
 185 0022 1A60     		str	r2, [r3]
 383:.\Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SCLK_M_HSIOM_POS, SPI_HSIOM_GPIO_SEL);
 384:.\Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_MISO_SDA_TX_PIN_PIN) */
 385:.\Generated_Source\PSoC4/SPI_SPI.c **** 
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 11


 386:.\Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS0_PIN)
 387:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 388:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_ss0_m_Write(SPI_GET_SPI_SS0_INACTIVE);
 186              		.loc 1 388 0
 187 0024 094B     		ldr	r3, .L8
 188 0026 1A68     		ldr	r2, [r3]
 189 0028 8023     		mov	r3, #128
 190 002a 5B00     		lsl	r3, r3, #1
 191 002c 1340     		and	r3, r2
 192 002e 5A42     		neg	r2, r3
 193 0030 5341     		adc	r3, r3, r2
 194 0032 DBB2     		uxtb	r3, r3
 195 0034 181C     		mov	r0, r3
 196 0036 FFF7FEFF 		bl	SPI_ss0_m_Write
 389:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 390:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 391:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS0_M_HSIOM_REG, SPI_SS0_M_HSIOM_MASK,
 197              		.loc 1 391 0
 198 003a 054B     		ldr	r3, .L8+4
 199 003c 044A     		ldr	r2, .L8+4
 200 003e 1268     		ldr	r2, [r2]
 201 0040 0449     		ldr	r1, .L8+8
 202 0042 0A40     		and	r2, r1
 203 0044 1A60     		str	r2, [r3]
 392:.\Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS0_M_HSIOM_POS, SPI_HSIOM_GPIO_SEL);
 393:.\Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS0_PIN) */
 394:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 395:.\Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS1_PIN)
 396:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 397:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_ss1_m_Write(SPI_GET_SPI_SS1_INACTIVE);
 398:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 399:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 400:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS1_M_HSIOM_REG, SPI_SS1_M_HSIOM_MASK,
 401:.\Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS1_M_HSIOM_POS, SPI_HSIOM_GPIO_SEL);
 402:.\Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS1_PIN) */
 403:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 404:.\Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS2_PIN)
 405:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 406:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_ss2_m_Write(SPI_GET_SPI_SS2_INACTIVE);
 407:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 408:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 409:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS2_M_HSIOM_REG, SPI_SS2_M_HSIOM_MASK,
 410:.\Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS2_M_HSIOM_POS, SPI_HSIOM_GPIO_SEL);
 411:.\Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS2_PIN) */
 412:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 413:.\Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS3_PIN)
 414:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 415:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_ss3_m_Write(SPI_GET_SPI_SS3_INACTIVE);
 416:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 417:.\Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 418:.\Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS3_M_HSIOM_REG, SPI_SS3_M_HSIOM_MASK,
 419:.\Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS3_M_HSIOM_POS, SPI_HSIOM_GPIO_SEL);
 420:.\Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS3_PIN) */
 421:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 422:.\Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 423:.\Generated_Source\PSoC4/SPI_SPI.c **** }
 204              		.loc 1 423 0
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 12


 205 0046 BD46     		mov	sp, r7
 206              		@ sp needed
 207 0048 80BD     		pop	{r7, pc}
 208              	.L9:
 209 004a C046     		.align	2
 210              	.L8:
 211 004c 20002440 		.word	1076101152
 212 0050 00000240 		.word	1073872896
 213 0054 FFFFFFF0 		.word	-251658241
 214              		.cfi_endproc
 215              	.LFE4:
 216              		.size	SPI_SpiStop, .-SPI_SpiStop
 217              		.section	.text.SPI_SpiSetActiveSlaveSelect,"ax",%progbits
 218              		.align	2
 219              		.global	SPI_SpiSetActiveSlaveSelect
 220              		.code	16
 221              		.thumb_func
 222              		.type	SPI_SpiSetActiveSlaveSelect, %function
 223              	SPI_SpiSetActiveSlaveSelect:
 224              	.LFB5:
 424:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 425:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 426:.\Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_CONST)
 427:.\Generated_Source\PSoC4/SPI_SPI.c ****     /*******************************************************************************
 428:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Function Name: SPI_SetActiveSlaveSelect
 429:.\Generated_Source\PSoC4/SPI_SPI.c ****     ********************************************************************************
 430:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
 431:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Summary:
 432:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  Selects one of the four slave select lines to be active during the transfer.
 433:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  After initialization the active slave select line is 0.
 434:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  The component should be in one of the following states to change the active
 435:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  slave select signal source correctly:
 436:.\Generated_Source\PSoC4/SPI_SPI.c ****     *   - The component is disabled
 437:.\Generated_Source\PSoC4/SPI_SPI.c ****     *   - The component has completed transfer (TX FIFO is empty and the
 438:.\Generated_Source\PSoC4/SPI_SPI.c ****     *     SCB_INTR_MASTER_SPI_DONE status is set)
 439:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  This function does not check that these conditions are met.
 440:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  This function is only applicable to SPI Master mode of operation.
 441:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
 442:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Parameters:
 443:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  slaveSelect: slave select line which will be active while the following
 444:.\Generated_Source\PSoC4/SPI_SPI.c ****     *               transfer.
 445:.\Generated_Source\PSoC4/SPI_SPI.c ****     *   SPI_SPI_SLAVE_SELECT0 - Slave select 0
 446:.\Generated_Source\PSoC4/SPI_SPI.c ****     *   SPI_SPI_SLAVE_SELECT1 - Slave select 1
 447:.\Generated_Source\PSoC4/SPI_SPI.c ****     *   SPI_SPI_SLAVE_SELECT2 - Slave select 2
 448:.\Generated_Source\PSoC4/SPI_SPI.c ****     *   SPI_SPI_SLAVE_SELECT3 - Slave select 3
 449:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
 450:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Return:
 451:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  None
 452:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
 453:.\Generated_Source\PSoC4/SPI_SPI.c ****     *******************************************************************************/
 454:.\Generated_Source\PSoC4/SPI_SPI.c ****     void SPI_SpiSetActiveSlaveSelect(uint32 slaveSelect)
 455:.\Generated_Source\PSoC4/SPI_SPI.c ****     {
 225              		.loc 1 455 0
 226              		.cfi_startproc
 227 0000 80B5     		push	{r7, lr}
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 7, -8
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 13


 230              		.cfi_offset 14, -4
 231 0002 84B0     		sub	sp, sp, #16
 232              		.cfi_def_cfa_offset 24
 233 0004 00AF     		add	r7, sp, #0
 234              		.cfi_def_cfa_register 7
 235 0006 7860     		str	r0, [r7, #4]
 456:.\Generated_Source\PSoC4/SPI_SPI.c ****         uint32 spiCtrl;
 457:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 458:.\Generated_Source\PSoC4/SPI_SPI.c ****         spiCtrl = SPI_SPI_CTRL_REG;
 236              		.loc 1 458 0
 237 0008 0A4B     		ldr	r3, .L11
 238 000a 1B68     		ldr	r3, [r3]
 239 000c FB60     		str	r3, [r7, #12]
 459:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 460:.\Generated_Source\PSoC4/SPI_SPI.c ****         spiCtrl &= (uint32) ~SPI_SPI_CTRL_SLAVE_SELECT_MASK;
 240              		.loc 1 460 0
 241 000e FB68     		ldr	r3, [r7, #12]
 242 0010 094A     		ldr	r2, .L11+4
 243 0012 1340     		and	r3, r2
 244 0014 FB60     		str	r3, [r7, #12]
 461:.\Generated_Source\PSoC4/SPI_SPI.c ****         spiCtrl |= (uint32)  SPI_GET_SPI_CTRL_SS(slaveSelect);
 245              		.loc 1 461 0
 246 0016 7B68     		ldr	r3, [r7, #4]
 247 0018 9A06     		lsl	r2, r3, #26
 248 001a C023     		mov	r3, #192
 249 001c 1B05     		lsl	r3, r3, #20
 250 001e 1340     		and	r3, r2
 251 0020 FA68     		ldr	r2, [r7, #12]
 252 0022 1343     		orr	r3, r2
 253 0024 FB60     		str	r3, [r7, #12]
 462:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 463:.\Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_CTRL_REG = spiCtrl;
 254              		.loc 1 463 0
 255 0026 034B     		ldr	r3, .L11
 256 0028 FA68     		ldr	r2, [r7, #12]
 257 002a 1A60     		str	r2, [r3]
 464:.\Generated_Source\PSoC4/SPI_SPI.c ****     }
 258              		.loc 1 464 0
 259 002c BD46     		mov	sp, r7
 260 002e 04B0     		add	sp, sp, #16
 261              		@ sp needed
 262 0030 80BD     		pop	{r7, pc}
 263              	.L12:
 264 0032 C046     		.align	2
 265              	.L11:
 266 0034 20002440 		.word	1076101152
 267 0038 FFFFFFF3 		.word	-201326593
 268              		.cfi_endproc
 269              	.LFE5:
 270              		.size	SPI_SpiSetActiveSlaveSelect, .-SPI_SpiSetActiveSlaveSelect
 271              		.section	.text.SPI_SpiSetSlaveSelectPolarity,"ax",%progbits
 272              		.align	2
 273              		.global	SPI_SpiSetSlaveSelectPolarity
 274              		.code	16
 275              		.thumb_func
 276              		.type	SPI_SpiSetSlaveSelectPolarity, %function
 277              	SPI_SpiSetSlaveSelectPolarity:
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 14


 278              	.LFB6:
 465:.\Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_CONST) */
 466:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 467:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 468:.\Generated_Source\PSoC4/SPI_SPI.c **** #if !(SPI_CY_SCBIP_V0 || SPI_CY_SCBIP_V1)
 469:.\Generated_Source\PSoC4/SPI_SPI.c ****     /*******************************************************************************
 470:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Function Name: SPI_SpiSetSlaveSelectPolarity
 471:.\Generated_Source\PSoC4/SPI_SPI.c ****     ********************************************************************************
 472:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
 473:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Summary:
 474:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  Sets active polarity for slave select line.
 475:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  The component should be in one of the following states to change the active
 476:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  slave select signal source correctly:
 477:.\Generated_Source\PSoC4/SPI_SPI.c ****     *   - The component is disabled.
 478:.\Generated_Source\PSoC4/SPI_SPI.c ****     *   - The component has completed transfer.
 479:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  This function does not check that these conditions are met.
 480:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
 481:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Parameters:
 482:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  slaveSelect: slave select line to change active polarity.
 483:.\Generated_Source\PSoC4/SPI_SPI.c ****     *   SPI_SPI_SLAVE_SELECT0 - Slave select 0
 484:.\Generated_Source\PSoC4/SPI_SPI.c ****     *   SPI_SPI_SLAVE_SELECT1 - Slave select 1
 485:.\Generated_Source\PSoC4/SPI_SPI.c ****     *   SPI_SPI_SLAVE_SELECT2 - Slave select 2
 486:.\Generated_Source\PSoC4/SPI_SPI.c ****     *   SPI_SPI_SLAVE_SELECT3 - Slave select 3
 487:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
 488:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  polarity: active polarity of slave select line.
 489:.\Generated_Source\PSoC4/SPI_SPI.c ****     *   SPI_SPI_SS_ACTIVE_LOW  - Slave select is active low
 490:.\Generated_Source\PSoC4/SPI_SPI.c ****     *   SPI_SPI_SS_ACTIVE_HIGH - Slave select is active high
 491:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
 492:.\Generated_Source\PSoC4/SPI_SPI.c ****     * Return:
 493:.\Generated_Source\PSoC4/SPI_SPI.c ****     *  None
 494:.\Generated_Source\PSoC4/SPI_SPI.c ****     *
 495:.\Generated_Source\PSoC4/SPI_SPI.c ****     *******************************************************************************/
 496:.\Generated_Source\PSoC4/SPI_SPI.c ****     void SPI_SpiSetSlaveSelectPolarity(uint32 slaveSelect, uint32 polarity)
 497:.\Generated_Source\PSoC4/SPI_SPI.c ****     {
 279              		.loc 1 497 0
 280              		.cfi_startproc
 281 0000 80B5     		push	{r7, lr}
 282              		.cfi_def_cfa_offset 8
 283              		.cfi_offset 7, -8
 284              		.cfi_offset 14, -4
 285 0002 84B0     		sub	sp, sp, #16
 286              		.cfi_def_cfa_offset 24
 287 0004 00AF     		add	r7, sp, #0
 288              		.cfi_def_cfa_register 7
 289 0006 7860     		str	r0, [r7, #4]
 290 0008 3960     		str	r1, [r7]
 498:.\Generated_Source\PSoC4/SPI_SPI.c ****         uint32 ssPolarity;
 499:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 500:.\Generated_Source\PSoC4/SPI_SPI.c ****         /* Get position of the polarity bit associated with slave select line */
 501:.\Generated_Source\PSoC4/SPI_SPI.c ****         ssPolarity = SPI_GET_SPI_CTRL_SSEL_POLARITY((uint32) 1u << slaveSelect);
 291              		.loc 1 501 0
 292 000a 7B68     		ldr	r3, [r7, #4]
 293 000c 0122     		mov	r2, #1
 294 000e 9A40     		lsl	r2, r2, r3
 295 0010 131C     		mov	r3, r2
 296 0012 1A02     		lsl	r2, r3, #8
 297 0014 F023     		mov	r3, #240
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 15


 298 0016 1B01     		lsl	r3, r3, #4
 299 0018 1340     		and	r3, r2
 300 001a FB60     		str	r3, [r7, #12]
 502:.\Generated_Source\PSoC4/SPI_SPI.c **** 
 503:.\Generated_Source\PSoC4/SPI_SPI.c ****         if (0u != polarity)
 301              		.loc 1 503 0
 302 001c 3B68     		ldr	r3, [r7]
 303 001e 002B     		cmp	r3, #0
 304 0020 06D0     		beq	.L14
 504:.\Generated_Source\PSoC4/SPI_SPI.c ****         {
 505:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SPI_CTRL_REG |= (uint32)  ssPolarity;
 305              		.loc 1 505 0
 306 0022 084B     		ldr	r3, .L16
 307 0024 074A     		ldr	r2, .L16
 308 0026 1168     		ldr	r1, [r2]
 309 0028 FA68     		ldr	r2, [r7, #12]
 310 002a 0A43     		orr	r2, r1
 311 002c 1A60     		str	r2, [r3]
 312 002e 06E0     		b	.L13
 313              	.L14:
 506:.\Generated_Source\PSoC4/SPI_SPI.c ****         }
 507:.\Generated_Source\PSoC4/SPI_SPI.c ****         else
 508:.\Generated_Source\PSoC4/SPI_SPI.c ****         {
 509:.\Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SPI_CTRL_REG &= (uint32) ~ssPolarity;
 314              		.loc 1 509 0
 315 0030 044B     		ldr	r3, .L16
 316 0032 044A     		ldr	r2, .L16
 317 0034 1268     		ldr	r2, [r2]
 318 0036 F968     		ldr	r1, [r7, #12]
 319 0038 C943     		mvn	r1, r1
 320 003a 0A40     		and	r2, r1
 321 003c 1A60     		str	r2, [r3]
 322              	.L13:
 510:.\Generated_Source\PSoC4/SPI_SPI.c ****         }
 511:.\Generated_Source\PSoC4/SPI_SPI.c ****     }
 323              		.loc 1 511 0
 324 003e BD46     		mov	sp, r7
 325 0040 04B0     		add	sp, sp, #16
 326              		@ sp needed
 327 0042 80BD     		pop	{r7, pc}
 328              	.L17:
 329              		.align	2
 330              	.L16:
 331 0044 20002440 		.word	1076101152
 332              		.cfi_endproc
 333              	.LFE6:
 334              		.size	SPI_SpiSetSlaveSelectPolarity, .-SPI_SpiSetSlaveSelectPolarity
 335              		.text
 336              	.Letext0:
 337              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 338              		.section	.debug_info,"",%progbits
 339              	.Ldebug_info0:
 340 0000 49010000 		.4byte	0x149
 341 0004 0400     		.2byte	0x4
 342 0006 00000000 		.4byte	.Ldebug_abbrev0
 343 000a 04       		.byte	0x4
 344 000b 01       		.uleb128 0x1
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 16


 345 000c CA000000 		.4byte	.LASF22
 346 0010 01       		.byte	0x1
 347 0011 75000000 		.4byte	.LASF23
 348 0015 7B010000 		.4byte	.LASF24
 349 0019 00000000 		.4byte	.Ldebug_ranges0+0
 350 001d 00000000 		.4byte	0
 351 0021 00000000 		.4byte	.Ldebug_line0
 352 0025 02       		.uleb128 0x2
 353 0026 01       		.byte	0x1
 354 0027 06       		.byte	0x6
 355 0028 D3010000 		.4byte	.LASF0
 356 002c 02       		.uleb128 0x2
 357 002d 01       		.byte	0x1
 358 002e 08       		.byte	0x8
 359 002f 58010000 		.4byte	.LASF1
 360 0033 02       		.uleb128 0x2
 361 0034 02       		.byte	0x2
 362 0035 05       		.byte	0x5
 363 0036 F9010000 		.4byte	.LASF2
 364 003a 02       		.uleb128 0x2
 365 003b 02       		.byte	0x2
 366 003c 07       		.byte	0x7
 367 003d C0010000 		.4byte	.LASF3
 368 0041 02       		.uleb128 0x2
 369 0042 04       		.byte	0x4
 370 0043 05       		.byte	0x5
 371 0044 6B010000 		.4byte	.LASF4
 372 0048 02       		.uleb128 0x2
 373 0049 04       		.byte	0x4
 374 004a 07       		.byte	0x7
 375 004b 63000000 		.4byte	.LASF5
 376 004f 02       		.uleb128 0x2
 377 0050 08       		.byte	0x8
 378 0051 05       		.byte	0x5
 379 0052 00000000 		.4byte	.LASF6
 380 0056 02       		.uleb128 0x2
 381 0057 08       		.byte	0x8
 382 0058 07       		.byte	0x7
 383 0059 98000000 		.4byte	.LASF7
 384 005d 03       		.uleb128 0x3
 385 005e 04       		.byte	0x4
 386 005f 05       		.byte	0x5
 387 0060 696E7400 		.ascii	"int\000"
 388 0064 02       		.uleb128 0x2
 389 0065 04       		.byte	0x4
 390 0066 07       		.byte	0x7
 391 0067 20000000 		.4byte	.LASF8
 392 006b 04       		.uleb128 0x4
 393 006c 0E000000 		.4byte	.LASF12
 394 0070 02       		.byte	0x2
 395 0071 C4       		.byte	0xc4
 396 0072 48000000 		.4byte	0x48
 397 0076 02       		.uleb128 0x2
 398 0077 04       		.byte	0x4
 399 0078 04       		.byte	0x4
 400 0079 EB010000 		.4byte	.LASF9
 401 007d 02       		.uleb128 0x2
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 17


 402 007e 08       		.byte	0x8
 403 007f 04       		.byte	0x4
 404 0080 74010000 		.4byte	.LASF10
 405 0084 02       		.uleb128 0x2
 406 0085 01       		.byte	0x1
 407 0086 08       		.byte	0x8
 408 0087 66010000 		.4byte	.LASF11
 409 008b 05       		.uleb128 0x5
 410 008c BA010000 		.4byte	.LASF13
 411 0090 02       		.byte	0x2
 412 0091 6E01     		.2byte	0x16e
 413 0093 97000000 		.4byte	0x97
 414 0097 06       		.uleb128 0x6
 415 0098 6B000000 		.4byte	0x6b
 416 009c 02       		.uleb128 0x2
 417 009d 04       		.byte	0x4
 418 009e 07       		.byte	0x7
 419 009f 03020000 		.4byte	.LASF14
 420 00a3 07       		.uleb128 0x7
 421 00a4 DF010000 		.4byte	.LASF15
 422 00a8 01       		.byte	0x1
 423 00a9 AB       		.byte	0xab
 424 00aa 00000000 		.4byte	.LFB2
 425 00ae 94000000 		.4byte	.LFE2-.LFB2
 426 00b2 01       		.uleb128 0x1
 427 00b3 9C       		.byte	0x9c
 428 00b4 08       		.uleb128 0x8
 429 00b5 AF000000 		.4byte	.LASF16
 430 00b9 01       		.byte	0x1
 431 00ba EA       		.byte	0xea
 432 00bb 00000000 		.4byte	.LFB3
 433 00bf 28000000 		.4byte	.LFE3-.LFB3
 434 00c3 01       		.uleb128 0x1
 435 00c4 9C       		.byte	0x9c
 436 00c5 09       		.uleb128 0x9
 437 00c6 57000000 		.4byte	.LASF17
 438 00ca 01       		.byte	0x1
 439 00cb 4301     		.2byte	0x143
 440 00cd 00000000 		.4byte	.LFB4
 441 00d1 58000000 		.4byte	.LFE4-.LFB4
 442 00d5 01       		.uleb128 0x1
 443 00d6 9C       		.byte	0x9c
 444 00d7 0A       		.uleb128 0xa
 445 00d8 0C020000 		.4byte	.LASF25
 446 00dc 01       		.byte	0x1
 447 00dd C601     		.2byte	0x1c6
 448 00df 00000000 		.4byte	.LFB5
 449 00e3 3C000000 		.4byte	.LFE5-.LFB5
 450 00e7 01       		.uleb128 0x1
 451 00e8 9C       		.byte	0x9c
 452 00e9 0C010000 		.4byte	0x10c
 453 00ed 0B       		.uleb128 0xb
 454 00ee 2D000000 		.4byte	.LASF18
 455 00f2 01       		.byte	0x1
 456 00f3 C601     		.2byte	0x1c6
 457 00f5 6B000000 		.4byte	0x6b
 458 00f9 02       		.uleb128 0x2
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 18


 459 00fa 91       		.byte	0x91
 460 00fb 6C       		.sleb128 -20
 461 00fc 0C       		.uleb128 0xc
 462 00fd F1010000 		.4byte	.LASF20
 463 0101 01       		.byte	0x1
 464 0102 C801     		.2byte	0x1c8
 465 0104 6B000000 		.4byte	0x6b
 466 0108 02       		.uleb128 0x2
 467 0109 91       		.byte	0x91
 468 010a 74       		.sleb128 -12
 469 010b 00       		.byte	0
 470 010c 0D       		.uleb128 0xd
 471 010d 39000000 		.4byte	.LASF26
 472 0111 01       		.byte	0x1
 473 0112 F001     		.2byte	0x1f0
 474 0114 00000000 		.4byte	.LFB6
 475 0118 48000000 		.4byte	.LFE6-.LFB6
 476 011c 01       		.uleb128 0x1
 477 011d 9C       		.byte	0x9c
 478 011e 0B       		.uleb128 0xb
 479 011f 2D000000 		.4byte	.LASF18
 480 0123 01       		.byte	0x1
 481 0124 F001     		.2byte	0x1f0
 482 0126 6B000000 		.4byte	0x6b
 483 012a 02       		.uleb128 0x2
 484 012b 91       		.byte	0x91
 485 012c 6C       		.sleb128 -20
 486 012d 0B       		.uleb128 0xb
 487 012e C1000000 		.4byte	.LASF19
 488 0132 01       		.byte	0x1
 489 0133 F001     		.2byte	0x1f0
 490 0135 6B000000 		.4byte	0x6b
 491 0139 02       		.uleb128 0x2
 492 013a 91       		.byte	0x91
 493 013b 68       		.sleb128 -24
 494 013c 0C       		.uleb128 0xc
 495 013d 15000000 		.4byte	.LASF21
 496 0141 01       		.byte	0x1
 497 0142 F201     		.2byte	0x1f2
 498 0144 6B000000 		.4byte	0x6b
 499 0148 02       		.uleb128 0x2
 500 0149 91       		.byte	0x91
 501 014a 74       		.sleb128 -12
 502 014b 00       		.byte	0
 503 014c 00       		.byte	0
 504              		.section	.debug_abbrev,"",%progbits
 505              	.Ldebug_abbrev0:
 506 0000 01       		.uleb128 0x1
 507 0001 11       		.uleb128 0x11
 508 0002 01       		.byte	0x1
 509 0003 25       		.uleb128 0x25
 510 0004 0E       		.uleb128 0xe
 511 0005 13       		.uleb128 0x13
 512 0006 0B       		.uleb128 0xb
 513 0007 03       		.uleb128 0x3
 514 0008 0E       		.uleb128 0xe
 515 0009 1B       		.uleb128 0x1b
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 19


 516 000a 0E       		.uleb128 0xe
 517 000b 55       		.uleb128 0x55
 518 000c 17       		.uleb128 0x17
 519 000d 11       		.uleb128 0x11
 520 000e 01       		.uleb128 0x1
 521 000f 10       		.uleb128 0x10
 522 0010 17       		.uleb128 0x17
 523 0011 00       		.byte	0
 524 0012 00       		.byte	0
 525 0013 02       		.uleb128 0x2
 526 0014 24       		.uleb128 0x24
 527 0015 00       		.byte	0
 528 0016 0B       		.uleb128 0xb
 529 0017 0B       		.uleb128 0xb
 530 0018 3E       		.uleb128 0x3e
 531 0019 0B       		.uleb128 0xb
 532 001a 03       		.uleb128 0x3
 533 001b 0E       		.uleb128 0xe
 534 001c 00       		.byte	0
 535 001d 00       		.byte	0
 536 001e 03       		.uleb128 0x3
 537 001f 24       		.uleb128 0x24
 538 0020 00       		.byte	0
 539 0021 0B       		.uleb128 0xb
 540 0022 0B       		.uleb128 0xb
 541 0023 3E       		.uleb128 0x3e
 542 0024 0B       		.uleb128 0xb
 543 0025 03       		.uleb128 0x3
 544 0026 08       		.uleb128 0x8
 545 0027 00       		.byte	0
 546 0028 00       		.byte	0
 547 0029 04       		.uleb128 0x4
 548 002a 16       		.uleb128 0x16
 549 002b 00       		.byte	0
 550 002c 03       		.uleb128 0x3
 551 002d 0E       		.uleb128 0xe
 552 002e 3A       		.uleb128 0x3a
 553 002f 0B       		.uleb128 0xb
 554 0030 3B       		.uleb128 0x3b
 555 0031 0B       		.uleb128 0xb
 556 0032 49       		.uleb128 0x49
 557 0033 13       		.uleb128 0x13
 558 0034 00       		.byte	0
 559 0035 00       		.byte	0
 560 0036 05       		.uleb128 0x5
 561 0037 16       		.uleb128 0x16
 562 0038 00       		.byte	0
 563 0039 03       		.uleb128 0x3
 564 003a 0E       		.uleb128 0xe
 565 003b 3A       		.uleb128 0x3a
 566 003c 0B       		.uleb128 0xb
 567 003d 3B       		.uleb128 0x3b
 568 003e 05       		.uleb128 0x5
 569 003f 49       		.uleb128 0x49
 570 0040 13       		.uleb128 0x13
 571 0041 00       		.byte	0
 572 0042 00       		.byte	0
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 20


 573 0043 06       		.uleb128 0x6
 574 0044 35       		.uleb128 0x35
 575 0045 00       		.byte	0
 576 0046 49       		.uleb128 0x49
 577 0047 13       		.uleb128 0x13
 578 0048 00       		.byte	0
 579 0049 00       		.byte	0
 580 004a 07       		.uleb128 0x7
 581 004b 2E       		.uleb128 0x2e
 582 004c 00       		.byte	0
 583 004d 3F       		.uleb128 0x3f
 584 004e 19       		.uleb128 0x19
 585 004f 03       		.uleb128 0x3
 586 0050 0E       		.uleb128 0xe
 587 0051 3A       		.uleb128 0x3a
 588 0052 0B       		.uleb128 0xb
 589 0053 3B       		.uleb128 0x3b
 590 0054 0B       		.uleb128 0xb
 591 0055 27       		.uleb128 0x27
 592 0056 19       		.uleb128 0x19
 593 0057 11       		.uleb128 0x11
 594 0058 01       		.uleb128 0x1
 595 0059 12       		.uleb128 0x12
 596 005a 06       		.uleb128 0x6
 597 005b 40       		.uleb128 0x40
 598 005c 18       		.uleb128 0x18
 599 005d 9642     		.uleb128 0x2116
 600 005f 19       		.uleb128 0x19
 601 0060 00       		.byte	0
 602 0061 00       		.byte	0
 603 0062 08       		.uleb128 0x8
 604 0063 2E       		.uleb128 0x2e
 605 0064 00       		.byte	0
 606 0065 3F       		.uleb128 0x3f
 607 0066 19       		.uleb128 0x19
 608 0067 03       		.uleb128 0x3
 609 0068 0E       		.uleb128 0xe
 610 0069 3A       		.uleb128 0x3a
 611 006a 0B       		.uleb128 0xb
 612 006b 3B       		.uleb128 0x3b
 613 006c 0B       		.uleb128 0xb
 614 006d 27       		.uleb128 0x27
 615 006e 19       		.uleb128 0x19
 616 006f 11       		.uleb128 0x11
 617 0070 01       		.uleb128 0x1
 618 0071 12       		.uleb128 0x12
 619 0072 06       		.uleb128 0x6
 620 0073 40       		.uleb128 0x40
 621 0074 18       		.uleb128 0x18
 622 0075 9742     		.uleb128 0x2117
 623 0077 19       		.uleb128 0x19
 624 0078 00       		.byte	0
 625 0079 00       		.byte	0
 626 007a 09       		.uleb128 0x9
 627 007b 2E       		.uleb128 0x2e
 628 007c 00       		.byte	0
 629 007d 3F       		.uleb128 0x3f
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 21


 630 007e 19       		.uleb128 0x19
 631 007f 03       		.uleb128 0x3
 632 0080 0E       		.uleb128 0xe
 633 0081 3A       		.uleb128 0x3a
 634 0082 0B       		.uleb128 0xb
 635 0083 3B       		.uleb128 0x3b
 636 0084 05       		.uleb128 0x5
 637 0085 27       		.uleb128 0x27
 638 0086 19       		.uleb128 0x19
 639 0087 11       		.uleb128 0x11
 640 0088 01       		.uleb128 0x1
 641 0089 12       		.uleb128 0x12
 642 008a 06       		.uleb128 0x6
 643 008b 40       		.uleb128 0x40
 644 008c 18       		.uleb128 0x18
 645 008d 9642     		.uleb128 0x2116
 646 008f 19       		.uleb128 0x19
 647 0090 00       		.byte	0
 648 0091 00       		.byte	0
 649 0092 0A       		.uleb128 0xa
 650 0093 2E       		.uleb128 0x2e
 651 0094 01       		.byte	0x1
 652 0095 3F       		.uleb128 0x3f
 653 0096 19       		.uleb128 0x19
 654 0097 03       		.uleb128 0x3
 655 0098 0E       		.uleb128 0xe
 656 0099 3A       		.uleb128 0x3a
 657 009a 0B       		.uleb128 0xb
 658 009b 3B       		.uleb128 0x3b
 659 009c 05       		.uleb128 0x5
 660 009d 27       		.uleb128 0x27
 661 009e 19       		.uleb128 0x19
 662 009f 11       		.uleb128 0x11
 663 00a0 01       		.uleb128 0x1
 664 00a1 12       		.uleb128 0x12
 665 00a2 06       		.uleb128 0x6
 666 00a3 40       		.uleb128 0x40
 667 00a4 18       		.uleb128 0x18
 668 00a5 9742     		.uleb128 0x2117
 669 00a7 19       		.uleb128 0x19
 670 00a8 01       		.uleb128 0x1
 671 00a9 13       		.uleb128 0x13
 672 00aa 00       		.byte	0
 673 00ab 00       		.byte	0
 674 00ac 0B       		.uleb128 0xb
 675 00ad 05       		.uleb128 0x5
 676 00ae 00       		.byte	0
 677 00af 03       		.uleb128 0x3
 678 00b0 0E       		.uleb128 0xe
 679 00b1 3A       		.uleb128 0x3a
 680 00b2 0B       		.uleb128 0xb
 681 00b3 3B       		.uleb128 0x3b
 682 00b4 05       		.uleb128 0x5
 683 00b5 49       		.uleb128 0x49
 684 00b6 13       		.uleb128 0x13
 685 00b7 02       		.uleb128 0x2
 686 00b8 18       		.uleb128 0x18
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 22


 687 00b9 00       		.byte	0
 688 00ba 00       		.byte	0
 689 00bb 0C       		.uleb128 0xc
 690 00bc 34       		.uleb128 0x34
 691 00bd 00       		.byte	0
 692 00be 03       		.uleb128 0x3
 693 00bf 0E       		.uleb128 0xe
 694 00c0 3A       		.uleb128 0x3a
 695 00c1 0B       		.uleb128 0xb
 696 00c2 3B       		.uleb128 0x3b
 697 00c3 05       		.uleb128 0x5
 698 00c4 49       		.uleb128 0x49
 699 00c5 13       		.uleb128 0x13
 700 00c6 02       		.uleb128 0x2
 701 00c7 18       		.uleb128 0x18
 702 00c8 00       		.byte	0
 703 00c9 00       		.byte	0
 704 00ca 0D       		.uleb128 0xd
 705 00cb 2E       		.uleb128 0x2e
 706 00cc 01       		.byte	0x1
 707 00cd 3F       		.uleb128 0x3f
 708 00ce 19       		.uleb128 0x19
 709 00cf 03       		.uleb128 0x3
 710 00d0 0E       		.uleb128 0xe
 711 00d1 3A       		.uleb128 0x3a
 712 00d2 0B       		.uleb128 0xb
 713 00d3 3B       		.uleb128 0x3b
 714 00d4 05       		.uleb128 0x5
 715 00d5 27       		.uleb128 0x27
 716 00d6 19       		.uleb128 0x19
 717 00d7 11       		.uleb128 0x11
 718 00d8 01       		.uleb128 0x1
 719 00d9 12       		.uleb128 0x12
 720 00da 06       		.uleb128 0x6
 721 00db 40       		.uleb128 0x40
 722 00dc 18       		.uleb128 0x18
 723 00dd 9742     		.uleb128 0x2117
 724 00df 19       		.uleb128 0x19
 725 00e0 00       		.byte	0
 726 00e1 00       		.byte	0
 727 00e2 00       		.byte	0
 728              		.section	.debug_aranges,"",%progbits
 729 0000 3C000000 		.4byte	0x3c
 730 0004 0200     		.2byte	0x2
 731 0006 00000000 		.4byte	.Ldebug_info0
 732 000a 04       		.byte	0x4
 733 000b 00       		.byte	0
 734 000c 0000     		.2byte	0
 735 000e 0000     		.2byte	0
 736 0010 00000000 		.4byte	.LFB2
 737 0014 94000000 		.4byte	.LFE2-.LFB2
 738 0018 00000000 		.4byte	.LFB3
 739 001c 28000000 		.4byte	.LFE3-.LFB3
 740 0020 00000000 		.4byte	.LFB4
 741 0024 58000000 		.4byte	.LFE4-.LFB4
 742 0028 00000000 		.4byte	.LFB5
 743 002c 3C000000 		.4byte	.LFE5-.LFB5
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 23


 744 0030 00000000 		.4byte	.LFB6
 745 0034 48000000 		.4byte	.LFE6-.LFB6
 746 0038 00000000 		.4byte	0
 747 003c 00000000 		.4byte	0
 748              		.section	.debug_ranges,"",%progbits
 749              	.Ldebug_ranges0:
 750 0000 00000000 		.4byte	.LFB2
 751 0004 94000000 		.4byte	.LFE2
 752 0008 00000000 		.4byte	.LFB3
 753 000c 28000000 		.4byte	.LFE3
 754 0010 00000000 		.4byte	.LFB4
 755 0014 58000000 		.4byte	.LFE4
 756 0018 00000000 		.4byte	.LFB5
 757 001c 3C000000 		.4byte	.LFE5
 758 0020 00000000 		.4byte	.LFB6
 759 0024 48000000 		.4byte	.LFE6
 760 0028 00000000 		.4byte	0
 761 002c 00000000 		.4byte	0
 762              		.section	.debug_line,"",%progbits
 763              	.Ldebug_line0:
 764 0000 DF000000 		.section	.debug_str,"MS",%progbits,1
 764      02005D00 
 764      00000201 
 764      FB0E0D00 
 764      01010101 
 765              	.LASF6:
 766 0000 6C6F6E67 		.ascii	"long long int\000"
 766      206C6F6E 
 766      6720696E 
 766      7400
 767              	.LASF12:
 768 000e 75696E74 		.ascii	"uint32\000"
 768      333200
 769              	.LASF21:
 770 0015 7373506F 		.ascii	"ssPolarity\000"
 770      6C617269 
 770      747900
 771              	.LASF8:
 772 0020 756E7369 		.ascii	"unsigned int\000"
 772      676E6564 
 772      20696E74 
 772      00
 773              	.LASF18:
 774 002d 736C6176 		.ascii	"slaveSelect\000"
 774      6553656C 
 774      65637400 
 775              	.LASF26:
 776 0039 5350495F 		.ascii	"SPI_SpiSetSlaveSelectPolarity\000"
 776      53706953 
 776      6574536C 
 776      61766553 
 776      656C6563 
 777              	.LASF17:
 778 0057 5350495F 		.ascii	"SPI_SpiStop\000"
 778      53706953 
 778      746F7000 
 779              	.LASF5:
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 24


 780 0063 6C6F6E67 		.ascii	"long unsigned int\000"
 780      20756E73 
 780      69676E65 
 780      6420696E 
 780      7400
 781              	.LASF23:
 782 0075 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\SPI_SPI.c\000"
 782      6E657261 
 782      7465645F 
 782      536F7572 
 782      63655C50 
 783              	.LASF7:
 784 0098 6C6F6E67 		.ascii	"long long unsigned int\000"
 784      206C6F6E 
 784      6720756E 
 784      7369676E 
 784      65642069 
 785              	.LASF16:
 786 00af 5350495F 		.ascii	"SPI_SpiPostEnable\000"
 786      53706950 
 786      6F737445 
 786      6E61626C 
 786      6500
 787              	.LASF19:
 788 00c1 706F6C61 		.ascii	"polarity\000"
 788      72697479 
 788      00
 789              	.LASF22:
 790 00ca 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 790      4320342E 
 790      392E3320 
 790      32303135 
 790      30333033 
 791 00fd 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 791      20726576 
 791      6973696F 
 791      6E203232 
 791      31323230 
 792 0130 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 792      66756E63 
 792      74696F6E 
 792      2D736563 
 792      74696F6E 
 793              	.LASF1:
 794 0158 756E7369 		.ascii	"unsigned char\000"
 794      676E6564 
 794      20636861 
 794      7200
 795              	.LASF11:
 796 0166 63686172 		.ascii	"char\000"
 796      00
 797              	.LASF4:
 798 016b 6C6F6E67 		.ascii	"long int\000"
 798      20696E74 
 798      00
 799              	.LASF10:
 800 0174 646F7562 		.ascii	"double\000"
ARM GAS  C:\Users\Kevin\AppData\Local\Temp\ccpOGylg.s 			page 25


 800      6C6500
 801              	.LASF24:
 802 017b 433A5C55 		.ascii	"C:\\Users\\Kevin\\Documents\\GitHub\\EZtimer\\Firmw"
 802      73657273 
 802      5C4B6576 
 802      696E5C44 
 802      6F63756D 
 803 01a8 6172655C 		.ascii	"are\\EZtimer.cydsn\000"
 803      455A7469 
 803      6D65722E 
 803      63796473 
 803      6E00
 804              	.LASF13:
 805 01ba 72656733 		.ascii	"reg32\000"
 805      3200
 806              	.LASF3:
 807 01c0 73686F72 		.ascii	"short unsigned int\000"
 807      7420756E 
 807      7369676E 
 807      65642069 
 807      6E7400
 808              	.LASF0:
 809 01d3 7369676E 		.ascii	"signed char\000"
 809      65642063 
 809      68617200 
 810              	.LASF15:
 811 01df 5350495F 		.ascii	"SPI_SpiInit\000"
 811      53706949 
 811      6E697400 
 812              	.LASF9:
 813 01eb 666C6F61 		.ascii	"float\000"
 813      7400
 814              	.LASF20:
 815 01f1 73706943 		.ascii	"spiCtrl\000"
 815      74726C00 
 816              	.LASF2:
 817 01f9 73686F72 		.ascii	"short int\000"
 817      7420696E 
 817      7400
 818              	.LASF14:
 819 0203 73697A65 		.ascii	"sizetype\000"
 819      74797065 
 819      00
 820              	.LASF25:
 821 020c 5350495F 		.ascii	"SPI_SpiSetActiveSlaveSelect\000"
 821      53706953 
 821      65744163 
 821      74697665 
 821      536C6176 
 822              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
