<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MLIR: mlir::transform::gpu Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MLIR
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacemlir.html">mlir</a></li><li class="navelem"><a class="el" href="namespacemlir_1_1transform.html">transform</a></li><li class="navelem"><a class="el" href="namespacemlir_1_1transform_1_1gpu.html">gpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">mlir::transform::gpu Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html">IdBuilderResult</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper type for functions that generate ids for the mapping of a scf.forall.  <a href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html">GpuIdBuilder</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper struct for configuring the rewrite of mapped scf.forall ops to various gpu id configurations.  <a href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a5543d1a5eedf3d91bb6fda1a811a1921"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemlir_1_1transform_1_1gpu.html#a5543d1a5eedf3d91bb6fda1a811a1921">GpuIdBuilderFnType</a> = std::function&lt; <a class="el" href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html">IdBuilderResult</a>(<a class="el" href="classmlir_1_1RewriterBase.html">RewriterBase</a> &amp;, <a class="el" href="classmlir_1_1Location.html">Location</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int64_t &gt;)&gt;</td></tr>
<tr class="memdesc:a5543d1a5eedf3d91bb6fda1a811a1921"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common gpu id builder type, allows the configuration of lowering for various mapping schemes.  <a href="namespacemlir_1_1transform_1_1gpu.html#a5543d1a5eedf3d91bb6fda1a811a1921">More...</a><br /></td></tr>
<tr class="separator:a5543d1a5eedf3d91bb6fda1a811a1921"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aa87d5bb58d2ce62e3d2975af7994b61e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmlir_1_1DiagnosedSilenceableFailure.html">DiagnosedSilenceableFailure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemlir_1_1transform_1_1gpu.html#aa87d5bb58d2ce62e3d2975af7994b61e">mapForallToBlocksImpl</a> (<a class="el" href="classmlir_1_1RewriterBase.html">RewriterBase</a> &amp;rewriter, TransformOpInterface transformOp, scf::ForallOp forallOp, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int64_t &gt; &amp;gridDims, const <a class="el" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html">GpuIdBuilder</a> &amp;gpuIdBuilder)</td></tr>
<tr class="memdesc:aa87d5bb58d2ce62e3d2975af7994b61e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map the top level <code>scf.forall</code> op to GPU Thread Blocks.  <a href="namespacemlir_1_1transform_1_1gpu.html#aa87d5bb58d2ce62e3d2975af7994b61e">More...</a><br /></td></tr>
<tr class="separator:aa87d5bb58d2ce62e3d2975af7994b61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f7dc3db06248084b7c10ddbc718d4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmlir_1_1DiagnosedSilenceableFailure.html">DiagnosedSilenceableFailure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemlir_1_1transform_1_1gpu.html#ac3f7dc3db06248084b7c10ddbc718d4d">mapOneForallToThreadsImpl</a> (<a class="el" href="classmlir_1_1RewriterBase.html">RewriterBase</a> &amp;rewriter, std::optional&lt; TransformOpInterface &gt; transformOp, scf::ForallOp forallOp, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int64_t &gt; availableMappingSizes, bool syncAfterDistribute, const <a class="el" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html">GpuIdBuilder</a> &amp;gpuIdBuilder)</td></tr>
<tr class="memdesc:ac3f7dc3db06248084b7c10ddbc718d4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Search <code>scf.forall</code> ops nested under <code>target</code> and map each such op to an explicit GPU implementation along <code>availableMappingSizes</code>.  <a href="namespacemlir_1_1transform_1_1gpu.html#ac3f7dc3db06248084b7c10ddbc718d4d">More...</a><br /></td></tr>
<tr class="separator:ac3f7dc3db06248084b7c10ddbc718d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707c7366ed904ac2ec7a2d19d8d5b100"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmlir_1_1DiagnosedSilenceableFailure.html">DiagnosedSilenceableFailure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemlir_1_1transform_1_1gpu.html#a707c7366ed904ac2ec7a2d19d8d5b100">mapNestedForallToThreadsImpl</a> (<a class="el" href="classmlir_1_1RewriterBase.html">RewriterBase</a> &amp;rewriter, std::optional&lt; TransformOpInterface &gt; transformOp, <a class="el" href="classmlir_1_1Operation.html">Operation</a> *target, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int64_t &gt; blockDimsOfr, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int64_t &gt; warpDims, bool syncAfterDistribute)</td></tr>
<tr class="memdesc:a707c7366ed904ac2ec7a2d19d8d5b100"><td class="mdescLeft">&#160;</td><td class="mdescRight">Search <code>scf.forall</code> ops nested under <code>target</code> and map each such op to an explicit GPU implementation along blockDims and warpDims.  <a href="namespacemlir_1_1transform_1_1gpu.html#a707c7366ed904ac2ec7a2d19d8d5b100">More...</a><br /></td></tr>
<tr class="separator:a707c7366ed904ac2ec7a2d19d8d5b100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064fe8837beadc3290187efba46415ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmlir_1_1DiagnosedSilenceableFailure.html">DiagnosedSilenceableFailure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemlir_1_1transform_1_1gpu.html#a064fe8837beadc3290187efba46415ca">findTopLevelForallOp</a> (<a class="el" href="classmlir_1_1Operation.html">Operation</a> *target, scf::ForallOp &amp;topLevelForallOp, TransformOpInterface transformOp)</td></tr>
<tr class="memdesc:a064fe8837beadc3290187efba46415ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the unique top level scf::ForallOp within a given target op.  <a href="namespacemlir_1_1transform_1_1gpu.html#a064fe8837beadc3290187efba46415ca">More...</a><br /></td></tr>
<tr class="separator:a064fe8837beadc3290187efba46415ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a5543d1a5eedf3d91bb6fda1a811a1921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5543d1a5eedf3d91bb6fda1a811a1921">&#9670;&nbsp;</a></span>GpuIdBuilderFnType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacemlir_1_1transform_1_1gpu.html#a5543d1a5eedf3d91bb6fda1a811a1921">mlir::transform::gpu::GpuIdBuilderFnType</a> = typedef std::function&lt;<a class="el" href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html">IdBuilderResult</a>(<a class="el" href="classmlir_1_1RewriterBase.html">RewriterBase</a> &amp;, <a class="el" href="classmlir_1_1Location.html">Location</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;int64_t&gt;)&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Common gpu id builder type, allows the configuration of lowering for various mapping schemes. </p>
<p>Takes:</p><ul>
<li>A rewriter with insertion point set before the forall op to rewrite.</li>
<li>The loc of the forall op to rewrite.</li>
<li>A list of positive integers carrying the mapping sizes for the current forall op to rewrite. </li>
</ul>

<p class="definition">Definition at line <a class="el" href="GPUTransformOps_8h_source.html#l00055">55</a> of file <a class="el" href="GPUTransformOps_8h_source.html">GPUTransformOps.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a064fe8837beadc3290187efba46415ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a064fe8837beadc3290187efba46415ca">&#9670;&nbsp;</a></span>findTopLevelForallOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmlir_1_1DiagnosedSilenceableFailure.html">DiagnosedSilenceableFailure</a> mlir::transform::gpu::findTopLevelForallOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmlir_1_1Operation.html">Operation</a> *&#160;</td>
          <td class="paramname"><em>target</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">scf::ForallOp &amp;&#160;</td>
          <td class="paramname"><em>topLevelForallOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TransformOpInterface&#160;</td>
          <td class="paramname"><em>transformOp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Find the unique top level scf::ForallOp within a given target op. </p>

<p class="definition">Definition at line <a class="el" href="GPUTransformOps_8cpp_source.html#l00646">646</a> of file <a class="el" href="GPUTransformOps_8cpp_source.html">GPUTransformOps.cpp</a>.</p>

<p class="reference">References <a class="el" href="Visitors_8h_source.html#l00052">mlir::WalkResult::advance()</a>, <a class="el" href="Visitors_8h_source.html#l00051">mlir::WalkResult::interrupt()</a>, <a class="el" href="DiagnosedSilenceableFailure_8h_source.html#l00048">mlir::DiagnosedSilenceableFailure::success()</a>, and <a class="el" href="IR_2Operation_8h_source.html#l00738">mlir::Operation::walk()</a>.</p>

</div>
</div>
<a id="aa87d5bb58d2ce62e3d2975af7994b61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa87d5bb58d2ce62e3d2975af7994b61e">&#9670;&nbsp;</a></span>mapForallToBlocksImpl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmlir_1_1DiagnosedSilenceableFailure.html">DiagnosedSilenceableFailure</a> mlir::transform::gpu::mapForallToBlocksImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmlir_1_1RewriterBase.html">RewriterBase</a> &amp;&#160;</td>
          <td class="paramname"><em>rewriter</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TransformOpInterface&#160;</td>
          <td class="paramname"><em>transformOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">scf::ForallOp&#160;</td>
          <td class="paramname"><em>forallOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int64_t &gt; &amp;&#160;</td>
          <td class="paramname"><em>gridDims</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html">GpuIdBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>gpuIdBuilder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map the top level <code>scf.forall</code> op to GPU Thread Blocks. </p>
<p>Mapping is one-to-one and the induction variables of <code>scf.forall</code> are rewritten to gpu.block_id according to the thread_dim_mapping attribute.</p>
<p>Dynamic, <code>scf.forall</code> trip counts are currently not supported. Dynamic block dim sizes are currently not supported. </p>

<p class="definition">Definition at line <a class="el" href="GPUTransformOps_8cpp_source.html#l00606">606</a> of file <a class="el" href="GPUTransformOps_8cpp_source.html">GPUTransformOps.cpp</a>.</p>

<p class="reference">References <a class="el" href="Builders_8cpp_source.html#l00432">mlir::OpBuilder::create()</a>, <a class="el" href="ModuleImport_8cpp_source.html#l00050">diag()</a>, <a class="el" href="GPUTransformOps_8cpp_source.html#l00042">LDBG</a>, <a class="el" href="GPUTransformOps_8cpp_source.html#l00444">ForallRewriteResult::mappingSizes</a>, <a class="el" href="GPUTransformOps_8cpp_source.html#l00460">rewriteOneForallCommonImpl()</a>, <a class="el" href="Builders_8h_source.html#l00412">mlir::OpBuilder::setInsertionPointToStart()</a>, and <a class="el" href="DiagnosedSilenceableFailure_8h_source.html#l00048">mlir::DiagnosedSilenceableFailure::success()</a>.</p>

</div>
</div>
<a id="a707c7366ed904ac2ec7a2d19d8d5b100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a707c7366ed904ac2ec7a2d19d8d5b100">&#9670;&nbsp;</a></span>mapNestedForallToThreadsImpl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmlir_1_1DiagnosedSilenceableFailure.html">DiagnosedSilenceableFailure</a> mlir::transform::gpu::mapNestedForallToThreadsImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmlir_1_1RewriterBase.html">RewriterBase</a> &amp;&#160;</td>
          <td class="paramname"><em>rewriter</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::optional&lt; TransformOpInterface &gt;&#160;</td>
          <td class="paramname"><em>transformOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmlir_1_1Operation.html">Operation</a> *&#160;</td>
          <td class="paramname"><em>target</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int64_t &gt;&#160;</td>
          <td class="paramname"><em>blockDimsOfr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int64_t &gt;&#160;</td>
          <td class="paramname"><em>warpDims</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>syncAfterDistribute</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Search <code>scf.forall</code> ops nested under <code>target</code> and map each such op to an explicit GPU implementation along blockDims and warpDims. </p>
<p>The mapping is one-to-one and the induction variables of <code>scf.forall</code> are rewritten to threads and warps ids according to the mapping attribute.</p>
<p>Dynamic, <code>scf.forall</code> trip counts are currently not supported. Dynamic <code>blockDims</code> or <code>warpDims</code> or <code>linearDims</code> sizes are currently not supported. <code>blockDims</code> is expected to be of size 3. <code>warpDims</code> is expected to be empty or of size 3.</p>
<p>The insertion point of the <code>rewriter</code> is expected to be set at the beginning of the <code>target</code> body block and dominate all other blocks. </p>

<p class="definition">Definition at line <a class="el" href="GPUTransformOps_8cpp_source.html#l00765">765</a> of file <a class="el" href="GPUTransformOps_8cpp_source.html">GPUTransformOps.cpp</a>.</p>

<p class="reference">References <a class="el" href="Visitors_8h_source.html#l00052">mlir::WalkResult::advance()</a>, <a class="el" href="Builders_8cpp_source.html#l00432">mlir::OpBuilder::create()</a>, <a class="el" href="GPUTransformOps_8cpp_source.html#l00041">DBGS</a>, <a class="el" href="GPUTransformOps_8cpp_source.html#l00243">definiteFailureHelper()</a>, <a class="el" href="ModuleImport_8cpp_source.html#l00050">diag()</a>, <a class="el" href="StaticValueUtils_8cpp_source.html#l00106">mlir::getAsIndexOpFoldResult()</a>, <a class="el" href="Builders_8h_source.html#l00055">mlir::Builder::getContext()</a>, <a class="el" href="IR_2Operation_8h_source.html#l00223">mlir::Operation::getLoc()</a>, <a class="el" href="Visitors_8h_source.html#l00051">mlir::WalkResult::interrupt()</a>, <a class="el" href="GPUTransformOps_8cpp_source.html#l00042">LDBG</a>, <a class="el" href="GPUTransformOps_8cpp_source.html#l00730">mapOneForallToThreadsImpl()</a>, <a class="el" href="Visitors_8h_source.html#l00053">mlir::WalkResult::skip()</a>, <a class="el" href="DiagnosedSilenceableFailure_8h_source.html#l00048">mlir::DiagnosedSilenceableFailure::success()</a>, <a class="el" href="IR_2Operation_8h_source.html#l00738">mlir::Operation::walk()</a>, and <a class="el" href="Visitors_8h_source.html#l00056">mlir::WalkResult::wasInterrupted()</a>.</p>

</div>
</div>
<a id="ac3f7dc3db06248084b7c10ddbc718d4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3f7dc3db06248084b7c10ddbc718d4d">&#9670;&nbsp;</a></span>mapOneForallToThreadsImpl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmlir_1_1DiagnosedSilenceableFailure.html">DiagnosedSilenceableFailure</a> mlir::transform::gpu::mapOneForallToThreadsImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmlir_1_1RewriterBase.html">RewriterBase</a> &amp;&#160;</td>
          <td class="paramname"><em>rewriter</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::optional&lt; TransformOpInterface &gt;&#160;</td>
          <td class="paramname"><em>transformOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">scf::ForallOp&#160;</td>
          <td class="paramname"><em>forallOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int64_t &gt;&#160;</td>
          <td class="paramname"><em>availableMappingSizes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>syncAfterDistribute</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html">GpuIdBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>gpuIdBuilder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Search <code>scf.forall</code> ops nested under <code>target</code> and map each such op to an explicit GPU implementation along <code>availableMappingSizes</code>. </p>
<p>The mapping is one-to-one and the induction variables of <code>scf.forall</code> are rewritten to gpuIdBuilder.idBuilder according to the gpuIdBuilder.mappingAttributes attribute.</p>
<p>Dynamic, <code>scf.forall</code> trip counts are currently not supported. Dynamic <code>availableMappingSizes</code> sizes are currently not supported. <code>availableMappingSizes</code> is expected to be of size 3. </p>

<p class="definition">Definition at line <a class="el" href="GPUTransformOps_8cpp_source.html#l00730">730</a> of file <a class="el" href="GPUTransformOps_8cpp_source.html">GPUTransformOps.cpp</a>.</p>

<p class="reference">References <a class="el" href="Builders_8cpp_source.html#l00432">mlir::OpBuilder::create()</a>, <a class="el" href="GPUTransformOps_8cpp_source.html#l00041">DBGS</a>, <a class="el" href="ModuleImport_8cpp_source.html#l00050">diag()</a>, <a class="el" href="DiagnosedSilenceableFailure_8h_source.html#l00256">mlir::emitSilenceableFailure()</a>, <a class="el" href="GPUTransformOps_8cpp_source.html#l00042">LDBG</a>, <a class="el" href="GPUTransformOps_8h_source.html#l00075">mlir::transform::gpu::GpuIdBuilder::mappingAttributes</a>, <a class="el" href="GPUTransformOps_8cpp_source.html#l00460">rewriteOneForallCommonImpl()</a>, <a class="el" href="Builders_8h_source.html#l00393">mlir::OpBuilder::setInsertionPointAfter()</a>, and <a class="el" href="DiagnosedSilenceableFailure_8h_source.html#l00048">mlir::DiagnosedSilenceableFailure::success()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GPUTransformOps_8cpp_source.html#l00765">mapNestedForallToThreadsImpl()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 4 2023 20:34:15 for MLIR by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
