/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 26 13:24:11 2016
 *                 Full Compile MD5 Checksum  1560bfee4f086d6e1d49e6bd3406a38d
 *                     (minus title and desc)
 *                 MD5 Checksum               8d7264bb382089f88abd2b1abb2a6340
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     823
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_BVNB_INTR2_H__
#define BCHP_BVNB_INTR2_H__

/***************************************************************************
 *BVNB_INTR2 - BVN Back Interrupt Controller 0 (BVN Error INTRs to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNB_INTR2_CPU_STATUS               0x2064b400 /* [RO] R5f interrupt Status Register */
#define BCHP_BVNB_INTR2_CPU_SET                  0x2064b404 /* [WO] R5f interrupt Set Register */
#define BCHP_BVNB_INTR2_CPU_CLEAR                0x2064b408 /* [WO] R5f interrupt Clear Register */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS          0x2064b40c /* [RO] R5f interrupt Mask Status Register */
#define BCHP_BVNB_INTR2_CPU_MASK_SET             0x2064b410 /* [WO] R5f interrupt Mask Set Register */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR           0x2064b414 /* [WO] R5f interrupt Mask Clear Register */
#define BCHP_BVNB_INTR2_PCI_STATUS               0x2064b418 /* [RO] PCI interrupt Status Register */
#define BCHP_BVNB_INTR2_PCI_SET                  0x2064b41c /* [WO] PCI interrupt Set Register */
#define BCHP_BVNB_INTR2_PCI_CLEAR                0x2064b420 /* [WO] PCI interrupt Clear Register */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS          0x2064b424 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_BVNB_INTR2_PCI_MASK_SET             0x2064b428 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR           0x2064b42c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_STATUS :: LAB_MIN_MAX_DONE_INTR [31:31] */
#define BCHP_BVNB_INTR2_CPU_STATUS_LAB_MIN_MAX_DONE_INTR_MASK      0x80000000
#define BCHP_BVNB_INTR2_CPU_STATUS_LAB_MIN_MAX_DONE_INTR_SHIFT     31
#define BCHP_BVNB_INTR2_CPU_STATUS_LAB_MIN_MAX_DONE_INTR_DEFAULT   0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: LAB_HISTO_DONE_INTR [30:30] */
#define BCHP_BVNB_INTR2_CPU_STATUS_LAB_HISTO_DONE_INTR_MASK        0x40000000
#define BCHP_BVNB_INTR2_CPU_STATUS_LAB_HISTO_DONE_INTR_SHIFT       30
#define BCHP_BVNB_INTR2_CPU_STATUS_LAB_HISTO_DONE_INTR_DEFAULT     0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: reserved0 [29:26] */
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved0_MASK                  0x3c000000
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved0_SHIFT                 26

/* BVNB_INTR2 :: CPU_STATUS :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD1_INTR_MASK                  0x02000000
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD1_INTR_SHIFT                 25
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD0_INTR_MASK                  0x01000000
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD0_INTR_SHIFT                 24
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: reserved1 [23:16] */
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved1_MASK                  0x00ff0000
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved1_SHIFT                 16

/* BVNB_INTR2 :: CPU_STATUS :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP1_INTR_MASK                  0x00008000
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP1_INTR_SHIFT                 15
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP0_INTR_MASK                  0x00004000
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP0_INTR_SHIFT                 14
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: reserved2 [13:05] */
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved2_MASK                  0x00003fe0
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved2_SHIFT                 5

/* BVNB_INTR2 :: CPU_STATUS :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_V0_INTR_MASK               0x00000010
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_V0_INTR_SHIFT              4
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_G0_INTR_MASK               0x00000008
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_G0_INTR_SHIFT              3
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V1_INTR_MASK               0x00000004
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V1_INTR_SHIFT              2
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V1_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V0_INTR_MASK               0x00000002
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V0_INTR_SHIFT              1
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_G0_INTR_MASK               0x00000001
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_G0_INTR_SHIFT              0
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_G0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *CPU_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_SET :: LAB_MIN_MAX_DONE_INTR [31:31] */
#define BCHP_BVNB_INTR2_CPU_SET_LAB_MIN_MAX_DONE_INTR_MASK         0x80000000
#define BCHP_BVNB_INTR2_CPU_SET_LAB_MIN_MAX_DONE_INTR_SHIFT        31
#define BCHP_BVNB_INTR2_CPU_SET_LAB_MIN_MAX_DONE_INTR_DEFAULT      0x00000000

/* BVNB_INTR2 :: CPU_SET :: LAB_HISTO_DONE_INTR [30:30] */
#define BCHP_BVNB_INTR2_CPU_SET_LAB_HISTO_DONE_INTR_MASK           0x40000000
#define BCHP_BVNB_INTR2_CPU_SET_LAB_HISTO_DONE_INTR_SHIFT          30
#define BCHP_BVNB_INTR2_CPU_SET_LAB_HISTO_DONE_INTR_DEFAULT        0x00000000

/* BVNB_INTR2 :: CPU_SET :: reserved0 [29:26] */
#define BCHP_BVNB_INTR2_CPU_SET_reserved0_MASK                     0x3c000000
#define BCHP_BVNB_INTR2_CPU_SET_reserved0_SHIFT                    26

/* BVNB_INTR2 :: CPU_SET :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_SET_GFD1_INTR_MASK                     0x02000000
#define BCHP_BVNB_INTR2_CPU_SET_GFD1_INTR_SHIFT                    25
#define BCHP_BVNB_INTR2_CPU_SET_GFD1_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_SET_GFD0_INTR_MASK                     0x01000000
#define BCHP_BVNB_INTR2_CPU_SET_GFD0_INTR_SHIFT                    24
#define BCHP_BVNB_INTR2_CPU_SET_GFD0_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: reserved1 [23:16] */
#define BCHP_BVNB_INTR2_CPU_SET_reserved1_MASK                     0x00ff0000
#define BCHP_BVNB_INTR2_CPU_SET_reserved1_SHIFT                    16

/* BVNB_INTR2 :: CPU_SET :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_SET_CAP1_INTR_MASK                     0x00008000
#define BCHP_BVNB_INTR2_CPU_SET_CAP1_INTR_SHIFT                    15
#define BCHP_BVNB_INTR2_CPU_SET_CAP1_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_SET_CAP0_INTR_MASK                     0x00004000
#define BCHP_BVNB_INTR2_CPU_SET_CAP0_INTR_SHIFT                    14
#define BCHP_BVNB_INTR2_CPU_SET_CAP0_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: reserved2 [13:05] */
#define BCHP_BVNB_INTR2_CPU_SET_reserved2_MASK                     0x00003fe0
#define BCHP_BVNB_INTR2_CPU_SET_reserved2_SHIFT                    5

/* BVNB_INTR2 :: CPU_SET :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_V0_INTR_MASK                  0x00000010
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_V0_INTR_SHIFT                 4
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_G0_INTR_MASK                  0x00000008
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_G0_INTR_SHIFT                 3
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V1_INTR_MASK                  0x00000004
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V1_INTR_SHIFT                 2
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V0_INTR_MASK                  0x00000002
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V0_INTR_SHIFT                 1
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_G0_INTR_MASK                  0x00000001
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_G0_INTR_SHIFT                 0
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_G0_INTR_DEFAULT               0x00000000

/***************************************************************************
 *CPU_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_CLEAR :: LAB_MIN_MAX_DONE_INTR [31:31] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_LAB_MIN_MAX_DONE_INTR_MASK       0x80000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_LAB_MIN_MAX_DONE_INTR_SHIFT      31
#define BCHP_BVNB_INTR2_CPU_CLEAR_LAB_MIN_MAX_DONE_INTR_DEFAULT    0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: LAB_HISTO_DONE_INTR [30:30] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_LAB_HISTO_DONE_INTR_MASK         0x40000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_LAB_HISTO_DONE_INTR_SHIFT        30
#define BCHP_BVNB_INTR2_CPU_CLEAR_LAB_HISTO_DONE_INTR_DEFAULT      0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: reserved0 [29:26] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved0_MASK                   0x3c000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved0_SHIFT                  26

/* BVNB_INTR2 :: CPU_CLEAR :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD1_INTR_MASK                   0x02000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD1_INTR_SHIFT                  25
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD0_INTR_MASK                   0x01000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD0_INTR_SHIFT                  24
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: reserved1 [23:16] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved1_MASK                   0x00ff0000
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved1_SHIFT                  16

/* BVNB_INTR2 :: CPU_CLEAR :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP1_INTR_MASK                   0x00008000
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP1_INTR_SHIFT                  15
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP0_INTR_MASK                   0x00004000
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP0_INTR_SHIFT                  14
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: reserved2 [13:05] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved2_MASK                   0x00003fe0
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved2_SHIFT                  5

/* BVNB_INTR2 :: CPU_CLEAR :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_V0_INTR_MASK                0x00000010
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_V0_INTR_SHIFT               4
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_G0_INTR_MASK                0x00000008
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_G0_INTR_SHIFT               3
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V1_INTR_MASK                0x00000004
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V1_INTR_SHIFT               2
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V1_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V0_INTR_MASK                0x00000002
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V0_INTR_SHIFT               1
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_G0_INTR_MASK                0x00000001
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_G0_INTR_SHIFT               0
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_G0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_MASK_STATUS :: LAB_MIN_MAX_DONE_INTR [31:31] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_LAB_MIN_MAX_DONE_INTR_MASK 0x80000000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_LAB_MIN_MAX_DONE_INTR_SHIFT 31
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_LAB_MIN_MAX_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: LAB_HISTO_DONE_INTR [30:30] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_LAB_HISTO_DONE_INTR_MASK   0x40000000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_LAB_HISTO_DONE_INTR_SHIFT  30
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_LAB_HISTO_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: reserved0 [29:26] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved0_MASK             0x3c000000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            26

/* BVNB_INTR2 :: CPU_MASK_STATUS :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD1_INTR_MASK             0x02000000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD1_INTR_SHIFT            25
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD0_INTR_MASK             0x01000000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD0_INTR_SHIFT            24
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: reserved1 [23:16] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved1_MASK             0x00ff0000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved1_SHIFT            16

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP1_INTR_MASK             0x00008000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP1_INTR_SHIFT            15
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP0_INTR_MASK             0x00004000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP0_INTR_SHIFT            14
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: reserved2 [13:05] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved2_MASK             0x00003fe0
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved2_SHIFT            5

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_V0_INTR_MASK          0x00000010
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_V0_INTR_SHIFT         4
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_G0_INTR_MASK          0x00000008
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_G0_INTR_SHIFT         3
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_G0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V1_INTR_MASK          0x00000004
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V1_INTR_SHIFT         2
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V1_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V0_INTR_MASK          0x00000002
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V0_INTR_SHIFT         1
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_G0_INTR_MASK          0x00000001
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_G0_INTR_SHIFT         0
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_G0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *CPU_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_MASK_SET :: LAB_MIN_MAX_DONE_INTR [31:31] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_LAB_MIN_MAX_DONE_INTR_MASK    0x80000000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_LAB_MIN_MAX_DONE_INTR_SHIFT   31
#define BCHP_BVNB_INTR2_CPU_MASK_SET_LAB_MIN_MAX_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: LAB_HISTO_DONE_INTR [30:30] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_LAB_HISTO_DONE_INTR_MASK      0x40000000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_LAB_HISTO_DONE_INTR_SHIFT     30
#define BCHP_BVNB_INTR2_CPU_MASK_SET_LAB_HISTO_DONE_INTR_DEFAULT   0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: reserved0 [29:26] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved0_MASK                0x3c000000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved0_SHIFT               26

/* BVNB_INTR2 :: CPU_MASK_SET :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD1_INTR_MASK                0x02000000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD1_INTR_SHIFT               25
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD1_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD0_INTR_MASK                0x01000000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD0_INTR_SHIFT               24
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD0_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: reserved1 [23:16] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved1_MASK                0x00ff0000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved1_SHIFT               16

/* BVNB_INTR2 :: CPU_MASK_SET :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP1_INTR_MASK                0x00008000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP1_INTR_SHIFT               15
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP1_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP0_INTR_MASK                0x00004000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP0_INTR_SHIFT               14
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP0_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: reserved2 [13:05] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved2_MASK                0x00003fe0
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved2_SHIFT               5

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_V0_INTR_MASK             0x00000010
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_V0_INTR_SHIFT            4
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_G0_INTR_MASK             0x00000008
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_G0_INTR_SHIFT            3
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_G0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V1_INTR_MASK             0x00000004
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V1_INTR_SHIFT            2
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V0_INTR_MASK             0x00000002
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V0_INTR_SHIFT            1
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_G0_INTR_MASK             0x00000001
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_G0_INTR_SHIFT            0
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_G0_INTR_DEFAULT          0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_MASK_CLEAR :: LAB_MIN_MAX_DONE_INTR [31:31] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_LAB_MIN_MAX_DONE_INTR_MASK  0x80000000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_LAB_MIN_MAX_DONE_INTR_SHIFT 31
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_LAB_MIN_MAX_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: LAB_HISTO_DONE_INTR [30:30] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_LAB_HISTO_DONE_INTR_MASK    0x40000000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_LAB_HISTO_DONE_INTR_SHIFT   30
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_LAB_HISTO_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: reserved0 [29:26] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0x3c000000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             26

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD1_INTR_MASK              0x02000000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD1_INTR_SHIFT             25
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD0_INTR_MASK              0x01000000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD0_INTR_SHIFT             24
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: reserved1 [23:16] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved1_MASK              0x00ff0000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved1_SHIFT             16

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP1_INTR_MASK              0x00008000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP1_INTR_SHIFT             15
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP0_INTR_MASK              0x00004000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP0_INTR_SHIFT             14
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: reserved2 [13:05] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved2_MASK              0x00003fe0
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved2_SHIFT             5

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_V0_INTR_MASK           0x00000010
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_V0_INTR_SHIFT          4
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_G0_INTR_MASK           0x00000008
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_G0_INTR_SHIFT          3
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_G0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V1_INTR_MASK           0x00000004
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V1_INTR_SHIFT          2
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V1_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V0_INTR_MASK           0x00000002
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V0_INTR_SHIFT          1
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_G0_INTR_MASK           0x00000001
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_G0_INTR_SHIFT          0
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_G0_INTR_DEFAULT        0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_STATUS :: LAB_MIN_MAX_DONE_INTR [31:31] */
#define BCHP_BVNB_INTR2_PCI_STATUS_LAB_MIN_MAX_DONE_INTR_MASK      0x80000000
#define BCHP_BVNB_INTR2_PCI_STATUS_LAB_MIN_MAX_DONE_INTR_SHIFT     31
#define BCHP_BVNB_INTR2_PCI_STATUS_LAB_MIN_MAX_DONE_INTR_DEFAULT   0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: LAB_HISTO_DONE_INTR [30:30] */
#define BCHP_BVNB_INTR2_PCI_STATUS_LAB_HISTO_DONE_INTR_MASK        0x40000000
#define BCHP_BVNB_INTR2_PCI_STATUS_LAB_HISTO_DONE_INTR_SHIFT       30
#define BCHP_BVNB_INTR2_PCI_STATUS_LAB_HISTO_DONE_INTR_DEFAULT     0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: reserved0 [29:26] */
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved0_MASK                  0x3c000000
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved0_SHIFT                 26

/* BVNB_INTR2 :: PCI_STATUS :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD1_INTR_MASK                  0x02000000
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD1_INTR_SHIFT                 25
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD0_INTR_MASK                  0x01000000
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD0_INTR_SHIFT                 24
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: reserved1 [23:16] */
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved1_MASK                  0x00ff0000
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved1_SHIFT                 16

/* BVNB_INTR2 :: PCI_STATUS :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP1_INTR_MASK                  0x00008000
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP1_INTR_SHIFT                 15
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP0_INTR_MASK                  0x00004000
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP0_INTR_SHIFT                 14
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: reserved2 [13:05] */
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved2_MASK                  0x00003fe0
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved2_SHIFT                 5

/* BVNB_INTR2 :: PCI_STATUS :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_V0_INTR_MASK               0x00000010
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_V0_INTR_SHIFT              4
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_G0_INTR_MASK               0x00000008
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_G0_INTR_SHIFT              3
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V1_INTR_MASK               0x00000004
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V1_INTR_SHIFT              2
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V1_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V0_INTR_MASK               0x00000002
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V0_INTR_SHIFT              1
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_G0_INTR_MASK               0x00000001
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_G0_INTR_SHIFT              0
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_G0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_SET :: LAB_MIN_MAX_DONE_INTR [31:31] */
#define BCHP_BVNB_INTR2_PCI_SET_LAB_MIN_MAX_DONE_INTR_MASK         0x80000000
#define BCHP_BVNB_INTR2_PCI_SET_LAB_MIN_MAX_DONE_INTR_SHIFT        31
#define BCHP_BVNB_INTR2_PCI_SET_LAB_MIN_MAX_DONE_INTR_DEFAULT      0x00000000

/* BVNB_INTR2 :: PCI_SET :: LAB_HISTO_DONE_INTR [30:30] */
#define BCHP_BVNB_INTR2_PCI_SET_LAB_HISTO_DONE_INTR_MASK           0x40000000
#define BCHP_BVNB_INTR2_PCI_SET_LAB_HISTO_DONE_INTR_SHIFT          30
#define BCHP_BVNB_INTR2_PCI_SET_LAB_HISTO_DONE_INTR_DEFAULT        0x00000000

/* BVNB_INTR2 :: PCI_SET :: reserved0 [29:26] */
#define BCHP_BVNB_INTR2_PCI_SET_reserved0_MASK                     0x3c000000
#define BCHP_BVNB_INTR2_PCI_SET_reserved0_SHIFT                    26

/* BVNB_INTR2 :: PCI_SET :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_SET_GFD1_INTR_MASK                     0x02000000
#define BCHP_BVNB_INTR2_PCI_SET_GFD1_INTR_SHIFT                    25
#define BCHP_BVNB_INTR2_PCI_SET_GFD1_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_SET_GFD0_INTR_MASK                     0x01000000
#define BCHP_BVNB_INTR2_PCI_SET_GFD0_INTR_SHIFT                    24
#define BCHP_BVNB_INTR2_PCI_SET_GFD0_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: reserved1 [23:16] */
#define BCHP_BVNB_INTR2_PCI_SET_reserved1_MASK                     0x00ff0000
#define BCHP_BVNB_INTR2_PCI_SET_reserved1_SHIFT                    16

/* BVNB_INTR2 :: PCI_SET :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_SET_CAP1_INTR_MASK                     0x00008000
#define BCHP_BVNB_INTR2_PCI_SET_CAP1_INTR_SHIFT                    15
#define BCHP_BVNB_INTR2_PCI_SET_CAP1_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_SET_CAP0_INTR_MASK                     0x00004000
#define BCHP_BVNB_INTR2_PCI_SET_CAP0_INTR_SHIFT                    14
#define BCHP_BVNB_INTR2_PCI_SET_CAP0_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: reserved2 [13:05] */
#define BCHP_BVNB_INTR2_PCI_SET_reserved2_MASK                     0x00003fe0
#define BCHP_BVNB_INTR2_PCI_SET_reserved2_SHIFT                    5

/* BVNB_INTR2 :: PCI_SET :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_V0_INTR_MASK                  0x00000010
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_V0_INTR_SHIFT                 4
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_G0_INTR_MASK                  0x00000008
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_G0_INTR_SHIFT                 3
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V1_INTR_MASK                  0x00000004
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V1_INTR_SHIFT                 2
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V0_INTR_MASK                  0x00000002
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V0_INTR_SHIFT                 1
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_G0_INTR_MASK                  0x00000001
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_G0_INTR_SHIFT                 0
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_G0_INTR_DEFAULT               0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_CLEAR :: LAB_MIN_MAX_DONE_INTR [31:31] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_LAB_MIN_MAX_DONE_INTR_MASK       0x80000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_LAB_MIN_MAX_DONE_INTR_SHIFT      31
#define BCHP_BVNB_INTR2_PCI_CLEAR_LAB_MIN_MAX_DONE_INTR_DEFAULT    0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: LAB_HISTO_DONE_INTR [30:30] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_LAB_HISTO_DONE_INTR_MASK         0x40000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_LAB_HISTO_DONE_INTR_SHIFT        30
#define BCHP_BVNB_INTR2_PCI_CLEAR_LAB_HISTO_DONE_INTR_DEFAULT      0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: reserved0 [29:26] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved0_MASK                   0x3c000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved0_SHIFT                  26

/* BVNB_INTR2 :: PCI_CLEAR :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD1_INTR_MASK                   0x02000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD1_INTR_SHIFT                  25
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD0_INTR_MASK                   0x01000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD0_INTR_SHIFT                  24
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: reserved1 [23:16] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved1_MASK                   0x00ff0000
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved1_SHIFT                  16

/* BVNB_INTR2 :: PCI_CLEAR :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP1_INTR_MASK                   0x00008000
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP1_INTR_SHIFT                  15
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP0_INTR_MASK                   0x00004000
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP0_INTR_SHIFT                  14
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: reserved2 [13:05] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved2_MASK                   0x00003fe0
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved2_SHIFT                  5

/* BVNB_INTR2 :: PCI_CLEAR :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_V0_INTR_MASK                0x00000010
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_V0_INTR_SHIFT               4
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_G0_INTR_MASK                0x00000008
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_G0_INTR_SHIFT               3
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V1_INTR_MASK                0x00000004
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V1_INTR_SHIFT               2
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V1_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V0_INTR_MASK                0x00000002
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V0_INTR_SHIFT               1
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_G0_INTR_MASK                0x00000001
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_G0_INTR_SHIFT               0
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_G0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_MASK_STATUS :: LAB_MIN_MAX_DONE_INTR [31:31] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_LAB_MIN_MAX_DONE_INTR_MASK 0x80000000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_LAB_MIN_MAX_DONE_INTR_SHIFT 31
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_LAB_MIN_MAX_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: LAB_HISTO_DONE_INTR [30:30] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_LAB_HISTO_DONE_INTR_MASK   0x40000000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_LAB_HISTO_DONE_INTR_SHIFT  30
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_LAB_HISTO_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: reserved0 [29:26] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved0_MASK             0x3c000000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            26

/* BVNB_INTR2 :: PCI_MASK_STATUS :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD1_INTR_MASK             0x02000000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD1_INTR_SHIFT            25
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD0_INTR_MASK             0x01000000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD0_INTR_SHIFT            24
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: reserved1 [23:16] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved1_MASK             0x00ff0000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved1_SHIFT            16

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP1_INTR_MASK             0x00008000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP1_INTR_SHIFT            15
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP0_INTR_MASK             0x00004000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP0_INTR_SHIFT            14
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: reserved2 [13:05] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved2_MASK             0x00003fe0
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved2_SHIFT            5

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_V0_INTR_MASK          0x00000010
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_V0_INTR_SHIFT         4
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_G0_INTR_MASK          0x00000008
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_G0_INTR_SHIFT         3
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_G0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V1_INTR_MASK          0x00000004
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V1_INTR_SHIFT         2
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V1_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V0_INTR_MASK          0x00000002
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V0_INTR_SHIFT         1
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_G0_INTR_MASK          0x00000001
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_G0_INTR_SHIFT         0
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_G0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_MASK_SET :: LAB_MIN_MAX_DONE_INTR [31:31] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_LAB_MIN_MAX_DONE_INTR_MASK    0x80000000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_LAB_MIN_MAX_DONE_INTR_SHIFT   31
#define BCHP_BVNB_INTR2_PCI_MASK_SET_LAB_MIN_MAX_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: LAB_HISTO_DONE_INTR [30:30] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_LAB_HISTO_DONE_INTR_MASK      0x40000000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_LAB_HISTO_DONE_INTR_SHIFT     30
#define BCHP_BVNB_INTR2_PCI_MASK_SET_LAB_HISTO_DONE_INTR_DEFAULT   0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: reserved0 [29:26] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved0_MASK                0x3c000000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved0_SHIFT               26

/* BVNB_INTR2 :: PCI_MASK_SET :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD1_INTR_MASK                0x02000000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD1_INTR_SHIFT               25
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD1_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD0_INTR_MASK                0x01000000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD0_INTR_SHIFT               24
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD0_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: reserved1 [23:16] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved1_MASK                0x00ff0000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved1_SHIFT               16

/* BVNB_INTR2 :: PCI_MASK_SET :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP1_INTR_MASK                0x00008000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP1_INTR_SHIFT               15
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP1_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP0_INTR_MASK                0x00004000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP0_INTR_SHIFT               14
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP0_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: reserved2 [13:05] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved2_MASK                0x00003fe0
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved2_SHIFT               5

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_V0_INTR_MASK             0x00000010
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_V0_INTR_SHIFT            4
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_G0_INTR_MASK             0x00000008
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_G0_INTR_SHIFT            3
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_G0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V1_INTR_MASK             0x00000004
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V1_INTR_SHIFT            2
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V0_INTR_MASK             0x00000002
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V0_INTR_SHIFT            1
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_G0_INTR_MASK             0x00000001
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_G0_INTR_SHIFT            0
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_G0_INTR_DEFAULT          0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_MASK_CLEAR :: LAB_MIN_MAX_DONE_INTR [31:31] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_LAB_MIN_MAX_DONE_INTR_MASK  0x80000000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_LAB_MIN_MAX_DONE_INTR_SHIFT 31
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_LAB_MIN_MAX_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: LAB_HISTO_DONE_INTR [30:30] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_LAB_HISTO_DONE_INTR_MASK    0x40000000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_LAB_HISTO_DONE_INTR_SHIFT   30
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_LAB_HISTO_DONE_INTR_DEFAULT 0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: reserved0 [29:26] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0x3c000000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             26

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD1_INTR_MASK              0x02000000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD1_INTR_SHIFT             25
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD0_INTR_MASK              0x01000000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD0_INTR_SHIFT             24
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: reserved1 [23:16] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved1_MASK              0x00ff0000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved1_SHIFT             16

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP1_INTR_MASK              0x00008000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP1_INTR_SHIFT             15
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP0_INTR_MASK              0x00004000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP0_INTR_SHIFT             14
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: reserved2 [13:05] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved2_MASK              0x00003fe0
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved2_SHIFT             5

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_V0_INTR_MASK           0x00000010
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_V0_INTR_SHIFT          4
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_G0_INTR_MASK           0x00000008
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_G0_INTR_SHIFT          3
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_G0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V1_INTR_MASK           0x00000004
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V1_INTR_SHIFT          2
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V1_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V0_INTR_MASK           0x00000002
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V0_INTR_SHIFT          1
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_G0_INTR_MASK           0x00000001
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_G0_INTR_SHIFT          0
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_G0_INTR_DEFAULT        0x00000001

#endif /* #ifndef BCHP_BVNB_INTR2_H__ */

/* End of File */
