# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../n_bit_half_adder.srcs/sources_1/imports/vivado_project/nbit_adder/nbit_adder.srcs/sources_1/imports/rtl_srcs/adder.v" \
"../../../../n_bit_half_adder.srcs/sources_1/imports/vivado_project/half_adder/rtl_srcs/half_adder.v" \
"../../../../new_rtl_srcs/n_bit_half_adder_top.v" \
"../../../../new_sim_srcs/tb_n_bit_half_adder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
