{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1768957002491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768957002491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 21 01:56:42 2026 " "Processing started: Wed Jan 21 01:56:42 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768957002491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1768957002491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalLock -c DigitalLock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalLock -c DigitalLock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1768957002491 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1768957003758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalLock_top-rtl " "Found design unit 1: DigitalLock_top-rtl" {  } { { "DigitalLock/synthesis/DigitalLock_top.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock_top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004705 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_top " "Found entity 1: DigitalLock_top" {  } { { "DigitalLock/synthesis/DigitalLock_top.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalLock-rtl " "Found design unit 1: DigitalLock-rtl" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004737 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock " "Found entity 1: DigitalLock" {  } { { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_cpu_instruction_master_translator-rtl " "Found design unit 1: digitallock_cpu_instruction_master_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004748 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_cpu_instruction_master_translator " "Found entity 1: digitallock_cpu_instruction_master_translator" {  } { { "DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_cpu_data_master_translator-rtl " "Found design unit 1: digitallock_cpu_data_master_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004753 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_cpu_data_master_translator " "Found entity 1: digitallock_cpu_data_master_translator" {  } { { "DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: digitallock_cpu_jtag_debug_module_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004753 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_cpu_jtag_debug_module_translator " "Found entity 1: digitallock_cpu_jtag_debug_module_translator" {  } { { "DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_in_ram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_in_ram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_in_ram_s1_translator-rtl " "Found design unit 1: digitallock_in_ram_s1_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004768 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_in_ram_s1_translator " "Found entity 1: digitallock_in_ram_s1_translator" {  } { { "DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_in_ram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: digitallock_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004772 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: digitallock_jtag_uart_avalon_jtag_slave_translator" {  } { { "DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_hex_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_hex_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_hex_s1_translator-rtl " "Found design unit 1: digitallock_hex_s1_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004786 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_hex_s1_translator " "Found entity 1: digitallock_hex_s1_translator" {  } { { "DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_hex_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_key_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_key_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_key_s1_translator-rtl " "Found design unit 1: digitallock_key_s1_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004794 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_key_s1_translator " "Found entity 1: digitallock_key_s1_translator" {  } { { "DigitalLock/synthesis/digitallock_key_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_key_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_timer_s1_translator-rtl " "Found design unit 1: digitallock_timer_s1_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004804 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_timer_s1_translator " "Found entity 1: digitallock_timer_s1_translator" {  } { { "DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/digitallock_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitallock/synthesis/digitallock_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitallock_sysid_control_slave_translator-rtl " "Found design unit 1: digitallock_sysid_control_slave_translator-rtl" {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004817 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitallock_sysid_control_slave_translator " "Found entity 1: digitallock_sysid_control_slave_translator" {  } { { "DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/digitallock_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_irq_mapper " "Found entity 1: DigitalLock_irq_mapper" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_irq_mapper.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004837 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_rsp_xbar_mux_001 " "Found entity 1: DigitalLock_rsp_xbar_mux_001" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_mux_001.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_rsp_xbar_mux " "Found entity 1: DigitalLock_rsp_xbar_mux" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_mux.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_rsp_xbar_demux_002 " "Found entity 1: DigitalLock_rsp_xbar_demux_002" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_demux_002.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_cmd_xbar_mux " "Found entity 1: DigitalLock_cmd_xbar_mux" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_cmd_xbar_mux.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_cmd_xbar_demux_001 " "Found entity 1: DigitalLock_cmd_xbar_demux_001" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_cmd_xbar_demux_001.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_cmd_xbar_demux " "Found entity 1: DigitalLock_cmd_xbar_demux" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_cmd_xbar_demux.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DigitalLock/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DigitalLock/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DigitalLock_id_router_002.sv(48) " "Verilog HDL Declaration information at DigitalLock_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768957004916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DigitalLock_id_router_002.sv(49) " "Verilog HDL Declaration information at DigitalLock_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768957004916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/digitallock_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_id_router_002_default_decode " "Found entity 1: DigitalLock_id_router_002_default_decode" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004916 ""} { "Info" "ISGN_ENTITY_NAME" "2 DigitalLock_id_router_002 " "Found entity 2: DigitalLock_id_router_002" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DigitalLock_id_router.sv(48) " "Verilog HDL Declaration information at DigitalLock_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768957004916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DigitalLock_id_router.sv(49) " "Verilog HDL Declaration information at DigitalLock_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768957004926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/digitallock_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_id_router_default_decode " "Found entity 1: DigitalLock_id_router_default_decode" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004926 ""} { "Info" "ISGN_ENTITY_NAME" "2 DigitalLock_id_router " "Found entity 2: DigitalLock_id_router" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DigitalLock_addr_router_001.sv(48) " "Verilog HDL Declaration information at DigitalLock_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768957004932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DigitalLock_addr_router_001.sv(49) " "Verilog HDL Declaration information at DigitalLock_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768957004932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/digitallock_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_addr_router_001_default_decode " "Found entity 1: DigitalLock_addr_router_001_default_decode" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004934 ""} { "Info" "ISGN_ENTITY_NAME" "2 DigitalLock_addr_router_001 " "Found entity 2: DigitalLock_addr_router_001" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DigitalLock_addr_router.sv(48) " "Verilog HDL Declaration information at DigitalLock_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768957004938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DigitalLock_addr_router.sv(49) " "Verilog HDL Declaration information at DigitalLock_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768957004938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file digitallock/synthesis/submodules/digitallock_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_addr_router_default_decode " "Found entity 1: DigitalLock_addr_router_default_decode" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004940 ""} { "Info" "ISGN_ENTITY_NAME" "2 DigitalLock_addr_router " "Found entity 2: DigitalLock_addr_router" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DigitalLock/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DigitalLock/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_sysid " "Found entity 1: DigitalLock_sysid" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_sysid.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_TIMER " "Found entity 1: DigitalLock_TIMER" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_TIMER.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_SW " "Found entity 1: DigitalLock_SW" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_SW.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957004994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957004994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_key.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_KEY " "Found entity 1: DigitalLock_KEY" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_KEY.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_KEY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957005002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_LEDR " "Found entity 1: DigitalLock_LEDR" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_LEDR.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_LEDR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957005010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_LEDG " "Found entity 1: DigitalLock_LEDG" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_LEDG.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_LEDG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957005016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_HEX " "Found entity 1: DigitalLock_HEX" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_HEX.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_HEX.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957005023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file digitallock/synthesis/submodules/digitallock_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_JTAG_UART_sim_scfifo_w " "Found entity 1: DigitalLock_JTAG_UART_sim_scfifo_w" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005029 ""} { "Info" "ISGN_ENTITY_NAME" "2 DigitalLock_JTAG_UART_scfifo_w " "Found entity 2: DigitalLock_JTAG_UART_scfifo_w" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005029 ""} { "Info" "ISGN_ENTITY_NAME" "3 DigitalLock_JTAG_UART_sim_scfifo_r " "Found entity 3: DigitalLock_JTAG_UART_sim_scfifo_r" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005029 ""} { "Info" "ISGN_ENTITY_NAME" "4 DigitalLock_JTAG_UART_scfifo_r " "Found entity 4: DigitalLock_JTAG_UART_scfifo_r" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005029 ""} { "Info" "ISGN_ENTITY_NAME" "5 DigitalLock_JTAG_UART " "Found entity 5: DigitalLock_JTAG_UART" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957005029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_in_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_in_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_IN_RAM " "Found entity 1: DigitalLock_IN_RAM" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_IN_RAM.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_IN_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957005039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file digitallock/synthesis/submodules/digitallock_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_CPU_register_bank_a_module " "Found entity 1: DigitalLock_CPU_register_bank_a_module" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "2 DigitalLock_CPU_register_bank_b_module " "Found entity 2: DigitalLock_CPU_register_bank_b_module" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "3 DigitalLock_CPU_nios2_oci_debug " "Found entity 3: DigitalLock_CPU_nios2_oci_debug" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "4 DigitalLock_CPU_ociram_sp_ram_module " "Found entity 4: DigitalLock_CPU_ociram_sp_ram_module" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "5 DigitalLock_CPU_nios2_ocimem " "Found entity 5: DigitalLock_CPU_nios2_ocimem" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "6 DigitalLock_CPU_nios2_avalon_reg " "Found entity 6: DigitalLock_CPU_nios2_avalon_reg" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "7 DigitalLock_CPU_nios2_oci_break " "Found entity 7: DigitalLock_CPU_nios2_oci_break" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "8 DigitalLock_CPU_nios2_oci_xbrk " "Found entity 8: DigitalLock_CPU_nios2_oci_xbrk" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "9 DigitalLock_CPU_nios2_oci_dbrk " "Found entity 9: DigitalLock_CPU_nios2_oci_dbrk" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "10 DigitalLock_CPU_nios2_oci_itrace " "Found entity 10: DigitalLock_CPU_nios2_oci_itrace" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "11 DigitalLock_CPU_nios2_oci_td_mode " "Found entity 11: DigitalLock_CPU_nios2_oci_td_mode" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "12 DigitalLock_CPU_nios2_oci_dtrace " "Found entity 12: DigitalLock_CPU_nios2_oci_dtrace" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "13 DigitalLock_CPU_nios2_oci_compute_tm_count " "Found entity 13: DigitalLock_CPU_nios2_oci_compute_tm_count" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "14 DigitalLock_CPU_nios2_oci_fifowp_inc " "Found entity 14: DigitalLock_CPU_nios2_oci_fifowp_inc" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "15 DigitalLock_CPU_nios2_oci_fifocount_inc " "Found entity 15: DigitalLock_CPU_nios2_oci_fifocount_inc" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "16 DigitalLock_CPU_nios2_oci_fifo " "Found entity 16: DigitalLock_CPU_nios2_oci_fifo" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "17 DigitalLock_CPU_nios2_oci_pib " "Found entity 17: DigitalLock_CPU_nios2_oci_pib" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "18 DigitalLock_CPU_nios2_oci_im " "Found entity 18: DigitalLock_CPU_nios2_oci_im" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "19 DigitalLock_CPU_nios2_performance_monitors " "Found entity 19: DigitalLock_CPU_nios2_performance_monitors" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "20 DigitalLock_CPU_nios2_oci " "Found entity 20: DigitalLock_CPU_nios2_oci" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""} { "Info" "ISGN_ENTITY_NAME" "21 DigitalLock_CPU " "Found entity 21: DigitalLock_CPU" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957005052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_CPU_jtag_debug_module_sysclk " "Found entity 1: DigitalLock_CPU_jtag_debug_module_sysclk" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957005068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_CPU_jtag_debug_module_tck " "Found entity 1: DigitalLock_CPU_jtag_debug_module_tck" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_tck.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957005068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_CPU_jtag_debug_module_wrapper " "Found entity 1: DigitalLock_CPU_jtag_debug_module_wrapper" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957005084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_CPU_oci_test_bench " "Found entity 1: DigitalLock_CPU_oci_test_bench" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_oci_test_bench.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957005084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitallock/synthesis/submodules/digitallock_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file digitallock/synthesis/submodules/digitallock_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalLock_CPU_test_bench " "Found entity 1: DigitalLock_CPU_test_bench" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU_test_bench.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768957005084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768957005084 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "DigitalLock work DigitalLock_top.vhd(32) " "VHDL Use Clause error at DigitalLock_top.vhd(32): design library \"work\" does not contain primary unit \"DigitalLock\"" {  } { { "DigitalLock/synthesis/DigitalLock_top.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock_top.vhd" 32 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768957005084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/output_files/DigitalLock.map.smsg " "Generated suppressed messages file C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/output_files/DigitalLock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1768957005227 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768957005532 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 21 01:56:45 2026 " "Processing ended: Wed Jan 21 01:56:45 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768957005532 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768957005532 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768957005532 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1768957005532 ""}
