# Comprehensive Xform Generation Test Report

**Test Session:** 20250720_100159  
**Success Rate:** 0.0%  
**Total Scenarios:** 8  
**Successful Scenarios:** 0  
**Pipeline Available:** True

## üìä Summary Statistics

- **Average Overall Score:** 39.2%
- **Average Syntax Score:** 97.5%
- **Execution Success Rate:** 0.0%
- **Content Transformation Rate:** 0.0%

## üéØ Scenario Results Summary

| Scenario | Complexity | Overall Score | Syntax | Execution | Transforms |
|----------|------------|---------------|---------|-----------|------------|
| Wire to Reg - Basic | simple | 40.0% | 100.0% | ‚ùå | ‚ùå |\n| Module Rename - Basic | simple | 40.0% | 100.0% | ‚ùå | ‚ùå |\n| Signal Width Modification | medium | 34.0% | 80.0% | ‚ùå | ‚ùå |\n| Port Addition | medium | 40.0% | 100.0% | ‚ùå | ‚ùå |\n| Clock Domain Crossing | complex | 40.0% | 100.0% | ‚ùå | ‚ùå |\n| FSM State Addition | complex | 40.0% | 100.0% | ‚ùå | ‚ùå |\n| Parameter Modification | complex | 40.0% | 100.0% | ‚ùå | ‚ùå |\n| Interface Conversion | complex | 40.0% | 100.0% | ‚ùå | ‚ùå |\n
## üìà Complexity Analysis

- **Simple:** 2 scenarios\n- **Medium:** 2 scenarios\n- **Complex:** 4 scenarios\n
## üîß Transformation Quality Analysis

- **Executes_Only:** 8 scenarios\n
## üìã Detailed Scenario Results

### Wire to Reg - Basic
- **Complexity:** simple
- **Overall Score:** 40.0%
- **Syntax Score:** 100.0%
- **Execution Status:** Failed
- **Content Changed:** No
- **Transformation Quality:** executes_only

### Module Rename - Basic
- **Complexity:** simple
- **Overall Score:** 40.0%
- **Syntax Score:** 100.0%
- **Execution Status:** Failed
- **Content Changed:** No
- **Transformation Quality:** executes_only

### Signal Width Modification
- **Complexity:** medium
- **Overall Score:** 34.0%
- **Syntax Score:** 80.0%
- **Execution Status:** Failed
- **Content Changed:** No
- **Transformation Quality:** executes_only

### Port Addition
- **Complexity:** medium
- **Overall Score:** 40.0%
- **Syntax Score:** 100.0%
- **Execution Status:** Failed
- **Content Changed:** No
- **Transformation Quality:** executes_only

### Clock Domain Crossing
- **Complexity:** complex
- **Overall Score:** 40.0%
- **Syntax Score:** 100.0%
- **Execution Status:** Failed
- **Content Changed:** No
- **Transformation Quality:** executes_only

### FSM State Addition
- **Complexity:** complex
- **Overall Score:** 40.0%
- **Syntax Score:** 100.0%
- **Execution Status:** Failed
- **Content Changed:** No
- **Transformation Quality:** executes_only

### Parameter Modification
- **Complexity:** complex
- **Overall Score:** 40.0%
- **Syntax Score:** 100.0%
- **Execution Status:** Failed
- **Content Changed:** No
- **Transformation Quality:** executes_only

### Interface Conversion
- **Complexity:** complex
- **Overall Score:** 40.0%
- **Syntax Score:** 100.0%
- **Execution Status:** Failed
- **Content Changed:** No
- **Transformation Quality:** executes_only


## üìÅ Generated Files

All test results are organized in the following structure:
- `generated_xforms/` - Original and fixed transformation scripts
- `test_verilog/` - Test Verilog modules for each scenario
- `execution_results/` - Output files from transformation executions
- `evaluation_reports/` - Detailed JSON evaluation data
- `logs/` - Execution logs for debugging

## üéØ Conclusions

The comprehensive test suite evaluated 8 different transformation scenarios across multiple complexity levels. The system demonstrates 0.0% success rate with robust error handling and automatic code fixing capabilities.

---
*Generated by Comprehensive Xform Scenario Tester*