/*
 * ******************************************************************************
 * MontiCore Language Workbench, www.monticore.de
 * Copyright (c) 2017, MontiCore, All rights reserved.
 *
 * This project is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 3.0 of the License, or (at your option) any later version.
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this project. If not, see <http://www.gnu.org/licenses/>.
 * ******************************************************************************
 */

package de.monticore.umlcd4a.symboltable;

classdiagram MontiArc {

  abstract class Artifact {}
  abstract class ArtifactContainer extends Artifact {}

  composition contains [0..1] ArtifactContainer (parent) -> Artifact [*];




  public class CTDef {
    String cType;
  }

  public class SubDef {
    String name;
  }

  public class Cmp {}

  
  public interface PortDef {
    String name;
    Type type;
  } 

  public class InPortDef implements PortDef {}
  public class OutPortDef implements PortDef {}
  
  public interface Port { 
    String name;
    Type type;
  } 

  public class InPort implements Port {}
  public class OutPort implements Port {}

  
  public class ConDef {}
  public class EffDef {}
  public class Con {}
  public class Eff {}
  
  
  association [1..*] Cmp (instances) <-> (def) CTDef [1];
  association [1..*] Port (instances) <-> (def) PortDef [1];
  association [1..*] Con (instances) <-> (def) ConDef [1];
  association [1..*] Eff (instances) <-> (def) EffDef [1];
  
  association [1] CTDef (parentDefs) <-> (subDefs) SubDef [*];
  association sct SubDef -> CTDef [1];
  
  association [0..1] Cmp (parent) <-> (subs) Cmp [*];
  
  association [1] Cmp -> Port [*] <<ordered>>;
  association [1] CTDef -> PortDef [*];

  association srcDef [1] ConDef -> PortDef [1]; 
  association tgtDef [1] ConDef -> PortDef [1];  
  association srcDef [1] EffDef -> PortDef [1]; 
  association tgtDef [1] EffDef -> PortDef [1];   
  
  association src [1] Con -> Port [1]; 
  association tgt [1] Con -> Port [1];  
  association src [1] Eff -> Port [1]; 
  association tgt [1] Eff -> Port [1]; 


}