{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703728292682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703728292682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 09:51:32 2023 " "Processing started: Thu Dec 28 09:51:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703728292682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703728292682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off driver_board -c driver_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off driver_board -c driver_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703728292682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1703728292782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/work_led.v 1 1 " "Found 1 design units, including 1 entities, in source file src/work_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 work_led " "Found entity 1: work_led" {  } { { "src/work_led.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/work_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/volt_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/volt_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 volt_calc " "Found entity 1: volt_calc" {  } { { "src/volt_calc.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/volt_calc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verify_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verify_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 verify_rx " "Found entity 1: verify_rx" {  } { { "src/verify_rx.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/verify_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pwm_out.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pwm_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_out " "Found entity 1: pwm_out" {  } { { "src/pwm_out.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/pwm_out.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292803 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mux12.v(64) " "Verilog HDL information at mux12.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "src/mux12.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/mux12.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1703728292804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux12.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux12.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux12 " "Found entity 1: mux12" {  } { { "src/mux12.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/mux12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fiber_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fiber_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiber_tx " "Found entity 1: fiber_tx" {  } { { "src/fiber_Tx.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/fiber_Tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292805 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 fiber_Rx.v(36) " "Verilog HDL Attribute warning at fiber_Rx.v(36): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "src/fiber_Rx.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/fiber_Rx.v" 36 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1703728292806 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 fiber_Rx.v(43) " "Verilog HDL Attribute warning at fiber_Rx.v(43): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "src/fiber_Rx.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/fiber_Rx.v" 43 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1703728292806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fiber_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fiber_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiber_rx " "Found entity 1: fiber_rx" {  } { { "src/fiber_Rx.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/fiber_Rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fiber_delay_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fiber_delay_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiber_delay_rx " "Found entity 1: fiber_delay_rx" {  } { { "src/fiber_delay_rx.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/fiber_delay_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/err_low_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/err_low_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_low_detect " "Found entity 1: err_low_detect" {  } { { "src/err_low_detect.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/err_low_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/err_high_detect_unlock.v 1 1 " "Found 1 design units, including 1 entities, in source file src/err_high_detect_unlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_high_detect_unlock " "Found entity 1: err_high_detect_unlock" {  } { { "src/err_high_detect_unlock.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/err_high_detect_unlock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/err_high_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/err_high_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_high_detect " "Found entity 1: err_high_detect" {  } { { "src/err_high_detect.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/err_high_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292809 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 err_detect.v(48) " "Verilog HDL Attribute warning at err_detect.v(48): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "src/err_detect.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/err_detect.v" 48 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1703728292810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BypPowerErr byppowererr err_detect.v(37) " "Verilog HDL Declaration information at err_detect.v(37): object \"BypPowerErr\" differs only in case from object \"byppowererr\" in the same scope" {  } { { "src/err_detect.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/err_detect.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703728292810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/err_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/err_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_detect " "Found entity 1: err_detect" {  } { { "src/err_detect.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/err_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/driver_board.v 1 1 " "Found 1 design units, including 1 entities, in source file src/driver_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_board " "Found entity 1: driver_board" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/div_1us.v 1 1 " "Found 1 design units, including 1 entities, in source file src/div_1us.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_1us " "Found entity 1: div_1us" {  } { { "src/div_1us.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/div_1us.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bypdeal.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bypdeal.v" { { "Info" "ISGN_ENTITY_NAME" "1 BypDeal " "Found entity 1: BypDeal" {  } { { "src/BypDeal.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/BypDeal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ads7822.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ads7822.v" { { "Info" "ISGN_ENTITY_NAME" "1 ads7822 " "Found entity 1: ads7822" {  } { { "src/ads7822.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/ads7822.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703728292814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703728292814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bypok_filt driver_board.v(136) " "Verilog HDL Implicit Net warning at driver_board.v(136): created implicit net for \"Bypok_filt\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703728292814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "driver_board " "Elaborating entity \"driver_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703728292827 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PllLock driver_board.v(90) " "Verilog HDL warning at driver_board.v(90): object PllLock used but never assigned" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1703728292827 "|driver_board"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PllLock 0 driver_board.v(90) " "Net \"PllLock\" at driver_board.v(90) has no driver or initial value, using a default initial value '0'" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1703728292828 "|driver_board"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test\[7..2\] driver_board.v(71) " "Output port \"test\[7..2\]\" at driver_board.v(71) has no driver" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703728292828 "|driver_board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiber_rx fiber_rx:fiber_rx " "Elaborating entity \"fiber_rx\" for hierarchy \"fiber_rx:fiber_rx\"" {  } { { "src/driver_board.v" "fiber_rx" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703728292835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verify_rx fiber_rx:fiber_rx\|verify_rx:verify_rx " "Elaborating entity \"verify_rx\" for hierarchy \"fiber_rx:fiber_rx\|verify_rx:verify_rx\"" {  } { { "src/fiber_Rx.v" "verify_rx" { Text "D:/temp/hff/power_unit_inGRboard/src/fiber_Rx.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703728292836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiber_delay_rx fiber_rx:fiber_rx\|fiber_delay_rx:fiber_delay_rx " "Elaborating entity \"fiber_delay_rx\" for hierarchy \"fiber_rx:fiber_rx\|fiber_delay_rx:fiber_delay_rx\"" {  } { { "src/fiber_Rx.v" "fiber_delay_rx" { Text "D:/temp/hff/power_unit_inGRboard/src/fiber_Rx.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703728292837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiber_tx fiber_tx:fiber_tx " "Elaborating entity \"fiber_tx\" for hierarchy \"fiber_tx:fiber_tx\"" {  } { { "src/driver_board.v" "fiber_tx" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703728292838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BypDeal BypDeal:BypDeal " "Elaborating entity \"BypDeal\" for hierarchy \"BypDeal:BypDeal\"" {  } { { "src/driver_board.v" "BypDeal" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703728292840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BypDeal.v(64) " "Verilog HDL assignment warning at BypDeal.v(64): truncated value with size 32 to match size of target (16)" {  } { { "src/BypDeal.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/BypDeal.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1703728292840 "|driver_board|BypDeal:BypDeal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "err_high_detect err_high_detect:bypok_filt " "Elaborating entity \"err_high_detect\" for hierarchy \"err_high_detect:bypok_filt\"" {  } { { "src/driver_board.v" "bypok_filt" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703728292841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads7822 ads7822:ads7822 " "Elaborating entity \"ads7822\" for hierarchy \"ads7822:ads7822\"" {  } { { "src/driver_board.v" "ads7822" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703728292842 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ad_dout_syn1 ads7822.v(27) " "Verilog HDL or VHDL warning at ads7822.v(27): object \"ad_dout_syn1\" assigned a value but never read" {  } { { "src/ads7822.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/ads7822.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1703728292842 "|driver_board|ads7822:ads7822"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volt_calc volt_calc:volt_calc " "Elaborating entity \"volt_calc\" for hierarchy \"volt_calc:volt_calc\"" {  } { { "src/driver_board.v" "volt_calc" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703728292843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_out pwm_out:pwm_out " "Elaborating entity \"pwm_out\" for hierarchy \"pwm_out:pwm_out\"" {  } { { "src/driver_board.v" "pwm_out" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703728292844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "err_detect err_detect:err_detect " "Elaborating entity \"err_detect\" for hierarchy \"err_detect:err_detect\"" {  } { { "src/driver_board.v" "err_detect" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703728292845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "err_high_detect_unlock err_detect:err_detect\|err_high_detect_unlock:hot1 " "Elaborating entity \"err_high_detect_unlock\" for hierarchy \"err_detect:err_detect\|err_high_detect_unlock:hot1\"" {  } { { "src/err_detect.v" "hot1" { Text "D:/temp/hff/power_unit_inGRboard/src/err_detect.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703728292849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_1us div_1us:div_1us " "Elaborating entity \"div_1us\" for hierarchy \"div_1us:div_1us\"" {  } { { "src/driver_board.v" "div_1us" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703728292853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "work_led work_led:work_led " "Elaborating entity \"work_led\" for hierarchy \"work_led:work_led\"" {  } { { "src/driver_board.v" "work_led" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703728292854 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1703728293077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RUDIN GND " "Pin \"RUDIN\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|RUDIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "RDDIN GND " "Pin \"RDDIN\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|RDDIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LUDIN GND " "Pin \"LUDIN\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|LUDIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LDDIN GND " "Pin \"LDDIN\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|LDDIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 VCC " "Pin \"LED1\" is stuck at VCC" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 VCC " "Pin \"LED3\" is stuck at VCC" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "BypCon GND " "Pin \"BypCon\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|BypCon"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[0\] VCC " "Pin \"test\[0\]\" is stuck at VCC" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|test[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[1\] GND " "Pin \"test\[1\]\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|test[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[2\] GND " "Pin \"test\[2\]\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|test[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[3\] GND " "Pin \"test\[3\]\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|test[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[4\] GND " "Pin \"test\[4\]\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|test[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[5\] GND " "Pin \"test\[5\]\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|test[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[6\] GND " "Pin \"test\[6\]\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|test[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[7\] GND " "Pin \"test\[7\]\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703728293121 "|driver_board|test[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1703728293121 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1703728293219 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703728293223 "|driver_board|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ERR\[0\] " "No output dependent on input pin \"ERR\[0\]\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 45 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703728293223 "|driver_board|ERR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ERR\[1\] " "No output dependent on input pin \"ERR\[1\]\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 45 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703728293223 "|driver_board|ERR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ERR\[2\] " "No output dependent on input pin \"ERR\[2\]\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 45 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703728293223 "|driver_board|ERR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ERR\[3\] " "No output dependent on input pin \"ERR\[3\]\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 45 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703728293223 "|driver_board|ERR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COMM_R " "No output dependent on input pin \"COMM_R\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703728293223 "|driver_board|COMM_R"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DCOV " "No output dependent on input pin \"DCOV\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 58 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703728293223 "|driver_board|DCOV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DCUV " "No output dependent on input pin \"DCUV\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703728293223 "|driver_board|DCUV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HOT_2 " "No output dependent on input pin \"HOT_2\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703728293223 "|driver_board|HOT_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Powerfall " "No output dependent on input pin \"Powerfall\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703728293223 "|driver_board|Powerfall"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BypPowerErr " "No output dependent on input pin \"BypPowerErr\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703728293223 "|driver_board|BypPowerErr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BypOk " "No output dependent on input pin \"BypOk\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703728293223 "|driver_board|BypOk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1703728293223 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703728293224 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703728293224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "261 " "Implemented 261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1703728293224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703728293224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/temp/hff/power_unit_inGRboard/output_files/driver_board.map.smsg " "Generated suppressed messages file D:/temp/hff/power_unit_inGRboard/output_files/driver_board.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1703728293261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703728293271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 09:51:33 2023 " "Processing ended: Thu Dec 28 09:51:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703728293271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703728293271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703728293271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703728293271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703728294109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703728294109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 09:51:33 2023 " "Processing started: Thu Dec 28 09:51:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703728294109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703728294109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off driver_board -c driver_board " "Command: quartus_fit --read_settings_files=off --write_settings_files=off driver_board -c driver_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703728294109 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703728294134 ""}
{ "Info" "0" "" "Project  = driver_board" {  } {  } 0 0 "Project  = driver_board" 0 0 "Fitter" 0 0 1703728294134 ""}
{ "Info" "0" "" "Revision = driver_board" {  } {  } 0 0 "Revision = driver_board" 0 0 "Fitter" 0 0 1703728294134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1703728294174 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "driver_board EPM1270T144I5 " "Selected device EPM1270T144I5 for design \"driver_board\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703728294178 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703728294196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703728294196 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703728294214 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703728294242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703728294242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703728294242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Device EPM1270T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703728294242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703728294242 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703728294242 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "driver_board.sdc " "Synopsys Design Constraints File file not found: 'driver_board.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703728294283 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703728294284 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1703728294289 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1703728294289 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1703728294290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1703728294290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1703728294290 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1703728294290 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703728294292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703728294292 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1703728294294 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/power_unit_inGRboard/src/driver_board.v" 38 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1703728294298 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1703728294298 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1703728294299 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1703728294307 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1703728294307 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1703728294321 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1703728294321 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1703728294321 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703728294321 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703728294326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703728294366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703728294434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703728294439 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703728294715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703728294715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703728294728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "D:/temp/hff/power_unit_inGRboard/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1703728294818 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703728294818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703728294907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1703728294907 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703728294907 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1703728294911 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703728294912 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1703728294923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/temp/hff/power_unit_inGRboard/output_files/driver_board.fit.smsg " "Generated suppressed messages file D:/temp/hff/power_unit_inGRboard/output_files/driver_board.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703728294951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5648 " "Peak virtual memory: 5648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703728294965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 09:51:34 2023 " "Processing ended: Thu Dec 28 09:51:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703728294965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703728294965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703728294965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703728294965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703728295754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703728295754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 09:51:35 2023 " "Processing started: Thu Dec 28 09:51:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703728295754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703728295754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off driver_board -c driver_board " "Command: quartus_asm --read_settings_files=off --write_settings_files=off driver_board -c driver_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703728295754 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1703728295861 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703728295864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703728295930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 09:51:35 2023 " "Processing ended: Thu Dec 28 09:51:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703728295930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703728295930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703728295930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703728295930 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1703728296517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703728296768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703728296768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 09:51:36 2023 " "Processing started: Thu Dec 28 09:51:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703728296768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703728296768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta driver_board -c driver_board " "Command: quartus_sta driver_board -c driver_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703728296768 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1703728296795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1703728296845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1703728296866 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1703728296866 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1703728296884 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1703728296973 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "driver_board.sdc " "Synopsys Design Constraints File file not found: 'driver_board.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1703728296995 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1703728296995 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1703728296995 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1703728296995 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1703728296997 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1703728297003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.996 " "Worst-case setup slack is -12.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703728297005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703728297005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.996      -847.265 clk  " "  -12.996      -847.265 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703728297005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703728297005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.377 " "Worst-case hold slack is 1.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703728297006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703728297006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.377         0.000 clk  " "    1.377         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703728297006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703728297006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703728297008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703728297009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703728297010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703728297010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 clk  " "   -2.289        -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1703728297010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1703728297010 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1703728297032 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1703728297036 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1703728297036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703728297062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 09:51:37 2023 " "Processing ended: Thu Dec 28 09:51:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703728297062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703728297062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703728297062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703728297062 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703728297871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703728297871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 09:51:37 2023 " "Processing started: Thu Dec 28 09:51:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703728297871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703728297871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off driver_board -c driver_board " "Command: quartus_eda --read_settings_files=off --write_settings_files=off driver_board -c driver_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703728297871 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1703728297960 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "driver_board.vo driver_board_v.sdo D:/temp/hff/power_unit_inGRboard/simulation/modelsim/ simulation " "Generated files \"driver_board.vo\" and \"driver_board_v.sdo\" in directory \"D:/temp/hff/power_unit_inGRboard/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1703728298036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4525 " "Peak virtual memory: 4525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703728298047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 09:51:38 2023 " "Processing ended: Thu Dec 28 09:51:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703728298047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703728298047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703728298047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703728298047 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703728298635 ""}
