// Seed: 1305533125
module module_0;
  wire id_2;
  assign module_2.type_3 = 0;
  wire id_3;
  wor  id_4 = -1;
  wire id_5;
  wire id_6 = id_6, id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    input wire id_0
);
  uwire id_2;
  module_0 modCall_1 ();
  wire id_3;
  wire id_4;
  wand id_5;
  tri0 id_6 = 1;
  tri  id_7;
  wire id_8;
  wor id_9, id_10;
  wire id_11;
  assign id_5 = id_6;
  assign id_9 = -1 && id_2 & id_7;
endmodule
module module_2 (
    input tri0 id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    output wire id_5,
    output tri1 id_6,
    input wor id_7,
    output supply0 id_8,
    input wand id_9,
    input wire id_10,
    input tri id_11,
    output wire id_12,
    input wand id_13,
    output supply1 id_14,
    output supply0 id_15 id_37,
    inout tri0 id_16,
    input wire id_17,
    output wand id_18,
    input tri id_19,
    input supply1 id_20,
    output uwire id_21,
    input tri0 id_22,
    output tri0 id_23,
    input wor id_24,
    output supply0 id_25,
    input tri1 id_26,
    output supply0 id_27,
    input uwire id_28,
    output supply0 id_29,
    input tri1 id_30,
    output supply0 id_31,
    input wor id_32,
    output wor id_33,
    output supply0 id_34,
    input wor id_35
);
  always id_25 = -1 - {1{{id_37, id_28, id_20, 1'b0}}};
  module_0 modCall_1 ();
endmodule
