--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml large_multiplier_wrapper.twx large_multiplier_wrapper.ncd
-o large_multiplier_wrapper.twr large_multiplier_wrapper.pcf -ucf
MultiplierWithCompressor.ucf

Design file:              large_multiplier_wrapper.ncd
Physical constraint file: large_multiplier_wrapper.pcf
Device,package,speed:     xc6vlx75t,ff784,C,-3 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 4.7 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1640198 paths analyzed, 1843 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.767ns.
--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/sum_127 (SLICE_X36Y73.CIN), 3995 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/pp0A_6 (FF)
  Destination:          mult_comp_inst/sum_127 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.584ns (Levels of Logic = 33)
  Clock Path Skew:      -0.148ns (1.173 - 1.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/pp0A_6 to mult_comp_inst/sum_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.283   mult_comp_inst/pp0A<6>
                                                       mult_comp_inst/pp0A_6
    SLICE_X30Y48.A4      net (fanout=1)        0.893   mult_comp_inst/pp0A<6>
    SLICE_X30Y48.AMUX    Tilo                  0.153   mult_comp_inst/pp0B[127]_pp0B[95]_mux_1_OUT<21>
                                                       mult_comp_inst/Mmux_pp0A[127]_pp0A[95]_mux_0_OUT951
    SLICE_X35Y46.B4      net (fanout=3)        0.539   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<6>
    SLICE_X35Y46.B       Tilo                  0.053   mult_comp_inst/sum[127]_GND_2_o_mux_2_OUT<24>
                                                       mult_comp_inst/comp_inst/gpcLN_3/LUT6_1
    SLICE_X36Y43.D5      net (fanout=1)        0.566   mult_comp_inst/outcB<7>
    SLICE_X36Y43.COUT    Topcyd                0.245   mult_comp_inst/sum<7>
                                                       mult_comp_inst/outcB<7>_rt
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<7>
    SLICE_X36Y44.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<7>
    SLICE_X36Y44.COUT    Tbyp                  0.060   mult_comp_inst/sum<11>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<11>
    SLICE_X36Y45.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<11>
    SLICE_X36Y45.COUT    Tbyp                  0.060   mult_comp_inst/sum<15>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<15>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<15>
    SLICE_X36Y46.COUT    Tbyp                  0.060   mult_comp_inst/sum<19>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.COUT    Tbyp                  0.060   mult_comp_inst/sum<23>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.COUT    Tbyp                  0.060   mult_comp_inst/sum<27>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.COUT    Tbyp                  0.060   mult_comp_inst/sum<31>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.COUT    Tbyp                  0.060   mult_comp_inst/sum<35>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.COUT    Tbyp                  0.060   mult_comp_inst/sum<39>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.COUT    Tbyp                  0.060   mult_comp_inst/sum<43>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.COUT    Tbyp                  0.060   mult_comp_inst/sum<47>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.COUT    Tbyp                  0.060   mult_comp_inst/sum<51>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.COUT    Tbyp                  0.060   mult_comp_inst/sum<55>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.COUT    Tbyp                  0.060   mult_comp_inst/sum<59>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.COUT    Tbyp                  0.060   mult_comp_inst/sum<63>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.COUT    Tbyp                  0.060   mult_comp_inst/sum<67>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.COUT    Tbyp                  0.060   mult_comp_inst/sum<71>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.COUT    Tbyp                  0.060   mult_comp_inst/sum<75>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.COUT    Tbyp                  0.060   mult_comp_inst/sum<79>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.COUT    Tbyp                  0.060   mult_comp_inst/sum<83>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.COUT    Tbyp                  0.060   mult_comp_inst/sum<87>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.COUT    Tbyp                  0.060   mult_comp_inst/sum<91>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.COUT    Tbyp                  0.060   mult_comp_inst/sum<95>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.COUT    Tbyp                  0.060   mult_comp_inst/sum<99>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.COUT    Tbyp                  0.060   mult_comp_inst/sum<103>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.COUT    Tbyp                  0.060   mult_comp_inst/sum<107>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.COUT    Tbyp                  0.060   mult_comp_inst/sum<111>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.COUT    Tbyp                  0.060   mult_comp_inst/sum<115>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.COUT    Tbyp                  0.060   mult_comp_inst/sum<119>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.COUT    Tbyp                  0.060   mult_comp_inst/sum<123>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CLK     Tcinck                0.090   mult_comp_inst/sum<127>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_xor<127>
                                                       mult_comp_inst/sum_127
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (2.564ns logic, 2.020ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/pp0A_16 (FF)
  Destination:          mult_comp_inst/sum_127 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.501ns (Levels of Logic = 30)
  Clock Path Skew:      -0.143ns (1.173 - 1.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/pp0A_16 to mult_comp_inst/sum_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.BQ      Tcko                  0.246   mult_comp_inst/pp0A<14>
                                                       mult_comp_inst/pp0A_16
    SLICE_X25Y51.A4      net (fanout=1)        0.774   mult_comp_inst/pp0A<16>
    SLICE_X25Y51.A       Tilo                  0.053   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<16>
                                                       mult_comp_inst/Mmux_pp0A[127]_pp0A[95]_mux_0_OUT361
    SLICE_X35Y49.D6      net (fanout=4)        0.869   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<16>
    SLICE_X35Y49.D       Tilo                  0.053   mult_comp_inst/outcA<16>
                                                       mult_comp_inst/comp_inst/gpcLN_8/LUT6_0
    SLICE_X36Y46.A6      net (fanout=2)        0.520   mult_comp_inst/outcA<16>
    SLICE_X36Y46.COUT    Topcya                0.314   mult_comp_inst/sum<19>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_lut<16>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.COUT    Tbyp                  0.060   mult_comp_inst/sum<23>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.COUT    Tbyp                  0.060   mult_comp_inst/sum<27>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.COUT    Tbyp                  0.060   mult_comp_inst/sum<31>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.COUT    Tbyp                  0.060   mult_comp_inst/sum<35>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.COUT    Tbyp                  0.060   mult_comp_inst/sum<39>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.COUT    Tbyp                  0.060   mult_comp_inst/sum<43>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.COUT    Tbyp                  0.060   mult_comp_inst/sum<47>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.COUT    Tbyp                  0.060   mult_comp_inst/sum<51>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.COUT    Tbyp                  0.060   mult_comp_inst/sum<55>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.COUT    Tbyp                  0.060   mult_comp_inst/sum<59>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.COUT    Tbyp                  0.060   mult_comp_inst/sum<63>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.COUT    Tbyp                  0.060   mult_comp_inst/sum<67>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.COUT    Tbyp                  0.060   mult_comp_inst/sum<71>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.COUT    Tbyp                  0.060   mult_comp_inst/sum<75>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.COUT    Tbyp                  0.060   mult_comp_inst/sum<79>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.COUT    Tbyp                  0.060   mult_comp_inst/sum<83>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.COUT    Tbyp                  0.060   mult_comp_inst/sum<87>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.COUT    Tbyp                  0.060   mult_comp_inst/sum<91>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.COUT    Tbyp                  0.060   mult_comp_inst/sum<95>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.COUT    Tbyp                  0.060   mult_comp_inst/sum<99>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.COUT    Tbyp                  0.060   mult_comp_inst/sum<103>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.COUT    Tbyp                  0.060   mult_comp_inst/sum<107>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.COUT    Tbyp                  0.060   mult_comp_inst/sum<111>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.COUT    Tbyp                  0.060   mult_comp_inst/sum<115>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.COUT    Tbyp                  0.060   mult_comp_inst/sum<119>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.COUT    Tbyp                  0.060   mult_comp_inst/sum<123>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CLK     Tcinck                0.090   mult_comp_inst/sum<127>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_xor<127>
                                                       mult_comp_inst/sum_127
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (2.316ns logic, 2.185ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/pp0A_7 (FF)
  Destination:          mult_comp_inst/sum_127 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.490ns (Levels of Logic = 32)
  Clock Path Skew:      -0.148ns (1.173 - 1.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/pp0A_7 to mult_comp_inst/sum_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.CQ      Tcko                  0.283   mult_comp_inst/pp0A<6>
                                                       mult_comp_inst/pp0A_7
    SLICE_X31Y48.A3      net (fanout=1)        0.922   mult_comp_inst/pp0A<7>
    SLICE_X31Y48.AMUX    Tilo                  0.151   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<39>
                                                       mult_comp_inst/Mmux_pp0A[127]_pp0A[95]_mux_0_OUT1061
    SLICE_X35Y46.A4      net (fanout=2)        0.498   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<7>
    SLICE_X35Y46.A       Tilo                  0.053   mult_comp_inst/sum[127]_GND_2_o_mux_2_OUT<24>
                                                       mult_comp_inst/comp_inst/gpcLN_3/LUT6_2
    SLICE_X36Y44.A5      net (fanout=1)        0.477   mult_comp_inst/outcB<8>
    SLICE_X36Y44.COUT    Topcya                0.314   mult_comp_inst/sum<11>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_lut<8>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<11>
    SLICE_X36Y45.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<11>
    SLICE_X36Y45.COUT    Tbyp                  0.060   mult_comp_inst/sum<15>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<15>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<15>
    SLICE_X36Y46.COUT    Tbyp                  0.060   mult_comp_inst/sum<19>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.COUT    Tbyp                  0.060   mult_comp_inst/sum<23>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.COUT    Tbyp                  0.060   mult_comp_inst/sum<27>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.COUT    Tbyp                  0.060   mult_comp_inst/sum<31>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.COUT    Tbyp                  0.060   mult_comp_inst/sum<35>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.COUT    Tbyp                  0.060   mult_comp_inst/sum<39>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.COUT    Tbyp                  0.060   mult_comp_inst/sum<43>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.COUT    Tbyp                  0.060   mult_comp_inst/sum<47>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.COUT    Tbyp                  0.060   mult_comp_inst/sum<51>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.COUT    Tbyp                  0.060   mult_comp_inst/sum<55>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.COUT    Tbyp                  0.060   mult_comp_inst/sum<59>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.COUT    Tbyp                  0.060   mult_comp_inst/sum<63>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.COUT    Tbyp                  0.060   mult_comp_inst/sum<67>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.COUT    Tbyp                  0.060   mult_comp_inst/sum<71>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.COUT    Tbyp                  0.060   mult_comp_inst/sum<75>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.COUT    Tbyp                  0.060   mult_comp_inst/sum<79>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.COUT    Tbyp                  0.060   mult_comp_inst/sum<83>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.COUT    Tbyp                  0.060   mult_comp_inst/sum<87>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.COUT    Tbyp                  0.060   mult_comp_inst/sum<91>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.COUT    Tbyp                  0.060   mult_comp_inst/sum<95>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.COUT    Tbyp                  0.060   mult_comp_inst/sum<99>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.COUT    Tbyp                  0.060   mult_comp_inst/sum<103>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.COUT    Tbyp                  0.060   mult_comp_inst/sum<107>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.COUT    Tbyp                  0.060   mult_comp_inst/sum<111>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.COUT    Tbyp                  0.060   mult_comp_inst/sum<115>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.COUT    Tbyp                  0.060   mult_comp_inst/sum<119>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.COUT    Tbyp                  0.060   mult_comp_inst/sum<123>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CLK     Tcinck                0.090   mult_comp_inst/sum<127>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_xor<127>
                                                       mult_comp_inst/sum_127
    -------------------------------------------------  ---------------------------
    Total                                      4.490ns (2.571ns logic, 1.919ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/sum_125 (SLICE_X36Y73.CIN), 3995 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/pp0A_6 (FF)
  Destination:          mult_comp_inst/sum_125 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.555ns (Levels of Logic = 33)
  Clock Path Skew:      -0.148ns (1.173 - 1.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/pp0A_6 to mult_comp_inst/sum_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.283   mult_comp_inst/pp0A<6>
                                                       mult_comp_inst/pp0A_6
    SLICE_X30Y48.A4      net (fanout=1)        0.893   mult_comp_inst/pp0A<6>
    SLICE_X30Y48.AMUX    Tilo                  0.153   mult_comp_inst/pp0B[127]_pp0B[95]_mux_1_OUT<21>
                                                       mult_comp_inst/Mmux_pp0A[127]_pp0A[95]_mux_0_OUT951
    SLICE_X35Y46.B4      net (fanout=3)        0.539   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<6>
    SLICE_X35Y46.B       Tilo                  0.053   mult_comp_inst/sum[127]_GND_2_o_mux_2_OUT<24>
                                                       mult_comp_inst/comp_inst/gpcLN_3/LUT6_1
    SLICE_X36Y43.D5      net (fanout=1)        0.566   mult_comp_inst/outcB<7>
    SLICE_X36Y43.COUT    Topcyd                0.245   mult_comp_inst/sum<7>
                                                       mult_comp_inst/outcB<7>_rt
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<7>
    SLICE_X36Y44.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<7>
    SLICE_X36Y44.COUT    Tbyp                  0.060   mult_comp_inst/sum<11>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<11>
    SLICE_X36Y45.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<11>
    SLICE_X36Y45.COUT    Tbyp                  0.060   mult_comp_inst/sum<15>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<15>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<15>
    SLICE_X36Y46.COUT    Tbyp                  0.060   mult_comp_inst/sum<19>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.COUT    Tbyp                  0.060   mult_comp_inst/sum<23>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.COUT    Tbyp                  0.060   mult_comp_inst/sum<27>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.COUT    Tbyp                  0.060   mult_comp_inst/sum<31>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.COUT    Tbyp                  0.060   mult_comp_inst/sum<35>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.COUT    Tbyp                  0.060   mult_comp_inst/sum<39>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.COUT    Tbyp                  0.060   mult_comp_inst/sum<43>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.COUT    Tbyp                  0.060   mult_comp_inst/sum<47>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.COUT    Tbyp                  0.060   mult_comp_inst/sum<51>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.COUT    Tbyp                  0.060   mult_comp_inst/sum<55>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.COUT    Tbyp                  0.060   mult_comp_inst/sum<59>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.COUT    Tbyp                  0.060   mult_comp_inst/sum<63>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.COUT    Tbyp                  0.060   mult_comp_inst/sum<67>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.COUT    Tbyp                  0.060   mult_comp_inst/sum<71>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.COUT    Tbyp                  0.060   mult_comp_inst/sum<75>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.COUT    Tbyp                  0.060   mult_comp_inst/sum<79>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.COUT    Tbyp                  0.060   mult_comp_inst/sum<83>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.COUT    Tbyp                  0.060   mult_comp_inst/sum<87>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.COUT    Tbyp                  0.060   mult_comp_inst/sum<91>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.COUT    Tbyp                  0.060   mult_comp_inst/sum<95>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.COUT    Tbyp                  0.060   mult_comp_inst/sum<99>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.COUT    Tbyp                  0.060   mult_comp_inst/sum<103>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.COUT    Tbyp                  0.060   mult_comp_inst/sum<107>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.COUT    Tbyp                  0.060   mult_comp_inst/sum<111>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.COUT    Tbyp                  0.060   mult_comp_inst/sum<115>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.COUT    Tbyp                  0.060   mult_comp_inst/sum<119>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.COUT    Tbyp                  0.060   mult_comp_inst/sum<123>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CLK     Tcinck                0.061   mult_comp_inst/sum<127>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_xor<127>
                                                       mult_comp_inst/sum_125
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (2.535ns logic, 2.020ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/pp0A_16 (FF)
  Destination:          mult_comp_inst/sum_125 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.472ns (Levels of Logic = 30)
  Clock Path Skew:      -0.143ns (1.173 - 1.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/pp0A_16 to mult_comp_inst/sum_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.BQ      Tcko                  0.246   mult_comp_inst/pp0A<14>
                                                       mult_comp_inst/pp0A_16
    SLICE_X25Y51.A4      net (fanout=1)        0.774   mult_comp_inst/pp0A<16>
    SLICE_X25Y51.A       Tilo                  0.053   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<16>
                                                       mult_comp_inst/Mmux_pp0A[127]_pp0A[95]_mux_0_OUT361
    SLICE_X35Y49.D6      net (fanout=4)        0.869   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<16>
    SLICE_X35Y49.D       Tilo                  0.053   mult_comp_inst/outcA<16>
                                                       mult_comp_inst/comp_inst/gpcLN_8/LUT6_0
    SLICE_X36Y46.A6      net (fanout=2)        0.520   mult_comp_inst/outcA<16>
    SLICE_X36Y46.COUT    Topcya                0.314   mult_comp_inst/sum<19>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_lut<16>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.COUT    Tbyp                  0.060   mult_comp_inst/sum<23>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.COUT    Tbyp                  0.060   mult_comp_inst/sum<27>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.COUT    Tbyp                  0.060   mult_comp_inst/sum<31>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.COUT    Tbyp                  0.060   mult_comp_inst/sum<35>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.COUT    Tbyp                  0.060   mult_comp_inst/sum<39>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.COUT    Tbyp                  0.060   mult_comp_inst/sum<43>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.COUT    Tbyp                  0.060   mult_comp_inst/sum<47>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.COUT    Tbyp                  0.060   mult_comp_inst/sum<51>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.COUT    Tbyp                  0.060   mult_comp_inst/sum<55>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.COUT    Tbyp                  0.060   mult_comp_inst/sum<59>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.COUT    Tbyp                  0.060   mult_comp_inst/sum<63>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.COUT    Tbyp                  0.060   mult_comp_inst/sum<67>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.COUT    Tbyp                  0.060   mult_comp_inst/sum<71>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.COUT    Tbyp                  0.060   mult_comp_inst/sum<75>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.COUT    Tbyp                  0.060   mult_comp_inst/sum<79>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.COUT    Tbyp                  0.060   mult_comp_inst/sum<83>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.COUT    Tbyp                  0.060   mult_comp_inst/sum<87>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.COUT    Tbyp                  0.060   mult_comp_inst/sum<91>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.COUT    Tbyp                  0.060   mult_comp_inst/sum<95>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.COUT    Tbyp                  0.060   mult_comp_inst/sum<99>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.COUT    Tbyp                  0.060   mult_comp_inst/sum<103>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.COUT    Tbyp                  0.060   mult_comp_inst/sum<107>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.COUT    Tbyp                  0.060   mult_comp_inst/sum<111>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.COUT    Tbyp                  0.060   mult_comp_inst/sum<115>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.COUT    Tbyp                  0.060   mult_comp_inst/sum<119>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.COUT    Tbyp                  0.060   mult_comp_inst/sum<123>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CLK     Tcinck                0.061   mult_comp_inst/sum<127>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_xor<127>
                                                       mult_comp_inst/sum_125
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (2.287ns logic, 2.185ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/pp0A_7 (FF)
  Destination:          mult_comp_inst/sum_125 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.461ns (Levels of Logic = 32)
  Clock Path Skew:      -0.148ns (1.173 - 1.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/pp0A_7 to mult_comp_inst/sum_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.CQ      Tcko                  0.283   mult_comp_inst/pp0A<6>
                                                       mult_comp_inst/pp0A_7
    SLICE_X31Y48.A3      net (fanout=1)        0.922   mult_comp_inst/pp0A<7>
    SLICE_X31Y48.AMUX    Tilo                  0.151   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<39>
                                                       mult_comp_inst/Mmux_pp0A[127]_pp0A[95]_mux_0_OUT1061
    SLICE_X35Y46.A4      net (fanout=2)        0.498   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<7>
    SLICE_X35Y46.A       Tilo                  0.053   mult_comp_inst/sum[127]_GND_2_o_mux_2_OUT<24>
                                                       mult_comp_inst/comp_inst/gpcLN_3/LUT6_2
    SLICE_X36Y44.A5      net (fanout=1)        0.477   mult_comp_inst/outcB<8>
    SLICE_X36Y44.COUT    Topcya                0.314   mult_comp_inst/sum<11>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_lut<8>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<11>
    SLICE_X36Y45.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<11>
    SLICE_X36Y45.COUT    Tbyp                  0.060   mult_comp_inst/sum<15>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<15>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<15>
    SLICE_X36Y46.COUT    Tbyp                  0.060   mult_comp_inst/sum<19>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.COUT    Tbyp                  0.060   mult_comp_inst/sum<23>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.COUT    Tbyp                  0.060   mult_comp_inst/sum<27>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.COUT    Tbyp                  0.060   mult_comp_inst/sum<31>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.COUT    Tbyp                  0.060   mult_comp_inst/sum<35>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.COUT    Tbyp                  0.060   mult_comp_inst/sum<39>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.COUT    Tbyp                  0.060   mult_comp_inst/sum<43>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.COUT    Tbyp                  0.060   mult_comp_inst/sum<47>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.COUT    Tbyp                  0.060   mult_comp_inst/sum<51>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.COUT    Tbyp                  0.060   mult_comp_inst/sum<55>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.COUT    Tbyp                  0.060   mult_comp_inst/sum<59>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.COUT    Tbyp                  0.060   mult_comp_inst/sum<63>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.COUT    Tbyp                  0.060   mult_comp_inst/sum<67>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.COUT    Tbyp                  0.060   mult_comp_inst/sum<71>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.COUT    Tbyp                  0.060   mult_comp_inst/sum<75>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.COUT    Tbyp                  0.060   mult_comp_inst/sum<79>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.COUT    Tbyp                  0.060   mult_comp_inst/sum<83>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.COUT    Tbyp                  0.060   mult_comp_inst/sum<87>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.COUT    Tbyp                  0.060   mult_comp_inst/sum<91>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.COUT    Tbyp                  0.060   mult_comp_inst/sum<95>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.COUT    Tbyp                  0.060   mult_comp_inst/sum<99>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.COUT    Tbyp                  0.060   mult_comp_inst/sum<103>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.COUT    Tbyp                  0.060   mult_comp_inst/sum<107>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.COUT    Tbyp                  0.060   mult_comp_inst/sum<111>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.COUT    Tbyp                  0.060   mult_comp_inst/sum<115>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.COUT    Tbyp                  0.060   mult_comp_inst/sum<119>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.COUT    Tbyp                  0.060   mult_comp_inst/sum<123>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CLK     Tcinck                0.061   mult_comp_inst/sum<127>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_xor<127>
                                                       mult_comp_inst/sum_125
    -------------------------------------------------  ---------------------------
    Total                                      4.461ns (2.542ns logic, 1.919ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/sum_126 (SLICE_X36Y73.CIN), 3995 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/pp0A_6 (FF)
  Destination:          mult_comp_inst/sum_126 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.537ns (Levels of Logic = 33)
  Clock Path Skew:      -0.148ns (1.173 - 1.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/pp0A_6 to mult_comp_inst/sum_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.283   mult_comp_inst/pp0A<6>
                                                       mult_comp_inst/pp0A_6
    SLICE_X30Y48.A4      net (fanout=1)        0.893   mult_comp_inst/pp0A<6>
    SLICE_X30Y48.AMUX    Tilo                  0.153   mult_comp_inst/pp0B[127]_pp0B[95]_mux_1_OUT<21>
                                                       mult_comp_inst/Mmux_pp0A[127]_pp0A[95]_mux_0_OUT951
    SLICE_X35Y46.B4      net (fanout=3)        0.539   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<6>
    SLICE_X35Y46.B       Tilo                  0.053   mult_comp_inst/sum[127]_GND_2_o_mux_2_OUT<24>
                                                       mult_comp_inst/comp_inst/gpcLN_3/LUT6_1
    SLICE_X36Y43.D5      net (fanout=1)        0.566   mult_comp_inst/outcB<7>
    SLICE_X36Y43.COUT    Topcyd                0.245   mult_comp_inst/sum<7>
                                                       mult_comp_inst/outcB<7>_rt
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<7>
    SLICE_X36Y44.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<7>
    SLICE_X36Y44.COUT    Tbyp                  0.060   mult_comp_inst/sum<11>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<11>
    SLICE_X36Y45.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<11>
    SLICE_X36Y45.COUT    Tbyp                  0.060   mult_comp_inst/sum<15>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<15>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<15>
    SLICE_X36Y46.COUT    Tbyp                  0.060   mult_comp_inst/sum<19>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.COUT    Tbyp                  0.060   mult_comp_inst/sum<23>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.COUT    Tbyp                  0.060   mult_comp_inst/sum<27>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.COUT    Tbyp                  0.060   mult_comp_inst/sum<31>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.COUT    Tbyp                  0.060   mult_comp_inst/sum<35>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.COUT    Tbyp                  0.060   mult_comp_inst/sum<39>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.COUT    Tbyp                  0.060   mult_comp_inst/sum<43>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.COUT    Tbyp                  0.060   mult_comp_inst/sum<47>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.COUT    Tbyp                  0.060   mult_comp_inst/sum<51>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.COUT    Tbyp                  0.060   mult_comp_inst/sum<55>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.COUT    Tbyp                  0.060   mult_comp_inst/sum<59>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.COUT    Tbyp                  0.060   mult_comp_inst/sum<63>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.COUT    Tbyp                  0.060   mult_comp_inst/sum<67>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.COUT    Tbyp                  0.060   mult_comp_inst/sum<71>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.COUT    Tbyp                  0.060   mult_comp_inst/sum<75>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.COUT    Tbyp                  0.060   mult_comp_inst/sum<79>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.COUT    Tbyp                  0.060   mult_comp_inst/sum<83>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.COUT    Tbyp                  0.060   mult_comp_inst/sum<87>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.COUT    Tbyp                  0.060   mult_comp_inst/sum<91>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.COUT    Tbyp                  0.060   mult_comp_inst/sum<95>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.COUT    Tbyp                  0.060   mult_comp_inst/sum<99>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.COUT    Tbyp                  0.060   mult_comp_inst/sum<103>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.COUT    Tbyp                  0.060   mult_comp_inst/sum<107>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.COUT    Tbyp                  0.060   mult_comp_inst/sum<111>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.COUT    Tbyp                  0.060   mult_comp_inst/sum<115>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.COUT    Tbyp                  0.060   mult_comp_inst/sum<119>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.COUT    Tbyp                  0.060   mult_comp_inst/sum<123>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CLK     Tcinck                0.043   mult_comp_inst/sum<127>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_xor<127>
                                                       mult_comp_inst/sum_126
    -------------------------------------------------  ---------------------------
    Total                                      4.537ns (2.517ns logic, 2.020ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/pp0A_16 (FF)
  Destination:          mult_comp_inst/sum_126 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.454ns (Levels of Logic = 30)
  Clock Path Skew:      -0.143ns (1.173 - 1.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/pp0A_16 to mult_comp_inst/sum_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.BQ      Tcko                  0.246   mult_comp_inst/pp0A<14>
                                                       mult_comp_inst/pp0A_16
    SLICE_X25Y51.A4      net (fanout=1)        0.774   mult_comp_inst/pp0A<16>
    SLICE_X25Y51.A       Tilo                  0.053   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<16>
                                                       mult_comp_inst/Mmux_pp0A[127]_pp0A[95]_mux_0_OUT361
    SLICE_X35Y49.D6      net (fanout=4)        0.869   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<16>
    SLICE_X35Y49.D       Tilo                  0.053   mult_comp_inst/outcA<16>
                                                       mult_comp_inst/comp_inst/gpcLN_8/LUT6_0
    SLICE_X36Y46.A6      net (fanout=2)        0.520   mult_comp_inst/outcA<16>
    SLICE_X36Y46.COUT    Topcya                0.314   mult_comp_inst/sum<19>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_lut<16>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.COUT    Tbyp                  0.060   mult_comp_inst/sum<23>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.COUT    Tbyp                  0.060   mult_comp_inst/sum<27>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.COUT    Tbyp                  0.060   mult_comp_inst/sum<31>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.COUT    Tbyp                  0.060   mult_comp_inst/sum<35>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.COUT    Tbyp                  0.060   mult_comp_inst/sum<39>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.COUT    Tbyp                  0.060   mult_comp_inst/sum<43>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.COUT    Tbyp                  0.060   mult_comp_inst/sum<47>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.COUT    Tbyp                  0.060   mult_comp_inst/sum<51>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.COUT    Tbyp                  0.060   mult_comp_inst/sum<55>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.COUT    Tbyp                  0.060   mult_comp_inst/sum<59>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.COUT    Tbyp                  0.060   mult_comp_inst/sum<63>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.COUT    Tbyp                  0.060   mult_comp_inst/sum<67>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.COUT    Tbyp                  0.060   mult_comp_inst/sum<71>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.COUT    Tbyp                  0.060   mult_comp_inst/sum<75>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.COUT    Tbyp                  0.060   mult_comp_inst/sum<79>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.COUT    Tbyp                  0.060   mult_comp_inst/sum<83>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.COUT    Tbyp                  0.060   mult_comp_inst/sum<87>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.COUT    Tbyp                  0.060   mult_comp_inst/sum<91>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.COUT    Tbyp                  0.060   mult_comp_inst/sum<95>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.COUT    Tbyp                  0.060   mult_comp_inst/sum<99>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.COUT    Tbyp                  0.060   mult_comp_inst/sum<103>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.COUT    Tbyp                  0.060   mult_comp_inst/sum<107>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.COUT    Tbyp                  0.060   mult_comp_inst/sum<111>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.COUT    Tbyp                  0.060   mult_comp_inst/sum<115>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.COUT    Tbyp                  0.060   mult_comp_inst/sum<119>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.COUT    Tbyp                  0.060   mult_comp_inst/sum<123>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CLK     Tcinck                0.043   mult_comp_inst/sum<127>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_xor<127>
                                                       mult_comp_inst/sum_126
    -------------------------------------------------  ---------------------------
    Total                                      4.454ns (2.269ns logic, 2.185ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/pp0A_7 (FF)
  Destination:          mult_comp_inst/sum_126 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.443ns (Levels of Logic = 32)
  Clock Path Skew:      -0.148ns (1.173 - 1.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/pp0A_7 to mult_comp_inst/sum_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.CQ      Tcko                  0.283   mult_comp_inst/pp0A<6>
                                                       mult_comp_inst/pp0A_7
    SLICE_X31Y48.A3      net (fanout=1)        0.922   mult_comp_inst/pp0A<7>
    SLICE_X31Y48.AMUX    Tilo                  0.151   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<39>
                                                       mult_comp_inst/Mmux_pp0A[127]_pp0A[95]_mux_0_OUT1061
    SLICE_X35Y46.A4      net (fanout=2)        0.498   mult_comp_inst/pp0A[127]_pp0A[95]_mux_0_OUT<7>
    SLICE_X35Y46.A       Tilo                  0.053   mult_comp_inst/sum[127]_GND_2_o_mux_2_OUT<24>
                                                       mult_comp_inst/comp_inst/gpcLN_3/LUT6_2
    SLICE_X36Y44.A5      net (fanout=1)        0.477   mult_comp_inst/outcB<8>
    SLICE_X36Y44.COUT    Topcya                0.314   mult_comp_inst/sum<11>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_lut<8>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<11>
    SLICE_X36Y45.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<11>
    SLICE_X36Y45.COUT    Tbyp                  0.060   mult_comp_inst/sum<15>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<15>
    SLICE_X36Y46.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<15>
    SLICE_X36Y46.COUT    Tbyp                  0.060   mult_comp_inst/sum<19>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<19>
    SLICE_X36Y47.COUT    Tbyp                  0.060   mult_comp_inst/sum<23>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<23>
    SLICE_X36Y48.COUT    Tbyp                  0.060   mult_comp_inst/sum<27>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<27>
    SLICE_X36Y49.COUT    Tbyp                  0.060   mult_comp_inst/sum<31>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<31>
    SLICE_X36Y50.COUT    Tbyp                  0.060   mult_comp_inst/sum<35>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<35>
    SLICE_X36Y51.COUT    Tbyp                  0.060   mult_comp_inst/sum<39>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X36Y52.COUT    Tbyp                  0.060   mult_comp_inst/sum<43>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X36Y53.COUT    Tbyp                  0.060   mult_comp_inst/sum<47>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X36Y54.COUT    Tbyp                  0.060   mult_comp_inst/sum<51>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X36Y55.COUT    Tbyp                  0.060   mult_comp_inst/sum<55>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X36Y56.COUT    Tbyp                  0.060   mult_comp_inst/sum<59>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X36Y57.COUT    Tbyp                  0.060   mult_comp_inst/sum<63>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X36Y58.COUT    Tbyp                  0.060   mult_comp_inst/sum<67>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X36Y59.COUT    Tbyp                  0.060   mult_comp_inst/sum<71>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.CIN     net (fanout=1)        0.022   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X36Y60.COUT    Tbyp                  0.060   mult_comp_inst/sum<75>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X36Y61.COUT    Tbyp                  0.060   mult_comp_inst/sum<79>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X36Y62.COUT    Tbyp                  0.060   mult_comp_inst/sum<83>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X36Y63.COUT    Tbyp                  0.060   mult_comp_inst/sum<87>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X36Y64.COUT    Tbyp                  0.060   mult_comp_inst/sum<91>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X36Y65.COUT    Tbyp                  0.060   mult_comp_inst/sum<95>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X36Y66.COUT    Tbyp                  0.060   mult_comp_inst/sum<99>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X36Y67.COUT    Tbyp                  0.060   mult_comp_inst/sum<103>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X36Y68.COUT    Tbyp                  0.060   mult_comp_inst/sum<107>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X36Y69.COUT    Tbyp                  0.060   mult_comp_inst/sum<111>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X36Y70.COUT    Tbyp                  0.060   mult_comp_inst/sum<115>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X36Y71.COUT    Tbyp                  0.060   mult_comp_inst/sum<119>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X36Y72.COUT    Tbyp                  0.060   mult_comp_inst/sum<123>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X36Y73.CLK     Tcinck                0.043   mult_comp_inst/sum<127>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_xor<127>
                                                       mult_comp_inst/sum_126
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (2.524ns logic, 1.919ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 4.7 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point out_reg_56 (SLICE_X41Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/sum_56 (FF)
  Destination:          out_reg_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.459 - 0.426)
  Source Clock:         clk_BUFGP rising at 4.700ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/sum_56 to out_reg_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y56.AQ      Tcko                  0.115   mult_comp_inst/sum<59>
                                                       mult_comp_inst/sum_56
    SLICE_X41Y56.AX      net (fanout=2)        0.103   mult_comp_inst/sum<56>
    SLICE_X41Y56.CLK     Tckdi       (-Th)     0.076   out_reg<59>
                                                       out_reg_56
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.039ns logic, 0.103ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point out_reg_58 (SLICE_X41Y56.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/sum_58 (FF)
  Destination:          out_reg_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.459 - 0.426)
  Source Clock:         clk_BUFGP rising at 4.700ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/sum_58 to out_reg_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y56.CQ      Tcko                  0.115   mult_comp_inst/sum<59>
                                                       mult_comp_inst/sum_58
    SLICE_X41Y56.CX      net (fanout=2)        0.103   mult_comp_inst/sum<58>
    SLICE_X41Y56.CLK     Tckdi       (-Th)     0.076   out_reg<59>
                                                       out_reg_58
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.039ns logic, 0.103ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point out_reg_59 (SLICE_X41Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/sum_59 (FF)
  Destination:          out_reg_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.459 - 0.426)
  Source Clock:         clk_BUFGP rising at 4.700ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/sum_59 to out_reg_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y56.DQ      Tcko                  0.115   mult_comp_inst/sum<59>
                                                       mult_comp_inst/sum_59
    SLICE_X41Y56.DX      net (fanout=2)        0.104   mult_comp_inst/sum<59>
    SLICE_X41Y56.CLK     Tckdi       (-Th)     0.076   out_reg<59>
                                                       out_reg_59
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.039ns logic, 0.104ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 4.7 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.450ns (period - min period limit)
  Period: 4.700ns
  Min period limit: 1.250ns (800.000MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 3.868ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.700ns
  High pulse: 2.350ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: in0_reg<47>/SR
  Logical resource: in0_reg_12/SR
  Location pin: SLICE_X22Y62.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 3.868ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.700ns
  High pulse: 2.350ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: out_reg<43>/SR
  Logical resource: out_reg_36/SR
  Location pin: SLICE_X36Y34.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.767|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 4  Score: 132  (Setup/Max: 132, Hold: 0)

Constraints cover 1640198 paths, 0 nets, and 18563 connections

Design statistics:
   Minimum period:   4.767ns{1}   (Maximum frequency: 209.776MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 06 19:08:55 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 470 MB



