module decoder_3to8 (
    input a,
    input b,
    input c,
    output reg Y0,
    output reg Y1,
    output reg Y2,
    output reg Y3,
    output reg Y4,
    output reg Y5,
    output reg Y6,
    output reg Y7
);

always @(*) begin
    case ({a,b,c})
        3'b000: begin
            Y0 = 1;
            Y1 = 0;
            Y2 = 0;
            Y3 = 0;
            Y4 = 0;
            Y5 = 0;
            Y6 = 0;
            Y7 = 0;
        end
        3'b001: begin
            Y0 = 0;
            Y1 = 1;
            Y2 = 0;
            Y3 = 0;
            Y4 = 0;
            Y5 = 0;
            Y6 = 0;
            Y7 = 0;
        end
        3'b010: begin
            Y0 = 0;
            Y1 = 0;
            Y2 = 1;
            Y3 = 0;
            Y4 = 0;
            Y5 = 0;
            Y6 = 0;
            Y7 = 0;
        end
        3'b011: begin
            Y0 = 0;
            Y1 = 0;
            Y2 = 0;
            Y3 = 1;
            Y4 = 0;
            Y5 = 0;
            Y6 = 0;
            Y7 = 0;
        end
        3'b100: begin
            Y0 = 0;
            Y1 = 0;
            Y2 = 0;
            Y3 = 0;
            Y4 = 1;
            Y5 = 0;
            Y6 = 0;
            Y7 = 0;
        end
        3'b101: begin
            Y0 = 0;
            Y1 = 0;
            Y2 = 0;
            Y3 = 0;
            Y4 = 0;
            Y5 = 1;
            Y6 = 0;
            Y7 = 0;
        end
        3'b110: begin
            Y0 = 0;
            Y1 = 0;
            Y2 = 0;
            Y3 = 0;
            Y4 = 0;
            Y5 = 0;
            Y6 = 1;
            Y7 = 0;
        end
        3'b111: begin
            Y0 = 0;
            Y1 = 0;
            Y2 = 0;
            Y3 = 0;
            Y4 = 0;
            Y5 = 0;
            Y6 = 0;
            Y7 = 1;
        end
    endcase
end
endmodule