
---------- Begin Simulation Statistics ----------
final_tick                               120848025000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 378032                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713116                       # Number of bytes of host memory used
host_op_rate                                   382275                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   264.53                       # Real time elapsed on the host
host_tick_rate                              456844043                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.120848                       # Number of seconds simulated
sim_ticks                                120848025000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.822186                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4085542                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4816596                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345777                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5101307                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102836                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675330                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572494                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6509234                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312576                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35007                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.208480                       # CPI: cycles per instruction
system.cpu.discardedOps                        956897                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48890485                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40552076                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6262791                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4870207                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.827486                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        120848025                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       115977818                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          270                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6171                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1268                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           25                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       142185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          404                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       286507                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            429                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120848025000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2261                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           60                       # Transaction distribution
system.membus.trans_dist::CleanEvict              177                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3673                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3673                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2261                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       383616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  383616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5934                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5934    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5934                       # Request fanout histogram
system.membus.respLayer1.occupancy           31633500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             6411000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120848025000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83047                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       138194                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          976                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3642                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61283                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2105                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80942                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       425651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                430837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       197184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     17942976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18140160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             635                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           144965                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011934                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.110166                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 143260     98.82%     98.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1680      1.16%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     25      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             144965                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          564727000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         426683991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6316998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120848025000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  784                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               137601                       # number of demand (read+write) hits
system.l2.demand_hits::total                   138385                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 784                       # number of overall hits
system.l2.overall_hits::.cpu.data              137601                       # number of overall hits
system.l2.overall_hits::total                  138385                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1321                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4624                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5945                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1321                       # number of overall misses
system.l2.overall_misses::.cpu.data              4624                       # number of overall misses
system.l2.overall_misses::total                  5945                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    129563000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    459424000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        588987000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    129563000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    459424000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       588987000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           142225                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               144330                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          142225                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              144330                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.627553                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.032512                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.041190                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.627553                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.032512                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.041190                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98079.485238                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99356.401384                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99072.666106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98079.485238                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99356.401384                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99072.666106                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  60                       # number of writebacks
system.l2.writebacks::total                        60                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5934                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5934                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    103020000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    366411000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    469431000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    103020000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    366411000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    469431000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.626603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.032449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.041114                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.626603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.032449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.041114                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78104.624716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79395.666306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79108.695652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78104.624716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79395.666306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79108.695652                       # average overall mshr miss latency
system.l2.replacements                            635                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       138134                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           138134                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       138134                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       138134                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          947                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              947                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          947                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          947                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           31                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            31                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             57610                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57610                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3673                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    364471000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     364471000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         61283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.059935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.059935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99229.784917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99229.784917                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3673                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3673                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    291011000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    291011000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.059935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.059935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79229.784917                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79229.784917                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            784                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                784                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1321                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1321                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    129563000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    129563000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.627553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.627553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98079.485238                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98079.485238                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1319                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1319                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    103020000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    103020000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.626603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.626603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78104.624716                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78104.624716                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         79991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             79991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     94953000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     94953000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        80942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.011749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99845.425868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99845.425868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          942                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          942                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     75400000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     75400000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.011638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80042.462845                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80042.462845                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120848025000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5224.018056                       # Cycle average of tags in use
system.l2.tags.total_refs                      285197                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6045                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     47.178991                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      83.833097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1017.578015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4122.606944                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.124216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.503248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.637698                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5410                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5399                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.660400                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    576523                       # Number of tag accesses
system.l2.tags.data_accesses                   576523                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120848025000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          84416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         295360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             379776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        84416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           60                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 60                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            698530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2444061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3142592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       698530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           698530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          31775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                31775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          31775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           698530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2444061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3174367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        41.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.031974686500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               42831                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 17                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         60                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       60                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     65                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     55335000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               165378750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9428.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28178.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3892                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      13                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5934                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   60                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.094854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.847726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.676737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          890     44.90%     44.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          746     37.64%     82.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          107      5.40%     87.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           43      2.17%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           32      1.61%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      1.21%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      0.76%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      0.71%     94.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          111      5.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1982                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           5648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   5648.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 375616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  379776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  120022733000                       # Total gap between requests
system.mem_ctrls.avgGap                   20023812.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        84416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 698530.240771415178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2409638.055731568485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9532.634066630382                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4615                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           60                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35331000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    130047750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 227708735000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26786.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28179.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 3795145583.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7104300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3776025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20370420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              31320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9539212800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2984934960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43892012160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56447441985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.094452                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 114080922250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4035200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2731902750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7047180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3745665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21534240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              62640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9539212800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3084484320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43808181120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56464267965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.233684                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 113862160250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4035200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2950664750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    120848025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120848025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17143346                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17143346                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17143346                       # number of overall hits
system.cpu.icache.overall_hits::total        17143346                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2105                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2105                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2105                       # number of overall misses
system.cpu.icache.overall_misses::total          2105                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    156685000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    156685000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    156685000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    156685000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17145451                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17145451                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17145451                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17145451                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000123                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000123                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000123                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000123                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74434.679335                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74434.679335                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74434.679335                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74434.679335                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          976                       # number of writebacks
system.cpu.icache.writebacks::total               976                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2105                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2105                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2105                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2105                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    152475000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    152475000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    152475000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    152475000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72434.679335                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72434.679335                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72434.679335                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72434.679335                       # average overall mshr miss latency
system.cpu.icache.replacements                    976                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17143346                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17143346                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2105                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2105                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    156685000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    156685000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17145451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17145451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74434.679335                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74434.679335                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2105                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2105                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    152475000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    152475000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72434.679335                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72434.679335                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120848025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1123.031142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17145451                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2105                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8145.107363                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1123.031142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.548355                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.548355                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1126                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.551270                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17147556                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17147556                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120848025000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 120848025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120848025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43701798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43701798                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43710322                       # number of overall hits
system.cpu.dcache.overall_hits::total        43710322                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       151929                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         151929                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       152099                       # number of overall misses
system.cpu.dcache.overall_misses::total        152099                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5214303000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5214303000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5214303000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5214303000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43853727                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43853727                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43862421                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43862421                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003464                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003464                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003468                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003468                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34320.656359                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34320.656359                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34282.296399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34282.296399                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          154                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       138134                       # number of writebacks
system.cpu.dcache.writebacks::total            138134                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9861                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9861                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       142068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       142068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       142224                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       142224                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4506000000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4506000000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4516849000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4516849000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003240                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003240                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003243                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003243                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31717.205845                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31717.205845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31758.697548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31758.697548                       # average overall mshr miss latency
system.cpu.dcache.replacements                 141201                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37443889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37443889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        84944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         84944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2909337000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2909337000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37528833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37528833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34250.058862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34250.058862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4159                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4159                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        80785                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        80785                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2607472000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2607472000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002153                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002153                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32276.685028                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32276.685028                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6257909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6257909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        66985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        66985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2304966000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2304966000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010591                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010591                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34410.181384                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34410.181384                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5702                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5702                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        61283                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        61283                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1898528000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1898528000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30979.684415                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30979.684415                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8524                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8524                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          170                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          170                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8694                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8694                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.019554                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.019554                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          156                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          156                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10849000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10849000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.017943                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.017943                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 69544.871795                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 69544.871795                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120848025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.654427                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43852878                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            142225                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            308.334526                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.654427                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44004978                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44004978                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120848025000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 120848025000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
