-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "10/29/2023 02:09:14"

-- 
-- Device: Altera EP2C5T144C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	adat_interface IS
    PORT (
	m_clk : IN std_logic;
	adat0_bitclk_in : IN std_logic;
	adat1_bitclk_in : IN std_logic;
	adat0_in : IN std_logic;
	adat0_user : OUT std_logic_vector(3 DOWNTO 0);
	adat0_bitclk_out : OUT std_logic;
	adat1_in : IN std_logic;
	adat1_user : OUT std_logic_vector(3 DOWNTO 0);
	adat1_bitclk_out : OUT std_logic;
	bclk : OUT std_logic;
	fsync : OUT std_logic;
	tdm_data : OUT std_logic
	);
END adat_interface;

-- Design Ports Information
-- adat0_user[0]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- adat0_user[1]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- adat0_user[2]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- adat0_user[3]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- adat0_bitclk_out	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- adat1_user[0]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- adat1_user[1]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- adat1_user[2]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- adat1_user[3]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- adat1_bitclk_out	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- bclk	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- fsync	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- tdm_data	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- m_clk	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- adat0_bitclk_in	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- adat1_bitclk_in	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- adat0_in	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- adat1_in	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF adat_interface IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_m_clk : std_logic;
SIGNAL ww_adat0_bitclk_in : std_logic;
SIGNAL ww_adat1_bitclk_in : std_logic;
SIGNAL ww_adat0_in : std_logic;
SIGNAL ww_adat0_user : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_adat0_bitclk_out : std_logic;
SIGNAL ww_adat1_in : std_logic;
SIGNAL ww_adat1_user : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_adat1_bitclk_out : std_logic;
SIGNAL ww_bclk : std_logic;
SIGNAL ww_fsync : std_logic;
SIGNAL ww_tdm_data : std_logic;
SIGNAL \tdm_pll|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \tdm_pll|altpll_component|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \adat0_receiver|adat_bit_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tdm_pll|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \m_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adat1_receiver|adat_bit_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tdm_sr_latch~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adat1_receiver|adat_latch~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adat0_receiver|adat_latch~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tdm_bitclk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tdm_pll|altpll_component|pll~CLK1\ : std_logic;
SIGNAL \tdm_pll|altpll_component|pll~CLK2\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[0]~9_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[1]~11_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[4]~17_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[5]~19_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[1]~11_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[3]~15_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[4]~17_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[5]~19_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[7]~24_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[10]~36_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[11]~39\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[12]~41\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[12]~40_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[13]~43\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[13]~42_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[14]~45\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[14]~44_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[15]~46_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[10]~37\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[11]~39\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[11]~38_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[12]~41\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[12]~40_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[13]~43\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[13]~42_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[14]~45\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[14]~44_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[15]~46_combout\ : std_logic;
SIGNAL \adat0_receiver|Equal4~1_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal4~1_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_latch~regout\ : std_logic;
SIGNAL \tdm_shift_reg~2_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_detect~regout\ : std_logic;
SIGNAL \tdm_shift_reg~3_combout\ : std_logic;
SIGNAL \tdm_shift_reg~4_combout\ : std_logic;
SIGNAL \adat0_receiver|Equal2~3_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal2~3_combout\ : std_logic;
SIGNAL \tdm_shift_reg~5_combout\ : std_logic;
SIGNAL \tdm_shift_reg~6_combout\ : std_logic;
SIGNAL \tdm_shift_reg~7_combout\ : std_logic;
SIGNAL \tdm_shift_reg~8_combout\ : std_logic;
SIGNAL \tdm_shift_reg~9_combout\ : std_logic;
SIGNAL \tdm_shift_reg~10_combout\ : std_logic;
SIGNAL \tdm_shift_reg~11_combout\ : std_logic;
SIGNAL \tdm_shift_reg~12_combout\ : std_logic;
SIGNAL \tdm_shift_reg~13_combout\ : std_logic;
SIGNAL \tdm_shift_reg~14_combout\ : std_logic;
SIGNAL \tdm_shift_reg~15_combout\ : std_logic;
SIGNAL \tdm_shift_reg~16_combout\ : std_logic;
SIGNAL \tdm_shift_reg~17_combout\ : std_logic;
SIGNAL \tdm_shift_reg~18_combout\ : std_logic;
SIGNAL \tdm_shift_reg~19_combout\ : std_logic;
SIGNAL \tdm_shift_reg~20_combout\ : std_logic;
SIGNAL \tdm_shift_reg~21_combout\ : std_logic;
SIGNAL \tdm_shift_reg~22_combout\ : std_logic;
SIGNAL \tdm_shift_reg~23_combout\ : std_logic;
SIGNAL \tdm_shift_reg~24_combout\ : std_logic;
SIGNAL \tdm_shift_reg~25_combout\ : std_logic;
SIGNAL \tdm_shift_reg~26_combout\ : std_logic;
SIGNAL \tdm_shift_reg~27_combout\ : std_logic;
SIGNAL \tdm_shift_reg~28_combout\ : std_logic;
SIGNAL \tdm_shift_reg~29_combout\ : std_logic;
SIGNAL \tdm_shift_reg~30_combout\ : std_logic;
SIGNAL \tdm_shift_reg~31_combout\ : std_logic;
SIGNAL \tdm_shift_reg~32_combout\ : std_logic;
SIGNAL \tdm_shift_reg~33_combout\ : std_logic;
SIGNAL \tdm_shift_reg~34_combout\ : std_logic;
SIGNAL \tdm_shift_reg~35_combout\ : std_logic;
SIGNAL \tdm_shift_reg~36_combout\ : std_logic;
SIGNAL \tdm_shift_reg~37_combout\ : std_logic;
SIGNAL \tdm_shift_reg~38_combout\ : std_logic;
SIGNAL \tdm_shift_reg~39_combout\ : std_logic;
SIGNAL \tdm_shift_reg~40_combout\ : std_logic;
SIGNAL \tdm_shift_reg~41_combout\ : std_logic;
SIGNAL \tdm_shift_reg~42_combout\ : std_logic;
SIGNAL \tdm_shift_reg~43_combout\ : std_logic;
SIGNAL \tdm_shift_reg~44_combout\ : std_logic;
SIGNAL \tdm_shift_reg~45_combout\ : std_logic;
SIGNAL \tdm_shift_reg~46_combout\ : std_logic;
SIGNAL \tdm_shift_reg~47_combout\ : std_logic;
SIGNAL \tdm_shift_reg~48_combout\ : std_logic;
SIGNAL \tdm_shift_reg~49_combout\ : std_logic;
SIGNAL \tdm_shift_reg~50_combout\ : std_logic;
SIGNAL \tdm_shift_reg~51_combout\ : std_logic;
SIGNAL \tdm_shift_reg~52_combout\ : std_logic;
SIGNAL \tdm_shift_reg~53_combout\ : std_logic;
SIGNAL \tdm_shift_reg~54_combout\ : std_logic;
SIGNAL \tdm_shift_reg~55_combout\ : std_logic;
SIGNAL \tdm_shift_reg~56_combout\ : std_logic;
SIGNAL \tdm_shift_reg~57_combout\ : std_logic;
SIGNAL \tdm_shift_reg~58_combout\ : std_logic;
SIGNAL \tdm_shift_reg~59_combout\ : std_logic;
SIGNAL \tdm_shift_reg~60_combout\ : std_logic;
SIGNAL \tdm_shift_reg~61_combout\ : std_logic;
SIGNAL \tdm_shift_reg~62_combout\ : std_logic;
SIGNAL \tdm_shift_reg~63_combout\ : std_logic;
SIGNAL \tdm_shift_reg~64_combout\ : std_logic;
SIGNAL \tdm_shift_reg~65_combout\ : std_logic;
SIGNAL \tdm_shift_reg~66_combout\ : std_logic;
SIGNAL \tdm_shift_reg~67_combout\ : std_logic;
SIGNAL \tdm_shift_reg~68_combout\ : std_logic;
SIGNAL \tdm_shift_reg~69_combout\ : std_logic;
SIGNAL \tdm_shift_reg~70_combout\ : std_logic;
SIGNAL \tdm_shift_reg~71_combout\ : std_logic;
SIGNAL \tdm_shift_reg~72_combout\ : std_logic;
SIGNAL \tdm_shift_reg~73_combout\ : std_logic;
SIGNAL \tdm_shift_reg~74_combout\ : std_logic;
SIGNAL \tdm_shift_reg~75_combout\ : std_logic;
SIGNAL \tdm_shift_reg~76_combout\ : std_logic;
SIGNAL \tdm_shift_reg~77_combout\ : std_logic;
SIGNAL \tdm_shift_reg~78_combout\ : std_logic;
SIGNAL \tdm_shift_reg~79_combout\ : std_logic;
SIGNAL \tdm_shift_reg~80_combout\ : std_logic;
SIGNAL \tdm_shift_reg~81_combout\ : std_logic;
SIGNAL \tdm_shift_reg~82_combout\ : std_logic;
SIGNAL \tdm_shift_reg~83_combout\ : std_logic;
SIGNAL \tdm_shift_reg~84_combout\ : std_logic;
SIGNAL \tdm_shift_reg~85_combout\ : std_logic;
SIGNAL \tdm_shift_reg~86_combout\ : std_logic;
SIGNAL \tdm_shift_reg~87_combout\ : std_logic;
SIGNAL \tdm_shift_reg~88_combout\ : std_logic;
SIGNAL \tdm_shift_reg~89_combout\ : std_logic;
SIGNAL \tdm_shift_reg~90_combout\ : std_logic;
SIGNAL \tdm_shift_reg~91_combout\ : std_logic;
SIGNAL \tdm_shift_reg~92_combout\ : std_logic;
SIGNAL \tdm_shift_reg~93_combout\ : std_logic;
SIGNAL \tdm_shift_reg~94_combout\ : std_logic;
SIGNAL \tdm_shift_reg~95_combout\ : std_logic;
SIGNAL \tdm_shift_reg~96_combout\ : std_logic;
SIGNAL \tdm_shift_reg~97_combout\ : std_logic;
SIGNAL \tdm_shift_reg~98_combout\ : std_logic;
SIGNAL \tdm_shift_reg~99_combout\ : std_logic;
SIGNAL \tdm_shift_reg~100_combout\ : std_logic;
SIGNAL \tdm_shift_reg~101_combout\ : std_logic;
SIGNAL \tdm_shift_reg~102_combout\ : std_logic;
SIGNAL \tdm_shift_reg~103_combout\ : std_logic;
SIGNAL \tdm_shift_reg~104_combout\ : std_logic;
SIGNAL \tdm_shift_reg~105_combout\ : std_logic;
SIGNAL \tdm_shift_reg~106_combout\ : std_logic;
SIGNAL \tdm_shift_reg~107_combout\ : std_logic;
SIGNAL \tdm_shift_reg~108_combout\ : std_logic;
SIGNAL \tdm_shift_reg~109_combout\ : std_logic;
SIGNAL \tdm_shift_reg~110_combout\ : std_logic;
SIGNAL \tdm_shift_reg~111_combout\ : std_logic;
SIGNAL \tdm_shift_reg~112_combout\ : std_logic;
SIGNAL \tdm_shift_reg~113_combout\ : std_logic;
SIGNAL \tdm_shift_reg~114_combout\ : std_logic;
SIGNAL \tdm_shift_reg~115_combout\ : std_logic;
SIGNAL \tdm_shift_reg~116_combout\ : std_logic;
SIGNAL \tdm_shift_reg~117_combout\ : std_logic;
SIGNAL \tdm_shift_reg~118_combout\ : std_logic;
SIGNAL \tdm_shift_reg~119_combout\ : std_logic;
SIGNAL \tdm_shift_reg~120_combout\ : std_logic;
SIGNAL \tdm_shift_reg~121_combout\ : std_logic;
SIGNAL \tdm_shift_reg~122_combout\ : std_logic;
SIGNAL \tdm_shift_reg~123_combout\ : std_logic;
SIGNAL \tdm_shift_reg~124_combout\ : std_logic;
SIGNAL \tdm_shift_reg~125_combout\ : std_logic;
SIGNAL \tdm_shift_reg~126_combout\ : std_logic;
SIGNAL \tdm_shift_reg~127_combout\ : std_logic;
SIGNAL \tdm_shift_reg~128_combout\ : std_logic;
SIGNAL \tdm_shift_reg~129_combout\ : std_logic;
SIGNAL \tdm_shift_reg~130_combout\ : std_logic;
SIGNAL \tdm_shift_reg~131_combout\ : std_logic;
SIGNAL \tdm_shift_reg~132_combout\ : std_logic;
SIGNAL \tdm_shift_reg~133_combout\ : std_logic;
SIGNAL \tdm_shift_reg~134_combout\ : std_logic;
SIGNAL \tdm_shift_reg~135_combout\ : std_logic;
SIGNAL \tdm_shift_reg~136_combout\ : std_logic;
SIGNAL \tdm_shift_reg~137_combout\ : std_logic;
SIGNAL \tdm_shift_reg~138_combout\ : std_logic;
SIGNAL \tdm_shift_reg~139_combout\ : std_logic;
SIGNAL \tdm_shift_reg~140_combout\ : std_logic;
SIGNAL \tdm_shift_reg~141_combout\ : std_logic;
SIGNAL \tdm_shift_reg~142_combout\ : std_logic;
SIGNAL \tdm_shift_reg~143_combout\ : std_logic;
SIGNAL \tdm_shift_reg~144_combout\ : std_logic;
SIGNAL \tdm_shift_reg~145_combout\ : std_logic;
SIGNAL \tdm_shift_reg~146_combout\ : std_logic;
SIGNAL \tdm_shift_reg~147_combout\ : std_logic;
SIGNAL \tdm_shift_reg~148_combout\ : std_logic;
SIGNAL \tdm_shift_reg~149_combout\ : std_logic;
SIGNAL \tdm_shift_reg~150_combout\ : std_logic;
SIGNAL \tdm_shift_reg~151_combout\ : std_logic;
SIGNAL \tdm_shift_reg~152_combout\ : std_logic;
SIGNAL \tdm_shift_reg~153_combout\ : std_logic;
SIGNAL \tdm_shift_reg~154_combout\ : std_logic;
SIGNAL \tdm_shift_reg~155_combout\ : std_logic;
SIGNAL \tdm_shift_reg~156_combout\ : std_logic;
SIGNAL \tdm_shift_reg~157_combout\ : std_logic;
SIGNAL \tdm_shift_reg~158_combout\ : std_logic;
SIGNAL \tdm_shift_reg~159_combout\ : std_logic;
SIGNAL \tdm_shift_reg~160_combout\ : std_logic;
SIGNAL \tdm_shift_reg~161_combout\ : std_logic;
SIGNAL \tdm_shift_reg~162_combout\ : std_logic;
SIGNAL \tdm_shift_reg~163_combout\ : std_logic;
SIGNAL \tdm_shift_reg~164_combout\ : std_logic;
SIGNAL \tdm_shift_reg~165_combout\ : std_logic;
SIGNAL \tdm_shift_reg~166_combout\ : std_logic;
SIGNAL \tdm_shift_reg~167_combout\ : std_logic;
SIGNAL \tdm_shift_reg~168_combout\ : std_logic;
SIGNAL \tdm_shift_reg~169_combout\ : std_logic;
SIGNAL \tdm_shift_reg~170_combout\ : std_logic;
SIGNAL \tdm_shift_reg~171_combout\ : std_logic;
SIGNAL \tdm_shift_reg~172_combout\ : std_logic;
SIGNAL \tdm_shift_reg~173_combout\ : std_logic;
SIGNAL \tdm_shift_reg~174_combout\ : std_logic;
SIGNAL \tdm_shift_reg~175_combout\ : std_logic;
SIGNAL \tdm_shift_reg~176_combout\ : std_logic;
SIGNAL \tdm_shift_reg~177_combout\ : std_logic;
SIGNAL \tdm_shift_reg~178_combout\ : std_logic;
SIGNAL \tdm_shift_reg~179_combout\ : std_logic;
SIGNAL \tdm_shift_reg~180_combout\ : std_logic;
SIGNAL \tdm_shift_reg~181_combout\ : std_logic;
SIGNAL \tdm_shift_reg~182_combout\ : std_logic;
SIGNAL \tdm_shift_reg~183_combout\ : std_logic;
SIGNAL \tdm_shift_reg~184_combout\ : std_logic;
SIGNAL \tdm_shift_reg~185_combout\ : std_logic;
SIGNAL \tdm_shift_reg~186_combout\ : std_logic;
SIGNAL \tdm_shift_reg~187_combout\ : std_logic;
SIGNAL \tdm_shift_reg~188_combout\ : std_logic;
SIGNAL \tdm_shift_reg~189_combout\ : std_logic;
SIGNAL \tdm_shift_reg~190_combout\ : std_logic;
SIGNAL \tdm_shift_reg~191_combout\ : std_logic;
SIGNAL \tdm_shift_reg~192_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_latch~regout\ : std_logic;
SIGNAL \tdm_shift_reg~193_combout\ : std_logic;
SIGNAL \tdm_shift_reg~194_combout\ : std_logic;
SIGNAL \tdm_shift_reg~195_combout\ : std_logic;
SIGNAL \tdm_shift_reg~196_combout\ : std_logic;
SIGNAL \tdm_shift_reg~197_combout\ : std_logic;
SIGNAL \tdm_shift_reg~198_combout\ : std_logic;
SIGNAL \tdm_shift_reg~199_combout\ : std_logic;
SIGNAL \tdm_shift_reg~200_combout\ : std_logic;
SIGNAL \tdm_shift_reg~201_combout\ : std_logic;
SIGNAL \tdm_shift_reg~202_combout\ : std_logic;
SIGNAL \tdm_shift_reg~203_combout\ : std_logic;
SIGNAL \tdm_shift_reg~204_combout\ : std_logic;
SIGNAL \tdm_shift_reg~205_combout\ : std_logic;
SIGNAL \tdm_shift_reg~206_combout\ : std_logic;
SIGNAL \tdm_shift_reg~207_combout\ : std_logic;
SIGNAL \tdm_shift_reg~208_combout\ : std_logic;
SIGNAL \tdm_shift_reg~209_combout\ : std_logic;
SIGNAL \tdm_shift_reg~210_combout\ : std_logic;
SIGNAL \tdm_shift_reg~211_combout\ : std_logic;
SIGNAL \tdm_shift_reg~212_combout\ : std_logic;
SIGNAL \tdm_shift_reg~213_combout\ : std_logic;
SIGNAL \tdm_shift_reg~214_combout\ : std_logic;
SIGNAL \tdm_shift_reg~215_combout\ : std_logic;
SIGNAL \tdm_shift_reg~216_combout\ : std_logic;
SIGNAL \tdm_shift_reg~217_combout\ : std_logic;
SIGNAL \tdm_shift_reg~218_combout\ : std_logic;
SIGNAL \tdm_shift_reg~219_combout\ : std_logic;
SIGNAL \tdm_shift_reg~220_combout\ : std_logic;
SIGNAL \tdm_shift_reg~221_combout\ : std_logic;
SIGNAL \tdm_shift_reg~222_combout\ : std_logic;
SIGNAL \tdm_shift_reg~223_combout\ : std_logic;
SIGNAL \tdm_shift_reg~224_combout\ : std_logic;
SIGNAL \tdm_shift_reg~225_combout\ : std_logic;
SIGNAL \tdm_shift_reg~226_combout\ : std_logic;
SIGNAL \tdm_shift_reg~227_combout\ : std_logic;
SIGNAL \tdm_shift_reg~228_combout\ : std_logic;
SIGNAL \tdm_shift_reg~229_combout\ : std_logic;
SIGNAL \tdm_shift_reg~230_combout\ : std_logic;
SIGNAL \tdm_shift_reg~231_combout\ : std_logic;
SIGNAL \tdm_shift_reg~232_combout\ : std_logic;
SIGNAL \tdm_shift_reg~233_combout\ : std_logic;
SIGNAL \tdm_shift_reg~234_combout\ : std_logic;
SIGNAL \tdm_shift_reg~235_combout\ : std_logic;
SIGNAL \tdm_shift_reg~236_combout\ : std_logic;
SIGNAL \tdm_shift_reg~237_combout\ : std_logic;
SIGNAL \tdm_shift_reg~238_combout\ : std_logic;
SIGNAL \tdm_shift_reg~239_combout\ : std_logic;
SIGNAL \tdm_shift_reg~240_combout\ : std_logic;
SIGNAL \tdm_shift_reg~241_combout\ : std_logic;
SIGNAL \tdm_shift_reg~242_combout\ : std_logic;
SIGNAL \tdm_shift_reg~243_combout\ : std_logic;
SIGNAL \tdm_shift_reg~244_combout\ : std_logic;
SIGNAL \tdm_shift_reg~245_combout\ : std_logic;
SIGNAL \tdm_shift_reg~246_combout\ : std_logic;
SIGNAL \tdm_shift_reg~247_combout\ : std_logic;
SIGNAL \tdm_shift_reg~248_combout\ : std_logic;
SIGNAL \tdm_shift_reg~249_combout\ : std_logic;
SIGNAL \tdm_shift_reg~250_combout\ : std_logic;
SIGNAL \tdm_shift_reg~251_combout\ : std_logic;
SIGNAL \tdm_shift_reg~252_combout\ : std_logic;
SIGNAL \tdm_shift_reg~253_combout\ : std_logic;
SIGNAL \tdm_shift_reg~254_combout\ : std_logic;
SIGNAL \tdm_shift_reg~255_combout\ : std_logic;
SIGNAL \tdm_shift_reg~256_combout\ : std_logic;
SIGNAL \tdm_shift_reg~257_combout\ : std_logic;
SIGNAL \tdm_shift_reg~258_combout\ : std_logic;
SIGNAL \tdm_shift_reg~259_combout\ : std_logic;
SIGNAL \tdm_shift_reg~260_combout\ : std_logic;
SIGNAL \tdm_shift_reg~261_combout\ : std_logic;
SIGNAL \tdm_shift_reg~262_combout\ : std_logic;
SIGNAL \tdm_shift_reg~263_combout\ : std_logic;
SIGNAL \tdm_shift_reg~264_combout\ : std_logic;
SIGNAL \tdm_shift_reg~265_combout\ : std_logic;
SIGNAL \tdm_shift_reg~266_combout\ : std_logic;
SIGNAL \tdm_shift_reg~267_combout\ : std_logic;
SIGNAL \tdm_shift_reg~268_combout\ : std_logic;
SIGNAL \tdm_shift_reg~269_combout\ : std_logic;
SIGNAL \tdm_shift_reg~270_combout\ : std_logic;
SIGNAL \tdm_shift_reg~271_combout\ : std_logic;
SIGNAL \tdm_shift_reg~272_combout\ : std_logic;
SIGNAL \tdm_shift_reg~273_combout\ : std_logic;
SIGNAL \tdm_shift_reg~274_combout\ : std_logic;
SIGNAL \tdm_shift_reg~275_combout\ : std_logic;
SIGNAL \tdm_shift_reg~276_combout\ : std_logic;
SIGNAL \tdm_shift_reg~277_combout\ : std_logic;
SIGNAL \tdm_shift_reg~278_combout\ : std_logic;
SIGNAL \tdm_shift_reg~279_combout\ : std_logic;
SIGNAL \tdm_shift_reg~280_combout\ : std_logic;
SIGNAL \tdm_shift_reg~281_combout\ : std_logic;
SIGNAL \tdm_shift_reg~282_combout\ : std_logic;
SIGNAL \tdm_shift_reg~283_combout\ : std_logic;
SIGNAL \tdm_shift_reg~284_combout\ : std_logic;
SIGNAL \tdm_shift_reg~285_combout\ : std_logic;
SIGNAL \tdm_shift_reg~286_combout\ : std_logic;
SIGNAL \tdm_shift_reg~287_combout\ : std_logic;
SIGNAL \tdm_shift_reg~288_combout\ : std_logic;
SIGNAL \tdm_shift_reg~289_combout\ : std_logic;
SIGNAL \tdm_shift_reg~290_combout\ : std_logic;
SIGNAL \tdm_shift_reg~291_combout\ : std_logic;
SIGNAL \tdm_shift_reg~292_combout\ : std_logic;
SIGNAL \tdm_shift_reg~293_combout\ : std_logic;
SIGNAL \tdm_shift_reg~294_combout\ : std_logic;
SIGNAL \tdm_shift_reg~295_combout\ : std_logic;
SIGNAL \tdm_shift_reg~296_combout\ : std_logic;
SIGNAL \tdm_shift_reg~297_combout\ : std_logic;
SIGNAL \tdm_shift_reg~298_combout\ : std_logic;
SIGNAL \tdm_shift_reg~299_combout\ : std_logic;
SIGNAL \tdm_shift_reg~300_combout\ : std_logic;
SIGNAL \tdm_shift_reg~301_combout\ : std_logic;
SIGNAL \tdm_shift_reg~302_combout\ : std_logic;
SIGNAL \tdm_shift_reg~303_combout\ : std_logic;
SIGNAL \tdm_shift_reg~304_combout\ : std_logic;
SIGNAL \tdm_shift_reg~305_combout\ : std_logic;
SIGNAL \tdm_shift_reg~306_combout\ : std_logic;
SIGNAL \tdm_shift_reg~307_combout\ : std_logic;
SIGNAL \tdm_shift_reg~308_combout\ : std_logic;
SIGNAL \tdm_shift_reg~309_combout\ : std_logic;
SIGNAL \tdm_shift_reg~310_combout\ : std_logic;
SIGNAL \tdm_shift_reg~311_combout\ : std_logic;
SIGNAL \tdm_shift_reg~312_combout\ : std_logic;
SIGNAL \tdm_shift_reg~313_combout\ : std_logic;
SIGNAL \tdm_shift_reg~314_combout\ : std_logic;
SIGNAL \tdm_shift_reg~315_combout\ : std_logic;
SIGNAL \tdm_shift_reg~316_combout\ : std_logic;
SIGNAL \tdm_shift_reg~317_combout\ : std_logic;
SIGNAL \tdm_shift_reg~318_combout\ : std_logic;
SIGNAL \tdm_shift_reg~319_combout\ : std_logic;
SIGNAL \tdm_shift_reg~320_combout\ : std_logic;
SIGNAL \tdm_shift_reg~321_combout\ : std_logic;
SIGNAL \tdm_shift_reg~322_combout\ : std_logic;
SIGNAL \tdm_shift_reg~323_combout\ : std_logic;
SIGNAL \tdm_shift_reg~324_combout\ : std_logic;
SIGNAL \tdm_shift_reg~325_combout\ : std_logic;
SIGNAL \tdm_shift_reg~326_combout\ : std_logic;
SIGNAL \tdm_shift_reg~327_combout\ : std_logic;
SIGNAL \tdm_shift_reg~328_combout\ : std_logic;
SIGNAL \tdm_shift_reg~329_combout\ : std_logic;
SIGNAL \tdm_shift_reg~330_combout\ : std_logic;
SIGNAL \tdm_shift_reg~331_combout\ : std_logic;
SIGNAL \tdm_shift_reg~332_combout\ : std_logic;
SIGNAL \tdm_shift_reg~333_combout\ : std_logic;
SIGNAL \tdm_shift_reg~334_combout\ : std_logic;
SIGNAL \tdm_shift_reg~335_combout\ : std_logic;
SIGNAL \tdm_shift_reg~336_combout\ : std_logic;
SIGNAL \tdm_shift_reg~337_combout\ : std_logic;
SIGNAL \tdm_shift_reg~338_combout\ : std_logic;
SIGNAL \tdm_shift_reg~339_combout\ : std_logic;
SIGNAL \tdm_shift_reg~340_combout\ : std_logic;
SIGNAL \tdm_shift_reg~341_combout\ : std_logic;
SIGNAL \tdm_shift_reg~342_combout\ : std_logic;
SIGNAL \tdm_shift_reg~343_combout\ : std_logic;
SIGNAL \tdm_shift_reg~344_combout\ : std_logic;
SIGNAL \tdm_shift_reg~345_combout\ : std_logic;
SIGNAL \tdm_shift_reg~346_combout\ : std_logic;
SIGNAL \tdm_shift_reg~347_combout\ : std_logic;
SIGNAL \tdm_shift_reg~348_combout\ : std_logic;
SIGNAL \tdm_shift_reg~349_combout\ : std_logic;
SIGNAL \tdm_shift_reg~350_combout\ : std_logic;
SIGNAL \tdm_shift_reg~351_combout\ : std_logic;
SIGNAL \tdm_shift_reg~352_combout\ : std_logic;
SIGNAL \tdm_shift_reg~353_combout\ : std_logic;
SIGNAL \tdm_shift_reg~354_combout\ : std_logic;
SIGNAL \tdm_shift_reg~355_combout\ : std_logic;
SIGNAL \tdm_shift_reg~356_combout\ : std_logic;
SIGNAL \tdm_shift_reg~357_combout\ : std_logic;
SIGNAL \tdm_shift_reg~358_combout\ : std_logic;
SIGNAL \tdm_shift_reg~359_combout\ : std_logic;
SIGNAL \tdm_shift_reg~360_combout\ : std_logic;
SIGNAL \tdm_shift_reg~361_combout\ : std_logic;
SIGNAL \tdm_shift_reg~362_combout\ : std_logic;
SIGNAL \tdm_shift_reg~363_combout\ : std_logic;
SIGNAL \tdm_shift_reg~364_combout\ : std_logic;
SIGNAL \tdm_shift_reg~365_combout\ : std_logic;
SIGNAL \tdm_shift_reg~366_combout\ : std_logic;
SIGNAL \tdm_shift_reg~367_combout\ : std_logic;
SIGNAL \tdm_shift_reg~368_combout\ : std_logic;
SIGNAL \tdm_shift_reg~369_combout\ : std_logic;
SIGNAL \tdm_shift_reg~370_combout\ : std_logic;
SIGNAL \tdm_shift_reg~371_combout\ : std_logic;
SIGNAL \tdm_shift_reg~372_combout\ : std_logic;
SIGNAL \tdm_shift_reg~373_combout\ : std_logic;
SIGNAL \tdm_shift_reg~374_combout\ : std_logic;
SIGNAL \tdm_shift_reg~375_combout\ : std_logic;
SIGNAL \tdm_shift_reg~376_combout\ : std_logic;
SIGNAL \tdm_shift_reg~377_combout\ : std_logic;
SIGNAL \tdm_shift_reg~378_combout\ : std_logic;
SIGNAL \tdm_shift_reg~379_combout\ : std_logic;
SIGNAL \tdm_shift_reg~380_combout\ : std_logic;
SIGNAL \tdm_shift_reg~381_combout\ : std_logic;
SIGNAL \tdm_shift_reg~382_combout\ : std_logic;
SIGNAL \tdm_shift_reg~383_combout\ : std_logic;
SIGNAL \adat0_receiver|detect_adat_sync~0_wirecell_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_latch~clkctrl_outclk\ : std_logic;
SIGNAL \adat0_receiver|adat_latch~clkctrl_outclk\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[255]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_latch~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[255]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[191]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[190]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[189]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[381]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[188]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_input_shift[1]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[188]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[380]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[379]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[187]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[378]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[186]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[186]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[377]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[185]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[185]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[376]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[184]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[184]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[375]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[183]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[374]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[183]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[182]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[373]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[181]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[180]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[371]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[180]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[179]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[370]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[369]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[179]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[177]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[368]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[176]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[367]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[177]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[366]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[174]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[365]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[173]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[364]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[175]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[172]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[174]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[171]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[362]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[173]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[170]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[361]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[172]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[169]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[360]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[168]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[359]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[171]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[358]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[170]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[166]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[357]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[165]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[168]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[164]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[355]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[163]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[354]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[162]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[353]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[166]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[161]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[352]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[165]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[351]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[159]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[350]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[158]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[349]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[157]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[348]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[162]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[156]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[347]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[161]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[155]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[346]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[160]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[345]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[344]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[159]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[152]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[343]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[158]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[342]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[150]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[156]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[149]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[340]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[148]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[339]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[155]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[147]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[338]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[146]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[337]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[153]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[145]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[336]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[335]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[143]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[334]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[151]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[142]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[333]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[150]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[141]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[331]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[148]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[139]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[330]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[138]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[329]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[147]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[137]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[328]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[136]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[327]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[145]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[326]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[144]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[134]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[325]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[133]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[324]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[143]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[132]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[323]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[142]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[131]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[322]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[141]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[130]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[321]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[140]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[320]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[128]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[319]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[139]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[127]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[138]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[126]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[317]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[137]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[125]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[316]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[124]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[123]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[135]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[122]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[134]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[121]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[312]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[133]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[120]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[311]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[132]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[119]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[310]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[118]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[309]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[131]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[117]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[308]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[130]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[116]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[129]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[306]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[128]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[114]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[305]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[304]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[127]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[303]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[126]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[111]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[302]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[125]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[110]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[301]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[124]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[109]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[300]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[299]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[298]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[122]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[106]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[297]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[121]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[105]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[296]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[120]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[104]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[295]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[103]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[294]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[118]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[101]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[292]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[117]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[100]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[291]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[116]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[99]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[290]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[98]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[289]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[115]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[97]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[114]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[287]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[113]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[95]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[286]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[112]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[94]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[285]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[93]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[284]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[111]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[92]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[283]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[110]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[282]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[109]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[90]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[281]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[108]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[280]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[88]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[279]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[107]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[87]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[278]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[106]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[86]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[277]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[105]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[85]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[276]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[84]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[275]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[274]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[82]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[273]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[102]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[81]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[272]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[101]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[271]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[100]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[79]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[270]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[78]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[269]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[99]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[77]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[268]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[98]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[76]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[267]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[97]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[266]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[96]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[265]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[73]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[264]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[95]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[72]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[263]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[71]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[262]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[93]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[70]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[261]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[69]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[260]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[68]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[259]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[258]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[90]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[257]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[89]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[65]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[256]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[88]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[64]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[255]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[63]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[254]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[87]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[62]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[253]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[86]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[61]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[252]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[85]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[60]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[251]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[84]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[59]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[250]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[249]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[83]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[248]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[82]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[56]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[81]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[246]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[80]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[244]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[79]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[243]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[242]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[77]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[241]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[76]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[240]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[239]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[47]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[238]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[74]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[46]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[237]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[45]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[236]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[72]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[235]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[43]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[234]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[71]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[233]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[41]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[232]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[40]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[231]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[68]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[39]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[38]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[67]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[228]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[66]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[36]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[65]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[35]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[226]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[64]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[34]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[225]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[33]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[63]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[32]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[223]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[62]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[222]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[221]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[60]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[29]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[220]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[28]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[219]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[59]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[27]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[218]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[58]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[26]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[217]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[57]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[25]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[216]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[56]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[24]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[215]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[23]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[214]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[55]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[22]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[213]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[21]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[212]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[53]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[20]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[211]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[210]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[18]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[209]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[51]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[208]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[50]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[16]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[207]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[49]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[206]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[48]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[14]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[205]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[204]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[47]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[12]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[203]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[46]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[202]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[45]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[10]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[201]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[9]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[200]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[8]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[199]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[43]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[7]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[198]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[42]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[6]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[197]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[41]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[196]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[40]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[4]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[195]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[3]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[194]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[39]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[2]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[193]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[38]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[1]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[192]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[37]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[0]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[191]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[36]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[190]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[189]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[35]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[188]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[34]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[187]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[33]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[186]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[185]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[184]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[183]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[30]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[182]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[29]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[181]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[28]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[180]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[179]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[27]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[178]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[177]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[176]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[24]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[174]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[23]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[173]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[22]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[172]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[21]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[171]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[20]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[169]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[19]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[168]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[18]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[167]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[166]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[16]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[165]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[164]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[15]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[163]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[162]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[13]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[161]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[12]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[160]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[159]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[158]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[157]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[9]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[156]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[155]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[154]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[7]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[153]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[6]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[152]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[5]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[151]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[4]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[150]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[149]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[148]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[147]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_out[1]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[145]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[144]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[143]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[142]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[141]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[140]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[139]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[138]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[137]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[136]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[135]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[134]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[133]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[132]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[131]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[130]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[129]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[128]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[126]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[125]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[123]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[122]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[121]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[120]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[119]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[118]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[116]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[115]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[111]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[110]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[109]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[108]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[107]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[106]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[105]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[104]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[103]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[102]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[101]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[100]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[99]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[98]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[97]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[96]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[95]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[94]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[93]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[92]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[91]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[90]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[89]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[88]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[87]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[86]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[85]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[84]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[83]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[82]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[81]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[80]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[79]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[78]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[77]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[76]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[75]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[73]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[72]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[71]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[70]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[69]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[68]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[67]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[66]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[65]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[63]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[62]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[61]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[60]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[58]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[57]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[56]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[55]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[54]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[53]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[52]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[51]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[50]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[49]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[48]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[47]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[46]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[45]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[44]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[43]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[42]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[41]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[40]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[39]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[38]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[37]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[36]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[35]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[34]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[33]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[32]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[31]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[30]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[29]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[28]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[27]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[26]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[25]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[24]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[23]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[22]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[21]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[20]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[19]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[18]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[17]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[16]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[15]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[14]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[13]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[12]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[11]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[9]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[8]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[7]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[6]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[5]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[4]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[3]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[2]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[1]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[0]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[0]~12_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[0]~11\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[1]~13\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[2]~14_combout\ : std_logic;
SIGNAL \adat0_in~combout\ : std_logic;
SIGNAL \adat0_receiver|adat_input_shift[0]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|detect_adat_sync~0_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[2]~15\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[3]~17\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[4]~18_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[4]~19\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[5]~21\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[6]~22_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[6]~23\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[7]~25\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[8]~26_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[8]~27\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[9]~28_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[0]~10_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[0]~10_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[8]~26_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[0]~16_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[0]~17\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[1]~18_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[1]~19\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[2]~20_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[2]~21\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[3]~23\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[4]~24_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[4]~25\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[5]~26_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[5]~27\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[6]~28_combout\ : std_logic;
SIGNAL \adat0_receiver|Equal2~1_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[6]~29\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[7]~30_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[7]~31\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[8]~33\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[9]~34_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[9]~35\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[10]~37\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[11]~38_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[8]~32_combout\ : std_logic;
SIGNAL \adat0_receiver|Equal2~2_combout\ : std_logic;
SIGNAL \adat0_receiver|wait_increase[3]~22_combout\ : std_logic;
SIGNAL \adat0_receiver|Equal2~0_combout\ : std_logic;
SIGNAL \adat0_receiver|Equal2~4_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[9]~30_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[6]~22_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[5]~20_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[3]~16_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[3]~16_combout\ : std_logic;
SIGNAL \adat0_receiver|LessThan0~1_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan0~3_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan0~5_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan0~7_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan0~9_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan0~11_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan0~13_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan0~15_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan0~17_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan0~18_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[0]~11\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[1]~12_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[1]~12_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[1]~13\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[2]~14_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[2]~15\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[3]~17\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[4]~18_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[4]~19\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[5]~21\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[6]~23\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[7]~24_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_cur_time[7]~24_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[7]~25\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[8]~27\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[9]~28_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_edge_max_time[5]~20_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[0]~10\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[1]~12\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[2]~14\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[3]~16\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[4]~18\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[5]~20\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[6]~22\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[7]~24\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[8]~25_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[7]~23_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[6]~21_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[3]~15_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask_time[2]~13_combout\ : std_logic;
SIGNAL \adat0_receiver|LessThan1~1_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan1~3_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan1~5_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan1~7_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan1~9_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan1~11_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan1~13_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan1~15_cout\ : std_logic;
SIGNAL \adat0_receiver|LessThan1~16_combout\ : std_logic;
SIGNAL \adat0_receiver|LessThan1~18_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_sync_mask~regout\ : std_logic;
SIGNAL \adat0_receiver|Equal3~0_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[0]~13\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[1]~15\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[2]~16_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[2]~17\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[3]~19\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[4]~21\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[5]~22_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[5]~23\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[6]~25\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[7]~26_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[7]~27\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[8]~28_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \m_clk~combout\ : std_logic;
SIGNAL \m_clk~clkctrl_outclk\ : std_logic;
SIGNAL \adat0_receiver|detect_adat_bits~0_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[1]~14_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[3]~18_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[4]~20_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[6]~24_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[8]~29\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[9]~30_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[9]~31\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[10]~32_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[10]~33\ : std_logic;
SIGNAL \adat0_receiver|adat_inc_word_time[11]~34_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[0]~8_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[0]~9\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[1]~11_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[1]~12\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[2]~13_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[2]~14\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[3]~15_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[3]~16\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[4]~17_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[4]~18\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[5]~19_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[5]~20\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[6]~21_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[6]~22\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[7]~23_combout\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \adat0_receiver|Equal4~6_combout\ : std_logic;
SIGNAL \adat0_receiver|Equal4~0_combout\ : std_logic;
SIGNAL \adat0_receiver|Equal4~3_combout\ : std_logic;
SIGNAL \adat0_receiver|Equal4~2_combout\ : std_logic;
SIGNAL \adat0_receiver|Equal4~4_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_counter[7]~10_combout\ : std_logic;
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \adat0_receiver|Equal4~5_combout\ : std_logic;
SIGNAL \adat0_receiver|Equal4~7_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_clk~regout\ : std_logic;
SIGNAL \adat0_receiver|adat_bit_clk~clkctrl_outclk\ : std_logic;
SIGNAL \adat0_receiver|adat_data[0]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data[1]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|shift_adat_data~0_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[1]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[2]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[3]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[4]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[5]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[6]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[7]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[9]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[11]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[12]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[13]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[14]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[16]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[17]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[18]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[19]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[20]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[21]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[22]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[24]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[26]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[27]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[28]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[29]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[30]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[32]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[33]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[34]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[36]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[37]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[38]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[40]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[41]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[42]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[43]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[45]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[46]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[47]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[49]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[50]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[52]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[54]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[55]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[56]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[57]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[58]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[59]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[60]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[61]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[70]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[71]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[72]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[75]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[76]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[77]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[78]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[79]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[80]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[81]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[82]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[83]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[86]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[87]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[88]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[89]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[90]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[91]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[92]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[93]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[96]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[97]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[98]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[99]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[100]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[101]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[103]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[104]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[106]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[107]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[108]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[109]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[110]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[112]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[114]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[116]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[117]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[118]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[119]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[120]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[122]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[123]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[124]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[125]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[126]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[127]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[128]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[130]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[131]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[132]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[133]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[134]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[135]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[137]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[138]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[139]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[140]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[141]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[142]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[144]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[145]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[147]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[149]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[151]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[152]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[153]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[154]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[155]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[156]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[157]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[158]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[160]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[162]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[163]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[164]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[166]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[167]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[169]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[171]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[172]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[173]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[174]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[176]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[177]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[178]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[179]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[181]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[183]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[184]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[185]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[186]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[187]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[188]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[190]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[192]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[195]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[196]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[197]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[198]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[200]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[201]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[202]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[204]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[205]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[206]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[207]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[208]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[209]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[210]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[211]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[212]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[213]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[214]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[215]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[216]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[217]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[218]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[219]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[221]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[222]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[223]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[224]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[226]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[227]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[228]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[229]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[230]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[231]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[233]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[235]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[236]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[237]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[238]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[239]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[240]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[241]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_user[0]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[242]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[245]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[246]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_shift[250]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|Equal7~1_combout\ : std_logic;
SIGNAL \adat0_receiver|Equal7~0_combout\ : std_logic;
SIGNAL \adat0_receiver|Equal7~2_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_user[1]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_user[2]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_user[3]~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_bitclk~feeder_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_bitclk~regout\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[0]~13\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[1]~14_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[0]~10_combout\ : std_logic;
SIGNAL \adat1_in~combout\ : std_logic;
SIGNAL \adat1_receiver|detect_adat_sync~0_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[0]~11\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[1]~13\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[2]~14_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[2]~15\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[3]~17\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[4]~19\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[5]~20_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[5]~21\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[6]~23\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[7]~24_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[7]~25\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[8]~26_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[0]~10_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[8]~27\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[9]~28_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[8]~27\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[9]~28_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[0]~16_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[0]~17\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[1]~18_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[1]~19\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[2]~20_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[2]~21\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[3]~23\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[4]~24_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[4]~25\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[5]~26_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[5]~27\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[6]~29\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[7]~30_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[6]~28_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal2~1_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[7]~31\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[8]~33\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[9]~34_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[9]~35\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[10]~36_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[8]~32_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal2~2_combout\ : std_logic;
SIGNAL \adat1_receiver|wait_increase[3]~22_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal2~0_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal2~4_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[9]~30_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[6]~22_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[5]~20_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[4]~18_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[4]~18_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[1]~12_combout\ : std_logic;
SIGNAL \adat1_receiver|LessThan0~1_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan0~3_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan0~5_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan0~7_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan0~9_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan0~11_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan0~13_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan0~15_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan0~17_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan0~18_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[0]~11\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[1]~12_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[1]~13\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[2]~15\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[3]~16_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_cur_time[3]~16_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[3]~17\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[4]~19\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[5]~21\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[6]~22_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[6]~23\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[7]~25\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[8]~26_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_max_time[2]~14_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[0]~10\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[1]~12\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[2]~14\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[3]~16\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[4]~18\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[5]~20\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[6]~22\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[7]~24\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[8]~25_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[7]~23_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[6]~21_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[2]~13_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time[0]~9_combout\ : std_logic;
SIGNAL \adat1_receiver|LessThan1~1_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan1~3_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan1~5_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan1~7_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan1~9_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan1~11_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan1~13_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan1~15_cout\ : std_logic;
SIGNAL \adat1_receiver|LessThan1~16_combout\ : std_logic;
SIGNAL \adat1_receiver|LessThan1~18_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask~regout\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_shift[0]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal3~0_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[1]~15\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[2]~17\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[3]~19\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[4]~20_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[4]~21\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[5]~23\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[6]~24_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[6]~25\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[7]~27\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[8]~28_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[8]~29\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[9]~31\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[10]~32_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[10]~33\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[11]~34_combout\ : std_logic;
SIGNAL \adat1_receiver|detect_adat_sync~0_wirecell_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_edge_detect~regout\ : std_logic;
SIGNAL \adat1_receiver|detect_adat_bits~0_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[0]~12_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[2]~16_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[3]~18_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[5]~22_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[7]~26_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_inc_word_time[9]~30_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[0]~8_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[0]~9\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[1]~11_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[1]~12\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[2]~13_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[2]~14\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[3]~15_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[3]~16\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[4]~17_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[4]~18\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[5]~19_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[5]~20\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[6]~21_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[6]~22\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[7]~23_combout\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \adat1_receiver|Equal4~5_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal4~0_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal4~2_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal4~3_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal4~4_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_counter[1]~10_combout\ : std_logic;
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \adat1_receiver|Equal4~6_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal4~7_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_clk~regout\ : std_logic;
SIGNAL \adat1_receiver|adat_bit_clk~clkctrl_outclk\ : std_logic;
SIGNAL \adat1_receiver|adat_data[0]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data[1]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|shift_adat_data~0_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[1]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[2]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[3]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[6]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[7]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[8]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[9]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[10]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[11]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[12]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[13]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[14]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[17]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[18]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[20]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[21]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[22]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[23]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[24]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[26]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[27]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[28]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[29]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[30]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[31]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[32]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[34]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[37]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[38]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[39]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[41]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[43]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[44]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[45]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[46]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[48]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[50]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[52]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[53]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[54]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[55]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[56]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[59]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[60]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[62]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[63]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[64]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[65]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[66]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[68]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[69]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[70]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[71]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[72]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[73]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[77]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[79]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[80]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[81]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[82]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[83]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[85]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[86]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[87]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[89]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[90]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[92]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[94]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[95]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[96]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[98]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[99]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[100]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[102]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[103]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[104]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[105]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[106]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[107]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[108]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[109]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[110]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[112]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[113]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[114]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[116]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[117]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[118]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[120]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[122]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[123]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[124]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[125]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[127]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[128]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[131]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[133]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[135]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[136]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[137]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[138]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[139]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[140]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[142]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[145]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[146]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[149]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[150]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[151]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[153]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[154]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[155]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[157]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[158]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[159]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[160]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[162]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[163]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[164]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[166]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[167]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[170]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[172]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[173]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[174]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[175]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[177]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[179]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[180]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[181]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[185]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[188]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[189]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[191]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[192]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[194]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[195]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[196]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[198]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[200]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[201]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[203]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[204]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[205]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[206]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[207]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[208]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[209]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[210]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[212]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[213]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[216]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[217]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[218]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[219]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[221]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[222]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[224]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[226]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[228]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[230]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[231]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[232]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[233]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[234]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[235]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[236]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[238]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[240]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[241]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_user[0]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[242]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[243]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[247]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal7~0_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[250]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_data_shift[253]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal7~1_combout\ : std_logic;
SIGNAL \adat1_receiver|Equal7~2_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_user[1]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_user[2]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_user[3]~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_bitclk~feeder_combout\ : std_logic;
SIGNAL \adat1_receiver|adat_bitclk~regout\ : std_logic;
SIGNAL \adat0_bitclk_in~combout\ : std_logic;
SIGNAL \adat1_bitclk_in~combout\ : std_logic;
SIGNAL \tdm_pll|altpll_component|_locked\ : std_logic;
SIGNAL \tdm_pll|altpll_component|_clk0\ : std_logic;
SIGNAL \tdm_pll|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \tdm_bitclk~combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \tdm_bitcount~1_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \tdm_bitcount~0_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \tdm_sr_latch~regout\ : std_logic;
SIGNAL \fsync~0_combout\ : std_logic;
SIGNAL \tdm_bitclk~clkctrl_outclk\ : std_logic;
SIGNAL \tdm_stage_reg[382]~feeder_combout\ : std_logic;
SIGNAL \tdm_sr_latch~clkctrl_outclk\ : std_logic;
SIGNAL \tdm_shift_reg~1_combout\ : std_logic;
SIGNAL \adat0_receiver|adat_data_out[191]~feeder_combout\ : std_logic;
SIGNAL \tdm_stage_reg[383]~feeder_combout\ : std_logic;
SIGNAL \tdm_shift_reg~0_combout\ : std_logic;
SIGNAL \tdm_data~reg0feeder_combout\ : std_logic;
SIGNAL \tdm_data~reg0_regout\ : std_logic;
SIGNAL \adat1_receiver|adat_sync_mask_time\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \adat1_receiver|adat_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \adat1_receiver|wait_increase\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adat1_receiver|adat_edge_max_time\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \adat1_receiver|adat_data_out\ : std_logic_vector(191 DOWNTO 0);
SIGNAL \adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \adat1_receiver|adat_user\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adat1_receiver|adat_data_shift\ : std_logic_vector(255 DOWNTO 0);
SIGNAL \adat1_receiver|adat_sync_mask_shift\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \adat1_receiver|adat_inc_word_time\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \adat1_receiver|adat_bit_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \adat1_receiver|adat_input_shift\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \adat1_receiver|adat_edge_cur_time\ : std_logic_vector(9 DOWNTO 0);
SIGNAL tdm_stage_reg : std_logic_vector(383 DOWNTO 0);
SIGNAL tdm_shift_reg : std_logic_vector(383 DOWNTO 0);
SIGNAL tdm_bitcount : std_logic_vector(8 DOWNTO 0);
SIGNAL \adat0_receiver|adat_input_shift\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \adat0_receiver|adat_inc_word_time\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \adat0_receiver|adat_edge_max_time\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \adat0_receiver|adat_sync_mask_shift\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \adat0_receiver|adat_edge_cur_time\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \adat0_receiver|adat_data_shift\ : std_logic_vector(255 DOWNTO 0);
SIGNAL \adat0_receiver|adat_data_out\ : std_logic_vector(191 DOWNTO 0);
SIGNAL \adat0_receiver|adat_data\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \adat0_receiver|adat_sync_mask_time\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \adat0_receiver|adat_bit_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \adat0_receiver|adat_user\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adat0_receiver|wait_increase\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \adat1_receiver|ALT_INV_detect_adat_sync~0_combout\ : std_logic;
SIGNAL \adat0_receiver|ALT_INV_detect_adat_sync~0_combout\ : std_logic;
SIGNAL \adat1_receiver|ALT_INV_Equal4~7_combout\ : std_logic;
SIGNAL \adat0_receiver|ALT_INV_Equal4~7_combout\ : std_logic;
SIGNAL \tdm_pll|altpll_component|ALT_INV__locked\ : std_logic;

BEGIN

ww_m_clk <= m_clk;
ww_adat0_bitclk_in <= adat0_bitclk_in;
ww_adat1_bitclk_in <= adat1_bitclk_in;
ww_adat0_in <= adat0_in;
adat0_user <= ww_adat0_user;
adat0_bitclk_out <= ww_adat0_bitclk_out;
ww_adat1_in <= adat1_in;
adat1_user <= ww_adat1_user;
adat1_bitclk_out <= ww_adat1_bitclk_out;
bclk <= ww_bclk;
fsync <= ww_fsync;
tdm_data <= ww_tdm_data;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\tdm_pll|altpll_component|pll_INCLK_bus\ <= (\adat1_bitclk_in~combout\ & \adat0_bitclk_in~combout\);

\tdm_pll|altpll_component|_clk0\ <= \tdm_pll|altpll_component|pll_CLK_bus\(0);
\tdm_pll|altpll_component|pll~CLK1\ <= \tdm_pll|altpll_component|pll_CLK_bus\(1);
\tdm_pll|altpll_component|pll~CLK2\ <= \tdm_pll|altpll_component|pll_CLK_bus\(2);

\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\ <= (\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ & 
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ & 
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ & 
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ & 
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ & 
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ & 
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~dataout\ & 
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~15\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~14\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~13\ & 
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~12\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~11\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~10\ & 
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~9\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~8\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~7\ & 
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~6\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~5\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~4\ & 
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~3\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~2\ & \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~1\ & 
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~0\);

\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~0\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~1\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~2\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~3\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~4\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~5\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~6\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~7\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~8\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~9\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~10\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~11\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~12\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~13\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~14\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~15\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~dataout\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT1\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(17);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT2\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(18);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT3\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(19);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT4\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(20);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT5\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(21);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT6\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(22);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT7\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(23);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(0) <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(24);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(1) <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(25);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(2) <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(26);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(3) <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(27);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(4) <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(28);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(5) <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(29);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(6) <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(30);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(7) <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(31);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(8) <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(32);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(9) <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(33);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(10) <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(34);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(11) <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(35);

\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\ <= (\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ & 
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ & 
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ & 
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ & 
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ & 
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ & 
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~dataout\ & 
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~15\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~14\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~13\ & 
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~12\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~11\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~10\ & 
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~9\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~8\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~7\ & 
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~6\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~5\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~4\ & 
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~3\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~2\ & \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~1\ & 
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~0\);

\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~0\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~1\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~2\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~3\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~4\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~5\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~6\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~7\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~8\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~9\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~10\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~11\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~12\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~13\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~14\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~15\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~dataout\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT1\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(17);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT2\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(18);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT3\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(19);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT4\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(20);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT5\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(21);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT6\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(22);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2~DATAOUT7\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(23);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(0) <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(24);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(1) <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(25);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(2) <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(26);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(3) <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(27);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(4) <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(28);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(5) <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(29);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(6) <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(30);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(7) <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(31);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(8) <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(32);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(9) <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(33);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(10) <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(34);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(11) <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(35);

\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\ <= (\adat0_receiver|adat_inc_word_time\(11) & \adat0_receiver|adat_inc_word_time\(10) & \adat0_receiver|adat_inc_word_time\(9) & \adat0_receiver|adat_inc_word_time\(8)
& \adat0_receiver|adat_inc_word_time\(7) & \adat0_receiver|adat_inc_word_time\(6) & \adat0_receiver|adat_inc_word_time\(5) & \adat0_receiver|adat_inc_word_time\(4) & \adat0_receiver|adat_inc_word_time\(3) & 
\adat0_receiver|adat_inc_word_time\(2) & \adat0_receiver|adat_inc_word_time\(1) & \adat0_receiver|adat_inc_word_time\(0) & gnd & gnd & gnd & gnd & gnd & gnd);

\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\ <= (\adat0_receiver|adat_bit_counter\(7) & \adat0_receiver|adat_bit_counter\(6) & \adat0_receiver|adat_bit_counter\(5) & \adat0_receiver|adat_bit_counter\(4) & 
\adat0_receiver|adat_bit_counter\(3) & \adat0_receiver|adat_bit_counter\(2) & \adat0_receiver|adat_bit_counter\(1) & \adat0_receiver|adat_bit_counter\(0) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~0\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~1\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~2\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~3\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~4\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~5\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~6\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~7\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~8\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~9\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~10\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~11\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~12\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~13\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~14\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~15\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~dataout\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(17);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(18);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(19);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(20);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(21);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(22);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(23);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(24);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(25);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(26);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(27);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(28);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(29);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(30);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(31);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(32);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(33);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(34);
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ <= \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(35);

\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\ <= (\adat1_receiver|adat_inc_word_time\(11) & \adat1_receiver|adat_inc_word_time\(10) & \adat1_receiver|adat_inc_word_time\(9) & \adat1_receiver|adat_inc_word_time\(8)
& \adat1_receiver|adat_inc_word_time\(7) & \adat1_receiver|adat_inc_word_time\(6) & \adat1_receiver|adat_inc_word_time\(5) & \adat1_receiver|adat_inc_word_time\(4) & \adat1_receiver|adat_inc_word_time\(3) & 
\adat1_receiver|adat_inc_word_time\(2) & \adat1_receiver|adat_inc_word_time\(1) & \adat1_receiver|adat_inc_word_time\(0) & gnd & gnd & gnd & gnd & gnd & gnd);

\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\ <= (\adat1_receiver|adat_bit_counter\(7) & \adat1_receiver|adat_bit_counter\(6) & \adat1_receiver|adat_bit_counter\(5) & \adat1_receiver|adat_bit_counter\(4) & 
\adat1_receiver|adat_bit_counter\(3) & \adat1_receiver|adat_bit_counter\(2) & \adat1_receiver|adat_bit_counter\(1) & \adat1_receiver|adat_bit_counter\(0) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~0\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~1\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~2\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~3\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~4\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~5\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~6\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~7\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~8\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~9\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~10\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~11\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~12\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~13\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~14\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~15\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~dataout\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(17);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(18);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(19);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(20);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(21);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(22);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(23);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(24);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(25);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(26);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(27);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(28);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(29);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(30);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(31);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(32);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(33);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(34);
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ <= \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(35);

\adat0_receiver|adat_bit_clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \adat0_receiver|adat_bit_clk~regout\);

\tdm_pll|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \tdm_pll|altpll_component|_clk0\);

\m_clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \m_clk~combout\);

\adat1_receiver|adat_bit_clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \adat1_receiver|adat_bit_clk~regout\);

\tdm_sr_latch~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \tdm_sr_latch~regout\);

\adat1_receiver|adat_latch~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \adat1_receiver|adat_latch~regout\);

\adat0_receiver|adat_latch~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \adat0_receiver|adat_latch~regout\);

\tdm_bitclk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \tdm_bitclk~combout\);
\adat1_receiver|ALT_INV_detect_adat_sync~0_combout\ <= NOT \adat1_receiver|detect_adat_sync~0_combout\;
\adat0_receiver|ALT_INV_detect_adat_sync~0_combout\ <= NOT \adat0_receiver|detect_adat_sync~0_combout\;
\adat1_receiver|ALT_INV_Equal4~7_combout\ <= NOT \adat1_receiver|Equal4~7_combout\;
\adat0_receiver|ALT_INV_Equal4~7_combout\ <= NOT \adat0_receiver|Equal4~7_combout\;
\tdm_pll|altpll_component|ALT_INV__locked\ <= NOT \tdm_pll|altpll_component|_locked\;

-- Location: DSPOUT_X16_Y2_N2
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y7_N2
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X1_Y6_N20
\Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (tdm_bitcount(4) & (\Add0~7\ $ (GND))) # (!tdm_bitcount(4) & (!\Add0~7\ & VCC))
-- \Add0~9\ = CARRY((tdm_bitcount(4) & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tdm_bitcount(4),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCFF_X13_Y12_N23
\adat0_receiver|adat_sync_mask_time[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_sync_mask_time[5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_sync_mask_time\(5));

-- Location: LCFF_X13_Y12_N21
\adat0_receiver|adat_sync_mask_time[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_sync_mask_time[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_sync_mask_time\(4));

-- Location: LCFF_X13_Y12_N15
\adat0_receiver|adat_sync_mask_time[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_sync_mask_time[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_sync_mask_time\(1));

-- Location: LCFF_X13_Y12_N13
\adat0_receiver|adat_sync_mask_time[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_sync_mask_time[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_sync_mask_time\(0));

-- Location: LCFF_X20_Y2_N11
\adat1_receiver|adat_sync_mask_time[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_sync_mask_time[5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_sync_mask_time\(5));

-- Location: LCFF_X20_Y2_N9
\adat1_receiver|adat_sync_mask_time[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_sync_mask_time[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_sync_mask_time\(4));

-- Location: LCFF_X20_Y2_N7
\adat1_receiver|adat_sync_mask_time[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_sync_mask_time[3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_sync_mask_time\(3));

-- Location: LCFF_X20_Y2_N3
\adat1_receiver|adat_sync_mask_time[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_sync_mask_time[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_sync_mask_time\(1));

-- Location: LCCOMB_X13_Y12_N12
\adat0_receiver|adat_sync_mask_time[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_sync_mask_time[0]~9_combout\ = (\adat0_receiver|adat_edge_max_time\(1) & (\adat0_receiver|adat_edge_max_time\(2) $ (VCC))) # (!\adat0_receiver|adat_edge_max_time\(1) & (\adat0_receiver|adat_edge_max_time\(2) & VCC))
-- \adat0_receiver|adat_sync_mask_time[0]~10\ = CARRY((\adat0_receiver|adat_edge_max_time\(1) & \adat0_receiver|adat_edge_max_time\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_max_time\(1),
	datab => \adat0_receiver|adat_edge_max_time\(2),
	datad => VCC,
	combout => \adat0_receiver|adat_sync_mask_time[0]~9_combout\,
	cout => \adat0_receiver|adat_sync_mask_time[0]~10\);

-- Location: LCCOMB_X13_Y12_N14
\adat0_receiver|adat_sync_mask_time[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_sync_mask_time[1]~11_combout\ = (\adat0_receiver|adat_edge_max_time\(3) & ((\adat0_receiver|adat_edge_max_time\(2) & (\adat0_receiver|adat_sync_mask_time[0]~10\ & VCC)) # (!\adat0_receiver|adat_edge_max_time\(2) & 
-- (!\adat0_receiver|adat_sync_mask_time[0]~10\)))) # (!\adat0_receiver|adat_edge_max_time\(3) & ((\adat0_receiver|adat_edge_max_time\(2) & (!\adat0_receiver|adat_sync_mask_time[0]~10\)) # (!\adat0_receiver|adat_edge_max_time\(2) & 
-- ((\adat0_receiver|adat_sync_mask_time[0]~10\) # (GND)))))
-- \adat0_receiver|adat_sync_mask_time[1]~12\ = CARRY((\adat0_receiver|adat_edge_max_time\(3) & (!\adat0_receiver|adat_edge_max_time\(2) & !\adat0_receiver|adat_sync_mask_time[0]~10\)) # (!\adat0_receiver|adat_edge_max_time\(3) & 
-- ((!\adat0_receiver|adat_sync_mask_time[0]~10\) # (!\adat0_receiver|adat_edge_max_time\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_max_time\(3),
	datab => \adat0_receiver|adat_edge_max_time\(2),
	datad => VCC,
	cin => \adat0_receiver|adat_sync_mask_time[0]~10\,
	combout => \adat0_receiver|adat_sync_mask_time[1]~11_combout\,
	cout => \adat0_receiver|adat_sync_mask_time[1]~12\);

-- Location: LCCOMB_X13_Y12_N20
\adat0_receiver|adat_sync_mask_time[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_sync_mask_time[4]~17_combout\ = ((\adat0_receiver|adat_edge_max_time\(6) $ (\adat0_receiver|adat_edge_max_time\(5) $ (!\adat0_receiver|adat_sync_mask_time[3]~16\)))) # (GND)
-- \adat0_receiver|adat_sync_mask_time[4]~18\ = CARRY((\adat0_receiver|adat_edge_max_time\(6) & ((\adat0_receiver|adat_edge_max_time\(5)) # (!\adat0_receiver|adat_sync_mask_time[3]~16\))) # (!\adat0_receiver|adat_edge_max_time\(6) & 
-- (\adat0_receiver|adat_edge_max_time\(5) & !\adat0_receiver|adat_sync_mask_time[3]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_max_time\(6),
	datab => \adat0_receiver|adat_edge_max_time\(5),
	datad => VCC,
	cin => \adat0_receiver|adat_sync_mask_time[3]~16\,
	combout => \adat0_receiver|adat_sync_mask_time[4]~17_combout\,
	cout => \adat0_receiver|adat_sync_mask_time[4]~18\);

-- Location: LCCOMB_X13_Y12_N22
\adat0_receiver|adat_sync_mask_time[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_sync_mask_time[5]~19_combout\ = (\adat0_receiver|adat_edge_max_time\(6) & ((\adat0_receiver|adat_edge_max_time\(7) & (\adat0_receiver|adat_sync_mask_time[4]~18\ & VCC)) # (!\adat0_receiver|adat_edge_max_time\(7) & 
-- (!\adat0_receiver|adat_sync_mask_time[4]~18\)))) # (!\adat0_receiver|adat_edge_max_time\(6) & ((\adat0_receiver|adat_edge_max_time\(7) & (!\adat0_receiver|adat_sync_mask_time[4]~18\)) # (!\adat0_receiver|adat_edge_max_time\(7) & 
-- ((\adat0_receiver|adat_sync_mask_time[4]~18\) # (GND)))))
-- \adat0_receiver|adat_sync_mask_time[5]~20\ = CARRY((\adat0_receiver|adat_edge_max_time\(6) & (!\adat0_receiver|adat_edge_max_time\(7) & !\adat0_receiver|adat_sync_mask_time[4]~18\)) # (!\adat0_receiver|adat_edge_max_time\(6) & 
-- ((!\adat0_receiver|adat_sync_mask_time[4]~18\) # (!\adat0_receiver|adat_edge_max_time\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_max_time\(6),
	datab => \adat0_receiver|adat_edge_max_time\(7),
	datad => VCC,
	cin => \adat0_receiver|adat_sync_mask_time[4]~18\,
	combout => \adat0_receiver|adat_sync_mask_time[5]~19_combout\,
	cout => \adat0_receiver|adat_sync_mask_time[5]~20\);

-- Location: LCFF_X20_Y3_N17
\adat1_receiver|adat_edge_max_time[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_max_time[7]~24_combout\,
	sdata => \adat1_receiver|adat_edge_cur_time\(7),
	sload => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_max_time\(7));

-- Location: LCCOMB_X20_Y2_N2
\adat1_receiver|adat_sync_mask_time[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_sync_mask_time[1]~11_combout\ = (\adat1_receiver|adat_edge_max_time\(3) & ((\adat1_receiver|adat_edge_max_time\(2) & (\adat1_receiver|adat_sync_mask_time[0]~10\ & VCC)) # (!\adat1_receiver|adat_edge_max_time\(2) & 
-- (!\adat1_receiver|adat_sync_mask_time[0]~10\)))) # (!\adat1_receiver|adat_edge_max_time\(3) & ((\adat1_receiver|adat_edge_max_time\(2) & (!\adat1_receiver|adat_sync_mask_time[0]~10\)) # (!\adat1_receiver|adat_edge_max_time\(2) & 
-- ((\adat1_receiver|adat_sync_mask_time[0]~10\) # (GND)))))
-- \adat1_receiver|adat_sync_mask_time[1]~12\ = CARRY((\adat1_receiver|adat_edge_max_time\(3) & (!\adat1_receiver|adat_edge_max_time\(2) & !\adat1_receiver|adat_sync_mask_time[0]~10\)) # (!\adat1_receiver|adat_edge_max_time\(3) & 
-- ((!\adat1_receiver|adat_sync_mask_time[0]~10\) # (!\adat1_receiver|adat_edge_max_time\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(3),
	datab => \adat1_receiver|adat_edge_max_time\(2),
	datad => VCC,
	cin => \adat1_receiver|adat_sync_mask_time[0]~10\,
	combout => \adat1_receiver|adat_sync_mask_time[1]~11_combout\,
	cout => \adat1_receiver|adat_sync_mask_time[1]~12\);

-- Location: LCCOMB_X20_Y2_N6
\adat1_receiver|adat_sync_mask_time[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_sync_mask_time[3]~15_combout\ = (\adat1_receiver|adat_edge_max_time\(4) & ((\adat1_receiver|adat_edge_max_time\(5) & (\adat1_receiver|adat_sync_mask_time[2]~14\ & VCC)) # (!\adat1_receiver|adat_edge_max_time\(5) & 
-- (!\adat1_receiver|adat_sync_mask_time[2]~14\)))) # (!\adat1_receiver|adat_edge_max_time\(4) & ((\adat1_receiver|adat_edge_max_time\(5) & (!\adat1_receiver|adat_sync_mask_time[2]~14\)) # (!\adat1_receiver|adat_edge_max_time\(5) & 
-- ((\adat1_receiver|adat_sync_mask_time[2]~14\) # (GND)))))
-- \adat1_receiver|adat_sync_mask_time[3]~16\ = CARRY((\adat1_receiver|adat_edge_max_time\(4) & (!\adat1_receiver|adat_edge_max_time\(5) & !\adat1_receiver|adat_sync_mask_time[2]~14\)) # (!\adat1_receiver|adat_edge_max_time\(4) & 
-- ((!\adat1_receiver|adat_sync_mask_time[2]~14\) # (!\adat1_receiver|adat_edge_max_time\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(4),
	datab => \adat1_receiver|adat_edge_max_time\(5),
	datad => VCC,
	cin => \adat1_receiver|adat_sync_mask_time[2]~14\,
	combout => \adat1_receiver|adat_sync_mask_time[3]~15_combout\,
	cout => \adat1_receiver|adat_sync_mask_time[3]~16\);

-- Location: LCCOMB_X20_Y2_N8
\adat1_receiver|adat_sync_mask_time[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_sync_mask_time[4]~17_combout\ = ((\adat1_receiver|adat_edge_max_time\(5) $ (\adat1_receiver|adat_edge_max_time\(6) $ (!\adat1_receiver|adat_sync_mask_time[3]~16\)))) # (GND)
-- \adat1_receiver|adat_sync_mask_time[4]~18\ = CARRY((\adat1_receiver|adat_edge_max_time\(5) & ((\adat1_receiver|adat_edge_max_time\(6)) # (!\adat1_receiver|adat_sync_mask_time[3]~16\))) # (!\adat1_receiver|adat_edge_max_time\(5) & 
-- (\adat1_receiver|adat_edge_max_time\(6) & !\adat1_receiver|adat_sync_mask_time[3]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(5),
	datab => \adat1_receiver|adat_edge_max_time\(6),
	datad => VCC,
	cin => \adat1_receiver|adat_sync_mask_time[3]~16\,
	combout => \adat1_receiver|adat_sync_mask_time[4]~17_combout\,
	cout => \adat1_receiver|adat_sync_mask_time[4]~18\);

-- Location: LCCOMB_X20_Y2_N10
\adat1_receiver|adat_sync_mask_time[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_sync_mask_time[5]~19_combout\ = (\adat1_receiver|adat_edge_max_time\(7) & ((\adat1_receiver|adat_edge_max_time\(6) & (\adat1_receiver|adat_sync_mask_time[4]~18\ & VCC)) # (!\adat1_receiver|adat_edge_max_time\(6) & 
-- (!\adat1_receiver|adat_sync_mask_time[4]~18\)))) # (!\adat1_receiver|adat_edge_max_time\(7) & ((\adat1_receiver|adat_edge_max_time\(6) & (!\adat1_receiver|adat_sync_mask_time[4]~18\)) # (!\adat1_receiver|adat_edge_max_time\(6) & 
-- ((\adat1_receiver|adat_sync_mask_time[4]~18\) # (GND)))))
-- \adat1_receiver|adat_sync_mask_time[5]~20\ = CARRY((\adat1_receiver|adat_edge_max_time\(7) & (!\adat1_receiver|adat_edge_max_time\(6) & !\adat1_receiver|adat_sync_mask_time[4]~18\)) # (!\adat1_receiver|adat_edge_max_time\(7) & 
-- ((!\adat1_receiver|adat_sync_mask_time[4]~18\) # (!\adat1_receiver|adat_edge_max_time\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(7),
	datab => \adat1_receiver|adat_edge_max_time\(6),
	datad => VCC,
	cin => \adat1_receiver|adat_sync_mask_time[4]~18\,
	combout => \adat1_receiver|adat_sync_mask_time[5]~19_combout\,
	cout => \adat1_receiver|adat_sync_mask_time[5]~20\);

-- Location: LCFF_X7_Y11_N21
\adat0_receiver|wait_increase[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[10]~36_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(10));

-- Location: LCFF_X7_Y11_N25
\adat0_receiver|wait_increase[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[12]~40_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(12));

-- Location: LCFF_X7_Y11_N27
\adat0_receiver|wait_increase[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[13]~42_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(13));

-- Location: LCFF_X7_Y11_N29
\adat0_receiver|wait_increase[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[14]~44_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(14));

-- Location: LCFF_X7_Y11_N31
\adat0_receiver|wait_increase[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[15]~46_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(15));

-- Location: LCCOMB_X20_Y3_N16
\adat1_receiver|adat_edge_max_time[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_max_time[7]~24_combout\ = (\adat1_receiver|adat_edge_max_time\(7) & (\adat1_receiver|adat_edge_max_time[6]~23\ & VCC)) # (!\adat1_receiver|adat_edge_max_time\(7) & (!\adat1_receiver|adat_edge_max_time[6]~23\))
-- \adat1_receiver|adat_edge_max_time[7]~25\ = CARRY((!\adat1_receiver|adat_edge_max_time\(7) & !\adat1_receiver|adat_edge_max_time[6]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(7),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_max_time[6]~23\,
	combout => \adat1_receiver|adat_edge_max_time[7]~24_combout\,
	cout => \adat1_receiver|adat_edge_max_time[7]~25\);

-- Location: LCFF_X19_Y1_N23
\adat1_receiver|wait_increase[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[11]~38_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(11));

-- Location: LCFF_X19_Y1_N25
\adat1_receiver|wait_increase[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[12]~40_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(12));

-- Location: LCFF_X19_Y1_N27
\adat1_receiver|wait_increase[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[13]~42_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(13));

-- Location: LCFF_X19_Y1_N29
\adat1_receiver|wait_increase[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[14]~44_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(14));

-- Location: LCFF_X19_Y1_N31
\adat1_receiver|wait_increase[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[15]~46_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(15));

-- Location: LCCOMB_X7_Y11_N20
\adat0_receiver|wait_increase[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[10]~36_combout\ = (\adat0_receiver|wait_increase\(10) & (\adat0_receiver|wait_increase[9]~35\ $ (GND))) # (!\adat0_receiver|wait_increase\(10) & (!\adat0_receiver|wait_increase[9]~35\ & VCC))
-- \adat0_receiver|wait_increase[10]~37\ = CARRY((\adat0_receiver|wait_increase\(10) & !\adat0_receiver|wait_increase[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|wait_increase\(10),
	datad => VCC,
	cin => \adat0_receiver|wait_increase[9]~35\,
	combout => \adat0_receiver|wait_increase[10]~36_combout\,
	cout => \adat0_receiver|wait_increase[10]~37\);

-- Location: LCCOMB_X7_Y11_N22
\adat0_receiver|wait_increase[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[11]~38_combout\ = (\adat0_receiver|wait_increase\(11) & (!\adat0_receiver|wait_increase[10]~37\)) # (!\adat0_receiver|wait_increase\(11) & ((\adat0_receiver|wait_increase[10]~37\) # (GND)))
-- \adat0_receiver|wait_increase[11]~39\ = CARRY((!\adat0_receiver|wait_increase[10]~37\) # (!\adat0_receiver|wait_increase\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|wait_increase\(11),
	datad => VCC,
	cin => \adat0_receiver|wait_increase[10]~37\,
	combout => \adat0_receiver|wait_increase[11]~38_combout\,
	cout => \adat0_receiver|wait_increase[11]~39\);

-- Location: LCCOMB_X7_Y11_N24
\adat0_receiver|wait_increase[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[12]~40_combout\ = (\adat0_receiver|wait_increase\(12) & (\adat0_receiver|wait_increase[11]~39\ $ (GND))) # (!\adat0_receiver|wait_increase\(12) & (!\adat0_receiver|wait_increase[11]~39\ & VCC))
-- \adat0_receiver|wait_increase[12]~41\ = CARRY((\adat0_receiver|wait_increase\(12) & !\adat0_receiver|wait_increase[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|wait_increase\(12),
	datad => VCC,
	cin => \adat0_receiver|wait_increase[11]~39\,
	combout => \adat0_receiver|wait_increase[12]~40_combout\,
	cout => \adat0_receiver|wait_increase[12]~41\);

-- Location: LCCOMB_X7_Y11_N26
\adat0_receiver|wait_increase[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[13]~42_combout\ = (\adat0_receiver|wait_increase\(13) & (!\adat0_receiver|wait_increase[12]~41\)) # (!\adat0_receiver|wait_increase\(13) & ((\adat0_receiver|wait_increase[12]~41\) # (GND)))
-- \adat0_receiver|wait_increase[13]~43\ = CARRY((!\adat0_receiver|wait_increase[12]~41\) # (!\adat0_receiver|wait_increase\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|wait_increase\(13),
	datad => VCC,
	cin => \adat0_receiver|wait_increase[12]~41\,
	combout => \adat0_receiver|wait_increase[13]~42_combout\,
	cout => \adat0_receiver|wait_increase[13]~43\);

-- Location: LCCOMB_X7_Y11_N28
\adat0_receiver|wait_increase[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[14]~44_combout\ = (\adat0_receiver|wait_increase\(14) & (\adat0_receiver|wait_increase[13]~43\ $ (GND))) # (!\adat0_receiver|wait_increase\(14) & (!\adat0_receiver|wait_increase[13]~43\ & VCC))
-- \adat0_receiver|wait_increase[14]~45\ = CARRY((\adat0_receiver|wait_increase\(14) & !\adat0_receiver|wait_increase[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|wait_increase\(14),
	datad => VCC,
	cin => \adat0_receiver|wait_increase[13]~43\,
	combout => \adat0_receiver|wait_increase[14]~44_combout\,
	cout => \adat0_receiver|wait_increase[14]~45\);

-- Location: LCCOMB_X7_Y11_N30
\adat0_receiver|wait_increase[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[15]~46_combout\ = \adat0_receiver|wait_increase[14]~45\ $ (\adat0_receiver|wait_increase\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|wait_increase\(15),
	cin => \adat0_receiver|wait_increase[14]~45\,
	combout => \adat0_receiver|wait_increase[15]~46_combout\);

-- Location: LCCOMB_X19_Y1_N20
\adat1_receiver|wait_increase[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[10]~36_combout\ = (\adat1_receiver|wait_increase\(10) & (\adat1_receiver|wait_increase[9]~35\ $ (GND))) # (!\adat1_receiver|wait_increase\(10) & (!\adat1_receiver|wait_increase[9]~35\ & VCC))
-- \adat1_receiver|wait_increase[10]~37\ = CARRY((\adat1_receiver|wait_increase\(10) & !\adat1_receiver|wait_increase[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|wait_increase\(10),
	datad => VCC,
	cin => \adat1_receiver|wait_increase[9]~35\,
	combout => \adat1_receiver|wait_increase[10]~36_combout\,
	cout => \adat1_receiver|wait_increase[10]~37\);

-- Location: LCCOMB_X19_Y1_N22
\adat1_receiver|wait_increase[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[11]~38_combout\ = (\adat1_receiver|wait_increase\(11) & (!\adat1_receiver|wait_increase[10]~37\)) # (!\adat1_receiver|wait_increase\(11) & ((\adat1_receiver|wait_increase[10]~37\) # (GND)))
-- \adat1_receiver|wait_increase[11]~39\ = CARRY((!\adat1_receiver|wait_increase[10]~37\) # (!\adat1_receiver|wait_increase\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|wait_increase\(11),
	datad => VCC,
	cin => \adat1_receiver|wait_increase[10]~37\,
	combout => \adat1_receiver|wait_increase[11]~38_combout\,
	cout => \adat1_receiver|wait_increase[11]~39\);

-- Location: LCCOMB_X19_Y1_N24
\adat1_receiver|wait_increase[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[12]~40_combout\ = (\adat1_receiver|wait_increase\(12) & (\adat1_receiver|wait_increase[11]~39\ $ (GND))) # (!\adat1_receiver|wait_increase\(12) & (!\adat1_receiver|wait_increase[11]~39\ & VCC))
-- \adat1_receiver|wait_increase[12]~41\ = CARRY((\adat1_receiver|wait_increase\(12) & !\adat1_receiver|wait_increase[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|wait_increase\(12),
	datad => VCC,
	cin => \adat1_receiver|wait_increase[11]~39\,
	combout => \adat1_receiver|wait_increase[12]~40_combout\,
	cout => \adat1_receiver|wait_increase[12]~41\);

-- Location: LCCOMB_X19_Y1_N26
\adat1_receiver|wait_increase[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[13]~42_combout\ = (\adat1_receiver|wait_increase\(13) & (!\adat1_receiver|wait_increase[12]~41\)) # (!\adat1_receiver|wait_increase\(13) & ((\adat1_receiver|wait_increase[12]~41\) # (GND)))
-- \adat1_receiver|wait_increase[13]~43\ = CARRY((!\adat1_receiver|wait_increase[12]~41\) # (!\adat1_receiver|wait_increase\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|wait_increase\(13),
	datad => VCC,
	cin => \adat1_receiver|wait_increase[12]~41\,
	combout => \adat1_receiver|wait_increase[13]~42_combout\,
	cout => \adat1_receiver|wait_increase[13]~43\);

-- Location: LCCOMB_X19_Y1_N28
\adat1_receiver|wait_increase[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[14]~44_combout\ = (\adat1_receiver|wait_increase\(14) & (\adat1_receiver|wait_increase[13]~43\ $ (GND))) # (!\adat1_receiver|wait_increase\(14) & (!\adat1_receiver|wait_increase[13]~43\ & VCC))
-- \adat1_receiver|wait_increase[14]~45\ = CARRY((\adat1_receiver|wait_increase\(14) & !\adat1_receiver|wait_increase[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|wait_increase\(14),
	datad => VCC,
	cin => \adat1_receiver|wait_increase[13]~43\,
	combout => \adat1_receiver|wait_increase[14]~44_combout\,
	cout => \adat1_receiver|wait_increase[14]~45\);

-- Location: LCCOMB_X19_Y1_N30
\adat1_receiver|wait_increase[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[15]~46_combout\ = \adat1_receiver|wait_increase[14]~45\ $ (\adat1_receiver|wait_increase\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|wait_increase\(15),
	cin => \adat1_receiver|wait_increase[14]~45\,
	combout => \adat1_receiver|wait_increase[15]~46_combout\);

-- Location: LCFF_X20_Y8_N29
\adat0_receiver|adat_data_shift[255]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[255]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(255));

-- Location: LCFF_X9_Y7_N5
\adat1_receiver|adat_data_shift[255]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[255]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(255));

-- Location: LCFF_X1_Y6_N21
\tdm_bitcount[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \Add0~8_combout\,
	aclr => \tdm_pll|altpll_component|ALT_INV__locked\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_bitcount(4));

-- Location: LCCOMB_X17_Y2_N6
\adat0_receiver|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal4~1_combout\ = (\adat0_receiver|adat_inc_word_time\(2) & (\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(2) & (\adat0_receiver|adat_inc_word_time\(3) $ 
-- (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(3))))) # (!\adat0_receiver|adat_inc_word_time\(2) & (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(2) & (\adat0_receiver|adat_inc_word_time\(3) $ 
-- (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_inc_word_time\(2),
	datab => \adat0_receiver|adat_inc_word_time\(3),
	datac => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(2),
	datad => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(3),
	combout => \adat0_receiver|Equal4~1_combout\);

-- Location: LCCOMB_X17_Y7_N20
\adat1_receiver|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal4~1_combout\ = (\adat1_receiver|adat_inc_word_time\(3) & (\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(3) & (\adat1_receiver|adat_inc_word_time\(2) $ 
-- (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(2))))) # (!\adat1_receiver|adat_inc_word_time\(3) & (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(3) & (\adat1_receiver|adat_inc_word_time\(2) $ 
-- (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_inc_word_time\(3),
	datab => \adat1_receiver|adat_inc_word_time\(2),
	datac => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(3),
	datad => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(2),
	combout => \adat1_receiver|Equal4~1_combout\);

-- Location: LCFF_X27_Y7_N7
\adat0_receiver|adat_latch\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_latch~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_latch~regout\);

-- Location: LCFF_X18_Y12_N13
\tdm_shift_reg[381]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(381));

-- Location: LCFF_X17_Y12_N21
\tdm_stage_reg[381]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[381]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(381));

-- Location: LCFF_X18_Y12_N31
\tdm_shift_reg[380]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(380));

-- Location: LCCOMB_X18_Y12_N12
\tdm_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~2_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(381)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(380)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(380),
	datac => tdm_stage_reg(381),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~2_combout\);

-- Location: LCFF_X14_Y2_N25
\adat0_receiver|adat_edge_detect\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|detect_adat_sync~0_wirecell_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_detect~regout\);

-- Location: LCFF_X17_Y12_N19
\adat0_receiver|adat_data_out[189]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(237),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(189));

-- Location: LCFF_X17_Y12_N17
\tdm_stage_reg[380]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[380]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(380));

-- Location: LCFF_X18_Y12_N1
\tdm_shift_reg[379]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(379));

-- Location: LCCOMB_X18_Y12_N30
\tdm_shift_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~3_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(380)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(379)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(379),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(380),
	combout => \tdm_shift_reg~3_combout\);

-- Location: LCFF_X7_Y9_N13
\adat0_receiver|adat_input_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_input_shift[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_input_shift\(1));

-- Location: LCFF_X17_Y12_N11
\adat0_receiver|adat_data_out[188]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[188]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(188));

-- Location: LCFF_X17_Y12_N9
\tdm_stage_reg[379]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[379]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(379));

-- Location: LCFF_X18_Y8_N31
\tdm_shift_reg[378]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(378));

-- Location: LCCOMB_X18_Y12_N0
\tdm_shift_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~4_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(379)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(378)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(378),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(379),
	combout => \tdm_shift_reg~4_combout\);

-- Location: LCCOMB_X6_Y11_N6
\adat0_receiver|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal2~3_combout\ = ((\adat0_receiver|wait_increase\(12)) # ((\adat0_receiver|wait_increase\(13)) # (\adat0_receiver|wait_increase\(14)))) # (!\adat0_receiver|wait_increase\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|wait_increase\(15),
	datab => \adat0_receiver|wait_increase\(12),
	datac => \adat0_receiver|wait_increase\(13),
	datad => \adat0_receiver|wait_increase\(14),
	combout => \adat0_receiver|Equal2~3_combout\);

-- Location: LCCOMB_X20_Y1_N12
\adat1_receiver|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal2~3_combout\ = (\adat1_receiver|wait_increase\(13)) # ((\adat1_receiver|wait_increase\(12)) # ((\adat1_receiver|wait_increase\(14)) # (!\adat1_receiver|wait_increase\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|wait_increase\(13),
	datab => \adat1_receiver|wait_increase\(12),
	datac => \adat1_receiver|wait_increase\(15),
	datad => \adat1_receiver|wait_increase\(14),
	combout => \adat1_receiver|Equal2~3_combout\);

-- Location: LCFF_X17_Y12_N27
\adat0_receiver|adat_data_out[187]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[187]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(187));

-- Location: LCFF_X19_Y8_N29
\tdm_stage_reg[378]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[378]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(378));

-- Location: LCFF_X18_Y8_N29
\tdm_shift_reg[377]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(377));

-- Location: LCCOMB_X18_Y8_N30
\tdm_shift_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~5_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(378)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(377)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(377),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(378),
	combout => \tdm_shift_reg~5_combout\);

-- Location: LCFF_X19_Y8_N13
\adat0_receiver|adat_data_out[186]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[186]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(186));

-- Location: LCFF_X19_Y8_N21
\tdm_stage_reg[377]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[377]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(377));

-- Location: LCFF_X18_Y8_N27
\tdm_shift_reg[376]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(376));

-- Location: LCCOMB_X18_Y8_N28
\tdm_shift_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~6_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(377)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(376)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(376),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(377),
	combout => \tdm_shift_reg~6_combout\);

-- Location: LCFF_X19_Y8_N1
\adat0_receiver|adat_data_out[185]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[185]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(185));

-- Location: LCFF_X19_Y8_N3
\tdm_stage_reg[376]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[376]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(376));

-- Location: LCFF_X18_Y8_N1
\tdm_shift_reg[375]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(375));

-- Location: LCCOMB_X18_Y8_N26
\tdm_shift_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~7_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(376)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(375)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(375),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(376),
	combout => \tdm_shift_reg~7_combout\);

-- Location: LCFF_X19_Y8_N27
\adat0_receiver|adat_data_out[184]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[184]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(184));

-- Location: LCFF_X19_Y8_N7
\tdm_stage_reg[375]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[375]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(375));

-- Location: LCFF_X18_Y8_N19
\tdm_shift_reg[374]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(374));

-- Location: LCCOMB_X18_Y8_N0
\tdm_shift_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~8_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(375)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(374)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(374),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(375),
	combout => \tdm_shift_reg~8_combout\);

-- Location: LCFF_X19_Y8_N23
\adat0_receiver|adat_data_out[183]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[183]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(183));

-- Location: LCFF_X19_Y8_N25
\tdm_stage_reg[374]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[374]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(374));

-- Location: LCFF_X18_Y8_N5
\tdm_shift_reg[373]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(373));

-- Location: LCCOMB_X18_Y8_N18
\tdm_shift_reg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~9_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(374)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(373)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(373),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(374),
	combout => \tdm_shift_reg~9_combout\);

-- Location: LCFF_X19_Y8_N11
\adat0_receiver|adat_data_out[182]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[182]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(182));

-- Location: LCFF_X19_Y8_N31
\tdm_stage_reg[373]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[373]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(373));

-- Location: LCFF_X18_Y8_N23
\tdm_shift_reg[372]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(372));

-- Location: LCCOMB_X18_Y8_N4
\tdm_shift_reg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~10_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(373)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(372)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(372),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(373),
	combout => \tdm_shift_reg~10_combout\);

-- Location: LCFF_X19_Y8_N19
\adat0_receiver|adat_data_out[181]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(227),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(181));

-- Location: LCFF_X19_Y8_N5
\tdm_stage_reg[372]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(180),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(372));

-- Location: LCFF_X18_Y8_N25
\tdm_shift_reg[371]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(371));

-- Location: LCCOMB_X18_Y8_N22
\tdm_shift_reg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~11_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(372)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(371)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(371),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(372),
	combout => \tdm_shift_reg~11_combout\);

-- Location: LCFF_X19_Y8_N17
\adat0_receiver|adat_data_out[180]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[180]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(180));

-- Location: LCFF_X18_Y8_N11
\tdm_stage_reg[371]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[371]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(371));

-- Location: LCFF_X20_Y6_N17
\tdm_shift_reg[370]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(370));

-- Location: LCCOMB_X18_Y8_N24
\tdm_shift_reg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~12_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(371)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(370)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(370),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(371),
	combout => \tdm_shift_reg~12_combout\);

-- Location: LCFF_X17_Y8_N15
\adat0_receiver|adat_data_out[179]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[179]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(179));

-- Location: LCFF_X20_Y6_N31
\tdm_stage_reg[370]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[370]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(370));

-- Location: LCFF_X20_Y6_N13
\tdm_shift_reg[369]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(369));

-- Location: LCCOMB_X20_Y6_N16
\tdm_shift_reg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~13_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(370)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(369)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(369),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(370),
	combout => \tdm_shift_reg~13_combout\);

-- Location: LCFF_X21_Y6_N25
\adat0_receiver|adat_data_out[178]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(223),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(178));

-- Location: LCFF_X20_Y6_N7
\tdm_stage_reg[369]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[369]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(369));

-- Location: LCFF_X20_Y6_N1
\tdm_shift_reg[368]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(368));

-- Location: LCCOMB_X20_Y6_N12
\tdm_shift_reg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~14_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(369)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(368)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(368),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(369),
	combout => \tdm_shift_reg~14_combout\);

-- Location: LCFF_X21_Y6_N5
\adat0_receiver|adat_data_out[177]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[177]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(177));

-- Location: LCFF_X20_Y6_N3
\tdm_stage_reg[368]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[368]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(368));

-- Location: LCFF_X20_Y6_N29
\tdm_shift_reg[367]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(367));

-- Location: LCCOMB_X20_Y6_N0
\tdm_shift_reg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~15_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(368)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(367)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(367),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(368),
	combout => \tdm_shift_reg~15_combout\);

-- Location: LCFF_X21_Y6_N21
\adat0_receiver|adat_data_out[176]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[176]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(176));

-- Location: LCFF_X20_Y6_N23
\tdm_stage_reg[367]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[367]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(367));

-- Location: LCFF_X20_Y6_N25
\tdm_shift_reg[366]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(366));

-- Location: LCCOMB_X20_Y6_N28
\tdm_shift_reg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~16_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(367)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(366)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(366),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(367),
	combout => \tdm_shift_reg~16_combout\);

-- Location: LCFF_X21_Y6_N29
\adat0_receiver|adat_data_out[175]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(219),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(175));

-- Location: LCFF_X20_Y6_N19
\tdm_stage_reg[366]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[366]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(366));

-- Location: LCFF_X20_Y6_N9
\tdm_shift_reg[365]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(365));

-- Location: LCCOMB_X20_Y6_N24
\tdm_shift_reg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~17_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(366)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(365)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(365),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(366),
	combout => \tdm_shift_reg~17_combout\);

-- Location: LCFF_X21_Y6_N31
\adat0_receiver|adat_data_out[174]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[174]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(174));

-- Location: LCFF_X20_Y6_N15
\tdm_stage_reg[365]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[365]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(365));

-- Location: LCFF_X20_Y6_N21
\tdm_shift_reg[364]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(364));

-- Location: LCCOMB_X20_Y6_N8
\tdm_shift_reg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~18_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(365)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(364)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(364),
	datac => tdm_stage_reg(365),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~18_combout\);

-- Location: LCFF_X21_Y6_N19
\adat0_receiver|adat_data_out[173]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[173]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(173));

-- Location: LCFF_X20_Y6_N27
\tdm_stage_reg[364]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[364]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(364));

-- Location: LCFF_X20_Y6_N5
\tdm_shift_reg[363]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(363));

-- Location: LCCOMB_X20_Y6_N20
\tdm_shift_reg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~19_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(364)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(363)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(363),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(364),
	combout => \tdm_shift_reg~19_combout\);

-- Location: LCFF_X21_Y6_N7
\adat0_receiver|adat_data_out[172]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[172]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(172));

-- Location: LCFF_X20_Y6_N11
\tdm_stage_reg[363]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(171),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(363));

-- Location: LCFF_X21_Y9_N29
\tdm_shift_reg[362]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(362));

-- Location: LCCOMB_X20_Y6_N4
\tdm_shift_reg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~20_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(363)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(362)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(362),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(363),
	combout => \tdm_shift_reg~20_combout\);

-- Location: LCFF_X21_Y6_N17
\adat0_receiver|adat_data_out[171]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[171]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(171));

-- Location: LCFF_X21_Y9_N31
\tdm_stage_reg[362]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[362]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(362));

-- Location: LCFF_X21_Y9_N13
\tdm_shift_reg[361]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(361));

-- Location: LCCOMB_X21_Y9_N28
\tdm_shift_reg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~21_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(362)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(361)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(361),
	datab => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(362),
	combout => \tdm_shift_reg~21_combout\);

-- Location: LCFF_X20_Y9_N9
\adat0_receiver|adat_data_out[170]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[170]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(170));

-- Location: LCFF_X21_Y9_N7
\tdm_stage_reg[361]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[361]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(361));

-- Location: LCFF_X21_Y9_N1
\tdm_shift_reg[360]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(360));

-- Location: LCCOMB_X21_Y9_N12
\tdm_shift_reg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~22_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(361)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(360)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(360),
	datad => tdm_stage_reg(361),
	combout => \tdm_shift_reg~22_combout\);

-- Location: LCFF_X20_Y9_N13
\adat0_receiver|adat_data_out[169]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[169]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(169));

-- Location: LCFF_X21_Y9_N19
\tdm_stage_reg[360]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[360]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(360));

-- Location: LCFF_X21_Y9_N21
\tdm_shift_reg[359]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(359));

-- Location: LCCOMB_X21_Y9_N0
\tdm_shift_reg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~23_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(360)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(359)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(359),
	datad => tdm_stage_reg(360),
	combout => \tdm_shift_reg~23_combout\);

-- Location: LCFF_X20_Y9_N17
\adat0_receiver|adat_data_out[168]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[168]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(168));

-- Location: LCFF_X21_Y9_N3
\tdm_stage_reg[359]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[359]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(359));

-- Location: LCFF_X21_Y9_N25
\tdm_shift_reg[358]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(358));

-- Location: LCCOMB_X21_Y9_N20
\tdm_shift_reg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~24_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(359)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(358)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(358),
	datad => tdm_stage_reg(359),
	combout => \tdm_shift_reg~24_combout\);

-- Location: LCFF_X20_Y9_N15
\adat0_receiver|adat_data_out[167]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(209),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(167));

-- Location: LCFF_X21_Y9_N23
\tdm_stage_reg[358]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[358]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(358));

-- Location: LCFF_X21_Y9_N5
\tdm_shift_reg[357]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(357));

-- Location: LCCOMB_X21_Y9_N24
\tdm_shift_reg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~25_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(358)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(357)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(357),
	datad => tdm_stage_reg(358),
	combout => \tdm_shift_reg~25_combout\);

-- Location: LCFF_X20_Y9_N29
\adat0_receiver|adat_data_out[166]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[166]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(166));

-- Location: LCFF_X22_Y9_N5
\tdm_stage_reg[357]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[357]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(357));

-- Location: LCFF_X21_Y9_N11
\tdm_shift_reg[356]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(356));

-- Location: LCCOMB_X21_Y9_N4
\tdm_shift_reg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~26_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(357)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(356)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(356),
	datab => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(357),
	combout => \tdm_shift_reg~26_combout\);

-- Location: LCFF_X22_Y9_N31
\adat0_receiver|adat_data_out[165]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[165]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(165));

-- Location: LCFF_X22_Y9_N25
\tdm_stage_reg[356]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(164),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(356));

-- Location: LCFF_X21_Y9_N17
\tdm_shift_reg[355]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(355));

-- Location: LCCOMB_X21_Y9_N10
\tdm_shift_reg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~27_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(356)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(355)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(355),
	datad => tdm_stage_reg(356),
	combout => \tdm_shift_reg~27_combout\);

-- Location: LCFF_X22_Y9_N15
\adat0_receiver|adat_data_out[164]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[164]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(164));

-- Location: LCFF_X22_Y9_N21
\tdm_stage_reg[355]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[355]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(355));

-- Location: LCFF_X21_Y9_N15
\tdm_shift_reg[354]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(354));

-- Location: LCCOMB_X21_Y9_N16
\tdm_shift_reg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~28_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(355)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(354)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(354),
	datad => tdm_stage_reg(355),
	combout => \tdm_shift_reg~28_combout\);

-- Location: LCFF_X22_Y9_N27
\adat0_receiver|adat_data_out[163]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[163]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(163));

-- Location: LCFF_X22_Y9_N1
\tdm_stage_reg[354]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[354]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(354));

-- Location: LCFF_X21_Y9_N9
\tdm_shift_reg[353]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(353));

-- Location: LCCOMB_X21_Y9_N14
\tdm_shift_reg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~29_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(354))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(353))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(354),
	datad => tdm_shift_reg(353),
	combout => \tdm_shift_reg~29_combout\);

-- Location: LCFF_X22_Y9_N7
\adat0_receiver|adat_data_out[162]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[162]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(162));

-- Location: LCFF_X22_Y9_N29
\tdm_stage_reg[353]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[353]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(353));

-- Location: LCFF_X21_Y9_N27
\tdm_shift_reg[352]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(352));

-- Location: LCCOMB_X21_Y9_N8
\tdm_shift_reg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~30_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(353)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(352)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(352),
	datad => tdm_stage_reg(353),
	combout => \tdm_shift_reg~30_combout\);

-- Location: LCFF_X22_Y9_N3
\adat0_receiver|adat_data_out[161]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[161]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(161));

-- Location: LCFF_X22_Y9_N13
\tdm_stage_reg[352]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[352]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(352));

-- Location: LCFF_X17_Y9_N21
\tdm_shift_reg[351]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(351));

-- Location: LCCOMB_X21_Y9_N26
\tdm_shift_reg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~31_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(352)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(351)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(351),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(352),
	combout => \tdm_shift_reg~31_combout\);

-- Location: LCFF_X22_Y9_N19
\adat0_receiver|adat_data_out[160]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(201),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(160));

-- Location: LCFF_X22_Y9_N17
\tdm_stage_reg[351]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[351]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(351));

-- Location: LCFF_X17_Y9_N15
\tdm_shift_reg[350]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(350));

-- Location: LCCOMB_X17_Y9_N20
\tdm_shift_reg~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~32_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(351)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(350)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(350),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(351),
	combout => \tdm_shift_reg~32_combout\);

-- Location: LCFF_X22_Y9_N23
\adat0_receiver|adat_data_out[159]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[159]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(159));

-- Location: LCFF_X22_Y9_N9
\tdm_stage_reg[350]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[350]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(350));

-- Location: LCFF_X18_Y6_N1
\tdm_shift_reg[349]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(349));

-- Location: LCCOMB_X17_Y9_N14
\tdm_shift_reg~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~33_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(350)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(349)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(349),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(350),
	combout => \tdm_shift_reg~33_combout\);

-- Location: LCFF_X22_Y9_N11
\adat0_receiver|adat_data_out[158]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[158]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(158));

-- Location: LCFF_X18_Y6_N3
\tdm_stage_reg[349]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[349]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(349));

-- Location: LCFF_X18_Y6_N29
\tdm_shift_reg[348]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(348));

-- Location: LCCOMB_X18_Y6_N0
\tdm_shift_reg~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~34_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(349)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(348)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(348),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(349),
	combout => \tdm_shift_reg~34_combout\);

-- Location: LCFF_X19_Y6_N25
\adat0_receiver|adat_data_out[157]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[157]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(157));

-- Location: LCFF_X18_Y6_N7
\tdm_stage_reg[348]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[348]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(348));

-- Location: LCFF_X18_Y6_N13
\tdm_shift_reg[347]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(347));

-- Location: LCCOMB_X18_Y6_N28
\tdm_shift_reg~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~35_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(348)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(347)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(347),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(348),
	combout => \tdm_shift_reg~35_combout\);

-- Location: LCFF_X19_Y6_N5
\adat0_receiver|adat_data_out[156]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[156]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(156));

-- Location: LCFF_X18_Y6_N23
\tdm_stage_reg[347]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[347]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(347));

-- Location: LCFF_X18_Y6_N17
\tdm_shift_reg[346]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(346));

-- Location: LCCOMB_X18_Y6_N12
\tdm_shift_reg~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~36_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(347)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(346)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(346),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(347),
	combout => \tdm_shift_reg~36_combout\);

-- Location: LCFF_X19_Y6_N21
\adat0_receiver|adat_data_out[155]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[155]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(155));

-- Location: LCFF_X18_Y6_N19
\tdm_stage_reg[346]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[346]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(346));

-- Location: LCFF_X18_Y6_N25
\tdm_shift_reg[345]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(345));

-- Location: LCCOMB_X18_Y6_N16
\tdm_shift_reg~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~37_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(346)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(345)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(345),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(346),
	combout => \tdm_shift_reg~37_combout\);

-- Location: LCFF_X19_Y6_N19
\adat0_receiver|adat_data_out[154]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(193),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(154));

-- Location: LCFF_X18_Y6_N11
\tdm_stage_reg[345]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[345]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(345));

-- Location: LCFF_X18_Y6_N21
\tdm_shift_reg[344]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(344));

-- Location: LCCOMB_X18_Y6_N24
\tdm_shift_reg~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~38_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(345)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(344)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(344),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(345),
	combout => \tdm_shift_reg~38_combout\);

-- Location: LCFF_X19_Y6_N31
\adat0_receiver|adat_data_out[153]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(192),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(153));

-- Location: LCFF_X18_Y6_N27
\tdm_stage_reg[344]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[344]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(344));

-- Location: LCFF_X17_Y9_N25
\tdm_shift_reg[343]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(343));

-- Location: LCCOMB_X18_Y6_N20
\tdm_shift_reg~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~39_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(344)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(343)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(343),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(344),
	combout => \tdm_shift_reg~39_combout\);

-- Location: LCFF_X19_Y6_N7
\adat0_receiver|adat_data_out[152]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[152]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(152));

-- Location: LCFF_X17_Y9_N27
\tdm_stage_reg[343]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[343]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(343));

-- Location: LCFF_X17_Y9_N29
\tdm_shift_reg[342]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(342));

-- Location: LCCOMB_X17_Y9_N24
\tdm_shift_reg~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~40_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(343)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(342)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(342),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(343),
	combout => \tdm_shift_reg~40_combout\);

-- Location: LCFF_X18_Y9_N3
\adat0_receiver|adat_data_out[151]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(189),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(151));

-- Location: LCFF_X17_Y9_N31
\tdm_stage_reg[342]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[342]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(342));

-- Location: LCFF_X17_Y9_N13
\tdm_shift_reg[341]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(341));

-- Location: LCCOMB_X17_Y9_N28
\tdm_shift_reg~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~41_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(342)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(341)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(341),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(342),
	combout => \tdm_shift_reg~41_combout\);

-- Location: LCFF_X18_Y9_N25
\adat0_receiver|adat_data_out[150]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[150]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(150));

-- Location: LCFF_X17_Y9_N11
\tdm_stage_reg[341]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(149),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(341));

-- Location: LCFF_X17_Y9_N5
\tdm_shift_reg[340]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(340));

-- Location: LCCOMB_X17_Y9_N12
\tdm_shift_reg~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~42_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(341)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(340)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(340),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(341),
	combout => \tdm_shift_reg~42_combout\);

-- Location: LCFF_X18_Y9_N9
\adat0_receiver|adat_data_out[149]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[149]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(149));

-- Location: LCFF_X17_Y9_N7
\tdm_stage_reg[340]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[340]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(340));

-- Location: LCFF_X17_Y9_N1
\tdm_shift_reg[339]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(339));

-- Location: LCCOMB_X17_Y9_N4
\tdm_shift_reg~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~43_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(340)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(339)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(339),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(340),
	combout => \tdm_shift_reg~43_combout\);

-- Location: LCFF_X18_Y9_N29
\adat0_receiver|adat_data_out[148]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[148]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(148));

-- Location: LCFF_X17_Y9_N23
\tdm_stage_reg[339]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[339]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(339));

-- Location: LCFF_X17_Y9_N9
\tdm_shift_reg[338]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(338));

-- Location: LCCOMB_X17_Y9_N0
\tdm_shift_reg~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~44_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(339)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(338)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(338),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(339),
	combout => \tdm_shift_reg~44_combout\);

-- Location: LCFF_X18_Y9_N5
\adat0_receiver|adat_data_out[147]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[147]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(147));

-- Location: LCFF_X17_Y9_N3
\tdm_stage_reg[338]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[338]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(338));

-- Location: LCFF_X18_Y6_N9
\tdm_shift_reg[337]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(337));

-- Location: LCCOMB_X17_Y9_N8
\tdm_shift_reg~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~45_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(338)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(337)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(337),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(338),
	combout => \tdm_shift_reg~45_combout\);

-- Location: LCFF_X18_Y9_N31
\adat0_receiver|adat_data_out[146]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[146]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(146));

-- Location: LCFF_X18_Y6_N31
\tdm_stage_reg[337]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[337]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(337));

-- Location: LCFF_X17_Y9_N17
\tdm_shift_reg[336]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(336));

-- Location: LCCOMB_X18_Y6_N8
\tdm_shift_reg~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~46_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(337)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(336)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(336),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(337),
	combout => \tdm_shift_reg~46_combout\);

-- Location: LCFF_X19_Y6_N29
\adat0_receiver|adat_data_out[145]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[145]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(145));

-- Location: LCFF_X17_Y9_N19
\tdm_stage_reg[336]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[336]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(336));

-- Location: LCFF_X20_Y12_N17
\tdm_shift_reg[335]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(335));

-- Location: LCCOMB_X17_Y9_N16
\tdm_shift_reg~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~47_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(336)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(335)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(335),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(336),
	combout => \tdm_shift_reg~47_combout\);

-- Location: LCFF_X18_Y9_N21
\adat0_receiver|adat_data_out[144]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(181),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(144));

-- Location: LCFF_X19_Y12_N13
\tdm_stage_reg[335]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[335]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(335));

-- Location: LCFF_X20_Y12_N3
\tdm_shift_reg[334]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(334));

-- Location: LCCOMB_X20_Y12_N16
\tdm_shift_reg~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~48_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(335)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(334)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(334),
	datad => tdm_stage_reg(335),
	combout => \tdm_shift_reg~48_combout\);

-- Location: LCFF_X19_Y12_N11
\adat0_receiver|adat_data_out[143]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[143]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(143));

-- Location: LCFF_X19_Y12_N29
\tdm_stage_reg[334]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[334]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(334));

-- Location: LCFF_X20_Y12_N9
\tdm_shift_reg[333]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(333));

-- Location: LCCOMB_X20_Y12_N2
\tdm_shift_reg~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~49_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(334)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(333)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(333),
	datad => tdm_stage_reg(334),
	combout => \tdm_shift_reg~49_combout\);

-- Location: LCFF_X19_Y12_N7
\adat0_receiver|adat_data_out[142]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[142]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(142));

-- Location: LCFF_X19_Y12_N9
\tdm_stage_reg[333]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[333]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(333));

-- Location: LCFF_X20_Y12_N15
\tdm_shift_reg[332]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(332));

-- Location: LCCOMB_X20_Y12_N8
\tdm_shift_reg~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~50_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(333)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(332)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(332),
	datad => tdm_stage_reg(333),
	combout => \tdm_shift_reg~50_combout\);

-- Location: LCFF_X19_Y12_N3
\adat0_receiver|adat_data_out[141]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[141]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(141));

-- Location: LCFF_X19_Y12_N25
\tdm_stage_reg[332]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(140),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(332));

-- Location: LCFF_X20_Y12_N21
\tdm_shift_reg[331]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(331));

-- Location: LCCOMB_X20_Y12_N14
\tdm_shift_reg~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~51_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(332)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(331)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(331),
	datad => tdm_stage_reg(332),
	combout => \tdm_shift_reg~51_combout\);

-- Location: LCFF_X19_Y12_N15
\adat0_receiver|adat_data_out[140]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(176),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(140));

-- Location: LCFF_X19_Y12_N1
\tdm_stage_reg[331]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[331]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(331));

-- Location: LCFF_X20_Y12_N23
\tdm_shift_reg[330]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(330));

-- Location: LCCOMB_X20_Y12_N20
\tdm_shift_reg~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~52_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(331)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(330)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(330),
	datac => tdm_stage_reg(331),
	combout => \tdm_shift_reg~52_combout\);

-- Location: LCFF_X19_Y12_N19
\adat0_receiver|adat_data_out[139]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[139]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(139));

-- Location: LCFF_X19_Y12_N21
\tdm_stage_reg[330]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[330]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(330));

-- Location: LCFF_X20_Y12_N25
\tdm_shift_reg[329]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(329));

-- Location: LCCOMB_X20_Y12_N22
\tdm_shift_reg~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~53_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(330)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(329)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(329),
	datac => tdm_stage_reg(330),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~53_combout\);

-- Location: LCFF_X19_Y12_N23
\adat0_receiver|adat_data_out[138]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[138]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(138));

-- Location: LCFF_X19_Y12_N17
\tdm_stage_reg[329]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[329]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(329));

-- Location: LCFF_X20_Y12_N27
\tdm_shift_reg[328]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(328));

-- Location: LCCOMB_X20_Y12_N24
\tdm_shift_reg~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~54_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(329)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(328)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(328),
	datad => tdm_stage_reg(329),
	combout => \tdm_shift_reg~54_combout\);

-- Location: LCFF_X19_Y12_N27
\adat0_receiver|adat_data_out[137]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[137]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(137));

-- Location: LCFF_X20_Y12_N13
\tdm_stage_reg[328]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[328]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(328));

-- Location: LCFF_X20_Y12_N19
\tdm_shift_reg[327]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(327));

-- Location: LCCOMB_X20_Y12_N26
\tdm_shift_reg~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~55_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(328)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(327)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(327),
	datad => tdm_stage_reg(328),
	combout => \tdm_shift_reg~55_combout\);

-- Location: LCFF_X21_Y12_N5
\adat0_receiver|adat_data_out[136]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[136]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(136));

-- Location: LCFF_X20_Y12_N1
\tdm_stage_reg[327]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[327]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(327));

-- Location: LCFF_X20_Y12_N31
\tdm_shift_reg[326]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(326));

-- Location: LCCOMB_X20_Y12_N18
\tdm_shift_reg~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~56_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(327)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(326)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(326),
	datad => tdm_stage_reg(327),
	combout => \tdm_shift_reg~56_combout\);

-- Location: LCFF_X21_Y12_N25
\adat0_receiver|adat_data_out[135]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(169),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(135));

-- Location: LCFF_X20_Y12_N29
\tdm_stage_reg[326]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[326]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(326));

-- Location: LCFF_X25_Y10_N9
\tdm_shift_reg[325]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(325));

-- Location: LCCOMB_X20_Y12_N30
\tdm_shift_reg~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~57_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(326)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(325)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(325),
	datad => tdm_stage_reg(326),
	combout => \tdm_shift_reg~57_combout\);

-- Location: LCFF_X21_Y12_N31
\adat0_receiver|adat_data_out[134]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[134]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(134));

-- Location: LCFF_X24_Y10_N21
\tdm_stage_reg[325]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[325]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(325));

-- Location: LCFF_X25_Y9_N1
\tdm_shift_reg[324]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(324));

-- Location: LCCOMB_X25_Y10_N8
\tdm_shift_reg~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~58_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(325)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(324)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(324),
	datac => tdm_stage_reg(325),
	combout => \tdm_shift_reg~58_combout\);

-- Location: LCFF_X24_Y10_N3
\adat0_receiver|adat_data_out[133]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[133]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(133));

-- Location: LCFF_X25_Y9_N3
\tdm_stage_reg[324]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[324]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(324));

-- Location: LCFF_X25_Y10_N7
\tdm_shift_reg[323]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(323));

-- Location: LCCOMB_X25_Y9_N0
\tdm_shift_reg~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~59_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(324)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(323)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(323),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(324),
	combout => \tdm_shift_reg~59_combout\);

-- Location: LCFF_X24_Y9_N25
\adat0_receiver|adat_data_out[132]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[132]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(132));

-- Location: LCFF_X24_Y10_N13
\tdm_stage_reg[323]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[323]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(323));

-- Location: LCFF_X25_Y10_N21
\tdm_shift_reg[322]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(322));

-- Location: LCCOMB_X25_Y10_N6
\tdm_shift_reg~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~60_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(323)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(322)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(322),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(323),
	combout => \tdm_shift_reg~60_combout\);

-- Location: LCFF_X24_Y10_N23
\adat0_receiver|adat_data_out[131]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[131]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(131));

-- Location: LCFF_X24_Y10_N29
\tdm_stage_reg[322]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[322]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(322));

-- Location: LCFF_X25_Y10_N5
\tdm_shift_reg[321]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(321));

-- Location: LCCOMB_X25_Y10_N20
\tdm_shift_reg~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~61_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(322)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(321)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(321),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(322),
	combout => \tdm_shift_reg~61_combout\);

-- Location: LCFF_X24_Y10_N19
\adat0_receiver|adat_data_out[130]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[130]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(130));

-- Location: LCFF_X24_Y10_N25
\tdm_stage_reg[321]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[321]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(321));

-- Location: LCFF_X25_Y9_N25
\tdm_shift_reg[320]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(320));

-- Location: LCCOMB_X25_Y10_N4
\tdm_shift_reg~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~62_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(321)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(320)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(320),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(321),
	combout => \tdm_shift_reg~62_combout\);

-- Location: LCFF_X24_Y10_N11
\adat0_receiver|adat_data_out[129]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(162),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(129));

-- Location: LCFF_X25_Y9_N23
\tdm_stage_reg[320]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[320]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(320));

-- Location: LCFF_X25_Y9_N17
\tdm_shift_reg[319]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(319));

-- Location: LCCOMB_X25_Y9_N24
\tdm_shift_reg~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~63_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(320)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(319)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(319),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(320),
	combout => \tdm_shift_reg~63_combout\);

-- Location: LCFF_X26_Y9_N25
\adat0_receiver|adat_data_out[128]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[128]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(128));

-- Location: LCFF_X24_Y9_N15
\tdm_stage_reg[319]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[319]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(319));

-- Location: LCFF_X25_Y9_N11
\tdm_shift_reg[318]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(318));

-- Location: LCCOMB_X25_Y9_N16
\tdm_shift_reg~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~64_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(319)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(318)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(318),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(319),
	combout => \tdm_shift_reg~64_combout\);

-- Location: LCFF_X24_Y9_N1
\adat0_receiver|adat_data_out[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[127]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(127));

-- Location: LCFF_X24_Y9_N27
\tdm_stage_reg[318]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(126),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(318));

-- Location: LCFF_X25_Y9_N29
\tdm_shift_reg[317]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(317));

-- Location: LCCOMB_X25_Y9_N10
\tdm_shift_reg~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~65_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(318)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(317)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(317),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(318),
	combout => \tdm_shift_reg~65_combout\);

-- Location: LCFF_X24_Y9_N21
\adat0_receiver|adat_data_out[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[126]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(126));

-- Location: LCFF_X24_Y9_N3
\tdm_stage_reg[317]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[317]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(317));

-- Location: LCFF_X25_Y9_N27
\tdm_shift_reg[316]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(316));

-- Location: LCCOMB_X25_Y9_N28
\tdm_shift_reg~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~66_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(317)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(316)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(316),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(317),
	combout => \tdm_shift_reg~66_combout\);

-- Location: LCFF_X24_Y9_N13
\adat0_receiver|adat_data_out[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[125]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(125));

-- Location: LCFF_X24_Y9_N19
\tdm_stage_reg[316]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[316]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(316));

-- Location: LCFF_X25_Y9_N13
\tdm_shift_reg[315]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(315));

-- Location: LCCOMB_X25_Y9_N26
\tdm_shift_reg~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~67_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(316)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(315)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(315),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(316),
	combout => \tdm_shift_reg~67_combout\);

-- Location: LCFF_X24_Y9_N29
\adat0_receiver|adat_data_out[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[124]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(124));

-- Location: LCFF_X24_Y9_N23
\tdm_stage_reg[315]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(123),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(315));

-- Location: LCFF_X25_Y9_N31
\tdm_shift_reg[314]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(314));

-- Location: LCCOMB_X25_Y9_N12
\tdm_shift_reg~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~68_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(315)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(314)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(314),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(315),
	combout => \tdm_shift_reg~68_combout\);

-- Location: LCFF_X24_Y9_N5
\adat0_receiver|adat_data_out[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[123]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(123));

-- Location: LCFF_X24_Y9_N11
\tdm_stage_reg[314]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(122),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(314));

-- Location: LCFF_X25_Y9_N21
\tdm_shift_reg[313]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(313));

-- Location: LCCOMB_X25_Y9_N30
\tdm_shift_reg~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~69_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(314)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(313)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(313),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(314),
	combout => \tdm_shift_reg~69_combout\);

-- Location: LCFF_X24_Y9_N9
\adat0_receiver|adat_data_out[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[122]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(122));

-- Location: LCFF_X25_Y9_N19
\tdm_stage_reg[313]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(121),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(313));

-- Location: LCFF_X25_Y9_N9
\tdm_shift_reg[312]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(312));

-- Location: LCCOMB_X25_Y9_N20
\tdm_shift_reg~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~70_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(313)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(312)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(312),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(313),
	combout => \tdm_shift_reg~70_combout\);

-- Location: LCFF_X24_Y9_N31
\adat0_receiver|adat_data_out[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[121]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(121));

-- Location: LCFF_X24_Y9_N17
\tdm_stage_reg[312]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[312]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(312));

-- Location: LCFF_X20_Y7_N13
\tdm_shift_reg[311]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(311));

-- Location: LCCOMB_X25_Y9_N8
\tdm_shift_reg~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~71_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(312)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(311)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(311),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(312),
	combout => \tdm_shift_reg~71_combout\);

-- Location: LCFF_X24_Y9_N7
\adat0_receiver|adat_data_out[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[120]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(120));

-- Location: LCFF_X21_Y7_N5
\tdm_stage_reg[311]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[311]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(311));

-- Location: LCFF_X20_Y7_N7
\tdm_shift_reg[310]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(310));

-- Location: LCCOMB_X20_Y7_N12
\tdm_shift_reg~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~72_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(311)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(310)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(310),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(311),
	combout => \tdm_shift_reg~72_combout\);

-- Location: LCFF_X21_Y7_N31
\adat0_receiver|adat_data_out[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[119]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(119));

-- Location: LCFF_X21_Y7_N25
\tdm_stage_reg[310]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[310]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(310));

-- Location: LCFF_X20_Y7_N5
\tdm_shift_reg[309]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(309));

-- Location: LCCOMB_X20_Y7_N6
\tdm_shift_reg~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~73_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(310)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(309)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(309),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(310),
	combout => \tdm_shift_reg~73_combout\);

-- Location: LCFF_X21_Y7_N7
\adat0_receiver|adat_data_out[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[118]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(118));

-- Location: LCFF_X21_Y7_N17
\tdm_stage_reg[309]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[309]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(309));

-- Location: LCFF_X20_Y7_N3
\tdm_shift_reg[308]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(308));

-- Location: LCCOMB_X20_Y7_N4
\tdm_shift_reg~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~74_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(309))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(308))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(309),
	datad => tdm_shift_reg(308),
	combout => \tdm_shift_reg~74_combout\);

-- Location: LCFF_X21_Y7_N3
\adat0_receiver|adat_data_out[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[117]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(117));

-- Location: LCFF_X21_Y7_N21
\tdm_stage_reg[308]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[308]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(308));

-- Location: LCFF_X20_Y7_N1
\tdm_shift_reg[307]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(307));

-- Location: LCCOMB_X20_Y7_N2
\tdm_shift_reg~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~75_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(308)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(307)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(307),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(308),
	combout => \tdm_shift_reg~75_combout\);

-- Location: LCFF_X21_Y7_N23
\adat0_receiver|adat_data_out[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[116]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(116));

-- Location: LCFF_X21_Y7_N13
\tdm_stage_reg[307]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(115),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(307));

-- Location: LCFF_X20_Y7_N31
\tdm_shift_reg[306]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(306));

-- Location: LCCOMB_X20_Y7_N0
\tdm_shift_reg~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~76_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(307))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(306))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(307),
	datad => tdm_shift_reg(306),
	combout => \tdm_shift_reg~76_combout\);

-- Location: LCFF_X21_Y7_N15
\adat0_receiver|adat_data_out[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(144),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(115));

-- Location: LCFF_X21_Y7_N9
\tdm_stage_reg[306]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[306]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(306));

-- Location: LCFF_X20_Y7_N29
\tdm_shift_reg[305]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(305));

-- Location: LCCOMB_X20_Y7_N30
\tdm_shift_reg~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~77_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(306))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(305))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(306),
	datad => tdm_shift_reg(305),
	combout => \tdm_shift_reg~77_combout\);

-- Location: LCFF_X21_Y7_N11
\adat0_receiver|adat_data_out[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[114]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(114));

-- Location: LCFF_X21_Y7_N29
\tdm_stage_reg[305]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[305]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(305));

-- Location: LCFF_X20_Y7_N23
\tdm_shift_reg[304]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(304));

-- Location: LCCOMB_X20_Y7_N28
\tdm_shift_reg~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~78_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(305)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(304)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(304),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(305),
	combout => \tdm_shift_reg~78_combout\);

-- Location: LCFF_X21_Y7_N27
\adat0_receiver|adat_data_out[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(142),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(113));

-- Location: LCFF_X21_Y7_N1
\tdm_stage_reg[304]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[304]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(304));

-- Location: LCFF_X20_Y7_N21
\tdm_shift_reg[303]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(303));

-- Location: LCCOMB_X20_Y7_N22
\tdm_shift_reg~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~79_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(304)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(303)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(303),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(304),
	combout => \tdm_shift_reg~79_combout\);

-- Location: LCFF_X21_Y7_N19
\adat0_receiver|adat_data_out[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(141),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(112));

-- Location: LCFF_X19_Y7_N17
\tdm_stage_reg[303]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[303]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(303));

-- Location: LCFF_X20_Y7_N19
\tdm_shift_reg[302]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(302));

-- Location: LCCOMB_X20_Y7_N20
\tdm_shift_reg~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~80_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(303)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(302)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(302),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(303),
	combout => \tdm_shift_reg~80_combout\);

-- Location: LCFF_X19_Y7_N7
\adat0_receiver|adat_data_out[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[111]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(111));

-- Location: LCFF_X19_Y7_N13
\tdm_stage_reg[302]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[302]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(302));

-- Location: LCFF_X20_Y7_N17
\tdm_shift_reg[301]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(301));

-- Location: LCCOMB_X20_Y7_N18
\tdm_shift_reg~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~81_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(302)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(301)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(301),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(302),
	combout => \tdm_shift_reg~81_combout\);

-- Location: LCFF_X19_Y7_N3
\adat0_receiver|adat_data_out[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[110]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(110));

-- Location: LCFF_X19_Y7_N29
\tdm_stage_reg[301]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[301]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(301));

-- Location: LCFF_X20_Y7_N15
\tdm_shift_reg[300]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(300));

-- Location: LCCOMB_X20_Y7_N16
\tdm_shift_reg~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~82_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(301)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(300)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(300),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(301),
	combout => \tdm_shift_reg~82_combout\);

-- Location: LCFF_X19_Y7_N23
\adat0_receiver|adat_data_out[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[109]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(109));

-- Location: LCFF_X19_Y7_N1
\tdm_stage_reg[300]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[300]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(300));

-- Location: LCFF_X20_Y7_N25
\tdm_shift_reg[299]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(299));

-- Location: LCCOMB_X20_Y7_N14
\tdm_shift_reg~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~83_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(300)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(299)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(299),
	datac => tdm_stage_reg(300),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~83_combout\);

-- Location: LCFF_X19_Y7_N19
\adat0_receiver|adat_data_out[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(136),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(108));

-- Location: LCFF_X19_Y7_N25
\tdm_stage_reg[299]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[299]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(299));

-- Location: LCFF_X20_Y7_N27
\tdm_shift_reg[298]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(298));

-- Location: LCCOMB_X20_Y7_N24
\tdm_shift_reg~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~84_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(299)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(298)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(298),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(299),
	combout => \tdm_shift_reg~84_combout\);

-- Location: LCFF_X19_Y7_N11
\adat0_receiver|adat_data_out[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(134),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(107));

-- Location: LCFF_X19_Y7_N21
\tdm_stage_reg[298]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[298]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(298));

-- Location: LCFF_X20_Y7_N9
\tdm_shift_reg[297]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(297));

-- Location: LCCOMB_X20_Y7_N26
\tdm_shift_reg~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~85_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(298)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(297)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(297),
	datac => tdm_stage_reg(298),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~85_combout\);

-- Location: LCFF_X19_Y7_N27
\adat0_receiver|adat_data_out[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[106]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(106));

-- Location: LCFF_X19_Y7_N9
\tdm_stage_reg[297]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[297]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(297));

-- Location: LCFF_X19_Y10_N13
\tdm_shift_reg[296]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(296));

-- Location: LCCOMB_X20_Y7_N8
\tdm_shift_reg~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~86_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(297)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(296)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(296),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(297),
	combout => \tdm_shift_reg~86_combout\);

-- Location: LCFF_X19_Y7_N31
\adat0_receiver|adat_data_out[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[105]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(105));

-- Location: LCFF_X19_Y10_N7
\tdm_stage_reg[296]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[296]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(296));

-- Location: LCFF_X19_Y10_N1
\tdm_shift_reg[295]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(295));

-- Location: LCCOMB_X19_Y10_N12
\tdm_shift_reg~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~87_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(296)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(295)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(295),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(296),
	combout => \tdm_shift_reg~87_combout\);

-- Location: LCFF_X20_Y10_N31
\adat0_receiver|adat_data_out[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[104]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(104));

-- Location: LCFF_X19_Y10_N3
\tdm_stage_reg[295]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[295]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(295));

-- Location: LCFF_X19_Y10_N29
\tdm_shift_reg[294]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(294));

-- Location: LCCOMB_X19_Y10_N0
\tdm_shift_reg~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~88_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(295)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(294)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(294),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(295),
	combout => \tdm_shift_reg~88_combout\);

-- Location: LCFF_X20_Y10_N25
\adat0_receiver|adat_data_out[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[103]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(103));

-- Location: LCFF_X19_Y10_N23
\tdm_stage_reg[294]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[294]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(294));

-- Location: LCFF_X19_Y10_N5
\tdm_shift_reg[293]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(293));

-- Location: LCCOMB_X19_Y10_N28
\tdm_shift_reg~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~89_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(294)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(293)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(293),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(294),
	combout => \tdm_shift_reg~89_combout\);

-- Location: LCFF_X20_Y10_N29
\adat0_receiver|adat_data_out[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(128),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(102));

-- Location: LCFF_X19_Y10_N19
\tdm_stage_reg[293]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(101),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(293));

-- Location: LCFF_X19_Y10_N17
\tdm_shift_reg[292]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(292));

-- Location: LCCOMB_X19_Y10_N4
\tdm_shift_reg~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~90_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(293)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(292)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(292),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(293),
	combout => \tdm_shift_reg~90_combout\);

-- Location: LCFF_X20_Y10_N13
\adat0_receiver|adat_data_out[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[101]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(101));

-- Location: LCFF_X19_Y10_N11
\tdm_stage_reg[292]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[292]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(292));

-- Location: LCFF_X19_Y10_N21
\tdm_shift_reg[291]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(291));

-- Location: LCCOMB_X19_Y10_N16
\tdm_shift_reg~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~91_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(292)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(291)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(291),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(292),
	combout => \tdm_shift_reg~91_combout\);

-- Location: LCFF_X20_Y10_N5
\adat0_receiver|adat_data_out[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[100]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(100));

-- Location: LCFF_X19_Y10_N27
\tdm_stage_reg[291]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[291]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(291));

-- Location: LCFF_X19_Y10_N25
\tdm_shift_reg[290]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(290));

-- Location: LCCOMB_X19_Y10_N20
\tdm_shift_reg~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~92_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(291)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(290)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(290),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(291),
	combout => \tdm_shift_reg~92_combout\);

-- Location: LCFF_X20_Y10_N21
\adat0_receiver|adat_data_out[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[99]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(99));

-- Location: LCFF_X19_Y10_N31
\tdm_stage_reg[290]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[290]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(290));

-- Location: LCFF_X18_Y12_N7
\tdm_shift_reg[289]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(289));

-- Location: LCCOMB_X19_Y10_N24
\tdm_shift_reg~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~93_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(290)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(289)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(289),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(290),
	combout => \tdm_shift_reg~93_combout\);

-- Location: LCFF_X20_Y10_N19
\adat0_receiver|adat_data_out[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[98]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(98));

-- Location: LCFF_X17_Y12_N25
\tdm_stage_reg[289]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[289]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(289));

-- Location: LCFF_X18_Y8_N13
\tdm_shift_reg[288]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	sdata => \tdm_shift_reg~95_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(288));

-- Location: LCCOMB_X18_Y12_N6
\tdm_shift_reg~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~94_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(289)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(288)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(288),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(289),
	combout => \tdm_shift_reg~94_combout\);

-- Location: LCFF_X17_Y12_N31
\adat0_receiver|adat_data_out[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[97]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(97));

-- Location: LCFF_X19_Y8_N15
\tdm_stage_reg[288]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(96),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(288));

-- Location: LCFF_X25_Y8_N29
\tdm_shift_reg[287]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(287));

-- Location: LCCOMB_X19_Y8_N14
\tdm_shift_reg~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~95_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(288))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(287))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(288),
	datad => tdm_shift_reg(287),
	combout => \tdm_shift_reg~95_combout\);

-- Location: LCFF_X19_Y8_N9
\adat0_receiver|adat_data_out[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(121),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(96));

-- Location: LCFF_X25_Y8_N31
\tdm_stage_reg[287]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[287]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(287));

-- Location: LCFF_X25_Y8_N13
\tdm_shift_reg[286]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(286));

-- Location: LCCOMB_X25_Y8_N28
\tdm_shift_reg~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~96_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(287)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(286)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(286),
	datab => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(287),
	combout => \tdm_shift_reg~96_combout\);

-- Location: LCFF_X24_Y8_N9
\adat0_receiver|adat_data_out[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[95]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(95));

-- Location: LCFF_X25_Y8_N7
\tdm_stage_reg[286]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[286]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(286));

-- Location: LCFF_X25_Y8_N1
\tdm_shift_reg[285]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(285));

-- Location: LCCOMB_X25_Y8_N12
\tdm_shift_reg~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~97_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(286)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(285)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(285),
	datad => tdm_stage_reg(286),
	combout => \tdm_shift_reg~97_combout\);

-- Location: LCFF_X24_Y8_N17
\adat0_receiver|adat_data_out[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[94]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(94));

-- Location: LCFF_X25_Y8_N3
\tdm_stage_reg[285]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[285]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(285));

-- Location: LCFF_X25_Y8_N9
\tdm_shift_reg[284]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(284));

-- Location: LCCOMB_X25_Y8_N0
\tdm_shift_reg~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~98_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(285)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(284)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(284),
	datad => tdm_stage_reg(285),
	combout => \tdm_shift_reg~98_combout\);

-- Location: LCFF_X24_Y8_N13
\adat0_receiver|adat_data_out[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[93]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(93));

-- Location: LCFF_X25_Y8_N23
\tdm_stage_reg[284]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[284]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(284));

-- Location: LCFF_X25_Y8_N25
\tdm_shift_reg[283]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(283));

-- Location: LCCOMB_X25_Y8_N8
\tdm_shift_reg~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~99_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(284)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(283)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(283),
	datad => tdm_stage_reg(284),
	combout => \tdm_shift_reg~99_combout\);

-- Location: LCFF_X24_Y8_N29
\adat0_receiver|adat_data_out[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[92]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(92));

-- Location: LCFF_X25_Y8_N19
\tdm_stage_reg[283]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[283]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(283));

-- Location: LCFF_X25_Y8_N5
\tdm_shift_reg[282]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(282));

-- Location: LCCOMB_X25_Y8_N24
\tdm_shift_reg~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~100_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(283)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(282)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(282),
	datad => tdm_stage_reg(283),
	combout => \tdm_shift_reg~100_combout\);

-- Location: LCFF_X24_Y8_N25
\adat0_receiver|adat_data_out[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(114),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(91));

-- Location: LCFF_X25_Y8_N11
\tdm_stage_reg[282]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[282]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(282));

-- Location: LCFF_X25_Y8_N17
\tdm_shift_reg[281]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(281));

-- Location: LCCOMB_X25_Y8_N4
\tdm_shift_reg~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~101_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(282)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(281)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(281),
	datad => tdm_stage_reg(282),
	combout => \tdm_shift_reg~101_combout\);

-- Location: LCFF_X24_Y8_N15
\adat0_receiver|adat_data_out[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[90]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(90));

-- Location: LCFF_X25_Y8_N27
\tdm_stage_reg[281]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[281]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(281));

-- Location: LCFF_X25_Y8_N21
\tdm_shift_reg[280]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(280));

-- Location: LCCOMB_X25_Y8_N16
\tdm_shift_reg~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~102_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(281)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(280)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(280),
	datad => tdm_stage_reg(281),
	combout => \tdm_shift_reg~102_combout\);

-- Location: LCFF_X24_Y8_N3
\adat0_receiver|adat_data_out[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(112),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(89));

-- Location: LCFF_X25_Y8_N15
\tdm_stage_reg[280]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[280]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(280));

-- Location: LCFF_X25_Y7_N21
\tdm_shift_reg[279]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(279));

-- Location: LCCOMB_X25_Y8_N20
\tdm_shift_reg~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~103_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(280)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(279)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(279),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(280),
	combout => \tdm_shift_reg~103_combout\);

-- Location: LCFF_X24_Y8_N19
\adat0_receiver|adat_data_out[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[88]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(88));

-- Location: LCFF_X25_Y7_N31
\tdm_stage_reg[279]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[279]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(279));

-- Location: LCFF_X25_Y7_N13
\tdm_shift_reg[278]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(278));

-- Location: LCCOMB_X25_Y7_N20
\tdm_shift_reg~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~104_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(279)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(278)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(278),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(279),
	combout => \tdm_shift_reg~104_combout\);

-- Location: LCFF_X24_Y7_N15
\adat0_receiver|adat_data_out[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[87]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(87));

-- Location: LCFF_X25_Y7_N7
\tdm_stage_reg[278]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[278]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(278));

-- Location: LCFF_X25_Y7_N25
\tdm_shift_reg[277]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(277));

-- Location: LCCOMB_X25_Y7_N12
\tdm_shift_reg~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~105_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(278)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(277)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(277),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(278),
	combout => \tdm_shift_reg~105_combout\);

-- Location: LCFF_X24_Y7_N17
\adat0_receiver|adat_data_out[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[86]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(86));

-- Location: LCFF_X25_Y7_N3
\tdm_stage_reg[277]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[277]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(277));

-- Location: LCFF_X25_Y7_N29
\tdm_shift_reg[276]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(276));

-- Location: LCCOMB_X25_Y7_N24
\tdm_shift_reg~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~106_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(277)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(276)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(276),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(277),
	combout => \tdm_shift_reg~106_combout\);

-- Location: LCFF_X24_Y7_N13
\adat0_receiver|adat_data_out[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[85]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(85));

-- Location: LCFF_X25_Y7_N23
\tdm_stage_reg[276]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[276]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(276));

-- Location: LCFF_X25_Y7_N17
\tdm_shift_reg[275]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(275));

-- Location: LCCOMB_X25_Y7_N28
\tdm_shift_reg~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~107_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(276)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(275)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(275),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(276),
	combout => \tdm_shift_reg~107_combout\);

-- Location: LCFF_X24_Y7_N25
\adat0_receiver|adat_data_out[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[84]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(84));

-- Location: LCFF_X25_Y7_N19
\tdm_stage_reg[275]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[275]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(275));

-- Location: LCFF_X25_Y7_N1
\tdm_shift_reg[274]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(274));

-- Location: LCCOMB_X25_Y7_N16
\tdm_shift_reg~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~108_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(275)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(274)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(274),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(275),
	combout => \tdm_shift_reg~108_combout\);

-- Location: LCFF_X24_Y7_N9
\adat0_receiver|adat_data_out[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(104),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(83));

-- Location: LCFF_X25_Y7_N11
\tdm_stage_reg[274]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[274]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(274));

-- Location: LCFF_X25_Y7_N9
\tdm_shift_reg[273]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(273));

-- Location: LCCOMB_X25_Y7_N0
\tdm_shift_reg~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~109_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(274)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(273)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(273),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(274),
	combout => \tdm_shift_reg~109_combout\);

-- Location: LCFF_X24_Y7_N3
\adat0_receiver|adat_data_out[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[82]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(82));

-- Location: LCFF_X25_Y7_N27
\tdm_stage_reg[273]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[273]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(273));

-- Location: LCFF_X25_Y7_N5
\tdm_shift_reg[272]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(272));

-- Location: LCCOMB_X25_Y7_N8
\tdm_shift_reg~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~110_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(273)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(272)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(272),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(273),
	combout => \tdm_shift_reg~110_combout\);

-- Location: LCFF_X24_Y7_N29
\adat0_receiver|adat_data_out[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[81]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(81));

-- Location: LCFF_X25_Y7_N15
\tdm_stage_reg[272]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[272]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(272));

-- Location: LCFF_X25_Y6_N1
\tdm_shift_reg[271]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(271));

-- Location: LCCOMB_X25_Y7_N4
\tdm_shift_reg~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~111_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(272)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(271)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(271),
	datac => tdm_stage_reg(272),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~111_combout\);

-- Location: LCFF_X24_Y7_N19
\adat0_receiver|adat_data_out[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(101),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(80));

-- Location: LCFF_X25_Y6_N31
\tdm_stage_reg[271]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[271]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(271));

-- Location: LCFF_X25_Y6_N13
\tdm_shift_reg[270]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(270));

-- Location: LCCOMB_X25_Y6_N0
\tdm_shift_reg~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~112_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(271)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(270)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(270),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(271),
	combout => \tdm_shift_reg~112_combout\);

-- Location: LCFF_X24_Y6_N17
\adat0_receiver|adat_data_out[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[79]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(79));

-- Location: LCFF_X25_Y6_N7
\tdm_stage_reg[270]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[270]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(270));

-- Location: LCFF_X25_Y6_N25
\tdm_shift_reg[269]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(269));

-- Location: LCCOMB_X25_Y6_N12
\tdm_shift_reg~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~113_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(270)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(269)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(269),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(270),
	combout => \tdm_shift_reg~113_combout\);

-- Location: LCFF_X24_Y6_N29
\adat0_receiver|adat_data_out[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[78]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(78));

-- Location: LCFF_X25_Y6_N3
\tdm_stage_reg[269]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[269]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(269));

-- Location: LCFF_X25_Y6_N29
\tdm_shift_reg[268]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(268));

-- Location: LCCOMB_X25_Y6_N24
\tdm_shift_reg~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~114_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(269)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(268)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(268),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(269),
	combout => \tdm_shift_reg~114_combout\);

-- Location: LCFF_X24_Y6_N13
\adat0_receiver|adat_data_out[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[77]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(77));

-- Location: LCFF_X25_Y6_N23
\tdm_stage_reg[268]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[268]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(268));

-- Location: LCFF_X25_Y6_N21
\tdm_shift_reg[267]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(267));

-- Location: LCCOMB_X25_Y6_N28
\tdm_shift_reg~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~115_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(268)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(267)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(267),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(268),
	combout => \tdm_shift_reg~115_combout\);

-- Location: LCFF_X24_Y6_N9
\adat0_receiver|adat_data_out[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[76]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(76));

-- Location: LCFF_X25_Y6_N19
\tdm_stage_reg[267]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[267]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(267));

-- Location: LCFF_X25_Y6_N17
\tdm_shift_reg[266]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(266));

-- Location: LCCOMB_X25_Y6_N20
\tdm_shift_reg~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~116_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(267)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(266)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(266),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(267),
	combout => \tdm_shift_reg~116_combout\);

-- Location: LCFF_X24_Y6_N25
\adat0_receiver|adat_data_out[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(94),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(75));

-- Location: LCFF_X25_Y6_N11
\tdm_stage_reg[266]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[266]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(266));

-- Location: LCFF_X25_Y6_N9
\tdm_shift_reg[265]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(265));

-- Location: LCCOMB_X25_Y6_N16
\tdm_shift_reg~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~117_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(266)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(265)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(265),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(266),
	combout => \tdm_shift_reg~117_combout\);

-- Location: LCFF_X24_Y6_N15
\adat0_receiver|adat_data_out[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(93),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(74));

-- Location: LCFF_X25_Y6_N27
\tdm_stage_reg[265]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[265]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(265));

-- Location: LCFF_X25_Y6_N5
\tdm_shift_reg[264]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(264));

-- Location: LCCOMB_X25_Y6_N8
\tdm_shift_reg~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~118_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(265)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(264)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(264),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(265),
	combout => \tdm_shift_reg~118_combout\);

-- Location: LCFF_X24_Y6_N19
\adat0_receiver|adat_data_out[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[73]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(73));

-- Location: LCFF_X25_Y6_N15
\tdm_stage_reg[264]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[264]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(264));

-- Location: LCFF_X21_Y5_N1
\tdm_shift_reg[263]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(263));

-- Location: LCCOMB_X25_Y6_N4
\tdm_shift_reg~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~119_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(264)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(263)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(263),
	datac => tdm_stage_reg(264),
	combout => \tdm_shift_reg~119_combout\);

-- Location: LCFF_X24_Y6_N3
\adat0_receiver|adat_data_out[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[72]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(72));

-- Location: LCFF_X21_Y5_N11
\tdm_stage_reg[263]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[263]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(263));

-- Location: LCFF_X21_Y5_N5
\tdm_shift_reg[262]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(262));

-- Location: LCCOMB_X21_Y5_N0
\tdm_shift_reg~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~120_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(263)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(262)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(262),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(263),
	combout => \tdm_shift_reg~120_combout\);

-- Location: LCFF_X20_Y5_N17
\adat0_receiver|adat_data_out[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[71]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(71));

-- Location: LCFF_X21_Y5_N3
\tdm_stage_reg[262]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[262]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(262));

-- Location: LCFF_X21_Y5_N25
\tdm_shift_reg[261]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(261));

-- Location: LCCOMB_X21_Y5_N4
\tdm_shift_reg~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~121_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(262)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(261)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(261),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(262),
	combout => \tdm_shift_reg~121_combout\);

-- Location: LCFF_X20_Y5_N13
\adat0_receiver|adat_data_out[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[70]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(70));

-- Location: LCFF_X21_Y5_N7
\tdm_stage_reg[261]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[261]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(261));

-- Location: LCFF_X21_Y5_N29
\tdm_shift_reg[260]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(260));

-- Location: LCCOMB_X21_Y5_N24
\tdm_shift_reg~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~122_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(261)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(260)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(260),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(261),
	combout => \tdm_shift_reg~122_combout\);

-- Location: LCFF_X20_Y5_N25
\adat0_receiver|adat_data_out[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[69]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(69));

-- Location: LCFF_X21_Y5_N27
\tdm_stage_reg[260]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[260]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(260));

-- Location: LCFF_X21_Y5_N17
\tdm_shift_reg[259]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(259));

-- Location: LCCOMB_X21_Y5_N28
\tdm_shift_reg~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~123_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(260)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(259)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(259),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(260),
	combout => \tdm_shift_reg~123_combout\);

-- Location: LCFF_X20_Y5_N9
\adat0_receiver|adat_data_out[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[68]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(68));

-- Location: LCFF_X21_Y5_N23
\tdm_stage_reg[259]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[259]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(259));

-- Location: LCFF_X21_Y5_N13
\tdm_shift_reg[258]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(258));

-- Location: LCCOMB_X21_Y5_N16
\tdm_shift_reg~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~124_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(259)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(258)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(258),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(259),
	combout => \tdm_shift_reg~124_combout\);

-- Location: LCFF_X20_Y5_N29
\adat0_receiver|adat_data_out[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(84),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(67));

-- Location: LCFF_X21_Y5_N15
\tdm_stage_reg[258]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[258]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(258));

-- Location: LCFF_X21_Y5_N21
\tdm_shift_reg[257]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(257));

-- Location: LCCOMB_X21_Y5_N12
\tdm_shift_reg~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~125_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(258)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(257)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(257),
	datac => tdm_stage_reg(258),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~125_combout\);

-- Location: LCFF_X20_Y5_N3
\adat0_receiver|adat_data_out[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(83),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(66));

-- Location: LCFF_X21_Y5_N31
\tdm_stage_reg[257]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[257]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(257));

-- Location: LCFF_X21_Y5_N9
\tdm_shift_reg[256]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(256));

-- Location: LCCOMB_X21_Y5_N20
\tdm_shift_reg~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~126_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(257)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(256)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(256),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(257),
	combout => \tdm_shift_reg~126_combout\);

-- Location: LCFF_X20_Y5_N15
\adat0_receiver|adat_data_out[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[65]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(65));

-- Location: LCFF_X21_Y5_N19
\tdm_stage_reg[256]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[256]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(256));

-- Location: LCFF_X25_Y5_N29
\tdm_shift_reg[255]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(255));

-- Location: LCCOMB_X21_Y5_N8
\tdm_shift_reg~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~127_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(256)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(255)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(255),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(256),
	combout => \tdm_shift_reg~127_combout\);

-- Location: LCFF_X20_Y5_N19
\adat0_receiver|adat_data_out[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[64]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(64));

-- Location: LCFF_X25_Y5_N31
\tdm_stage_reg[255]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[255]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(255));

-- Location: LCFF_X25_Y5_N13
\tdm_shift_reg[254]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(254));

-- Location: LCCOMB_X25_Y5_N28
\tdm_shift_reg~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~128_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(255)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(254)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(254),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(255),
	combout => \tdm_shift_reg~128_combout\);

-- Location: LCFF_X24_Y5_N15
\adat0_receiver|adat_data_out[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[63]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(63));

-- Location: LCFF_X25_Y5_N7
\tdm_stage_reg[254]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[254]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(254));

-- Location: LCFF_X25_Y5_N1
\tdm_shift_reg[253]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(253));

-- Location: LCCOMB_X25_Y5_N12
\tdm_shift_reg~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~129_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(254)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(253)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(253),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(254),
	combout => \tdm_shift_reg~129_combout\);

-- Location: LCFF_X24_Y5_N17
\adat0_receiver|adat_data_out[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[62]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(62));

-- Location: LCFF_X25_Y5_N3
\tdm_stage_reg[253]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[253]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(253));

-- Location: LCFF_X25_Y5_N21
\tdm_shift_reg[252]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(252));

-- Location: LCCOMB_X25_Y5_N0
\tdm_shift_reg~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~130_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(253)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(252)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(252),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(253),
	combout => \tdm_shift_reg~130_combout\);

-- Location: LCFF_X24_Y5_N13
\adat0_receiver|adat_data_out[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[61]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(61));

-- Location: LCFF_X25_Y5_N23
\tdm_stage_reg[252]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[252]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(252));

-- Location: LCFF_X25_Y5_N17
\tdm_shift_reg[251]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(251));

-- Location: LCCOMB_X25_Y5_N20
\tdm_shift_reg~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~131_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(252)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(251)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(251),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(252),
	combout => \tdm_shift_reg~131_combout\);

-- Location: LCFF_X24_Y5_N25
\adat0_receiver|adat_data_out[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[60]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(60));

-- Location: LCFF_X25_Y5_N15
\tdm_stage_reg[251]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[251]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(251));

-- Location: LCFF_X25_Y5_N25
\tdm_shift_reg[250]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(250));

-- Location: LCCOMB_X25_Y5_N16
\tdm_shift_reg~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~132_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(251)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(250)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(250),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(251),
	combout => \tdm_shift_reg~132_combout\);

-- Location: LCFF_X24_Y5_N23
\adat0_receiver|adat_data_out[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[59]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(59));

-- Location: LCFF_X25_Y5_N11
\tdm_stage_reg[250]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[250]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(250));

-- Location: LCFF_X25_Y5_N9
\tdm_shift_reg[249]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(249));

-- Location: LCCOMB_X25_Y5_N24
\tdm_shift_reg~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~133_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(250)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(249)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(249),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(250),
	combout => \tdm_shift_reg~133_combout\);

-- Location: LCFF_X24_Y5_N11
\adat0_receiver|adat_data_out[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(73),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(58));

-- Location: LCFF_X25_Y5_N27
\tdm_stage_reg[249]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[249]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(249));

-- Location: LCFF_X25_Y5_N5
\tdm_shift_reg[248]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(248));

-- Location: LCCOMB_X25_Y5_N8
\tdm_shift_reg~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~134_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(249)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(248)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(248),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(249),
	combout => \tdm_shift_reg~134_combout\);

-- Location: LCFF_X24_Y5_N19
\adat0_receiver|adat_data_out[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(72),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(57));

-- Location: LCFF_X25_Y5_N19
\tdm_stage_reg[248]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[248]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(248));

-- Location: LCFF_X22_Y3_N9
\tdm_shift_reg[247]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(247));

-- Location: LCCOMB_X25_Y5_N4
\tdm_shift_reg~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~135_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(248)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(247)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(247),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(248),
	combout => \tdm_shift_reg~135_combout\);

-- Location: LCFF_X24_Y5_N3
\adat0_receiver|adat_data_out[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[56]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(56));

-- Location: LCFF_X22_Y3_N3
\tdm_stage_reg[247]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(55),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(247));

-- Location: LCFF_X22_Y3_N13
\tdm_shift_reg[246]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(246));

-- Location: LCCOMB_X22_Y3_N8
\tdm_shift_reg~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~136_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(247)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(246)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(246),
	datab => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(247),
	combout => \tdm_shift_reg~136_combout\);

-- Location: LCFF_X21_Y3_N21
\adat0_receiver|adat_data_out[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(69),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(55));

-- Location: LCFF_X22_Y3_N7
\tdm_stage_reg[246]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[246]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(246));

-- Location: LCFF_X22_Y3_N1
\tdm_shift_reg[245]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(245));

-- Location: LCCOMB_X22_Y3_N12
\tdm_shift_reg~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~137_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(246)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(245)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(245),
	datad => tdm_stage_reg(246),
	combout => \tdm_shift_reg~137_combout\);

-- Location: LCFF_X21_Y3_N27
\adat0_receiver|adat_data_out[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(68),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(54));

-- Location: LCFF_X22_Y3_N23
\tdm_stage_reg[245]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(53),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(245));

-- Location: LCFF_X22_Y3_N29
\tdm_shift_reg[244]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(244));

-- Location: LCCOMB_X22_Y3_N0
\tdm_shift_reg~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~138_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(245)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(244)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(244),
	datad => tdm_stage_reg(245),
	combout => \tdm_shift_reg~138_combout\);

-- Location: LCFF_X21_Y3_N31
\adat0_receiver|adat_data_out[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(67),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(53));

-- Location: LCFF_X22_Y3_N15
\tdm_stage_reg[244]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[244]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(244));

-- Location: LCFF_X22_Y3_N17
\tdm_shift_reg[243]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(243));

-- Location: LCCOMB_X22_Y3_N28
\tdm_shift_reg~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~139_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(244)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(243)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(243),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(244),
	combout => \tdm_shift_reg~139_combout\);

-- Location: LCFF_X21_Y3_N29
\adat0_receiver|adat_data_out[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(66),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(52));

-- Location: LCFF_X22_Y3_N19
\tdm_stage_reg[243]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[243]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(243));

-- Location: LCFF_X22_Y3_N21
\tdm_shift_reg[242]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(242));

-- Location: LCCOMB_X22_Y3_N16
\tdm_shift_reg~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~140_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(243)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(242)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(242),
	datab => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(243),
	combout => \tdm_shift_reg~140_combout\);

-- Location: LCFF_X21_Y3_N3
\adat0_receiver|adat_data_out[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(64),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(51));

-- Location: LCFF_X22_Y3_N11
\tdm_stage_reg[242]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[242]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(242));

-- Location: LCFF_X22_Y3_N25
\tdm_shift_reg[241]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(241));

-- Location: LCCOMB_X22_Y3_N20
\tdm_shift_reg~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~141_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(242)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(241)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(241),
	datab => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(242),
	combout => \tdm_shift_reg~141_combout\);

-- Location: LCFF_X21_Y3_N19
\adat0_receiver|adat_data_out[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(63),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(50));

-- Location: LCFF_X22_Y3_N27
\tdm_stage_reg[241]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[241]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(241));

-- Location: LCFF_X22_Y3_N5
\tdm_shift_reg[240]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(240));

-- Location: LCCOMB_X22_Y3_N24
\tdm_shift_reg~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~142_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(241)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(240)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(240),
	datad => tdm_stage_reg(241),
	combout => \tdm_shift_reg~142_combout\);

-- Location: LCFF_X21_Y3_N23
\adat0_receiver|adat_data_out[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(62),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(49));

-- Location: LCFF_X22_Y3_N31
\tdm_stage_reg[240]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[240]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(240));

-- Location: LCFF_X21_Y11_N17
\tdm_shift_reg[239]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(239));

-- Location: LCCOMB_X22_Y3_N4
\tdm_shift_reg~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~143_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(240)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(239)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(239),
	datad => tdm_stage_reg(240),
	combout => \tdm_shift_reg~143_combout\);

-- Location: LCFF_X21_Y3_N25
\adat0_receiver|adat_data_out[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(61),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(48));

-- Location: LCFF_X21_Y11_N31
\tdm_stage_reg[239]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[239]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(239));

-- Location: LCFF_X21_Y11_N13
\tdm_shift_reg[238]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(238));

-- Location: LCCOMB_X21_Y11_N16
\tdm_shift_reg~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~144_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(239)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(238)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(238),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(239),
	combout => \tdm_shift_reg~144_combout\);

-- Location: LCFF_X20_Y11_N29
\adat0_receiver|adat_data_out[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[47]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(47));

-- Location: LCFF_X21_Y11_N7
\tdm_stage_reg[238]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[238]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(238));

-- Location: LCFF_X21_Y11_N1
\tdm_shift_reg[237]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(237));

-- Location: LCCOMB_X21_Y11_N12
\tdm_shift_reg~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~145_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(238)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(237)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(237),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(238),
	combout => \tdm_shift_reg~145_combout\);

-- Location: LCFF_X20_Y11_N3
\adat0_receiver|adat_data_out[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[46]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(46));

-- Location: LCFF_X21_Y11_N3
\tdm_stage_reg[237]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[237]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(237));

-- Location: LCFF_X21_Y11_N29
\tdm_shift_reg[236]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(236));

-- Location: LCCOMB_X21_Y11_N0
\tdm_shift_reg~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~146_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(237)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(236)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(236),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(237),
	combout => \tdm_shift_reg~146_combout\);

-- Location: LCFF_X20_Y11_N13
\adat0_receiver|adat_data_out[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[45]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(45));

-- Location: LCFF_X21_Y11_N23
\tdm_stage_reg[236]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[236]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(236));

-- Location: LCFF_X21_Y11_N25
\tdm_shift_reg[235]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(235));

-- Location: LCCOMB_X21_Y11_N28
\tdm_shift_reg~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~147_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(236)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(235)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(235),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(236),
	combout => \tdm_shift_reg~147_combout\);

-- Location: LCFF_X20_Y11_N15
\adat0_receiver|adat_data_out[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(56),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(44));

-- Location: LCFF_X21_Y11_N15
\tdm_stage_reg[235]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[235]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(235));

-- Location: LCFF_X21_Y11_N21
\tdm_shift_reg[234]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(234));

-- Location: LCCOMB_X21_Y11_N24
\tdm_shift_reg~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~148_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(235)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(234)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(234),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(235),
	combout => \tdm_shift_reg~148_combout\);

-- Location: LCFF_X20_Y11_N9
\adat0_receiver|adat_data_out[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[43]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(43));

-- Location: LCFF_X21_Y11_N11
\tdm_stage_reg[234]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[234]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(234));

-- Location: LCFF_X21_Y11_N5
\tdm_shift_reg[233]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(233));

-- Location: LCCOMB_X21_Y11_N20
\tdm_shift_reg~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~149_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(234)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(233)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(233),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(234),
	combout => \tdm_shift_reg~149_combout\);

-- Location: LCFF_X20_Y11_N23
\adat0_receiver|adat_data_out[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(53),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(42));

-- Location: LCFF_X21_Y11_N27
\tdm_stage_reg[233]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[233]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(233));

-- Location: LCFF_X21_Y11_N9
\tdm_shift_reg[232]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(232));

-- Location: LCCOMB_X21_Y11_N4
\tdm_shift_reg~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~150_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(233)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(232)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(232),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(233),
	combout => \tdm_shift_reg~150_combout\);

-- Location: LCFF_X20_Y11_N25
\adat0_receiver|adat_data_out[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[41]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(41));

-- Location: LCFF_X21_Y11_N19
\tdm_stage_reg[232]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[232]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(232));

-- Location: LCFF_X20_Y13_N9
\tdm_shift_reg[231]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(231));

-- Location: LCCOMB_X21_Y11_N8
\tdm_shift_reg~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~151_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(232)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(231)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(231),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(232),
	combout => \tdm_shift_reg~151_combout\);

-- Location: LCFF_X20_Y11_N19
\adat0_receiver|adat_data_out[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[40]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(40));

-- Location: LCFF_X20_Y13_N3
\tdm_stage_reg[231]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[231]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(231));

-- Location: LCFF_X20_Y13_N13
\tdm_shift_reg[230]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(230));

-- Location: LCCOMB_X20_Y13_N8
\tdm_shift_reg~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~152_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(231)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(230)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(230),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(231),
	combout => \tdm_shift_reg~152_combout\);

-- Location: LCFF_X21_Y13_N5
\adat0_receiver|adat_data_out[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[39]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(39));

-- Location: LCFF_X20_Y13_N7
\tdm_stage_reg[230]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(38),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(230));

-- Location: LCFF_X20_Y13_N1
\tdm_shift_reg[229]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(229));

-- Location: LCCOMB_X20_Y13_N12
\tdm_shift_reg~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~153_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(230)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(229)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(229),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(230),
	combout => \tdm_shift_reg~153_combout\);

-- Location: LCFF_X21_Y13_N17
\adat0_receiver|adat_data_out[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[38]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(38));

-- Location: LCFF_X20_Y13_N11
\tdm_stage_reg[229]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(37),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(229));

-- Location: LCFF_X20_Y13_N29
\tdm_shift_reg[228]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(228));

-- Location: LCCOMB_X20_Y13_N0
\tdm_shift_reg~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~154_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(229)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(228)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(228),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(229),
	combout => \tdm_shift_reg~154_combout\);

-- Location: LCFF_X21_Y13_N9
\adat0_receiver|adat_data_out[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(47),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(37));

-- Location: LCFF_X20_Y13_N23
\tdm_stage_reg[228]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[228]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(228));

-- Location: LCFF_X20_Y13_N17
\tdm_shift_reg[227]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(227));

-- Location: LCCOMB_X20_Y13_N28
\tdm_shift_reg~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~155_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(228)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(227)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(227),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(228),
	combout => \tdm_shift_reg~155_combout\);

-- Location: LCFF_X21_Y13_N29
\adat0_receiver|adat_data_out[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[36]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(36));

-- Location: LCFF_X20_Y13_N15
\tdm_stage_reg[227]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(35),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(227));

-- Location: LCFF_X20_Y13_N21
\tdm_shift_reg[226]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(226));

-- Location: LCCOMB_X20_Y13_N16
\tdm_shift_reg~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~156_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(227)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(226)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(226),
	datac => tdm_stage_reg(227),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~156_combout\);

-- Location: LCFF_X21_Y13_N13
\adat0_receiver|adat_data_out[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[35]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(35));

-- Location: LCFF_X20_Y13_N19
\tdm_stage_reg[226]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[226]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(226));

-- Location: LCFF_X20_Y13_N5
\tdm_shift_reg[225]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(225));

-- Location: LCCOMB_X20_Y13_N20
\tdm_shift_reg~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~157_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(226)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(225)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(225),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(226),
	combout => \tdm_shift_reg~157_combout\);

-- Location: LCFF_X21_Y13_N25
\adat0_receiver|adat_data_out[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[34]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(34));

-- Location: LCFF_X20_Y13_N27
\tdm_stage_reg[225]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[225]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(225));

-- Location: LCFF_X20_Y13_N25
\tdm_shift_reg[224]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(224));

-- Location: LCCOMB_X20_Y13_N4
\tdm_shift_reg~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~158_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(225)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(224)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(224),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(225),
	combout => \tdm_shift_reg~158_combout\);

-- Location: LCFF_X21_Y13_N21
\adat0_receiver|adat_data_out[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[33]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(33));

-- Location: LCFF_X20_Y13_N31
\tdm_stage_reg[224]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_out\(32),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(224));

-- Location: LCFF_X19_Y9_N29
\tdm_shift_reg[223]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(223));

-- Location: LCCOMB_X20_Y13_N24
\tdm_shift_reg~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~159_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(224)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(223)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(223),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(224),
	combout => \tdm_shift_reg~159_combout\);

-- Location: LCFF_X21_Y13_N1
\adat0_receiver|adat_data_out[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[32]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(32));

-- Location: LCFF_X19_Y9_N7
\tdm_stage_reg[223]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[223]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(223));

-- Location: LCFF_X19_Y9_N13
\tdm_shift_reg[222]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(222));

-- Location: LCCOMB_X19_Y9_N28
\tdm_shift_reg~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~160_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(223)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(222)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(222),
	datab => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(223),
	combout => \tdm_shift_reg~160_combout\);

-- Location: LCFF_X20_Y9_N31
\adat0_receiver|adat_data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(39),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(31));

-- Location: LCFF_X19_Y9_N23
\tdm_stage_reg[222]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[222]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(222));

-- Location: LCFF_X19_Y9_N1
\tdm_shift_reg[221]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(221));

-- Location: LCCOMB_X19_Y9_N12
\tdm_shift_reg~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~161_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(222)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(221)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(221),
	datad => tdm_stage_reg(222),
	combout => \tdm_shift_reg~161_combout\);

-- Location: LCFF_X20_Y9_N19
\adat0_receiver|adat_data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(38),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(30));

-- Location: LCFF_X19_Y9_N15
\tdm_stage_reg[221]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[221]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(221));

-- Location: LCFF_X19_Y9_N25
\tdm_shift_reg[220]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(220));

-- Location: LCCOMB_X19_Y9_N0
\tdm_shift_reg~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~162_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(221)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(220)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(220),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(221),
	combout => \tdm_shift_reg~162_combout\);

-- Location: LCFF_X18_Y9_N15
\adat0_receiver|adat_data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[29]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(29));

-- Location: LCFF_X19_Y9_N19
\tdm_stage_reg[220]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[220]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(220));

-- Location: LCFF_X19_Y9_N21
\tdm_shift_reg[219]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(219));

-- Location: LCCOMB_X19_Y9_N24
\tdm_shift_reg~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~163_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(220)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(219)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(219),
	datad => tdm_stage_reg(220),
	combout => \tdm_shift_reg~163_combout\);

-- Location: LCFF_X20_Y9_N25
\adat0_receiver|adat_data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[28]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(28));

-- Location: LCFF_X19_Y9_N3
\tdm_stage_reg[219]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[219]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(219));

-- Location: LCFF_X19_Y9_N5
\tdm_shift_reg[218]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(218));

-- Location: LCCOMB_X19_Y9_N20
\tdm_shift_reg~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~164_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(219)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(218)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(218),
	datad => tdm_stage_reg(219),
	combout => \tdm_shift_reg~164_combout\);

-- Location: LCFF_X20_Y9_N23
\adat0_receiver|adat_data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[27]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(27));

-- Location: LCFF_X19_Y9_N11
\tdm_stage_reg[218]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[218]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(218));

-- Location: LCFF_X19_Y9_N9
\tdm_shift_reg[217]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(217));

-- Location: LCCOMB_X19_Y9_N4
\tdm_shift_reg~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~165_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(218)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(217)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(217),
	datad => tdm_stage_reg(218),
	combout => \tdm_shift_reg~165_combout\);

-- Location: LCFF_X20_Y9_N5
\adat0_receiver|adat_data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[26]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(26));

-- Location: LCFF_X19_Y9_N27
\tdm_stage_reg[217]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[217]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(217));

-- Location: LCFF_X19_Y9_N17
\tdm_shift_reg[216]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(216));

-- Location: LCCOMB_X19_Y9_N8
\tdm_shift_reg~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~166_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(217)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(216)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(216),
	datad => tdm_stage_reg(217),
	combout => \tdm_shift_reg~166_combout\);

-- Location: LCFF_X20_Y9_N3
\adat0_receiver|adat_data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[25]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(25));

-- Location: LCFF_X19_Y9_N31
\tdm_stage_reg[216]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[216]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(216));

-- Location: LCFF_X20_Y12_N11
\tdm_shift_reg[215]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(215));

-- Location: LCCOMB_X19_Y9_N16
\tdm_shift_reg~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~167_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(216)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(215)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(215),
	datad => tdm_stage_reg(216),
	combout => \tdm_shift_reg~167_combout\);

-- Location: LCFF_X20_Y9_N7
\adat0_receiver|adat_data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[24]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(24));

-- Location: LCFF_X20_Y12_N5
\tdm_stage_reg[215]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[215]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(215));

-- Location: LCFF_X22_Y10_N17
\tdm_shift_reg[214]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(214));

-- Location: LCCOMB_X20_Y12_N10
\tdm_shift_reg~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~168_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(215))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(214))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(215),
	datad => tdm_shift_reg(214),
	combout => \tdm_shift_reg~168_combout\);

-- Location: LCFF_X21_Y12_N21
\adat0_receiver|adat_data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[23]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(23));

-- Location: LCFF_X22_Y10_N3
\tdm_stage_reg[214]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[214]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(214));

-- Location: LCFF_X22_Y10_N13
\tdm_shift_reg[213]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(213));

-- Location: LCCOMB_X22_Y10_N16
\tdm_shift_reg~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~169_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(214)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(213)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(213),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(214),
	combout => \tdm_shift_reg~169_combout\);

-- Location: LCFF_X21_Y10_N17
\adat0_receiver|adat_data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[22]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(22));

-- Location: LCFF_X22_Y10_N23
\tdm_stage_reg[213]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[213]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(213));

-- Location: LCFF_X22_Y10_N29
\tdm_shift_reg[212]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(212));

-- Location: LCCOMB_X22_Y10_N12
\tdm_shift_reg~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~170_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(213)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(212)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(212),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(213),
	combout => \tdm_shift_reg~170_combout\);

-- Location: LCFF_X21_Y10_N29
\adat0_receiver|adat_data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[21]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(21));

-- Location: LCFF_X22_Y10_N19
\tdm_stage_reg[212]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[212]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(212));

-- Location: LCFF_X22_Y10_N25
\tdm_shift_reg[211]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(211));

-- Location: LCCOMB_X22_Y10_N28
\tdm_shift_reg~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~171_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(212)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(211)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(211),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(212),
	combout => \tdm_shift_reg~171_combout\);

-- Location: LCFF_X21_Y10_N25
\adat0_receiver|adat_data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[20]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(20));

-- Location: LCFF_X22_Y10_N11
\tdm_stage_reg[211]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[211]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(211));

-- Location: LCFF_X22_Y10_N1
\tdm_shift_reg[210]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(210));

-- Location: LCCOMB_X22_Y10_N24
\tdm_shift_reg~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~172_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(211)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(210)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(210),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(211),
	combout => \tdm_shift_reg~172_combout\);

-- Location: LCFF_X21_Y10_N13
\adat0_receiver|adat_data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(24),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(19));

-- Location: LCFF_X22_Y10_N27
\tdm_stage_reg[210]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[210]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(210));

-- Location: LCFF_X25_Y10_N11
\tdm_shift_reg[209]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(209));

-- Location: LCCOMB_X22_Y10_N0
\tdm_shift_reg~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~173_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(210)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(209)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(209),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(210),
	combout => \tdm_shift_reg~173_combout\);

-- Location: LCFF_X21_Y10_N3
\adat0_receiver|adat_data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[18]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(18));

-- Location: LCFF_X24_Y10_N17
\tdm_stage_reg[209]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[209]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(209));

-- Location: LCFF_X25_Y10_N29
\tdm_shift_reg[208]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(208));

-- Location: LCCOMB_X25_Y10_N10
\tdm_shift_reg~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~174_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(209)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(208)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(208),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(209),
	combout => \tdm_shift_reg~174_combout\);

-- Location: LCFF_X24_Y10_N27
\adat0_receiver|adat_data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(22),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(17));

-- Location: LCFF_X24_Y10_N9
\tdm_stage_reg[208]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[208]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(208));

-- Location: LCFF_X22_Y10_N21
\tdm_shift_reg[207]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(207));

-- Location: LCCOMB_X25_Y10_N28
\tdm_shift_reg~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~175_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(208)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(207)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(207),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(208),
	combout => \tdm_shift_reg~175_combout\);

-- Location: LCFF_X24_Y10_N31
\adat0_receiver|adat_data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[16]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(16));

-- Location: LCFF_X22_Y10_N31
\tdm_stage_reg[207]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[207]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(207));

-- Location: LCFF_X18_Y12_N9
\tdm_shift_reg[206]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(206));

-- Location: LCCOMB_X22_Y10_N20
\tdm_shift_reg~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~176_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(207)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(206)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(206),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(207),
	combout => \tdm_shift_reg~176_combout\);

-- Location: LCFF_X21_Y10_N15
\adat0_receiver|adat_data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(19),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(15));

-- Location: LCFF_X19_Y12_N5
\tdm_stage_reg[206]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[206]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(206));

-- Location: LCFF_X18_Y11_N1
\tdm_shift_reg[205]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(205));

-- Location: LCCOMB_X18_Y12_N8
\tdm_shift_reg~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~177_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(206)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(205)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(205),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(206),
	combout => \tdm_shift_reg~177_combout\);

-- Location: LCFF_X19_Y12_N31
\adat0_receiver|adat_data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[14]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(14));

-- Location: LCFF_X18_Y11_N7
\tdm_stage_reg[205]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[205]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(205));

-- Location: LCFF_X18_Y11_N29
\tdm_shift_reg[204]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(204));

-- Location: LCCOMB_X18_Y11_N0
\tdm_shift_reg~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~178_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(205)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(204)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(204),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(205),
	combout => \tdm_shift_reg~178_combout\);

-- Location: LCFF_X19_Y11_N5
\adat0_receiver|adat_data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(17),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(13));

-- Location: LCFF_X18_Y11_N11
\tdm_stage_reg[204]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[204]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(204));

-- Location: LCFF_X18_Y11_N13
\tdm_shift_reg[203]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(203));

-- Location: LCCOMB_X18_Y11_N28
\tdm_shift_reg~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~179_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(204)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(203)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(203),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(204),
	combout => \tdm_shift_reg~179_combout\);

-- Location: LCFF_X19_Y11_N25
\adat0_receiver|adat_data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[12]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(12));

-- Location: LCFF_X18_Y11_N15
\tdm_stage_reg[203]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[203]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(203));

-- Location: LCFF_X18_Y11_N21
\tdm_shift_reg[202]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(202));

-- Location: LCCOMB_X18_Y11_N12
\tdm_shift_reg~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~180_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(203)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(202)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(202),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(203),
	combout => \tdm_shift_reg~180_combout\);

-- Location: LCFF_X19_Y11_N29
\adat0_receiver|adat_data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(14),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(11));

-- Location: LCFF_X18_Y11_N3
\tdm_stage_reg[202]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[202]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(202));

-- Location: LCFF_X18_Y11_N25
\tdm_shift_reg[201]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(201));

-- Location: LCCOMB_X18_Y11_N20
\tdm_shift_reg~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~181_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(202)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(201)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(201),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(202),
	combout => \tdm_shift_reg~181_combout\);

-- Location: LCFF_X19_Y11_N7
\adat0_receiver|adat_data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[10]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(10));

-- Location: LCFF_X18_Y11_N19
\tdm_stage_reg[201]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[201]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(201));

-- Location: LCFF_X18_Y11_N17
\tdm_shift_reg[200]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(200));

-- Location: LCCOMB_X18_Y11_N24
\tdm_shift_reg~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~182_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(201)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(200)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(200),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(201),
	combout => \tdm_shift_reg~182_combout\);

-- Location: LCFF_X19_Y11_N19
\adat0_receiver|adat_data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[9]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(9));

-- Location: LCFF_X18_Y11_N23
\tdm_stage_reg[200]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[200]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(200));

-- Location: LCFF_X18_Y11_N9
\tdm_shift_reg[199]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(199));

-- Location: LCCOMB_X18_Y11_N16
\tdm_shift_reg~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~183_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(200)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(199)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(199),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(200),
	combout => \tdm_shift_reg~183_combout\);

-- Location: LCFF_X19_Y11_N3
\adat0_receiver|adat_data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[8]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(8));

-- Location: LCFF_X18_Y11_N27
\tdm_stage_reg[199]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[199]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(199));

-- Location: LCFF_X18_Y11_N5
\tdm_shift_reg[198]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(198));

-- Location: LCCOMB_X18_Y11_N8
\tdm_shift_reg~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~184_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(199)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(198)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(198),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(199),
	combout => \tdm_shift_reg~184_combout\);

-- Location: LCFF_X19_Y11_N21
\adat0_receiver|adat_data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[7]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(7));

-- Location: LCFF_X18_Y11_N31
\tdm_stage_reg[198]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[198]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(198));

-- Location: LCFF_X13_Y11_N21
\tdm_shift_reg[197]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(197));

-- Location: LCCOMB_X18_Y11_N4
\tdm_shift_reg~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~185_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(198)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(197)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(197),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(198),
	combout => \tdm_shift_reg~185_combout\);

-- Location: LCFF_X19_Y11_N31
\adat0_receiver|adat_data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[6]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(6));

-- Location: LCFF_X13_Y11_N23
\tdm_stage_reg[197]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[197]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(197));

-- Location: LCFF_X13_Y11_N13
\tdm_shift_reg[196]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(196));

-- Location: LCCOMB_X13_Y11_N20
\tdm_shift_reg~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~186_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(197)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(196)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(196),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(197),
	combout => \tdm_shift_reg~186_combout\);

-- Location: LCFF_X17_Y11_N13
\adat0_receiver|adat_data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(7),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(5));

-- Location: LCFF_X13_Y11_N11
\tdm_stage_reg[196]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[196]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(196));

-- Location: LCFF_X13_Y11_N25
\tdm_shift_reg[195]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(195));

-- Location: LCCOMB_X13_Y11_N12
\tdm_shift_reg~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~187_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(196)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(195)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(195),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(196),
	combout => \tdm_shift_reg~187_combout\);

-- Location: LCFF_X17_Y11_N9
\adat0_receiver|adat_data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[4]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(4));

-- Location: LCFF_X13_Y11_N27
\tdm_stage_reg[195]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[195]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(195));

-- Location: LCFF_X14_Y12_N5
\tdm_shift_reg[194]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(194));

-- Location: LCCOMB_X13_Y11_N24
\tdm_shift_reg~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~188_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(195)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(194)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(194),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(195),
	combout => \tdm_shift_reg~188_combout\);

-- Location: LCFF_X17_Y11_N29
\adat0_receiver|adat_data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[3]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(3));

-- Location: LCFF_X15_Y12_N5
\tdm_stage_reg[194]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[194]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(194));

-- Location: LCFF_X13_Y11_N1
\tdm_shift_reg[193]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(193));

-- Location: LCCOMB_X14_Y12_N4
\tdm_shift_reg~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~189_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(194)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(193)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(193),
	datad => tdm_stage_reg(194),
	combout => \tdm_shift_reg~189_combout\);

-- Location: LCFF_X15_Y12_N31
\adat0_receiver|adat_data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[2]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(2));

-- Location: LCFF_X13_Y11_N3
\tdm_stage_reg[193]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[193]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(193));

-- Location: LCFF_X13_Y11_N29
\tdm_shift_reg[192]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(192));

-- Location: LCCOMB_X13_Y11_N0
\tdm_shift_reg~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~190_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(193)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(192)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(192),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(193),
	combout => \tdm_shift_reg~190_combout\);

-- Location: LCFF_X17_Y11_N21
\adat0_receiver|adat_data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[1]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(1));

-- Location: LCFF_X13_Y11_N19
\tdm_stage_reg[192]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[192]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(192));

-- Location: LCFF_X13_Y11_N17
\tdm_shift_reg[191]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(191));

-- Location: LCCOMB_X13_Y11_N28
\tdm_shift_reg~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~191_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(192)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(191)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(191),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(192),
	combout => \tdm_shift_reg~191_combout\);

-- Location: LCFF_X17_Y11_N5
\adat0_receiver|adat_data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[0]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(0));

-- Location: LCFF_X12_Y11_N29
\tdm_stage_reg[191]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[191]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(191));

-- Location: LCFF_X13_Y11_N15
\tdm_shift_reg[190]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(190));

-- Location: LCCOMB_X13_Y11_N16
\tdm_shift_reg~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~192_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(191)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(190)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(190),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(191),
	combout => \tdm_shift_reg~192_combout\);

-- Location: LCFF_X12_Y11_N11
\adat1_receiver|adat_data_out[191]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[191]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(191));

-- Location: LCFF_X10_Y7_N5
\adat1_receiver|adat_latch\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|Equal7~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_latch~regout\);

-- Location: LCFF_X12_Y11_N13
\tdm_stage_reg[190]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[190]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(190));

-- Location: LCFF_X13_Y11_N5
\tdm_shift_reg[189]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(189));

-- Location: LCCOMB_X13_Y11_N14
\tdm_shift_reg~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~193_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(190)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(189)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(189),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(190),
	combout => \tdm_shift_reg~193_combout\);

-- Location: LCFF_X12_Y11_N31
\adat1_receiver|adat_data_out[190]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[190]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(190));

-- Location: LCFF_X12_Y11_N9
\tdm_stage_reg[189]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[189]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(189));

-- Location: LCFF_X13_Y11_N31
\tdm_shift_reg[188]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(188));

-- Location: LCCOMB_X13_Y11_N4
\tdm_shift_reg~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~194_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(189)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(188)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(188),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(189),
	combout => \tdm_shift_reg~194_combout\);

-- Location: LCFF_X12_Y11_N27
\adat1_receiver|adat_data_out[189]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[189]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(189));

-- Location: LCFF_X12_Y11_N21
\tdm_stage_reg[188]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[188]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(188));

-- Location: LCFF_X13_Y11_N9
\tdm_shift_reg[187]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(187));

-- Location: LCCOMB_X13_Y11_N30
\tdm_shift_reg~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~195_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(188)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(187)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(187),
	datac => tdm_stage_reg(188),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~195_combout\);

-- Location: LCFF_X12_Y11_N19
\adat1_receiver|adat_data_out[188]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[188]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(188));

-- Location: LCFF_X12_Y11_N25
\tdm_stage_reg[187]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[187]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(187));

-- Location: LCFF_X13_Y3_N13
\tdm_shift_reg[186]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(186));

-- Location: LCCOMB_X13_Y11_N8
\tdm_shift_reg~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~196_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(187)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(186)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(186),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(187),
	combout => \tdm_shift_reg~196_combout\);

-- Location: LCFF_X12_Y11_N3
\adat1_receiver|adat_data_out[187]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(234),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(187));

-- Location: LCFF_X13_Y3_N3
\tdm_stage_reg[186]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[186]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(186));

-- Location: LCFF_X13_Y3_N29
\tdm_shift_reg[185]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(185));

-- Location: LCCOMB_X13_Y3_N12
\tdm_shift_reg~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~197_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(186)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(185)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(185),
	datad => tdm_stage_reg(186),
	combout => \tdm_shift_reg~197_combout\);

-- Location: LCFF_X12_Y3_N25
\adat1_receiver|adat_data_out[186]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[186]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(186));

-- Location: LCFF_X13_Y3_N23
\tdm_stage_reg[185]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[185]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(185));

-- Location: LCFF_X13_Y3_N21
\tdm_shift_reg[184]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(184));

-- Location: LCCOMB_X13_Y3_N28
\tdm_shift_reg~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~198_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(185)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(184)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(184),
	datad => tdm_stage_reg(185),
	combout => \tdm_shift_reg~198_combout\);

-- Location: LCFF_X12_Y3_N15
\adat1_receiver|adat_data_out[185]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[185]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(185));

-- Location: LCFF_X13_Y3_N31
\tdm_stage_reg[184]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[184]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(184));

-- Location: LCFF_X13_Y3_N25
\tdm_shift_reg[183]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(183));

-- Location: LCCOMB_X13_Y3_N20
\tdm_shift_reg~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~199_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(184)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(183)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(183),
	datad => tdm_stage_reg(184),
	combout => \tdm_shift_reg~199_combout\);

-- Location: LCFF_X12_Y3_N17
\adat1_receiver|adat_data_out[184]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[184]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(184));

-- Location: LCFF_X13_Y3_N19
\tdm_stage_reg[183]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[183]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(183));

-- Location: LCFF_X13_Y3_N9
\tdm_shift_reg[182]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(182));

-- Location: LCCOMB_X13_Y3_N24
\tdm_shift_reg~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~200_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(183)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(182)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(182),
	datad => tdm_stage_reg(183),
	combout => \tdm_shift_reg~200_combout\);

-- Location: LCFF_X12_Y3_N19
\adat1_receiver|adat_data_out[183]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[183]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(183));

-- Location: LCFF_X13_Y3_N11
\tdm_stage_reg[182]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[182]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(182));

-- Location: LCFF_X13_Y3_N1
\tdm_shift_reg[181]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(181));

-- Location: LCCOMB_X13_Y3_N8
\tdm_shift_reg~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~201_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(182)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(181)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(181),
	datad => tdm_stage_reg(182),
	combout => \tdm_shift_reg~201_combout\);

-- Location: LCFF_X12_Y3_N9
\adat1_receiver|adat_data_out[182]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(228),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(182));

-- Location: LCFF_X13_Y3_N27
\tdm_stage_reg[181]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[181]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(181));

-- Location: LCFF_X13_Y6_N29
\tdm_shift_reg[180]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(180));

-- Location: LCCOMB_X13_Y3_N0
\tdm_shift_reg~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~202_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(181)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(180)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(180),
	datad => tdm_stage_reg(181),
	combout => \tdm_shift_reg~202_combout\);

-- Location: LCFF_X12_Y3_N3
\adat1_receiver|adat_data_out[181]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[181]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(181));

-- Location: LCFF_X12_Y6_N13
\tdm_stage_reg[180]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[180]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(180));

-- Location: LCFF_X13_Y6_N31
\tdm_shift_reg[179]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(179));

-- Location: LCCOMB_X13_Y6_N28
\tdm_shift_reg~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~203_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(180)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(179)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(179),
	datad => tdm_stage_reg(180),
	combout => \tdm_shift_reg~203_combout\);

-- Location: LCFF_X12_Y6_N31
\adat1_receiver|adat_data_out[180]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[180]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(180));

-- Location: LCFF_X12_Y6_N21
\tdm_stage_reg[179]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[179]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(179));

-- Location: LCFF_X13_Y6_N9
\tdm_shift_reg[178]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(178));

-- Location: LCCOMB_X13_Y6_N30
\tdm_shift_reg~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~204_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(179)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(178)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(178),
	datac => tdm_stage_reg(179),
	combout => \tdm_shift_reg~204_combout\);

-- Location: LCFF_X12_Y6_N7
\adat1_receiver|adat_data_out[179]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[179]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(179));

-- Location: LCFF_X12_Y6_N25
\tdm_stage_reg[178]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[178]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(178));

-- Location: LCFF_X13_Y6_N19
\tdm_shift_reg[177]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(177));

-- Location: LCCOMB_X13_Y6_N8
\tdm_shift_reg~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~205_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(178)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(177)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(177),
	datad => tdm_stage_reg(178),
	combout => \tdm_shift_reg~205_combout\);

-- Location: LCFF_X12_Y6_N27
\adat1_receiver|adat_data_out[178]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(223),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(178));

-- Location: LCFF_X12_Y6_N29
\tdm_stage_reg[177]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[177]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(177));

-- Location: LCFF_X13_Y6_N1
\tdm_shift_reg[176]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(176));

-- Location: LCCOMB_X13_Y6_N18
\tdm_shift_reg~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~206_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(177)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(176)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(176),
	datad => tdm_stage_reg(177),
	combout => \tdm_shift_reg~206_combout\);

-- Location: LCFF_X12_Y6_N3
\adat1_receiver|adat_data_out[177]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[177]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(177));

-- Location: LCFF_X12_Y6_N1
\tdm_stage_reg[176]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[176]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(176));

-- Location: LCFF_X13_Y6_N3
\tdm_shift_reg[175]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(175));

-- Location: LCCOMB_X13_Y6_N0
\tdm_shift_reg~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~207_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(176)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(175)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(175),
	datac => tdm_stage_reg(176),
	combout => \tdm_shift_reg~207_combout\);

-- Location: LCFF_X12_Y6_N19
\adat1_receiver|adat_data_out[176]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(221),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(176));

-- Location: LCFF_X12_Y6_N17
\tdm_stage_reg[175]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_out\(175),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(175));

-- Location: LCFF_X13_Y6_N25
\tdm_shift_reg[174]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(174));

-- Location: LCCOMB_X13_Y6_N2
\tdm_shift_reg~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~208_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(175)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(174)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(174),
	datad => tdm_stage_reg(175),
	combout => \tdm_shift_reg~208_combout\);

-- Location: LCFF_X12_Y6_N15
\adat1_receiver|adat_data_out[175]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[175]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(175));

-- Location: LCFF_X12_Y6_N9
\tdm_stage_reg[174]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[174]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(174));

-- Location: LCFF_X6_Y3_N9
\tdm_shift_reg[173]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(173));

-- Location: LCCOMB_X13_Y6_N24
\tdm_shift_reg~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~209_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(174)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(173)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(173),
	datad => tdm_stage_reg(174),
	combout => \tdm_shift_reg~209_combout\);

-- Location: LCFF_X12_Y6_N23
\adat1_receiver|adat_data_out[174]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[174]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(174));

-- Location: LCFF_X7_Y3_N1
\tdm_stage_reg[173]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[173]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(173));

-- Location: LCFF_X6_Y3_N11
\tdm_shift_reg[172]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(172));

-- Location: LCCOMB_X6_Y3_N8
\tdm_shift_reg~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~210_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(173)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(172)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(172),
	datac => tdm_stage_reg(173),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~210_combout\);

-- Location: LCFF_X7_Y3_N27
\adat1_receiver|adat_data_out[173]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[173]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(173));

-- Location: LCFF_X7_Y3_N13
\tdm_stage_reg[172]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[172]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(172));

-- Location: LCFF_X6_Y3_N5
\tdm_shift_reg[171]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(171));

-- Location: LCCOMB_X6_Y3_N10
\tdm_shift_reg~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~211_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(172))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(171))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(172),
	datad => tdm_shift_reg(171),
	combout => \tdm_shift_reg~211_combout\);

-- Location: LCFF_X7_Y3_N3
\adat1_receiver|adat_data_out[172]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[172]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(172));

-- Location: LCFF_X7_Y3_N5
\tdm_stage_reg[171]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[171]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(171));

-- Location: LCFF_X6_Y3_N19
\tdm_shift_reg[170]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(170));

-- Location: LCCOMB_X6_Y3_N4
\tdm_shift_reg~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~212_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(171)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(170)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(170),
	datad => tdm_stage_reg(171),
	combout => \tdm_shift_reg~212_combout\);

-- Location: LCFF_X7_Y3_N23
\adat1_receiver|adat_data_out[171]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[171]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(171));

-- Location: LCFF_X7_Y3_N29
\tdm_stage_reg[170]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_out\(170),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(170));

-- Location: LCFF_X6_Y3_N13
\tdm_shift_reg[169]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(169));

-- Location: LCCOMB_X6_Y3_N18
\tdm_shift_reg~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~213_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(170)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(169)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(169),
	datad => tdm_stage_reg(170),
	combout => \tdm_shift_reg~213_combout\);

-- Location: LCFF_X7_Y3_N15
\adat1_receiver|adat_data_out[170]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[170]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(170));

-- Location: LCFF_X7_Y3_N25
\tdm_stage_reg[169]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[169]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(169));

-- Location: LCFF_X6_Y3_N27
\tdm_shift_reg[168]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(168));

-- Location: LCCOMB_X6_Y3_N12
\tdm_shift_reg~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~214_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(169)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(168)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(168),
	datad => tdm_stage_reg(169),
	combout => \tdm_shift_reg~214_combout\);

-- Location: LCFF_X7_Y3_N11
\adat1_receiver|adat_data_out[169]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(212),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(169));

-- Location: LCFF_X7_Y3_N21
\tdm_stage_reg[168]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[168]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(168));

-- Location: LCFF_X6_Y3_N25
\tdm_shift_reg[167]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(167));

-- Location: LCCOMB_X6_Y3_N26
\tdm_shift_reg~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~215_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(168)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(167)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(167),
	datad => tdm_stage_reg(168),
	combout => \tdm_shift_reg~215_combout\);

-- Location: LCFF_X7_Y3_N19
\adat1_receiver|adat_data_out[168]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[168]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(168));

-- Location: LCFF_X7_Y3_N9
\tdm_stage_reg[167]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[167]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(167));

-- Location: LCFF_X9_Y6_N3
\tdm_shift_reg[166]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(166));

-- Location: LCCOMB_X6_Y3_N24
\tdm_shift_reg~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~216_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(167)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(166)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(166),
	datac => tdm_stage_reg(167),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~216_combout\);

-- Location: LCFF_X7_Y3_N7
\adat1_receiver|adat_data_out[167]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(209),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(167));

-- Location: LCFF_X10_Y6_N9
\tdm_stage_reg[166]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[166]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(166));

-- Location: LCFF_X9_Y6_N25
\tdm_shift_reg[165]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(165));

-- Location: LCCOMB_X9_Y6_N2
\tdm_shift_reg~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~217_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(166)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(165)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(165),
	datac => tdm_stage_reg(166),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~217_combout\);

-- Location: LCFF_X10_Y6_N27
\adat1_receiver|adat_data_out[166]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[166]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(166));

-- Location: LCFF_X10_Y6_N13
\tdm_stage_reg[165]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[165]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(165));

-- Location: LCFF_X9_Y6_N11
\tdm_shift_reg[164]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(164));

-- Location: LCCOMB_X9_Y6_N24
\tdm_shift_reg~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~218_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(165)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(164)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(164),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(165),
	combout => \tdm_shift_reg~218_combout\);

-- Location: LCFF_X10_Y6_N31
\adat1_receiver|adat_data_out[165]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[165]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(165));

-- Location: LCFF_X10_Y6_N29
\tdm_stage_reg[164]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[164]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(164));

-- Location: LCFF_X9_Y6_N13
\tdm_shift_reg[163]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(163));

-- Location: LCCOMB_X9_Y6_N10
\tdm_shift_reg~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~219_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(164)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(163)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(163),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(164),
	combout => \tdm_shift_reg~219_combout\);

-- Location: LCFF_X10_Y6_N3
\adat1_receiver|adat_data_out[164]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(206),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(164));

-- Location: LCFF_X10_Y6_N25
\tdm_stage_reg[163]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[163]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(163));

-- Location: LCFF_X9_Y6_N31
\tdm_shift_reg[162]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(162));

-- Location: LCCOMB_X9_Y6_N12
\tdm_shift_reg~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~220_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(163)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(162)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(162),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(163),
	combout => \tdm_shift_reg~220_combout\);

-- Location: LCFF_X10_Y6_N7
\adat1_receiver|adat_data_out[163]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(204),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(163));

-- Location: LCFF_X10_Y6_N21
\tdm_stage_reg[162]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[162]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(162));

-- Location: LCFF_X9_Y6_N5
\tdm_shift_reg[161]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(161));

-- Location: LCCOMB_X9_Y6_N30
\tdm_shift_reg~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~221_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(162)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(161)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(161),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(162),
	combout => \tdm_shift_reg~221_combout\);

-- Location: LCFF_X10_Y6_N23
\adat1_receiver|adat_data_out[162]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[162]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(162));

-- Location: LCFF_X10_Y6_N5
\tdm_stage_reg[161]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[161]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(161));

-- Location: LCFF_X9_Y6_N27
\tdm_shift_reg[160]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(160));

-- Location: LCCOMB_X9_Y6_N4
\tdm_shift_reg~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~222_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(161)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(160)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(160),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(161),
	combout => \tdm_shift_reg~222_combout\);

-- Location: LCFF_X10_Y6_N19
\adat1_receiver|adat_data_out[161]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[161]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(161));

-- Location: LCFF_X10_Y6_N17
\tdm_stage_reg[160]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[160]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(160));

-- Location: LCFF_X4_Y4_N9
\tdm_shift_reg[159]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(159));

-- Location: LCCOMB_X9_Y6_N26
\tdm_shift_reg~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~223_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(160)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(159)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(159),
	datac => tdm_stage_reg(160),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~223_combout\);

-- Location: LCFF_X10_Y6_N11
\adat1_receiver|adat_data_out[160]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[160]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(160));

-- Location: LCFF_X5_Y4_N5
\tdm_stage_reg[159]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[159]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(159));

-- Location: LCFF_X4_Y4_N19
\tdm_shift_reg[158]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(158));

-- Location: LCCOMB_X4_Y4_N8
\tdm_shift_reg~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~224_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(159)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(158)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(158),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(159),
	combout => \tdm_shift_reg~224_combout\);

-- Location: LCFF_X5_Y4_N7
\adat1_receiver|adat_data_out[159]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[159]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(159));

-- Location: LCFF_X5_Y4_N25
\tdm_stage_reg[158]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[158]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(158));

-- Location: LCFF_X4_Y4_N1
\tdm_shift_reg[157]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(157));

-- Location: LCCOMB_X4_Y4_N18
\tdm_shift_reg~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~225_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(158)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(157)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(157),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(158),
	combout => \tdm_shift_reg~225_combout\);

-- Location: LCFF_X5_Y4_N19
\adat1_receiver|adat_data_out[158]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[158]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(158));

-- Location: LCFF_X5_Y4_N13
\tdm_stage_reg[157]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[157]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(157));

-- Location: LCFF_X4_Y4_N31
\tdm_shift_reg[156]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(156));

-- Location: LCCOMB_X4_Y4_N0
\tdm_shift_reg~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~226_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(157)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(156)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(156),
	datac => tdm_stage_reg(157),
	combout => \tdm_shift_reg~226_combout\);

-- Location: LCFF_X5_Y4_N23
\adat1_receiver|adat_data_out[157]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(197),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(157));

-- Location: LCFF_X5_Y4_N17
\tdm_stage_reg[156]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[156]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(156));

-- Location: LCFF_X4_Y4_N29
\tdm_shift_reg[155]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(155));

-- Location: LCCOMB_X4_Y4_N30
\tdm_shift_reg~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~227_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(156)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(155)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(155),
	datac => tdm_stage_reg(156),
	combout => \tdm_shift_reg~227_combout\);

-- Location: LCFF_X5_Y4_N27
\adat1_receiver|adat_data_out[156]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[156]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(156));

-- Location: LCFF_X5_Y4_N1
\tdm_stage_reg[155]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[155]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(155));

-- Location: LCFF_X4_Y4_N27
\tdm_shift_reg[154]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(154));

-- Location: LCCOMB_X4_Y4_N28
\tdm_shift_reg~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~228_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(155)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(154)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(154),
	datac => tdm_stage_reg(155),
	combout => \tdm_shift_reg~228_combout\);

-- Location: LCFF_X5_Y4_N3
\adat1_receiver|adat_data_out[155]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[155]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(155));

-- Location: LCFF_X5_Y4_N29
\tdm_stage_reg[154]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[154]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(154));

-- Location: LCFF_X4_Y4_N13
\tdm_shift_reg[153]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(153));

-- Location: LCCOMB_X4_Y4_N26
\tdm_shift_reg~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~229_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(154)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(153)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(153),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(154),
	combout => \tdm_shift_reg~229_combout\);

-- Location: LCFF_X5_Y4_N31
\adat1_receiver|adat_data_out[154]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(193),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(154));

-- Location: LCFF_X5_Y4_N21
\tdm_stage_reg[153]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[153]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(153));

-- Location: LCFF_X9_Y4_N21
\tdm_shift_reg[152]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(152));

-- Location: LCCOMB_X4_Y4_N12
\tdm_shift_reg~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~230_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(153)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(152)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(152),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(153),
	combout => \tdm_shift_reg~230_combout\);

-- Location: LCFF_X5_Y4_N11
\adat1_receiver|adat_data_out[153]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[153]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(153));

-- Location: LCFF_X10_Y4_N5
\tdm_stage_reg[152]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[152]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(152));

-- Location: LCFF_X9_Y4_N19
\tdm_shift_reg[151]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(151));

-- Location: LCCOMB_X9_Y4_N20
\tdm_shift_reg~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~231_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(152)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(151)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(151),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(152),
	combout => \tdm_shift_reg~231_combout\);

-- Location: LCFF_X10_Y4_N23
\adat1_receiver|adat_data_out[152]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(191),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(152));

-- Location: LCFF_X10_Y4_N21
\tdm_stage_reg[151]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[151]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(151));

-- Location: LCFF_X9_Y4_N13
\tdm_shift_reg[150]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(150));

-- Location: LCCOMB_X9_Y4_N18
\tdm_shift_reg~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~232_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(151)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(150)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(150),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(151),
	combout => \tdm_shift_reg~232_combout\);

-- Location: LCFF_X10_Y4_N7
\adat1_receiver|adat_data_out[151]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[151]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(151));

-- Location: LCFF_X10_Y4_N1
\tdm_stage_reg[150]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[150]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(150));

-- Location: LCFF_X9_Y4_N3
\tdm_shift_reg[149]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(149));

-- Location: LCCOMB_X9_Y4_N12
\tdm_shift_reg~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~233_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(150)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(149)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(149),
	datac => tdm_stage_reg(150),
	combout => \tdm_shift_reg~233_combout\);

-- Location: LCFF_X10_Y4_N3
\adat1_receiver|adat_data_out[150]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[150]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(150));

-- Location: LCFF_X10_Y4_N25
\tdm_stage_reg[149]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[149]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(149));

-- Location: LCFF_X9_Y4_N29
\tdm_shift_reg[148]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(148));

-- Location: LCCOMB_X9_Y4_N2
\tdm_shift_reg~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~234_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(149)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(148)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(148),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(149),
	combout => \tdm_shift_reg~234_combout\);

-- Location: LCFF_X10_Y4_N31
\adat1_receiver|adat_data_out[149]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(187),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(149));

-- Location: LCFF_X10_Y4_N17
\tdm_stage_reg[148]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[148]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(148));

-- Location: LCFF_X9_Y4_N27
\tdm_shift_reg[147]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(147));

-- Location: LCCOMB_X9_Y4_N28
\tdm_shift_reg~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~235_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(148)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(147)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(147),
	datac => tdm_stage_reg(148),
	combout => \tdm_shift_reg~235_combout\);

-- Location: LCFF_X10_Y4_N11
\adat1_receiver|adat_data_out[148]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[148]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(148));

-- Location: LCFF_X10_Y4_N13
\tdm_stage_reg[147]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[147]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(147));

-- Location: LCFF_X9_Y4_N1
\tdm_shift_reg[146]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(146));

-- Location: LCCOMB_X9_Y4_N26
\tdm_shift_reg~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~236_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(147)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(146)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(146),
	datac => tdm_stage_reg(147),
	combout => \tdm_shift_reg~236_combout\);

-- Location: LCFF_X10_Y4_N27
\adat1_receiver|adat_data_out[147]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[147]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(147));

-- Location: LCFF_X10_Y4_N9
\tdm_stage_reg[146]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_out\(146),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(146));

-- Location: LCFF_X9_Y4_N23
\tdm_shift_reg[145]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(145));

-- Location: LCCOMB_X9_Y4_N0
\tdm_shift_reg~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~237_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(146)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(145)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(145),
	datac => tdm_stage_reg(146),
	combout => \tdm_shift_reg~237_combout\);

-- Location: LCFF_X10_Y4_N15
\adat1_receiver|adat_data_out[146]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(183),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(146));

-- Location: LCFF_X8_Y4_N29
\tdm_stage_reg[145]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[145]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(145));

-- Location: LCFF_X9_Y4_N5
\tdm_shift_reg[144]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(144));

-- Location: LCCOMB_X9_Y4_N22
\tdm_shift_reg~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~238_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(145)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(144)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(144),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(145),
	combout => \tdm_shift_reg~238_combout\);

-- Location: LCFF_X8_Y4_N7
\adat1_receiver|adat_data_out[145]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[145]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(145));

-- Location: LCFF_X8_Y4_N21
\tdm_stage_reg[144]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[144]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(144));

-- Location: LCFF_X9_Y4_N15
\tdm_shift_reg[143]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(143));

-- Location: LCCOMB_X9_Y4_N4
\tdm_shift_reg~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~239_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(144)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(143)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(143),
	datac => tdm_stage_reg(144),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~239_combout\);

-- Location: LCFF_X8_Y4_N11
\adat1_receiver|adat_data_out[144]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[144]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(144));

-- Location: LCFF_X8_Y4_N1
\tdm_stage_reg[143]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[143]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(143));

-- Location: LCFF_X9_Y4_N25
\tdm_shift_reg[142]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(142));

-- Location: LCCOMB_X9_Y4_N14
\tdm_shift_reg~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~240_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(143)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(142)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(142),
	datac => tdm_stage_reg(143),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~240_combout\);

-- Location: LCFF_X8_Y4_N19
\adat1_receiver|adat_data_out[143]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[143]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(143));

-- Location: LCFF_X8_Y4_N9
\tdm_stage_reg[142]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[142]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(142));

-- Location: LCFF_X9_Y4_N31
\tdm_shift_reg[141]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(141));

-- Location: LCCOMB_X9_Y4_N24
\tdm_shift_reg~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~241_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(142)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(141)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(141),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(142),
	combout => \tdm_shift_reg~241_combout\);

-- Location: LCFF_X8_Y4_N23
\adat1_receiver|adat_data_out[142]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[142]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(142));

-- Location: LCFF_X8_Y4_N13
\tdm_stage_reg[141]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[141]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(141));

-- Location: LCFF_X9_Y4_N17
\tdm_shift_reg[140]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(140));

-- Location: LCCOMB_X9_Y4_N30
\tdm_shift_reg~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~242_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(141)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(140)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(140),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(141),
	combout => \tdm_shift_reg~242_combout\);

-- Location: LCFF_X8_Y4_N31
\adat1_receiver|adat_data_out[141]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[141]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(141));

-- Location: LCFF_X8_Y4_N25
\tdm_stage_reg[140]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[140]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(140));

-- Location: LCFF_X7_Y7_N29
\tdm_shift_reg[139]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(139));

-- Location: LCCOMB_X9_Y4_N16
\tdm_shift_reg~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~243_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(140)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(139)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(139),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(140),
	combout => \tdm_shift_reg~243_combout\);

-- Location: LCFF_X8_Y4_N3
\adat1_receiver|adat_data_out[140]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[140]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(140));

-- Location: LCFF_X8_Y7_N7
\tdm_stage_reg[139]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[139]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(139));

-- Location: LCFF_X8_Y5_N7
\tdm_shift_reg[138]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(138));

-- Location: LCCOMB_X7_Y7_N28
\tdm_shift_reg~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~244_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(139)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(138)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(138),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(139),
	combout => \tdm_shift_reg~244_combout\);

-- Location: LCFF_X8_Y7_N1
\adat1_receiver|adat_data_out[139]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[139]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(139));

-- Location: LCFF_X9_Y5_N29
\tdm_stage_reg[138]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[138]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(138));

-- Location: LCFF_X8_Y5_N13
\tdm_shift_reg[137]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(137));

-- Location: LCCOMB_X8_Y5_N6
\tdm_shift_reg~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~245_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(138)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(137)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(137),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(138),
	combout => \tdm_shift_reg~245_combout\);

-- Location: LCFF_X9_Y5_N11
\adat1_receiver|adat_data_out[138]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[138]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(138));

-- Location: LCFF_X9_Y5_N13
\tdm_stage_reg[137]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[137]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(137));

-- Location: LCFF_X8_Y5_N31
\tdm_shift_reg[136]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(136));

-- Location: LCCOMB_X8_Y5_N12
\tdm_shift_reg~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~246_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(137)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(136)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(136),
	datac => tdm_stage_reg(137),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~246_combout\);

-- Location: LCFF_X9_Y5_N19
\adat1_receiver|adat_data_out[137]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[137]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(137));

-- Location: LCFF_X9_Y5_N25
\tdm_stage_reg[136]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[136]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(136));

-- Location: LCFF_X8_Y5_N5
\tdm_shift_reg[135]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(135));

-- Location: LCCOMB_X8_Y5_N30
\tdm_shift_reg~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~247_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(136)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(135)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(135),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(136),
	combout => \tdm_shift_reg~247_combout\);

-- Location: LCFF_X9_Y5_N27
\adat1_receiver|adat_data_out[136]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(171),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(136));

-- Location: LCFF_X9_Y5_N21
\tdm_stage_reg[135]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[135]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(135));

-- Location: LCFF_X8_Y5_N11
\tdm_shift_reg[134]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(134));

-- Location: LCCOMB_X8_Y5_N4
\tdm_shift_reg~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~248_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(135)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(134)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(134),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(135),
	combout => \tdm_shift_reg~248_combout\);

-- Location: LCFF_X9_Y5_N23
\adat1_receiver|adat_data_out[135]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[135]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(135));

-- Location: LCFF_X9_Y5_N9
\tdm_stage_reg[134]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[134]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(134));

-- Location: LCFF_X8_Y5_N25
\tdm_shift_reg[133]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(133));

-- Location: LCCOMB_X8_Y5_N10
\tdm_shift_reg~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~249_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(134)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(133)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(133),
	datac => tdm_stage_reg(134),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~249_combout\);

-- Location: LCFF_X9_Y5_N7
\adat1_receiver|adat_data_out[134]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[134]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(134));

-- Location: LCFF_X7_Y5_N1
\tdm_stage_reg[133]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[133]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(133));

-- Location: LCFF_X8_Y5_N23
\tdm_shift_reg[132]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(132));

-- Location: LCCOMB_X8_Y5_N24
\tdm_shift_reg~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~250_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(133)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(132)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(132),
	datac => tdm_stage_reg(133),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~250_combout\);

-- Location: LCFF_X7_Y5_N7
\adat1_receiver|adat_data_out[133]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[133]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(133));

-- Location: LCFF_X9_Y5_N5
\tdm_stage_reg[132]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[132]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(132));

-- Location: LCFF_X8_Y5_N9
\tdm_shift_reg[131]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(131));

-- Location: LCCOMB_X8_Y5_N22
\tdm_shift_reg~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~251_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(132)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(131)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(131),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(132),
	combout => \tdm_shift_reg~251_combout\);

-- Location: LCFF_X9_Y5_N3
\adat1_receiver|adat_data_out[132]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[132]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(132));

-- Location: LCFF_X7_Y5_N25
\tdm_stage_reg[131]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[131]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(131));

-- Location: LCFF_X8_Y5_N15
\tdm_shift_reg[130]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(130));

-- Location: LCCOMB_X8_Y5_N8
\tdm_shift_reg~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~252_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(131)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(130)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(130),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(131),
	combout => \tdm_shift_reg~252_combout\);

-- Location: LCFF_X7_Y5_N23
\adat1_receiver|adat_data_out[131]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[131]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(131));

-- Location: LCFF_X7_Y5_N21
\tdm_stage_reg[130]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[130]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(130));

-- Location: LCFF_X8_Y5_N21
\tdm_shift_reg[129]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(129));

-- Location: LCCOMB_X8_Y5_N14
\tdm_shift_reg~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~253_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(130)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(129)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(129),
	datac => tdm_stage_reg(130),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~253_combout\);

-- Location: LCFF_X7_Y5_N11
\adat1_receiver|adat_data_out[130]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[130]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(130));

-- Location: LCFF_X7_Y5_N5
\tdm_stage_reg[129]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[129]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(129));

-- Location: LCFF_X8_Y5_N19
\tdm_shift_reg[128]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(128));

-- Location: LCCOMB_X8_Y5_N20
\tdm_shift_reg~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~254_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(129)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(128)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(128),
	datac => tdm_stage_reg(129),
	combout => \tdm_shift_reg~254_combout\);

-- Location: LCFF_X7_Y5_N19
\adat1_receiver|adat_data_out[129]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[129]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(129));

-- Location: LCFF_X7_Y5_N13
\tdm_stage_reg[128]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[128]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(128));

-- Location: LCFF_X8_Y5_N29
\tdm_shift_reg[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(127));

-- Location: LCCOMB_X8_Y5_N18
\tdm_shift_reg~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~255_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(128)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(127)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(127),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(128),
	combout => \tdm_shift_reg~255_combout\);

-- Location: LCFF_X7_Y5_N31
\adat1_receiver|adat_data_out[128]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[128]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(128));

-- Location: LCFF_X7_Y5_N29
\tdm_stage_reg[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_out\(127),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(127));

-- Location: LCFF_X10_Y5_N9
\tdm_shift_reg[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(126));

-- Location: LCCOMB_X8_Y5_N28
\tdm_shift_reg~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~256_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(127)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(126)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(126),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(127),
	combout => \tdm_shift_reg~256_combout\);

-- Location: LCFF_X7_Y5_N15
\adat1_receiver|adat_data_out[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[127]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(127));

-- Location: LCFF_X10_Y5_N31
\tdm_stage_reg[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[126]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(126));

-- Location: LCFF_X8_Y5_N3
\tdm_shift_reg[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(125));

-- Location: LCCOMB_X10_Y5_N8
\tdm_shift_reg~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~257_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(126)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(125)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(125),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(126),
	combout => \tdm_shift_reg~257_combout\);

-- Location: LCFF_X9_Y5_N17
\adat1_receiver|adat_data_out[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[126]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(126));

-- Location: LCFF_X7_Y5_N17
\tdm_stage_reg[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[125]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(125));

-- Location: LCFF_X10_Y8_N31
\tdm_shift_reg[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(124));

-- Location: LCCOMB_X8_Y5_N2
\tdm_shift_reg~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~258_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(125)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(124)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(124),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(125),
	combout => \tdm_shift_reg~258_combout\);

-- Location: LCFF_X7_Y5_N27
\adat1_receiver|adat_data_out[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[125]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(125));

-- Location: LCFF_X9_Y8_N17
\tdm_stage_reg[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_out\(124),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(124));

-- Location: LCFF_X10_Y8_N29
\tdm_shift_reg[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(123));

-- Location: LCCOMB_X10_Y8_N30
\tdm_shift_reg~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~259_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(124)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(123)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(123),
	datad => tdm_stage_reg(124),
	combout => \tdm_shift_reg~259_combout\);

-- Location: LCFF_X9_Y8_N15
\adat1_receiver|adat_data_out[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[124]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(124));

-- Location: LCFF_X9_Y8_N13
\tdm_stage_reg[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[123]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(123));

-- Location: LCFF_X10_Y8_N27
\tdm_shift_reg[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(122));

-- Location: LCCOMB_X10_Y8_N28
\tdm_shift_reg~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~260_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(123)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(122)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(122),
	datad => tdm_stage_reg(123),
	combout => \tdm_shift_reg~260_combout\);

-- Location: LCFF_X9_Y8_N27
\adat1_receiver|adat_data_out[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(154),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(123));

-- Location: LCFF_X9_Y8_N1
\tdm_stage_reg[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[122]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(122));

-- Location: LCFF_X10_Y8_N21
\tdm_shift_reg[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(121));

-- Location: LCCOMB_X10_Y8_N26
\tdm_shift_reg~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~261_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(122))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(121))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(122),
	datad => tdm_shift_reg(121),
	combout => \tdm_shift_reg~261_combout\);

-- Location: LCFF_X9_Y8_N11
\adat1_receiver|adat_data_out[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[122]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(122));

-- Location: LCFF_X9_Y8_N25
\tdm_stage_reg[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[121]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(121));

-- Location: LCFF_X10_Y8_N19
\tdm_shift_reg[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(120));

-- Location: LCCOMB_X10_Y8_N20
\tdm_shift_reg~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~262_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(121)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(120)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(120),
	datad => tdm_stage_reg(121),
	combout => \tdm_shift_reg~262_combout\);

-- Location: LCFF_X9_Y8_N23
\adat1_receiver|adat_data_out[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[121]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(121));

-- Location: LCFF_X9_Y8_N9
\tdm_stage_reg[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[120]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(120));

-- Location: LCFF_X10_Y8_N5
\tdm_shift_reg[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(119));

-- Location: LCCOMB_X10_Y8_N18
\tdm_shift_reg~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~263_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(120)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(119)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(119),
	datad => tdm_stage_reg(120),
	combout => \tdm_shift_reg~263_combout\);

-- Location: LCFF_X9_Y8_N19
\adat1_receiver|adat_data_out[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[120]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(120));

-- Location: LCFF_X9_Y8_N21
\tdm_stage_reg[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[119]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(119));

-- Location: LCFF_X10_Y8_N15
\tdm_shift_reg[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(118));

-- Location: LCCOMB_X10_Y8_N4
\tdm_shift_reg~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~264_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(119)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(118)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(118),
	datac => tdm_stage_reg(119),
	combout => \tdm_shift_reg~264_combout\);

-- Location: LCFF_X9_Y8_N3
\adat1_receiver|adat_data_out[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(149),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(119));

-- Location: LCFF_X9_Y8_N29
\tdm_stage_reg[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[118]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(118));

-- Location: LCFF_X7_Y7_N19
\tdm_shift_reg[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(117));

-- Location: LCCOMB_X10_Y8_N14
\tdm_shift_reg~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~265_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(118)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(117)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(117),
	datad => tdm_stage_reg(118),
	combout => \tdm_shift_reg~265_combout\);

-- Location: LCFF_X9_Y8_N7
\adat1_receiver|adat_data_out[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[118]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(118));

-- Location: LCFF_X8_Y7_N23
\tdm_stage_reg[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_out\(117),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(117));

-- Location: LCFF_X10_Y8_N17
\tdm_shift_reg[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(116));

-- Location: LCCOMB_X7_Y7_N18
\tdm_shift_reg~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~266_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(117)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(116)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(116),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(117),
	combout => \tdm_shift_reg~266_combout\);

-- Location: LCFF_X8_Y7_N21
\adat1_receiver|adat_data_out[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[117]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(117));

-- Location: LCFF_X12_Y8_N9
\tdm_stage_reg[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[116]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(116));

-- Location: LCFF_X7_Y7_N1
\tdm_shift_reg[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(115));

-- Location: LCCOMB_X10_Y8_N16
\tdm_shift_reg~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~267_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(116)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(115)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(115),
	datad => tdm_stage_reg(116),
	combout => \tdm_shift_reg~267_combout\);

-- Location: LCFF_X12_Y8_N31
\adat1_receiver|adat_data_out[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[116]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(116));

-- Location: LCFF_X8_Y7_N15
\tdm_stage_reg[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[115]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(115));

-- Location: LCFF_X7_Y7_N27
\tdm_shift_reg[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(114));

-- Location: LCCOMB_X7_Y7_N0
\tdm_shift_reg~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~268_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(115)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(114)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(114),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(115),
	combout => \tdm_shift_reg~268_combout\);

-- Location: LCFF_X8_Y7_N29
\adat1_receiver|adat_data_out[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[115]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(115));

-- Location: LCFF_X8_Y7_N31
\tdm_stage_reg[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_out\(114),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(114));

-- Location: LCFF_X7_Y7_N5
\tdm_shift_reg[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(113));

-- Location: LCCOMB_X7_Y7_N26
\tdm_shift_reg~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~269_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(114)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(113)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(113),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(114),
	combout => \tdm_shift_reg~269_combout\);

-- Location: LCFF_X8_Y7_N5
\adat1_receiver|adat_data_out[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[114]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(114));

-- Location: LCFF_X8_Y7_N3
\tdm_stage_reg[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_out\(113),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(113));

-- Location: LCFF_X7_Y7_N31
\tdm_shift_reg[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(112));

-- Location: LCCOMB_X7_Y7_N4
\tdm_shift_reg~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~270_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(113)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(112)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(112),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(113),
	combout => \tdm_shift_reg~270_combout\);

-- Location: LCFF_X8_Y7_N25
\adat1_receiver|adat_data_out[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[113]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(113));

-- Location: LCFF_X8_Y7_N19
\tdm_stage_reg[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_out\(112),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(112));

-- Location: LCFF_X7_Y7_N21
\tdm_shift_reg[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(111));

-- Location: LCCOMB_X7_Y7_N30
\tdm_shift_reg~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~271_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(112)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(111)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(111),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(112),
	combout => \tdm_shift_reg~271_combout\);

-- Location: LCFF_X8_Y7_N9
\adat1_receiver|adat_data_out[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[112]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(112));

-- Location: LCFF_X8_Y7_N27
\tdm_stage_reg[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[111]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(111));

-- Location: LCFF_X10_Y10_N21
\tdm_shift_reg[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(110));

-- Location: LCCOMB_X7_Y7_N20
\tdm_shift_reg~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~272_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(111))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(110))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(111),
	datad => tdm_shift_reg(110),
	combout => \tdm_shift_reg~272_combout\);

-- Location: LCFF_X8_Y7_N13
\adat1_receiver|adat_data_out[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[111]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(111));

-- Location: LCFF_X9_Y10_N13
\tdm_stage_reg[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[110]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(110));

-- Location: LCFF_X7_Y10_N5
\tdm_shift_reg[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(109));

-- Location: LCCOMB_X10_Y10_N20
\tdm_shift_reg~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~273_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(110)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(109)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(109),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(110),
	combout => \tdm_shift_reg~273_combout\);

-- Location: LCFF_X9_Y10_N11
\adat1_receiver|adat_data_out[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[110]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(110));

-- Location: LCFF_X7_Y10_N11
\tdm_stage_reg[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[109]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(109));

-- Location: LCFF_X7_Y10_N21
\tdm_shift_reg[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(108));

-- Location: LCCOMB_X7_Y10_N4
\tdm_shift_reg~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~274_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(109)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(108)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(108),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(109),
	combout => \tdm_shift_reg~274_combout\);

-- Location: LCFF_X8_Y10_N31
\adat1_receiver|adat_data_out[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[109]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(109));

-- Location: LCFF_X9_Y10_N21
\tdm_stage_reg[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[108]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(108));

-- Location: LCFF_X7_Y10_N27
\tdm_shift_reg[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(107));

-- Location: LCCOMB_X7_Y10_N20
\tdm_shift_reg~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~275_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(108)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(107)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(107),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(108),
	combout => \tdm_shift_reg~275_combout\);

-- Location: LCFF_X9_Y10_N19
\adat1_receiver|adat_data_out[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[108]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(108));

-- Location: LCFF_X7_Y10_N13
\tdm_stage_reg[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[107]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(107));

-- Location: LCFF_X10_Y10_N19
\tdm_shift_reg[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(106));

-- Location: LCCOMB_X7_Y10_N26
\tdm_shift_reg~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~276_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(107)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(106),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(107),
	combout => \tdm_shift_reg~276_combout\);

-- Location: LCFF_X8_Y10_N5
\adat1_receiver|adat_data_out[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[107]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(107));

-- Location: LCFF_X9_Y10_N9
\tdm_stage_reg[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[106]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(106));

-- Location: LCFF_X7_Y10_N23
\tdm_shift_reg[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(105));

-- Location: LCCOMB_X10_Y10_N18
\tdm_shift_reg~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~277_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(106)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(105)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(105),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(106),
	combout => \tdm_shift_reg~277_combout\);

-- Location: LCFF_X9_Y10_N3
\adat1_receiver|adat_data_out[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[106]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(106));

-- Location: LCFF_X7_Y10_N25
\tdm_stage_reg[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[105]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(105));

-- Location: LCFF_X7_Y10_N31
\tdm_shift_reg[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(104));

-- Location: LCCOMB_X7_Y10_N22
\tdm_shift_reg~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~278_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(105)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(104)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(104),
	datac => tdm_stage_reg(105),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~278_combout\);

-- Location: LCFF_X8_Y10_N23
\adat1_receiver|adat_data_out[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[105]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(105));

-- Location: LCFF_X7_Y10_N29
\tdm_stage_reg[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[104]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(104));

-- Location: LCFF_X7_Y10_N19
\tdm_shift_reg[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(103));

-- Location: LCCOMB_X7_Y10_N30
\tdm_shift_reg~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~279_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(104)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(103)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(103),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(104),
	combout => \tdm_shift_reg~279_combout\);

-- Location: LCFF_X8_Y10_N29
\adat1_receiver|adat_data_out[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(131),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(104));

-- Location: LCFF_X7_Y10_N1
\tdm_stage_reg[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[103]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(103));

-- Location: LCFF_X7_Y10_N3
\tdm_shift_reg[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(102));

-- Location: LCCOMB_X7_Y10_N18
\tdm_shift_reg~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~280_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(103)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(102),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(103),
	combout => \tdm_shift_reg~280_combout\);

-- Location: LCFF_X8_Y10_N3
\adat1_receiver|adat_data_out[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(129),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(103));

-- Location: LCFF_X9_Y10_N25
\tdm_stage_reg[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[102]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(102));

-- Location: LCFF_X13_Y11_N7
\tdm_shift_reg[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(101));

-- Location: LCCOMB_X7_Y10_N2
\tdm_shift_reg~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~281_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(102)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(101),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(102),
	combout => \tdm_shift_reg~281_combout\);

-- Location: LCFF_X9_Y10_N27
\adat1_receiver|adat_data_out[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[102]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(102));

-- Location: LCFF_X12_Y11_N17
\tdm_stage_reg[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[101]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(101));

-- Location: LCFF_X9_Y12_N17
\tdm_shift_reg[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(100));

-- Location: LCCOMB_X13_Y11_N6
\tdm_shift_reg~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~282_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(101)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(100),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(101),
	combout => \tdm_shift_reg~282_combout\);

-- Location: LCFF_X12_Y11_N23
\adat1_receiver|adat_data_out[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[101]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(101));

-- Location: LCFF_X9_Y12_N27
\tdm_stage_reg[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[100]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(100));

-- Location: LCFF_X9_Y12_N1
\tdm_shift_reg[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(99));

-- Location: LCCOMB_X9_Y12_N16
\tdm_shift_reg~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~283_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(100)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(99),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(100),
	combout => \tdm_shift_reg~283_combout\);

-- Location: LCFF_X8_Y12_N9
\adat1_receiver|adat_data_out[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[100]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(100));

-- Location: LCFF_X9_Y12_N7
\tdm_stage_reg[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[99]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(99));

-- Location: LCFF_X9_Y12_N25
\tdm_shift_reg[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(98));

-- Location: LCCOMB_X9_Y12_N0
\tdm_shift_reg~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~284_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(99)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(98)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(98),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(99),
	combout => \tdm_shift_reg~284_combout\);

-- Location: LCFF_X8_Y12_N19
\adat1_receiver|adat_data_out[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[99]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(99));

-- Location: LCFF_X9_Y12_N11
\tdm_stage_reg[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[98]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(98));

-- Location: LCFF_X9_Y12_N29
\tdm_shift_reg[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(97));

-- Location: LCCOMB_X9_Y12_N24
\tdm_shift_reg~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~285_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(98)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(97)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(97),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(98),
	combout => \tdm_shift_reg~285_combout\);

-- Location: LCFF_X8_Y12_N25
\adat1_receiver|adat_data_out[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[98]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(98));

-- Location: LCFF_X9_Y12_N23
\tdm_stage_reg[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[97]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(97));

-- Location: LCFF_X9_Y12_N21
\tdm_shift_reg[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(96));

-- Location: LCCOMB_X9_Y12_N28
\tdm_shift_reg~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~286_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(97)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(96),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(97),
	combout => \tdm_shift_reg~286_combout\);

-- Location: LCFF_X8_Y12_N15
\adat1_receiver|adat_data_out[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[97]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(97));

-- Location: LCFF_X9_Y12_N19
\tdm_stage_reg[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[96]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(96));

-- Location: LCFF_X9_Y12_N9
\tdm_shift_reg[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(95));

-- Location: LCCOMB_X9_Y12_N20
\tdm_shift_reg~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~287_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(96)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(95)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(95),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(96),
	combout => \tdm_shift_reg~287_combout\);

-- Location: LCFF_X8_Y12_N29
\adat1_receiver|adat_data_out[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[96]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(96));

-- Location: LCFF_X9_Y12_N15
\tdm_stage_reg[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[95]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(95));

-- Location: LCFF_X9_Y12_N5
\tdm_shift_reg[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(94));

-- Location: LCCOMB_X9_Y12_N8
\tdm_shift_reg~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~288_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(95)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(94)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(94),
	datac => tdm_stage_reg(95),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~288_combout\);

-- Location: LCFF_X8_Y12_N3
\adat1_receiver|adat_data_out[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[95]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(95));

-- Location: LCFF_X9_Y12_N3
\tdm_stage_reg[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[94]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(94));

-- Location: LCFF_X9_Y12_N13
\tdm_shift_reg[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(93));

-- Location: LCCOMB_X9_Y12_N4
\tdm_shift_reg~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~289_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(94)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(93)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(93),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(94),
	combout => \tdm_shift_reg~289_combout\);

-- Location: LCFF_X8_Y12_N17
\adat1_receiver|adat_data_out[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(118),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(94));

-- Location: LCFF_X9_Y12_N31
\tdm_stage_reg[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[93]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(93));

-- Location: LCFF_X13_Y9_N25
\tdm_shift_reg[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(92));

-- Location: LCCOMB_X9_Y12_N12
\tdm_shift_reg~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~290_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(93)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(92),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(93),
	combout => \tdm_shift_reg~290_combout\);

-- Location: LCFF_X8_Y12_N11
\adat1_receiver|adat_data_out[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[93]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(93));

-- Location: LCFF_X13_Y9_N31
\tdm_stage_reg[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[92]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(92));

-- Location: LCFF_X13_Y9_N1
\tdm_shift_reg[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(91));

-- Location: LCCOMB_X13_Y9_N24
\tdm_shift_reg~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~291_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(92)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(91)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(91),
	datad => tdm_stage_reg(92),
	combout => \tdm_shift_reg~291_combout\);

-- Location: LCFF_X12_Y9_N13
\adat1_receiver|adat_data_out[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(116),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(92));

-- Location: LCFF_X13_Y9_N11
\tdm_stage_reg[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[91]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(91));

-- Location: LCFF_X13_Y9_N21
\tdm_shift_reg[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(90));

-- Location: LCCOMB_X13_Y9_N0
\tdm_shift_reg~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~292_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(91)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(90),
	datad => tdm_stage_reg(91),
	combout => \tdm_shift_reg~292_combout\);

-- Location: LCFF_X12_Y9_N15
\adat1_receiver|adat_data_out[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(114),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(91));

-- Location: LCFF_X13_Y9_N23
\tdm_stage_reg[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[90]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(90));

-- Location: LCFF_X13_Y9_N29
\tdm_shift_reg[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(89));

-- Location: LCCOMB_X13_Y9_N20
\tdm_shift_reg~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~293_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(90)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(89),
	datad => tdm_stage_reg(90),
	combout => \tdm_shift_reg~293_combout\);

-- Location: LCFF_X12_Y9_N9
\adat1_receiver|adat_data_out[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[90]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(90));

-- Location: LCFF_X13_Y9_N19
\tdm_stage_reg[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[89]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(89));

-- Location: LCFF_X13_Y9_N5
\tdm_shift_reg[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(88));

-- Location: LCCOMB_X13_Y9_N28
\tdm_shift_reg~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~294_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(89)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(88)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(88),
	datad => tdm_stage_reg(89),
	combout => \tdm_shift_reg~294_combout\);

-- Location: LCFF_X12_Y9_N11
\adat1_receiver|adat_data_out[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[89]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(89));

-- Location: LCFF_X13_Y9_N3
\tdm_stage_reg[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[88]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(88));

-- Location: LCFF_X13_Y9_N17
\tdm_shift_reg[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(87));

-- Location: LCCOMB_X13_Y9_N4
\tdm_shift_reg~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~295_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(88)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(87)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(87),
	datad => tdm_stage_reg(88),
	combout => \tdm_shift_reg~295_combout\);

-- Location: LCFF_X12_Y9_N25
\adat1_receiver|adat_data_out[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[88]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(88));

-- Location: LCFF_X13_Y9_N7
\tdm_stage_reg[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[87]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(87));

-- Location: LCFF_X13_Y9_N9
\tdm_shift_reg[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(86));

-- Location: LCCOMB_X13_Y9_N16
\tdm_shift_reg~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~296_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(87)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(86),
	datad => tdm_stage_reg(87),
	combout => \tdm_shift_reg~296_combout\);

-- Location: LCFF_X12_Y9_N3
\adat1_receiver|adat_data_out[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[87]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(87));

-- Location: LCFF_X13_Y9_N15
\tdm_stage_reg[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[86]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(86));

-- Location: LCFF_X13_Y9_N13
\tdm_shift_reg[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(85));

-- Location: LCCOMB_X13_Y9_N8
\tdm_shift_reg~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~297_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(86)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(85),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(86),
	combout => \tdm_shift_reg~297_combout\);

-- Location: LCFF_X12_Y9_N29
\adat1_receiver|adat_data_out[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[86]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(86));

-- Location: LCFF_X13_Y9_N27
\tdm_stage_reg[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[85]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(85));

-- Location: LCFF_X8_Y8_N13
\tdm_shift_reg[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(84));

-- Location: LCCOMB_X13_Y9_N12
\tdm_shift_reg~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~298_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(85)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(84)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(84),
	datad => tdm_stage_reg(85),
	combout => \tdm_shift_reg~298_combout\);

-- Location: LCFF_X12_Y9_N19
\adat1_receiver|adat_data_out[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[85]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(85));

-- Location: LCFF_X8_Y8_N23
\tdm_stage_reg[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[84]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(84));

-- Location: LCFF_X8_Y8_N21
\tdm_shift_reg[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(83));

-- Location: LCCOMB_X8_Y8_N12
\tdm_shift_reg~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~299_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(84)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(83)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(83),
	datad => tdm_stage_reg(84),
	combout => \tdm_shift_reg~299_combout\);

-- Location: LCFF_X9_Y8_N5
\adat1_receiver|adat_data_out[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[84]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(84));

-- Location: LCFF_X8_Y8_N7
\tdm_stage_reg[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[83]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(83));

-- Location: LCFF_X8_Y8_N5
\tdm_shift_reg[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(82));

-- Location: LCCOMB_X8_Y8_N20
\tdm_shift_reg~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~300_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(83)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(82),
	datad => tdm_stage_reg(83),
	combout => \tdm_shift_reg~300_combout\);

-- Location: LCFF_X7_Y8_N3
\adat1_receiver|adat_data_out[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[83]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(83));

-- Location: LCFF_X8_Y8_N11
\tdm_stage_reg[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[82]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(82));

-- Location: LCFF_X8_Y8_N9
\tdm_shift_reg[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(81));

-- Location: LCCOMB_X8_Y8_N4
\tdm_shift_reg~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~301_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(82)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(81),
	datad => tdm_stage_reg(82),
	combout => \tdm_shift_reg~301_combout\);

-- Location: LCFF_X7_Y8_N13
\adat1_receiver|adat_data_out[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[82]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(82));

-- Location: LCFF_X8_Y8_N31
\tdm_stage_reg[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[81]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(81));

-- Location: LCFF_X8_Y8_N17
\tdm_shift_reg[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(80));

-- Location: LCCOMB_X8_Y8_N8
\tdm_shift_reg~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~302_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(81)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(80),
	datad => tdm_stage_reg(81),
	combout => \tdm_shift_reg~302_combout\);

-- Location: LCFF_X7_Y8_N19
\adat1_receiver|adat_data_out[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[81]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(81));

-- Location: LCFF_X8_Y8_N27
\tdm_stage_reg[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[80]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(80));

-- Location: LCFF_X8_Y8_N25
\tdm_shift_reg[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(79));

-- Location: LCCOMB_X8_Y8_N16
\tdm_shift_reg~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~303_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(80)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(79)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(79),
	datad => tdm_stage_reg(80),
	combout => \tdm_shift_reg~303_combout\);

-- Location: LCFF_X7_Y8_N17
\adat1_receiver|adat_data_out[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[80]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(80));

-- Location: LCFF_X8_Y8_N19
\tdm_stage_reg[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[79]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(79));

-- Location: LCFF_X8_Y8_N1
\tdm_shift_reg[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(78));

-- Location: LCCOMB_X8_Y8_N24
\tdm_shift_reg~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~304_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(79)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(78),
	datad => tdm_stage_reg(79),
	combout => \tdm_shift_reg~304_combout\);

-- Location: LCFF_X7_Y8_N15
\adat1_receiver|adat_data_out[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[79]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(79));

-- Location: LCFF_X9_Y10_N1
\tdm_stage_reg[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[78]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(78));

-- Location: LCFF_X8_Y8_N15
\tdm_shift_reg[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(77));

-- Location: LCCOMB_X8_Y8_N0
\tdm_shift_reg~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~305_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(78)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(77),
	datad => tdm_stage_reg(78),
	combout => \tdm_shift_reg~305_combout\);

-- Location: LCFF_X9_Y10_N31
\adat1_receiver|adat_data_out[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(98),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(78));

-- Location: LCFF_X8_Y8_N29
\tdm_stage_reg[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[77]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(77));

-- Location: LCFF_X10_Y10_N5
\tdm_shift_reg[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(76));

-- Location: LCCOMB_X8_Y8_N14
\tdm_shift_reg~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~306_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(77)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(76),
	datad => tdm_stage_reg(77),
	combout => \tdm_shift_reg~306_combout\);

-- Location: LCFF_X7_Y8_N25
\adat1_receiver|adat_data_out[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[77]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(77));

-- Location: LCFF_X9_Y10_N29
\tdm_stage_reg[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[76]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(76));

-- Location: LCFF_X9_Y9_N9
\tdm_shift_reg[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(75));

-- Location: LCCOMB_X10_Y10_N4
\tdm_shift_reg~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~307_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(76)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(75)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(75),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(76),
	combout => \tdm_shift_reg~307_combout\);

-- Location: LCFF_X9_Y10_N23
\adat1_receiver|adat_data_out[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[76]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(76));

-- Location: LCFF_X10_Y9_N1
\tdm_stage_reg[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[75]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(75));

-- Location: LCFF_X9_Y9_N31
\tdm_shift_reg[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(74));

-- Location: LCCOMB_X9_Y9_N8
\tdm_shift_reg~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~308_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(75))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(74))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(75),
	datad => tdm_shift_reg(74),
	combout => \tdm_shift_reg~308_combout\);

-- Location: LCFF_X10_Y9_N31
\adat1_receiver|adat_data_out[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(94),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(75));

-- Location: LCFF_X10_Y9_N21
\tdm_stage_reg[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_out\(74),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(74));

-- Location: LCFF_X9_Y9_N1
\tdm_shift_reg[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(73));

-- Location: LCCOMB_X9_Y9_N30
\tdm_shift_reg~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~309_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(74)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(73),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(74),
	combout => \tdm_shift_reg~309_combout\);

-- Location: LCFF_X10_Y9_N15
\adat1_receiver|adat_data_out[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[74]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(74));

-- Location: LCFF_X10_Y9_N13
\tdm_stage_reg[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[73]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(73));

-- Location: LCFF_X9_Y9_N7
\tdm_shift_reg[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(72));

-- Location: LCCOMB_X9_Y9_N0
\tdm_shift_reg~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~310_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(73)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(72)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(72),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(73),
	combout => \tdm_shift_reg~310_combout\);

-- Location: LCFF_X10_Y9_N7
\adat1_receiver|adat_data_out[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(92),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(73));

-- Location: LCFF_X10_Y9_N9
\tdm_stage_reg[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[72]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(72));

-- Location: LCFF_X9_Y9_N13
\tdm_shift_reg[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(71));

-- Location: LCCOMB_X9_Y9_N6
\tdm_shift_reg~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~311_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(72)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(71),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(72),
	combout => \tdm_shift_reg~311_combout\);

-- Location: LCFF_X10_Y9_N3
\adat1_receiver|adat_data_out[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[72]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(72));

-- Location: LCFF_X10_Y9_N17
\tdm_stage_reg[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[71]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(71));

-- Location: LCFF_X9_Y9_N11
\tdm_shift_reg[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(70));

-- Location: LCCOMB_X9_Y9_N12
\tdm_shift_reg~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~312_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(71)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(70),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(71),
	combout => \tdm_shift_reg~312_combout\);

-- Location: LCFF_X10_Y9_N23
\adat1_receiver|adat_data_out[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[71]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(71));

-- Location: LCFF_X10_Y9_N29
\tdm_stage_reg[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[70]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(70));

-- Location: LCFF_X9_Y9_N29
\tdm_shift_reg[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(69));

-- Location: LCCOMB_X9_Y9_N10
\tdm_shift_reg~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~313_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(70)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(69),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(70),
	combout => \tdm_shift_reg~313_combout\);

-- Location: LCFF_X10_Y9_N27
\adat1_receiver|adat_data_out[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(88),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(70));

-- Location: LCFF_X10_Y9_N5
\tdm_stage_reg[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[69]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(69));

-- Location: LCFF_X9_Y9_N23
\tdm_shift_reg[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(68));

-- Location: LCCOMB_X9_Y9_N28
\tdm_shift_reg~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~314_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(69)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(68),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(69),
	combout => \tdm_shift_reg~314_combout\);

-- Location: LCFF_X10_Y9_N19
\adat1_receiver|adat_data_out[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(87),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(69));

-- Location: LCFF_X8_Y9_N25
\tdm_stage_reg[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[68]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(68));

-- Location: LCFF_X9_Y9_N25
\tdm_shift_reg[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(67));

-- Location: LCCOMB_X9_Y9_N22
\tdm_shift_reg~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~315_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(68)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(67),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(68),
	combout => \tdm_shift_reg~315_combout\);

-- Location: LCFF_X8_Y9_N19
\adat1_receiver|adat_data_out[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[68]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(68));

-- Location: LCFF_X8_Y9_N29
\tdm_stage_reg[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[67]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(67));

-- Location: LCFF_X9_Y9_N27
\tdm_shift_reg[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(66));

-- Location: LCCOMB_X9_Y9_N24
\tdm_shift_reg~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~316_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(67)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(66),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(67),
	combout => \tdm_shift_reg~316_combout\);

-- Location: LCFF_X8_Y9_N31
\adat1_receiver|adat_data_out[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[67]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(67));

-- Location: LCFF_X8_Y9_N13
\tdm_stage_reg[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[66]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(66));

-- Location: LCFF_X9_Y9_N21
\tdm_shift_reg[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(65));

-- Location: LCCOMB_X9_Y9_N26
\tdm_shift_reg~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~317_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(66)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(65),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(66),
	combout => \tdm_shift_reg~317_combout\);

-- Location: LCFF_X8_Y9_N3
\adat1_receiver|adat_data_out[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[66]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(66));

-- Location: LCFF_X8_Y9_N1
\tdm_stage_reg[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[65]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(65));

-- Location: LCFF_X9_Y9_N15
\tdm_shift_reg[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(64));

-- Location: LCCOMB_X9_Y9_N20
\tdm_shift_reg~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~318_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(65)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(64),
	datac => tdm_stage_reg(65),
	datad => \tdm_sr_latch~regout\,
	combout => \tdm_shift_reg~318_combout\);

-- Location: LCFF_X8_Y9_N11
\adat1_receiver|adat_data_out[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[65]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(65));

-- Location: LCFF_X8_Y9_N17
\tdm_stage_reg[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_out\(64),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(64));

-- Location: LCFF_X9_Y9_N5
\tdm_shift_reg[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(63));

-- Location: LCCOMB_X9_Y9_N14
\tdm_shift_reg~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~319_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(64)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(63),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(64),
	combout => \tdm_shift_reg~319_combout\);

-- Location: LCFF_X8_Y9_N15
\adat1_receiver|adat_data_out[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[64]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(64));

-- Location: LCFF_X8_Y9_N9
\tdm_stage_reg[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[63]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(63));

-- Location: LCFF_X7_Y9_N21
\tdm_shift_reg[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(62));

-- Location: LCCOMB_X9_Y9_N4
\tdm_shift_reg~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~320_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(63)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(62),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(63),
	combout => \tdm_shift_reg~320_combout\);

-- Location: LCFF_X8_Y9_N23
\adat1_receiver|adat_data_out[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[63]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(63));

-- Location: LCFF_X8_Y9_N5
\tdm_stage_reg[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[62]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(62));

-- Location: LCFF_X14_Y8_N1
\tdm_shift_reg[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(61));

-- Location: LCCOMB_X7_Y9_N20
\tdm_shift_reg~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~321_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(62)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(61),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(62),
	combout => \tdm_shift_reg~321_combout\);

-- Location: LCFF_X8_Y9_N7
\adat1_receiver|adat_data_out[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[62]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(62));

-- Location: LCFF_X13_Y8_N9
\tdm_stage_reg[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[61]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(61));

-- Location: LCFF_X14_Y8_N27
\tdm_shift_reg[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(60));

-- Location: LCCOMB_X14_Y8_N0
\tdm_shift_reg~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~322_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(61)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(60),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(61),
	combout => \tdm_shift_reg~322_combout\);

-- Location: LCFF_X13_Y8_N11
\adat1_receiver|adat_data_out[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(77),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(61));

-- Location: LCFF_X13_Y8_N25
\tdm_stage_reg[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[60]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(60));

-- Location: LCFF_X14_Y8_N29
\tdm_shift_reg[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(59));

-- Location: LCCOMB_X14_Y8_N26
\tdm_shift_reg~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~323_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(60)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(59),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(60),
	combout => \tdm_shift_reg~323_combout\);

-- Location: LCFF_X13_Y8_N3
\adat1_receiver|adat_data_out[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[60]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(60));

-- Location: LCFF_X13_Y8_N1
\tdm_stage_reg[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_out\(59),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(59));

-- Location: LCFF_X14_Y8_N3
\tdm_shift_reg[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(58));

-- Location: LCCOMB_X14_Y8_N28
\tdm_shift_reg~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~324_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(59))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(59),
	datad => tdm_shift_reg(58),
	combout => \tdm_shift_reg~324_combout\);

-- Location: LCFF_X13_Y8_N15
\adat1_receiver|adat_data_out[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[59]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(59));

-- Location: LCFF_X13_Y8_N29
\tdm_stage_reg[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[58]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(58));

-- Location: LCFF_X14_Y8_N13
\tdm_shift_reg[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(57));

-- Location: LCCOMB_X14_Y8_N2
\tdm_shift_reg~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~325_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(58)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(57),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(58),
	combout => \tdm_shift_reg~325_combout\);

-- Location: LCFF_X13_Y8_N19
\adat1_receiver|adat_data_out[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[58]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(58));

-- Location: LCFF_X13_Y8_N5
\tdm_stage_reg[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[57]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(57));

-- Location: LCFF_X14_Y8_N11
\tdm_shift_reg[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(56));

-- Location: LCCOMB_X14_Y8_N12
\tdm_shift_reg~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~326_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(57)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(56),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(57),
	combout => \tdm_shift_reg~326_combout\);

-- Location: LCFF_X13_Y8_N27
\adat1_receiver|adat_data_out[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[57]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(57));

-- Location: LCFF_X13_Y8_N13
\tdm_stage_reg[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[56]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(56));

-- Location: LCFF_X14_Y8_N25
\tdm_shift_reg[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(55));

-- Location: LCCOMB_X14_Y8_N10
\tdm_shift_reg~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~327_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(56)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(55),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(56),
	combout => \tdm_shift_reg~327_combout\);

-- Location: LCFF_X13_Y8_N31
\adat1_receiver|adat_data_out[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[56]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(56));

-- Location: LCFF_X13_Y8_N17
\tdm_stage_reg[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[55]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(55));

-- Location: LCFF_X13_Y7_N1
\tdm_shift_reg[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(54));

-- Location: LCCOMB_X14_Y8_N24
\tdm_shift_reg~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~328_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(55)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(54),
	datad => tdm_stage_reg(55),
	combout => \tdm_shift_reg~328_combout\);

-- Location: LCFF_X13_Y8_N23
\adat1_receiver|adat_data_out[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[55]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(55));

-- Location: LCFF_X13_Y7_N3
\tdm_stage_reg[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[54]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(54));

-- Location: LCFF_X13_Y7_N25
\tdm_shift_reg[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(53));

-- Location: LCCOMB_X13_Y7_N0
\tdm_shift_reg~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~329_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(54)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(53),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(54),
	combout => \tdm_shift_reg~329_combout\);

-- Location: LCFF_X12_Y7_N11
\adat1_receiver|adat_data_out[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(68),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(54));

-- Location: LCFF_X13_Y7_N31
\tdm_stage_reg[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[53]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(53));

-- Location: LCFF_X13_Y7_N17
\tdm_shift_reg[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(52));

-- Location: LCCOMB_X13_Y7_N24
\tdm_shift_reg~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~330_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(53)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(52),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(53),
	combout => \tdm_shift_reg~330_combout\);

-- Location: LCFF_X12_Y7_N29
\adat1_receiver|adat_data_out[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[53]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(53));

-- Location: LCFF_X13_Y7_N7
\tdm_stage_reg[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[52]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(52));

-- Location: LCFF_X13_Y7_N5
\tdm_shift_reg[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(51));

-- Location: LCCOMB_X13_Y7_N16
\tdm_shift_reg~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~331_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(52)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(51),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(52),
	combout => \tdm_shift_reg~331_combout\);

-- Location: LCFF_X12_Y7_N3
\adat1_receiver|adat_data_out[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(66),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(52));

-- Location: LCFF_X13_Y7_N23
\tdm_stage_reg[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[51]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(51));

-- Location: LCFF_X13_Y7_N21
\tdm_shift_reg[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(50));

-- Location: LCCOMB_X13_Y7_N4
\tdm_shift_reg~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~332_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(51)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(50),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(51),
	combout => \tdm_shift_reg~332_combout\);

-- Location: LCFF_X12_Y7_N17
\adat1_receiver|adat_data_out[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[51]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(51));

-- Location: LCFF_X13_Y7_N19
\tdm_stage_reg[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[50]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(50));

-- Location: LCFF_X13_Y7_N13
\tdm_shift_reg[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(49));

-- Location: LCCOMB_X13_Y7_N20
\tdm_shift_reg~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~333_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(50)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(49),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(50),
	combout => \tdm_shift_reg~333_combout\);

-- Location: LCFF_X12_Y7_N15
\adat1_receiver|adat_data_out[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[50]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(50));

-- Location: LCFF_X13_Y7_N11
\tdm_stage_reg[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[49]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(49));

-- Location: LCFF_X14_Y8_N23
\tdm_shift_reg[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(48));

-- Location: LCCOMB_X13_Y7_N12
\tdm_shift_reg~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~334_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(49)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(48),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(49),
	combout => \tdm_shift_reg~334_combout\);

-- Location: LCFF_X12_Y7_N9
\adat1_receiver|adat_data_out[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[49]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(49));

-- Location: LCFF_X13_Y8_N21
\tdm_stage_reg[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[48]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(48));

-- Location: LCFF_X13_Y7_N29
\tdm_shift_reg[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(47));

-- Location: LCCOMB_X14_Y8_N22
\tdm_shift_reg~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~335_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(48))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(48),
	datad => tdm_shift_reg(47),
	combout => \tdm_shift_reg~335_combout\);

-- Location: LCFF_X13_Y8_N7
\adat1_receiver|adat_data_out[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[48]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(48));

-- Location: LCFF_X13_Y7_N27
\tdm_stage_reg[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[47]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(47));

-- Location: LCFF_X9_Y9_N19
\tdm_shift_reg[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(46));

-- Location: LCCOMB_X13_Y7_N28
\tdm_shift_reg~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~336_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(47)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(46),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(47),
	combout => \tdm_shift_reg~336_combout\);

-- Location: LCFF_X12_Y7_N19
\adat1_receiver|adat_data_out[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[47]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(47));

-- Location: LCFF_X10_Y9_N25
\tdm_stage_reg[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[46]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(46));

-- Location: LCFF_X13_Y5_N1
\tdm_shift_reg[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(45));

-- Location: LCCOMB_X9_Y9_N18
\tdm_shift_reg~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~337_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(46)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(45),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(46),
	combout => \tdm_shift_reg~337_combout\);

-- Location: LCFF_X10_Y9_N11
\adat1_receiver|adat_data_out[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[46]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(46));

-- Location: LCFF_X13_Y5_N27
\tdm_stage_reg[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[45]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(45));

-- Location: LCFF_X13_Y5_N21
\tdm_shift_reg[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(44));

-- Location: LCCOMB_X13_Y5_N0
\tdm_shift_reg~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~338_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(45)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(44),
	datad => tdm_stage_reg(45),
	combout => \tdm_shift_reg~338_combout\);

-- Location: LCFF_X12_Y5_N3
\adat1_receiver|adat_data_out[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[45]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(45));

-- Location: LCFF_X13_Y5_N7
\tdm_stage_reg[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[44]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(44));

-- Location: LCFF_X13_Y5_N17
\tdm_shift_reg[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(43));

-- Location: LCCOMB_X13_Y5_N20
\tdm_shift_reg~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~339_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(44)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(43),
	datad => tdm_stage_reg(44),
	combout => \tdm_shift_reg~339_combout\);

-- Location: LCFF_X12_Y5_N9
\adat1_receiver|adat_data_out[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(56),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(44));

-- Location: LCFF_X13_Y5_N23
\tdm_stage_reg[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[43]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(43));

-- Location: LCFF_X13_Y5_N9
\tdm_shift_reg[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(42));

-- Location: LCCOMB_X13_Y5_N16
\tdm_shift_reg~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~340_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(43)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(42),
	datad => tdm_stage_reg(43),
	combout => \tdm_shift_reg~340_combout\);

-- Location: LCFF_X12_Y5_N19
\adat1_receiver|adat_data_out[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[43]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(43));

-- Location: LCFF_X13_Y5_N11
\tdm_stage_reg[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[42]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(42));

-- Location: LCFF_X13_Y5_N5
\tdm_shift_reg[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(41));

-- Location: LCCOMB_X13_Y5_N8
\tdm_shift_reg~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~341_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(42)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(41),
	datad => tdm_stage_reg(42),
	combout => \tdm_shift_reg~341_combout\);

-- Location: LCFF_X12_Y5_N29
\adat1_receiver|adat_data_out[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[42]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(42));

-- Location: LCFF_X13_Y5_N3
\tdm_stage_reg[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[41]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(41));

-- Location: LCFF_X13_Y5_N13
\tdm_shift_reg[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(40));

-- Location: LCCOMB_X13_Y5_N4
\tdm_shift_reg~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~342_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(41)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(40),
	datab => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(41),
	combout => \tdm_shift_reg~342_combout\);

-- Location: LCFF_X12_Y5_N11
\adat1_receiver|adat_data_out[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[41]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(41));

-- Location: LCFF_X13_Y5_N19
\tdm_stage_reg[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[40]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(40));

-- Location: LCFF_X13_Y5_N25
\tdm_shift_reg[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(39));

-- Location: LCCOMB_X13_Y5_N12
\tdm_shift_reg~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~343_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(40)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(39),
	datad => tdm_stage_reg(40),
	combout => \tdm_shift_reg~343_combout\);

-- Location: LCFF_X12_Y5_N17
\adat1_receiver|adat_data_out[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[40]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(40));

-- Location: LCFF_X13_Y5_N31
\tdm_stage_reg[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[39]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(39));

-- Location: LCFF_X10_Y10_N31
\tdm_shift_reg[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(38));

-- Location: LCCOMB_X13_Y5_N24
\tdm_shift_reg~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~344_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(39)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(38),
	datad => tdm_stage_reg(39),
	combout => \tdm_shift_reg~344_combout\);

-- Location: LCFF_X12_Y5_N15
\adat1_receiver|adat_data_out[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[39]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(39));

-- Location: LCFF_X9_Y10_N17
\tdm_stage_reg[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[38]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(38));

-- Location: LCFF_X7_Y9_N11
\tdm_shift_reg[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(37));

-- Location: LCCOMB_X10_Y10_N30
\tdm_shift_reg~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~345_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(38)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(37),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(38),
	combout => \tdm_shift_reg~345_combout\);

-- Location: LCFF_X9_Y10_N7
\adat1_receiver|adat_data_out[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[38]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(38));

-- Location: LCFF_X8_Y9_N21
\tdm_stage_reg[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[37]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(37));

-- Location: LCFF_X7_Y9_N1
\tdm_shift_reg[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(36));

-- Location: LCCOMB_X7_Y9_N10
\tdm_shift_reg~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~346_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(37)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(36),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(37),
	combout => \tdm_shift_reg~346_combout\);

-- Location: LCFF_X8_Y9_N27
\adat1_receiver|adat_data_out[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[37]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(37));

-- Location: LCFF_X8_Y8_N3
\tdm_stage_reg[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[36]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(36));

-- Location: LCFF_X13_Y10_N17
\tdm_shift_reg[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(35));

-- Location: LCCOMB_X7_Y9_N0
\tdm_shift_reg~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~347_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(36)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(35),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(36),
	combout => \tdm_shift_reg~347_combout\);

-- Location: LCFF_X9_Y8_N31
\adat1_receiver|adat_data_out[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[36]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(36));

-- Location: LCFF_X13_Y10_N31
\tdm_stage_reg[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[35]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(35));

-- Location: LCFF_X13_Y10_N5
\tdm_shift_reg[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(34));

-- Location: LCCOMB_X13_Y10_N16
\tdm_shift_reg~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~348_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(35)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(34),
	datad => tdm_stage_reg(35),
	combout => \tdm_shift_reg~348_combout\);

-- Location: LCFF_X12_Y10_N13
\adat1_receiver|adat_data_out[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[35]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(35));

-- Location: LCFF_X13_Y10_N27
\tdm_stage_reg[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[34]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(34));

-- Location: LCFF_X13_Y10_N13
\tdm_shift_reg[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(33));

-- Location: LCCOMB_X13_Y10_N4
\tdm_shift_reg~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~349_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(34)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(33),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(34),
	combout => \tdm_shift_reg~349_combout\);

-- Location: LCFF_X12_Y10_N15
\adat1_receiver|adat_data_out[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[34]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(34));

-- Location: LCFF_X13_Y10_N7
\tdm_stage_reg[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[33]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(33));

-- Location: LCFF_X13_Y10_N21
\tdm_shift_reg[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(32));

-- Location: LCCOMB_X13_Y10_N12
\tdm_shift_reg~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~350_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(33)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(32),
	datad => tdm_stage_reg(33),
	combout => \tdm_shift_reg~350_combout\);

-- Location: LCFF_X12_Y10_N25
\adat1_receiver|adat_data_out[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[33]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(33));

-- Location: LCFF_X13_Y10_N3
\tdm_stage_reg[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[32]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(32));

-- Location: LCFF_X13_Y10_N1
\tdm_shift_reg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(31));

-- Location: LCCOMB_X13_Y10_N20
\tdm_shift_reg~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~351_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(32)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(31),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(32),
	combout => \tdm_shift_reg~351_combout\);

-- Location: LCFF_X12_Y10_N3
\adat1_receiver|adat_data_out[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(41),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(32));

-- Location: LCFF_X13_Y10_N11
\tdm_stage_reg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[31]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(31));

-- Location: LCFF_X13_Y10_N25
\tdm_shift_reg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(30));

-- Location: LCCOMB_X13_Y10_N0
\tdm_shift_reg~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~352_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(31)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(30),
	datad => tdm_stage_reg(31),
	combout => \tdm_shift_reg~352_combout\);

-- Location: LCFF_X12_Y10_N17
\adat1_receiver|adat_data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(39),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(31));

-- Location: LCFF_X13_Y10_N23
\tdm_stage_reg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[30]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(30));

-- Location: LCFF_X13_Y10_N29
\tdm_shift_reg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(29));

-- Location: LCCOMB_X13_Y10_N24
\tdm_shift_reg~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~353_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(30)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(29),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(30),
	combout => \tdm_shift_reg~353_combout\);

-- Location: LCFF_X12_Y10_N19
\adat1_receiver|adat_data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[30]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(30));

-- Location: LCFF_X13_Y10_N19
\tdm_stage_reg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[29]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(29));

-- Location: LCFF_X8_Y5_N1
\tdm_shift_reg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(28));

-- Location: LCCOMB_X13_Y10_N28
\tdm_shift_reg~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~354_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(29)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_shift_reg(28),
	datad => tdm_stage_reg(29),
	combout => \tdm_shift_reg~354_combout\);

-- Location: LCFF_X12_Y10_N9
\adat1_receiver|adat_data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[29]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(29));

-- Location: LCFF_X7_Y5_N9
\tdm_stage_reg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[28]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(28));

-- Location: LCFF_X8_Y5_N27
\tdm_shift_reg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(27));

-- Location: LCCOMB_X8_Y5_N0
\tdm_shift_reg~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~355_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(28)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(27),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(28),
	combout => \tdm_shift_reg~355_combout\);

-- Location: LCFF_X7_Y5_N3
\adat1_receiver|adat_data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[28]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(28));

-- Location: LCFF_X9_Y5_N31
\tdm_stage_reg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[27]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(27));

-- Location: LCFF_X7_Y6_N17
\tdm_shift_reg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(26));

-- Location: LCCOMB_X8_Y5_N26
\tdm_shift_reg~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~356_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(27)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(26),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(27),
	combout => \tdm_shift_reg~356_combout\);

-- Location: LCFF_X9_Y5_N1
\adat1_receiver|adat_data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[27]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(27));

-- Location: LCFF_X7_Y6_N19
\tdm_stage_reg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[26]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(26));

-- Location: LCFF_X7_Y6_N13
\tdm_shift_reg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(25));

-- Location: LCCOMB_X7_Y6_N16
\tdm_shift_reg~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~357_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(26)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(25),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(26),
	combout => \tdm_shift_reg~357_combout\);

-- Location: LCFF_X8_Y6_N21
\adat1_receiver|adat_data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(33),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(26));

-- Location: LCFF_X7_Y6_N31
\tdm_stage_reg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[25]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(25));

-- Location: LCFF_X7_Y6_N25
\tdm_shift_reg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(24));

-- Location: LCCOMB_X7_Y6_N12
\tdm_shift_reg~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~358_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(25)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(24),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(25),
	combout => \tdm_shift_reg~358_combout\);

-- Location: LCFF_X8_Y6_N7
\adat1_receiver|adat_data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(32),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(25));

-- Location: LCFF_X7_Y6_N7
\tdm_stage_reg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[24]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(24));

-- Location: LCFF_X7_Y6_N29
\tdm_shift_reg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(23));

-- Location: LCCOMB_X7_Y6_N24
\tdm_shift_reg~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~359_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(24)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(23),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(24),
	combout => \tdm_shift_reg~359_combout\);

-- Location: LCFF_X8_Y6_N25
\adat1_receiver|adat_data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[24]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(24));

-- Location: LCFF_X7_Y6_N11
\tdm_stage_reg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[23]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(23));

-- Location: LCFF_X7_Y6_N21
\tdm_shift_reg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(22));

-- Location: LCCOMB_X7_Y6_N28
\tdm_shift_reg~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~360_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(23)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(22),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(23),
	combout => \tdm_shift_reg~360_combout\);

-- Location: LCFF_X8_Y6_N31
\adat1_receiver|adat_data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[23]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(23));

-- Location: LCFF_X7_Y6_N27
\tdm_stage_reg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[22]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(22));

-- Location: LCFF_X7_Y6_N5
\tdm_shift_reg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(21));

-- Location: LCCOMB_X7_Y6_N20
\tdm_shift_reg~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~361_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(22)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(21),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(22),
	combout => \tdm_shift_reg~361_combout\);

-- Location: LCFF_X8_Y6_N29
\adat1_receiver|adat_data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[22]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(22));

-- Location: LCFF_X7_Y6_N23
\tdm_stage_reg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[21]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(21));

-- Location: LCFF_X7_Y6_N1
\tdm_shift_reg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(20));

-- Location: LCCOMB_X7_Y6_N4
\tdm_shift_reg~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~362_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(21)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(20),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(21),
	combout => \tdm_shift_reg~362_combout\);

-- Location: LCFF_X8_Y6_N19
\adat1_receiver|adat_data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[21]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(21));

-- Location: LCFF_X7_Y6_N3
\tdm_stage_reg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[20]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(20));

-- Location: LCFF_X9_Y4_N7
\tdm_shift_reg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(19));

-- Location: LCCOMB_X7_Y6_N0
\tdm_shift_reg~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~363_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(20)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(19),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(20),
	combout => \tdm_shift_reg~363_combout\);

-- Location: LCFF_X8_Y6_N5
\adat1_receiver|adat_data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[20]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(20));

-- Location: LCFF_X8_Y4_N17
\tdm_stage_reg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[19]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(19));

-- Location: LCFF_X9_Y4_N9
\tdm_shift_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(18));

-- Location: LCCOMB_X9_Y4_N6
\tdm_shift_reg~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~364_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(19)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(18),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(19),
	combout => \tdm_shift_reg~364_combout\);

-- Location: LCFF_X8_Y4_N27
\adat1_receiver|adat_data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[19]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(19));

-- Location: LCFF_X10_Y4_N29
\tdm_stage_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[18]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(18));

-- Location: LCFF_X4_Y5_N17
\tdm_shift_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(17));

-- Location: LCCOMB_X9_Y4_N8
\tdm_shift_reg~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~365_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(18)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(17),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(18),
	combout => \tdm_shift_reg~365_combout\);

-- Location: LCFF_X10_Y4_N19
\adat1_receiver|adat_data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[18]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(18));

-- Location: LCFF_X4_Y5_N23
\tdm_stage_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[17]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(17));

-- Location: LCFF_X4_Y5_N1
\tdm_shift_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(16));

-- Location: LCCOMB_X4_Y5_N16
\tdm_shift_reg~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~366_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(17)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(16),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(17),
	combout => \tdm_shift_reg~366_combout\);

-- Location: LCFF_X5_Y5_N7
\adat1_receiver|adat_data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(22),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(17));

-- Location: LCFF_X4_Y5_N3
\tdm_stage_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[16]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(16));

-- Location: LCFF_X4_Y5_N13
\tdm_shift_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(15));

-- Location: LCCOMB_X4_Y5_N0
\tdm_shift_reg~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~367_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(16)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(15),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(16),
	combout => \tdm_shift_reg~367_combout\);

-- Location: LCFF_X5_Y5_N5
\adat1_receiver|adat_data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[16]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(16));

-- Location: LCFF_X4_Y5_N27
\tdm_stage_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[15]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(15));

-- Location: LCFF_X4_Y5_N21
\tdm_shift_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(14));

-- Location: LCCOMB_X4_Y5_N12
\tdm_shift_reg~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~368_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(15)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(14),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(15),
	combout => \tdm_shift_reg~368_combout\);

-- Location: LCFF_X5_Y5_N23
\adat1_receiver|adat_data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[15]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(15));

-- Location: LCFF_X4_Y5_N19
\tdm_stage_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[14]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(14));

-- Location: LCFF_X4_Y5_N9
\tdm_shift_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(13));

-- Location: LCCOMB_X4_Y5_N20
\tdm_shift_reg~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~369_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(14)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(13),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(14),
	combout => \tdm_shift_reg~369_combout\);

-- Location: LCFF_X5_Y5_N25
\adat1_receiver|adat_data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(18),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(14));

-- Location: LCFF_X4_Y5_N31
\tdm_stage_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[13]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(13));

-- Location: LCFF_X4_Y5_N25
\tdm_shift_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(12));

-- Location: LCCOMB_X4_Y5_N8
\tdm_shift_reg~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~370_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(13)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(12),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(13),
	combout => \tdm_shift_reg~370_combout\);

-- Location: LCFF_X5_Y5_N31
\adat1_receiver|adat_data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[13]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(13));

-- Location: LCFF_X4_Y5_N11
\tdm_stage_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[12]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(12));

-- Location: LCFF_X4_Y5_N29
\tdm_shift_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(11));

-- Location: LCCOMB_X4_Y5_N24
\tdm_shift_reg~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~371_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(12)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(11),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(12),
	combout => \tdm_shift_reg~371_combout\);

-- Location: LCFF_X5_Y5_N29
\adat1_receiver|adat_data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[12]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(12));

-- Location: LCFF_X4_Y5_N7
\tdm_stage_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[11]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(11));

-- Location: LCFF_X4_Y4_N11
\tdm_shift_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(10));

-- Location: LCCOMB_X4_Y5_N28
\tdm_shift_reg~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~372_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(11)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(10),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(11),
	combout => \tdm_shift_reg~372_combout\);

-- Location: LCFF_X5_Y5_N3
\adat1_receiver|adat_data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(14),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(11));

-- Location: LCFF_X5_Y4_N9
\tdm_stage_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_out\(10),
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(10));

-- Location: LCFF_X4_Y4_N5
\tdm_shift_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(9));

-- Location: LCCOMB_X4_Y4_N10
\tdm_shift_reg~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~373_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(10)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datab => tdm_shift_reg(9),
	datac => tdm_stage_reg(10),
	combout => \tdm_shift_reg~373_combout\);

-- Location: LCFF_X5_Y4_N15
\adat1_receiver|adat_data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(13),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(10));

-- Location: LCFF_X4_Y4_N23
\tdm_stage_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[9]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(9));

-- Location: LCFF_X8_Y3_N21
\tdm_shift_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(8));

-- Location: LCCOMB_X4_Y4_N4
\tdm_shift_reg~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~374_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(9)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(8),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(9),
	combout => \tdm_shift_reg~374_combout\);

-- Location: LCFF_X3_Y4_N17
\adat1_receiver|adat_data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[9]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(9));

-- Location: LCFF_X7_Y3_N17
\tdm_stage_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[8]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(8));

-- Location: LCFF_X8_Y3_N7
\tdm_shift_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(7));

-- Location: LCCOMB_X8_Y3_N20
\tdm_shift_reg~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~375_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(8)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(7),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(8),
	combout => \tdm_shift_reg~375_combout\);

-- Location: LCFF_X7_Y3_N31
\adat1_receiver|adat_data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(11),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(8));

-- Location: LCFF_X8_Y3_N1
\tdm_stage_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[7]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(7));

-- Location: LCFF_X8_Y3_N15
\tdm_shift_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(6));

-- Location: LCCOMB_X8_Y3_N6
\tdm_shift_reg~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~376_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(7)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(6),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(7),
	combout => \tdm_shift_reg~376_combout\);

-- Location: LCFF_X9_Y3_N25
\adat1_receiver|adat_data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[7]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(7));

-- Location: LCFF_X8_Y3_N17
\tdm_stage_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[6]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(6));

-- Location: LCFF_X8_Y3_N3
\tdm_shift_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(5));

-- Location: LCCOMB_X8_Y3_N14
\tdm_shift_reg~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~377_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(6))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(6),
	datad => tdm_shift_reg(5),
	combout => \tdm_shift_reg~377_combout\);

-- Location: LCFF_X9_Y3_N3
\adat1_receiver|adat_data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[6]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(6));

-- Location: LCFF_X8_Y3_N13
\tdm_stage_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[5]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(5));

-- Location: LCFF_X8_Y3_N19
\tdm_shift_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(4));

-- Location: LCCOMB_X8_Y3_N2
\tdm_shift_reg~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~378_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(5)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(4),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(5),
	combout => \tdm_shift_reg~378_combout\);

-- Location: LCFF_X9_Y3_N5
\adat1_receiver|adat_data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[5]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(5));

-- Location: LCFF_X8_Y3_N25
\tdm_stage_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[4]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(4));

-- Location: LCFF_X8_Y3_N11
\tdm_shift_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(3));

-- Location: LCCOMB_X8_Y3_N18
\tdm_shift_reg~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~379_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(4))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(4),
	datad => tdm_shift_reg(3),
	combout => \tdm_shift_reg~379_combout\);

-- Location: LCFF_X9_Y3_N31
\adat1_receiver|adat_data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[4]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(4));

-- Location: LCFF_X8_Y3_N5
\tdm_stage_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[3]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(3));

-- Location: LCFF_X8_Y3_N27
\tdm_shift_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(2));

-- Location: LCCOMB_X8_Y3_N10
\tdm_shift_reg~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~380_combout\ = (\tdm_sr_latch~regout\ & (tdm_stage_reg(3))) # (!\tdm_sr_latch~regout\ & ((tdm_shift_reg(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(3),
	datad => tdm_shift_reg(2),
	combout => \tdm_shift_reg~380_combout\);

-- Location: LCFF_X9_Y3_N29
\adat1_receiver|adat_data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(4),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(3));

-- Location: LCFF_X8_Y3_N29
\tdm_stage_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[2]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(2));

-- Location: LCFF_X8_Y3_N23
\tdm_shift_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(1));

-- Location: LCCOMB_X8_Y3_N26
\tdm_shift_reg~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~381_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(2)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(1),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(2),
	combout => \tdm_shift_reg~381_combout\);

-- Location: LCFF_X9_Y3_N19
\adat1_receiver|adat_data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(3),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(2));

-- Location: LCFF_X8_Y3_N9
\tdm_stage_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[1]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(1));

-- Location: LCFF_X13_Y6_N11
\tdm_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(0));

-- Location: LCCOMB_X8_Y3_N22
\tdm_shift_reg~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~382_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(1)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(0),
	datab => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(1),
	combout => \tdm_shift_reg~382_combout\);

-- Location: LCFF_X9_Y3_N21
\adat1_receiver|adat_data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_out[1]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(1));

-- Location: LCFF_X12_Y6_N5
\tdm_stage_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[0]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(0));

-- Location: LCCOMB_X13_Y6_N10
\tdm_shift_reg~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~383_combout\ = (\tdm_sr_latch~regout\ & tdm_stage_reg(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tdm_sr_latch~regout\,
	datac => tdm_stage_reg(0),
	combout => \tdm_shift_reg~383_combout\);

-- Location: LCFF_X12_Y6_N11
\adat1_receiver|adat_data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(1),
	sload => VCC,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_out\(0));

-- Location: LCCOMB_X14_Y2_N24
\adat0_receiver|detect_adat_sync~0_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|detect_adat_sync~0_wirecell_combout\ = !\adat0_receiver|detect_adat_sync~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|detect_adat_sync~0_combout\,
	combout => \adat0_receiver|detect_adat_sync~0_wirecell_combout\);

-- Location: CLKCTRL_G6
\adat1_receiver|adat_latch~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \adat1_receiver|adat_latch~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \adat1_receiver|adat_latch~clkctrl_outclk\);

-- Location: CLKCTRL_G4
\adat0_receiver|adat_latch~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \adat0_receiver|adat_latch~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \adat0_receiver|adat_latch~clkctrl_outclk\);

-- Location: LCCOMB_X20_Y8_N28
\adat0_receiver|adat_data_shift[255]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[255]~feeder_combout\ = \adat0_receiver|adat_data_shift\(254)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(254),
	combout => \adat0_receiver|adat_data_shift[255]~feeder_combout\);

-- Location: LCCOMB_X27_Y7_N6
\adat0_receiver|adat_latch~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_latch~feeder_combout\ = \adat0_receiver|Equal7~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|Equal7~2_combout\,
	combout => \adat0_receiver|adat_latch~feeder_combout\);

-- Location: LCCOMB_X9_Y7_N4
\adat1_receiver|adat_data_shift[255]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[255]~feeder_combout\ = \adat1_receiver|adat_data_shift\(254)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(254),
	combout => \adat1_receiver|adat_data_shift[255]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N10
\adat1_receiver|adat_data_out[191]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[191]~feeder_combout\ = \adat1_receiver|adat_data_shift\(239)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(239),
	combout => \adat1_receiver|adat_data_out[191]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N30
\adat1_receiver|adat_data_out[190]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[190]~feeder_combout\ = \adat1_receiver|adat_data_shift\(238)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(238),
	combout => \adat1_receiver|adat_data_out[190]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N26
\adat1_receiver|adat_data_out[189]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[189]~feeder_combout\ = \adat1_receiver|adat_data_shift\(237)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(237),
	combout => \adat1_receiver|adat_data_out[189]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N20
\tdm_stage_reg[381]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[381]~feeder_combout\ = \adat0_receiver|adat_data_out\(189)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(189),
	combout => \tdm_stage_reg[381]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N10
\adat0_receiver|adat_data_out[188]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[188]~feeder_combout\ = \adat0_receiver|adat_data_shift\(236)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(236),
	combout => \adat0_receiver|adat_data_out[188]~feeder_combout\);

-- Location: LCCOMB_X7_Y9_N12
\adat0_receiver|adat_input_shift[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_input_shift[1]~feeder_combout\ = \adat0_receiver|adat_input_shift\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_input_shift\(0),
	combout => \adat0_receiver|adat_input_shift[1]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N18
\adat1_receiver|adat_data_out[188]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[188]~feeder_combout\ = \adat1_receiver|adat_data_shift\(236)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(236),
	combout => \adat1_receiver|adat_data_out[188]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N16
\tdm_stage_reg[380]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[380]~feeder_combout\ = \adat0_receiver|adat_data_out\(188)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(188),
	combout => \tdm_stage_reg[380]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N8
\tdm_stage_reg[379]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[379]~feeder_combout\ = \adat0_receiver|adat_data_out\(187)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(187),
	combout => \tdm_stage_reg[379]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N26
\adat0_receiver|adat_data_out[187]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[187]~feeder_combout\ = \adat0_receiver|adat_data_shift\(234)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(234),
	combout => \adat0_receiver|adat_data_out[187]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N28
\tdm_stage_reg[378]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[378]~feeder_combout\ = \adat0_receiver|adat_data_out\(186)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(186),
	combout => \tdm_stage_reg[378]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N12
\adat0_receiver|adat_data_out[186]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[186]~feeder_combout\ = \adat0_receiver|adat_data_shift\(233)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(233),
	combout => \adat0_receiver|adat_data_out[186]~feeder_combout\);

-- Location: LCCOMB_X12_Y3_N24
\adat1_receiver|adat_data_out[186]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[186]~feeder_combout\ = \adat1_receiver|adat_data_shift\(233)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(233),
	combout => \adat1_receiver|adat_data_out[186]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N20
\tdm_stage_reg[377]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[377]~feeder_combout\ = \adat0_receiver|adat_data_out\(185)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(185),
	combout => \tdm_stage_reg[377]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N0
\adat0_receiver|adat_data_out[185]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[185]~feeder_combout\ = \adat0_receiver|adat_data_shift\(232)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(232),
	combout => \adat0_receiver|adat_data_out[185]~feeder_combout\);

-- Location: LCCOMB_X12_Y3_N14
\adat1_receiver|adat_data_out[185]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[185]~feeder_combout\ = \adat1_receiver|adat_data_shift\(232)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(232),
	combout => \adat1_receiver|adat_data_out[185]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N2
\tdm_stage_reg[376]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[376]~feeder_combout\ = \adat0_receiver|adat_data_out\(184)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(184),
	combout => \tdm_stage_reg[376]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N26
\adat0_receiver|adat_data_out[184]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[184]~feeder_combout\ = \adat0_receiver|adat_data_shift\(231)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(231),
	combout => \adat0_receiver|adat_data_out[184]~feeder_combout\);

-- Location: LCCOMB_X12_Y3_N16
\adat1_receiver|adat_data_out[184]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[184]~feeder_combout\ = \adat1_receiver|adat_data_shift\(231)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(231),
	combout => \adat1_receiver|adat_data_out[184]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N6
\tdm_stage_reg[375]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[375]~feeder_combout\ = \adat0_receiver|adat_data_out\(183)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(183),
	combout => \tdm_stage_reg[375]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N22
\adat0_receiver|adat_data_out[183]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[183]~feeder_combout\ = \adat0_receiver|adat_data_shift\(229)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(229),
	combout => \adat0_receiver|adat_data_out[183]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N24
\tdm_stage_reg[374]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[374]~feeder_combout\ = \adat0_receiver|adat_data_out\(182)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(182),
	combout => \tdm_stage_reg[374]~feeder_combout\);

-- Location: LCCOMB_X12_Y3_N18
\adat1_receiver|adat_data_out[183]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[183]~feeder_combout\ = \adat1_receiver|adat_data_shift\(229)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(229),
	combout => \adat1_receiver|adat_data_out[183]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N10
\adat0_receiver|adat_data_out[182]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[182]~feeder_combout\ = \adat0_receiver|adat_data_shift\(228)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(228),
	combout => \adat0_receiver|adat_data_out[182]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N30
\tdm_stage_reg[373]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[373]~feeder_combout\ = \adat0_receiver|adat_data_out\(181)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(181),
	combout => \tdm_stage_reg[373]~feeder_combout\);

-- Location: LCCOMB_X12_Y3_N2
\adat1_receiver|adat_data_out[181]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[181]~feeder_combout\ = \adat1_receiver|adat_data_shift\(227)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(227),
	combout => \adat1_receiver|adat_data_out[181]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N16
\adat0_receiver|adat_data_out[180]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[180]~feeder_combout\ = \adat0_receiver|adat_data_shift\(226)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(226),
	combout => \adat0_receiver|adat_data_out[180]~feeder_combout\);

-- Location: LCCOMB_X18_Y8_N10
\tdm_stage_reg[371]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[371]~feeder_combout\ = \adat0_receiver|adat_data_out\(179)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(179),
	combout => \tdm_stage_reg[371]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N30
\adat1_receiver|adat_data_out[180]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[180]~feeder_combout\ = \adat1_receiver|adat_data_shift\(226)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(226),
	combout => \adat1_receiver|adat_data_out[180]~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N14
\adat0_receiver|adat_data_out[179]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[179]~feeder_combout\ = \adat0_receiver|adat_data_shift\(224)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(224),
	combout => \adat0_receiver|adat_data_out[179]~feeder_combout\);

-- Location: LCCOMB_X20_Y6_N30
\tdm_stage_reg[370]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[370]~feeder_combout\ = \adat0_receiver|adat_data_out\(178)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(178),
	combout => \tdm_stage_reg[370]~feeder_combout\);

-- Location: LCCOMB_X20_Y6_N6
\tdm_stage_reg[369]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[369]~feeder_combout\ = \adat0_receiver|adat_data_out\(177)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(177),
	combout => \tdm_stage_reg[369]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N6
\adat1_receiver|adat_data_out[179]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[179]~feeder_combout\ = \adat1_receiver|adat_data_shift\(224)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(224),
	combout => \adat1_receiver|adat_data_out[179]~feeder_combout\);

-- Location: LCCOMB_X21_Y6_N4
\adat0_receiver|adat_data_out[177]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[177]~feeder_combout\ = \adat0_receiver|adat_data_shift\(222)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(222),
	combout => \adat0_receiver|adat_data_out[177]~feeder_combout\);

-- Location: LCCOMB_X20_Y6_N2
\tdm_stage_reg[368]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[368]~feeder_combout\ = \adat0_receiver|adat_data_out\(176)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(176),
	combout => \tdm_stage_reg[368]~feeder_combout\);

-- Location: LCCOMB_X21_Y6_N20
\adat0_receiver|adat_data_out[176]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[176]~feeder_combout\ = \adat0_receiver|adat_data_shift\(221)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(221),
	combout => \adat0_receiver|adat_data_out[176]~feeder_combout\);

-- Location: LCCOMB_X20_Y6_N22
\tdm_stage_reg[367]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[367]~feeder_combout\ = \adat0_receiver|adat_data_out\(175)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(175),
	combout => \tdm_stage_reg[367]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N2
\adat1_receiver|adat_data_out[177]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[177]~feeder_combout\ = \adat1_receiver|adat_data_shift\(222)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(222),
	combout => \adat1_receiver|adat_data_out[177]~feeder_combout\);

-- Location: LCCOMB_X20_Y6_N18
\tdm_stage_reg[366]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[366]~feeder_combout\ = \adat0_receiver|adat_data_out\(174)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(174),
	combout => \tdm_stage_reg[366]~feeder_combout\);

-- Location: LCCOMB_X21_Y6_N30
\adat0_receiver|adat_data_out[174]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[174]~feeder_combout\ = \adat0_receiver|adat_data_shift\(218)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(218),
	combout => \adat0_receiver|adat_data_out[174]~feeder_combout\);

-- Location: LCCOMB_X20_Y6_N14
\tdm_stage_reg[365]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[365]~feeder_combout\ = \adat0_receiver|adat_data_out\(173)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(173),
	combout => \tdm_stage_reg[365]~feeder_combout\);

-- Location: LCCOMB_X21_Y6_N18
\adat0_receiver|adat_data_out[173]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[173]~feeder_combout\ = \adat0_receiver|adat_data_shift\(217)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(217),
	combout => \adat0_receiver|adat_data_out[173]~feeder_combout\);

-- Location: LCCOMB_X20_Y6_N26
\tdm_stage_reg[364]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[364]~feeder_combout\ = \adat0_receiver|adat_data_out\(172)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(172),
	combout => \tdm_stage_reg[364]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N14
\adat1_receiver|adat_data_out[175]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[175]~feeder_combout\ = \adat1_receiver|adat_data_shift\(219)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(219),
	combout => \adat1_receiver|adat_data_out[175]~feeder_combout\);

-- Location: LCCOMB_X21_Y6_N6
\adat0_receiver|adat_data_out[172]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[172]~feeder_combout\ = \adat0_receiver|adat_data_shift\(216)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(216),
	combout => \adat0_receiver|adat_data_out[172]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N22
\adat1_receiver|adat_data_out[174]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[174]~feeder_combout\ = \adat1_receiver|adat_data_shift\(218)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(218),
	combout => \adat1_receiver|adat_data_out[174]~feeder_combout\);

-- Location: LCCOMB_X21_Y6_N16
\adat0_receiver|adat_data_out[171]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[171]~feeder_combout\ = \adat0_receiver|adat_data_shift\(214)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(214),
	combout => \adat0_receiver|adat_data_out[171]~feeder_combout\);

-- Location: LCCOMB_X21_Y9_N30
\tdm_stage_reg[362]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[362]~feeder_combout\ = \adat0_receiver|adat_data_out\(170)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(170),
	combout => \tdm_stage_reg[362]~feeder_combout\);

-- Location: LCCOMB_X7_Y3_N26
\adat1_receiver|adat_data_out[173]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[173]~feeder_combout\ = \adat1_receiver|adat_data_shift\(217)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(217),
	combout => \adat1_receiver|adat_data_out[173]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N8
\adat0_receiver|adat_data_out[170]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[170]~feeder_combout\ = \adat0_receiver|adat_data_shift\(213)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(213),
	combout => \adat0_receiver|adat_data_out[170]~feeder_combout\);

-- Location: LCCOMB_X21_Y9_N6
\tdm_stage_reg[361]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[361]~feeder_combout\ = \adat0_receiver|adat_data_out\(169)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(169),
	combout => \tdm_stage_reg[361]~feeder_combout\);

-- Location: LCCOMB_X7_Y3_N2
\adat1_receiver|adat_data_out[172]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[172]~feeder_combout\ = \adat1_receiver|adat_data_shift\(216)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(216),
	combout => \adat1_receiver|adat_data_out[172]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N12
\adat0_receiver|adat_data_out[169]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[169]~feeder_combout\ = \adat0_receiver|adat_data_shift\(212)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(212),
	combout => \adat0_receiver|adat_data_out[169]~feeder_combout\);

-- Location: LCCOMB_X21_Y9_N18
\tdm_stage_reg[360]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[360]~feeder_combout\ = \adat0_receiver|adat_data_out\(168)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(168),
	combout => \tdm_stage_reg[360]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N16
\adat0_receiver|adat_data_out[168]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[168]~feeder_combout\ = \adat0_receiver|adat_data_shift\(211)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(211),
	combout => \adat0_receiver|adat_data_out[168]~feeder_combout\);

-- Location: LCCOMB_X21_Y9_N2
\tdm_stage_reg[359]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[359]~feeder_combout\ = \adat0_receiver|adat_data_out\(167)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(167),
	combout => \tdm_stage_reg[359]~feeder_combout\);

-- Location: LCCOMB_X7_Y3_N22
\adat1_receiver|adat_data_out[171]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[171]~feeder_combout\ = \adat1_receiver|adat_data_shift\(214)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(214),
	combout => \adat1_receiver|adat_data_out[171]~feeder_combout\);

-- Location: LCCOMB_X21_Y9_N22
\tdm_stage_reg[358]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[358]~feeder_combout\ = \adat0_receiver|adat_data_out\(166)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(166),
	combout => \tdm_stage_reg[358]~feeder_combout\);

-- Location: LCCOMB_X7_Y3_N14
\adat1_receiver|adat_data_out[170]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[170]~feeder_combout\ = \adat1_receiver|adat_data_shift\(213)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(213),
	combout => \adat1_receiver|adat_data_out[170]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N28
\adat0_receiver|adat_data_out[166]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[166]~feeder_combout\ = \adat0_receiver|adat_data_shift\(208)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(208),
	combout => \adat0_receiver|adat_data_out[166]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N4
\tdm_stage_reg[357]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[357]~feeder_combout\ = \adat0_receiver|adat_data_out\(165)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(165),
	combout => \tdm_stage_reg[357]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N30
\adat0_receiver|adat_data_out[165]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[165]~feeder_combout\ = \adat0_receiver|adat_data_shift\(207)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(207),
	combout => \adat0_receiver|adat_data_out[165]~feeder_combout\);

-- Location: LCCOMB_X7_Y3_N18
\adat1_receiver|adat_data_out[168]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[168]~feeder_combout\ = \adat1_receiver|adat_data_shift\(211)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(211),
	combout => \adat1_receiver|adat_data_out[168]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N14
\adat0_receiver|adat_data_out[164]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[164]~feeder_combout\ = \adat0_receiver|adat_data_shift\(206)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(206),
	combout => \adat0_receiver|adat_data_out[164]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N20
\tdm_stage_reg[355]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[355]~feeder_combout\ = \adat0_receiver|adat_data_out\(163)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(163),
	combout => \tdm_stage_reg[355]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N26
\adat0_receiver|adat_data_out[163]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[163]~feeder_combout\ = \adat0_receiver|adat_data_shift\(204)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(204),
	combout => \adat0_receiver|adat_data_out[163]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N0
\tdm_stage_reg[354]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[354]~feeder_combout\ = \adat0_receiver|adat_data_out\(162)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(162),
	combout => \tdm_stage_reg[354]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N6
\adat0_receiver|adat_data_out[162]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[162]~feeder_combout\ = \adat0_receiver|adat_data_shift\(203)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(203),
	combout => \adat0_receiver|adat_data_out[162]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N28
\tdm_stage_reg[353]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[353]~feeder_combout\ = \adat0_receiver|adat_data_out\(161)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(161),
	combout => \tdm_stage_reg[353]~feeder_combout\);

-- Location: LCCOMB_X10_Y6_N26
\adat1_receiver|adat_data_out[166]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[166]~feeder_combout\ = \adat1_receiver|adat_data_shift\(208)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(208),
	combout => \adat1_receiver|adat_data_out[166]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N2
\adat0_receiver|adat_data_out[161]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[161]~feeder_combout\ = \adat0_receiver|adat_data_shift\(202)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(202),
	combout => \adat0_receiver|adat_data_out[161]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N12
\tdm_stage_reg[352]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[352]~feeder_combout\ = \adat0_receiver|adat_data_out\(160)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(160),
	combout => \tdm_stage_reg[352]~feeder_combout\);

-- Location: LCCOMB_X10_Y6_N30
\adat1_receiver|adat_data_out[165]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[165]~feeder_combout\ = \adat1_receiver|adat_data_shift\(207)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(207),
	combout => \adat1_receiver|adat_data_out[165]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N16
\tdm_stage_reg[351]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[351]~feeder_combout\ = \adat0_receiver|adat_data_out\(159)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(159),
	combout => \tdm_stage_reg[351]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N22
\adat0_receiver|adat_data_out[159]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[159]~feeder_combout\ = \adat0_receiver|adat_data_shift\(199)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(199),
	combout => \adat0_receiver|adat_data_out[159]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N8
\tdm_stage_reg[350]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[350]~feeder_combout\ = \adat0_receiver|adat_data_out\(158)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(158),
	combout => \tdm_stage_reg[350]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N10
\adat0_receiver|adat_data_out[158]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[158]~feeder_combout\ = \adat0_receiver|adat_data_shift\(198)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(198),
	combout => \adat0_receiver|adat_data_out[158]~feeder_combout\);

-- Location: LCCOMB_X18_Y6_N2
\tdm_stage_reg[349]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[349]~feeder_combout\ = \adat0_receiver|adat_data_out\(157)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(157),
	combout => \tdm_stage_reg[349]~feeder_combout\);

-- Location: LCCOMB_X19_Y6_N24
\adat0_receiver|adat_data_out[157]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[157]~feeder_combout\ = \adat0_receiver|adat_data_shift\(197)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(197),
	combout => \adat0_receiver|adat_data_out[157]~feeder_combout\);

-- Location: LCCOMB_X18_Y6_N6
\tdm_stage_reg[348]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[348]~feeder_combout\ = \adat0_receiver|adat_data_out\(156)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(156),
	combout => \tdm_stage_reg[348]~feeder_combout\);

-- Location: LCCOMB_X10_Y6_N22
\adat1_receiver|adat_data_out[162]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[162]~feeder_combout\ = \adat1_receiver|adat_data_shift\(203)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(203),
	combout => \adat1_receiver|adat_data_out[162]~feeder_combout\);

-- Location: LCCOMB_X19_Y6_N4
\adat0_receiver|adat_data_out[156]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[156]~feeder_combout\ = \adat0_receiver|adat_data_shift\(196)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(196),
	combout => \adat0_receiver|adat_data_out[156]~feeder_combout\);

-- Location: LCCOMB_X18_Y6_N22
\tdm_stage_reg[347]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[347]~feeder_combout\ = \adat0_receiver|adat_data_out\(155)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(155),
	combout => \tdm_stage_reg[347]~feeder_combout\);

-- Location: LCCOMB_X10_Y6_N18
\adat1_receiver|adat_data_out[161]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[161]~feeder_combout\ = \adat1_receiver|adat_data_shift\(202)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(202),
	combout => \adat1_receiver|adat_data_out[161]~feeder_combout\);

-- Location: LCCOMB_X19_Y6_N20
\adat0_receiver|adat_data_out[155]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[155]~feeder_combout\ = \adat0_receiver|adat_data_shift\(194)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(194),
	combout => \adat0_receiver|adat_data_out[155]~feeder_combout\);

-- Location: LCCOMB_X18_Y6_N18
\tdm_stage_reg[346]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[346]~feeder_combout\ = \adat0_receiver|adat_data_out\(154)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(154),
	combout => \tdm_stage_reg[346]~feeder_combout\);

-- Location: LCCOMB_X10_Y6_N10
\adat1_receiver|adat_data_out[160]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[160]~feeder_combout\ = \adat1_receiver|adat_data_shift\(201)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(201),
	combout => \adat1_receiver|adat_data_out[160]~feeder_combout\);

-- Location: LCCOMB_X18_Y6_N10
\tdm_stage_reg[345]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[345]~feeder_combout\ = \adat0_receiver|adat_data_out\(153)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(153),
	combout => \tdm_stage_reg[345]~feeder_combout\);

-- Location: LCCOMB_X18_Y6_N26
\tdm_stage_reg[344]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[344]~feeder_combout\ = \adat0_receiver|adat_data_out\(152)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(152),
	combout => \tdm_stage_reg[344]~feeder_combout\);

-- Location: LCCOMB_X5_Y4_N6
\adat1_receiver|adat_data_out[159]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[159]~feeder_combout\ = \adat1_receiver|adat_data_shift\(199)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(199),
	combout => \adat1_receiver|adat_data_out[159]~feeder_combout\);

-- Location: LCCOMB_X19_Y6_N6
\adat0_receiver|adat_data_out[152]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[152]~feeder_combout\ = \adat0_receiver|adat_data_shift\(191)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(191),
	combout => \adat0_receiver|adat_data_out[152]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N26
\tdm_stage_reg[343]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[343]~feeder_combout\ = \adat0_receiver|adat_data_out\(151)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(151),
	combout => \tdm_stage_reg[343]~feeder_combout\);

-- Location: LCCOMB_X5_Y4_N18
\adat1_receiver|adat_data_out[158]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[158]~feeder_combout\ = \adat1_receiver|adat_data_shift\(198)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(198),
	combout => \adat1_receiver|adat_data_out[158]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N30
\tdm_stage_reg[342]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[342]~feeder_combout\ = \adat0_receiver|adat_data_out\(150)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(150),
	combout => \tdm_stage_reg[342]~feeder_combout\);

-- Location: LCCOMB_X18_Y9_N24
\adat0_receiver|adat_data_out[150]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[150]~feeder_combout\ = \adat0_receiver|adat_data_shift\(188)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(188),
	combout => \adat0_receiver|adat_data_out[150]~feeder_combout\);

-- Location: LCCOMB_X5_Y4_N26
\adat1_receiver|adat_data_out[156]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[156]~feeder_combout\ = \adat1_receiver|adat_data_shift\(196)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(196),
	combout => \adat1_receiver|adat_data_out[156]~feeder_combout\);

-- Location: LCCOMB_X18_Y9_N8
\adat0_receiver|adat_data_out[149]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[149]~feeder_combout\ = \adat0_receiver|adat_data_shift\(187)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(187),
	combout => \adat0_receiver|adat_data_out[149]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N6
\tdm_stage_reg[340]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[340]~feeder_combout\ = \adat0_receiver|adat_data_out\(148)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(148),
	combout => \tdm_stage_reg[340]~feeder_combout\);

-- Location: LCCOMB_X18_Y9_N28
\adat0_receiver|adat_data_out[148]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[148]~feeder_combout\ = \adat0_receiver|adat_data_shift\(186)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(186),
	combout => \adat0_receiver|adat_data_out[148]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N22
\tdm_stage_reg[339]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[339]~feeder_combout\ = \adat0_receiver|adat_data_out\(147)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(147),
	combout => \tdm_stage_reg[339]~feeder_combout\);

-- Location: LCCOMB_X5_Y4_N2
\adat1_receiver|adat_data_out[155]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[155]~feeder_combout\ = \adat1_receiver|adat_data_shift\(194)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(194),
	combout => \adat1_receiver|adat_data_out[155]~feeder_combout\);

-- Location: LCCOMB_X18_Y9_N4
\adat0_receiver|adat_data_out[147]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[147]~feeder_combout\ = \adat0_receiver|adat_data_shift\(184)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(184),
	combout => \adat0_receiver|adat_data_out[147]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N2
\tdm_stage_reg[338]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[338]~feeder_combout\ = \adat0_receiver|adat_data_out\(146)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(146),
	combout => \tdm_stage_reg[338]~feeder_combout\);

-- Location: LCCOMB_X18_Y9_N30
\adat0_receiver|adat_data_out[146]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[146]~feeder_combout\ = \adat0_receiver|adat_data_shift\(183)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(183),
	combout => \adat0_receiver|adat_data_out[146]~feeder_combout\);

-- Location: LCCOMB_X18_Y6_N30
\tdm_stage_reg[337]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[337]~feeder_combout\ = \adat0_receiver|adat_data_out\(145)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(145),
	combout => \tdm_stage_reg[337]~feeder_combout\);

-- Location: LCCOMB_X5_Y4_N10
\adat1_receiver|adat_data_out[153]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[153]~feeder_combout\ = \adat1_receiver|adat_data_shift\(192)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(192),
	combout => \adat1_receiver|adat_data_out[153]~feeder_combout\);

-- Location: LCCOMB_X19_Y6_N28
\adat0_receiver|adat_data_out[145]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[145]~feeder_combout\ = \adat0_receiver|adat_data_shift\(182)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(182),
	combout => \adat0_receiver|adat_data_out[145]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N18
\tdm_stage_reg[336]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[336]~feeder_combout\ = \adat0_receiver|adat_data_out\(144)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(144),
	combout => \tdm_stage_reg[336]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N12
\tdm_stage_reg[335]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[335]~feeder_combout\ = \adat0_receiver|adat_data_out\(143)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(143),
	combout => \tdm_stage_reg[335]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N10
\adat0_receiver|adat_data_out[143]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[143]~feeder_combout\ = \adat0_receiver|adat_data_shift\(179)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(179),
	combout => \adat0_receiver|adat_data_out[143]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N28
\tdm_stage_reg[334]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[334]~feeder_combout\ = \adat0_receiver|adat_data_out\(142)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(142),
	combout => \tdm_stage_reg[334]~feeder_combout\);

-- Location: LCCOMB_X10_Y4_N6
\adat1_receiver|adat_data_out[151]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[151]~feeder_combout\ = \adat1_receiver|adat_data_shift\(189)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(189),
	combout => \adat1_receiver|adat_data_out[151]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N6
\adat0_receiver|adat_data_out[142]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[142]~feeder_combout\ = \adat0_receiver|adat_data_shift\(178)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(178),
	combout => \adat0_receiver|adat_data_out[142]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N8
\tdm_stage_reg[333]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[333]~feeder_combout\ = \adat0_receiver|adat_data_out\(141)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(141),
	combout => \tdm_stage_reg[333]~feeder_combout\);

-- Location: LCCOMB_X10_Y4_N2
\adat1_receiver|adat_data_out[150]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[150]~feeder_combout\ = \adat1_receiver|adat_data_shift\(188)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(188),
	combout => \adat1_receiver|adat_data_out[150]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N2
\adat0_receiver|adat_data_out[141]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[141]~feeder_combout\ = \adat0_receiver|adat_data_shift\(177)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(177),
	combout => \adat0_receiver|adat_data_out[141]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N0
\tdm_stage_reg[331]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[331]~feeder_combout\ = \adat0_receiver|adat_data_out\(139)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(139),
	combout => \tdm_stage_reg[331]~feeder_combout\);

-- Location: LCCOMB_X10_Y4_N10
\adat1_receiver|adat_data_out[148]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[148]~feeder_combout\ = \adat1_receiver|adat_data_shift\(186)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(186),
	combout => \adat1_receiver|adat_data_out[148]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N18
\adat0_receiver|adat_data_out[139]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[139]~feeder_combout\ = \adat0_receiver|adat_data_shift\(174)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(174),
	combout => \adat0_receiver|adat_data_out[139]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N20
\tdm_stage_reg[330]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[330]~feeder_combout\ = \adat0_receiver|adat_data_out\(138)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(138),
	combout => \tdm_stage_reg[330]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N22
\adat0_receiver|adat_data_out[138]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[138]~feeder_combout\ = \adat0_receiver|adat_data_shift\(173)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(173),
	combout => \adat0_receiver|adat_data_out[138]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N16
\tdm_stage_reg[329]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[329]~feeder_combout\ = \adat0_receiver|adat_data_out\(137)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(137),
	combout => \tdm_stage_reg[329]~feeder_combout\);

-- Location: LCCOMB_X10_Y4_N26
\adat1_receiver|adat_data_out[147]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[147]~feeder_combout\ = \adat1_receiver|adat_data_shift\(184)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(184),
	combout => \adat1_receiver|adat_data_out[147]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N26
\adat0_receiver|adat_data_out[137]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[137]~feeder_combout\ = \adat0_receiver|adat_data_shift\(172)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(172),
	combout => \adat0_receiver|adat_data_out[137]~feeder_combout\);

-- Location: LCCOMB_X20_Y12_N12
\tdm_stage_reg[328]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[328]~feeder_combout\ = \adat0_receiver|adat_data_out\(136)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(136),
	combout => \tdm_stage_reg[328]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N4
\adat0_receiver|adat_data_out[136]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[136]~feeder_combout\ = \adat0_receiver|adat_data_shift\(171)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(171),
	combout => \adat0_receiver|adat_data_out[136]~feeder_combout\);

-- Location: LCCOMB_X20_Y12_N0
\tdm_stage_reg[327]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[327]~feeder_combout\ = \adat0_receiver|adat_data_out\(135)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(135),
	combout => \tdm_stage_reg[327]~feeder_combout\);

-- Location: LCCOMB_X8_Y4_N6
\adat1_receiver|adat_data_out[145]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[145]~feeder_combout\ = \adat1_receiver|adat_data_shift\(182)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(182),
	combout => \adat1_receiver|adat_data_out[145]~feeder_combout\);

-- Location: LCCOMB_X20_Y12_N28
\tdm_stage_reg[326]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[326]~feeder_combout\ = \adat0_receiver|adat_data_out\(134)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(134),
	combout => \tdm_stage_reg[326]~feeder_combout\);

-- Location: LCCOMB_X8_Y4_N10
\adat1_receiver|adat_data_out[144]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[144]~feeder_combout\ = \adat1_receiver|adat_data_shift\(181)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(181),
	combout => \adat1_receiver|adat_data_out[144]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N30
\adat0_receiver|adat_data_out[134]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[134]~feeder_combout\ = \adat0_receiver|adat_data_shift\(168)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(168),
	combout => \adat0_receiver|adat_data_out[134]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N20
\tdm_stage_reg[325]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[325]~feeder_combout\ = \adat0_receiver|adat_data_out\(133)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(133),
	combout => \tdm_stage_reg[325]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N2
\adat0_receiver|adat_data_out[133]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[133]~feeder_combout\ = \adat0_receiver|adat_data_shift\(167)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(167),
	combout => \adat0_receiver|adat_data_out[133]~feeder_combout\);

-- Location: LCCOMB_X25_Y9_N2
\tdm_stage_reg[324]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[324]~feeder_combout\ = \adat0_receiver|adat_data_out\(132)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(132),
	combout => \tdm_stage_reg[324]~feeder_combout\);

-- Location: LCCOMB_X8_Y4_N18
\adat1_receiver|adat_data_out[143]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[143]~feeder_combout\ = \adat1_receiver|adat_data_shift\(179)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(179),
	combout => \adat1_receiver|adat_data_out[143]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N24
\adat0_receiver|adat_data_out[132]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[132]~feeder_combout\ = \adat0_receiver|adat_data_shift\(166)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(166),
	combout => \adat0_receiver|adat_data_out[132]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N12
\tdm_stage_reg[323]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[323]~feeder_combout\ = \adat0_receiver|adat_data_out\(131)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(131),
	combout => \tdm_stage_reg[323]~feeder_combout\);

-- Location: LCCOMB_X8_Y4_N22
\adat1_receiver|adat_data_out[142]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[142]~feeder_combout\ = \adat1_receiver|adat_data_shift\(178)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(178),
	combout => \adat1_receiver|adat_data_out[142]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N22
\adat0_receiver|adat_data_out[131]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[131]~feeder_combout\ = \adat0_receiver|adat_data_shift\(164)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(164),
	combout => \adat0_receiver|adat_data_out[131]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N28
\tdm_stage_reg[322]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[322]~feeder_combout\ = \adat0_receiver|adat_data_out\(130)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(130),
	combout => \tdm_stage_reg[322]~feeder_combout\);

-- Location: LCCOMB_X8_Y4_N30
\adat1_receiver|adat_data_out[141]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[141]~feeder_combout\ = \adat1_receiver|adat_data_shift\(177)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(177),
	combout => \adat1_receiver|adat_data_out[141]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N18
\adat0_receiver|adat_data_out[130]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[130]~feeder_combout\ = \adat0_receiver|adat_data_shift\(163)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(163),
	combout => \adat0_receiver|adat_data_out[130]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N24
\tdm_stage_reg[321]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[321]~feeder_combout\ = \adat0_receiver|adat_data_out\(129)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(129),
	combout => \tdm_stage_reg[321]~feeder_combout\);

-- Location: LCCOMB_X8_Y4_N2
\adat1_receiver|adat_data_out[140]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[140]~feeder_combout\ = \adat1_receiver|adat_data_shift\(176)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(176),
	combout => \adat1_receiver|adat_data_out[140]~feeder_combout\);

-- Location: LCCOMB_X25_Y9_N22
\tdm_stage_reg[320]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[320]~feeder_combout\ = \adat0_receiver|adat_data_out\(128)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(128),
	combout => \tdm_stage_reg[320]~feeder_combout\);

-- Location: LCCOMB_X26_Y9_N24
\adat0_receiver|adat_data_out[128]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[128]~feeder_combout\ = \adat0_receiver|adat_data_shift\(161)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(161),
	combout => \adat0_receiver|adat_data_out[128]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N14
\tdm_stage_reg[319]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[319]~feeder_combout\ = \adat0_receiver|adat_data_out\(127)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(127),
	combout => \tdm_stage_reg[319]~feeder_combout\);

-- Location: LCCOMB_X8_Y7_N0
\adat1_receiver|adat_data_out[139]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[139]~feeder_combout\ = \adat1_receiver|adat_data_shift\(174)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(174),
	combout => \adat1_receiver|adat_data_out[139]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N0
\adat0_receiver|adat_data_out[127]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[127]~feeder_combout\ = \adat0_receiver|adat_data_shift\(159)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(159),
	combout => \adat0_receiver|adat_data_out[127]~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N10
\adat1_receiver|adat_data_out[138]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[138]~feeder_combout\ = \adat1_receiver|adat_data_shift\(173)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(173),
	combout => \adat1_receiver|adat_data_out[138]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N20
\adat0_receiver|adat_data_out[126]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[126]~feeder_combout\ = \adat0_receiver|adat_data_shift\(158)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(158),
	combout => \adat0_receiver|adat_data_out[126]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N2
\tdm_stage_reg[317]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[317]~feeder_combout\ = \adat0_receiver|adat_data_out\(125)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(125),
	combout => \tdm_stage_reg[317]~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N18
\adat1_receiver|adat_data_out[137]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[137]~feeder_combout\ = \adat1_receiver|adat_data_shift\(172)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(172),
	combout => \adat1_receiver|adat_data_out[137]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N12
\adat0_receiver|adat_data_out[125]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[125]~feeder_combout\ = \adat0_receiver|adat_data_shift\(157)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(157),
	combout => \adat0_receiver|adat_data_out[125]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N18
\tdm_stage_reg[316]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[316]~feeder_combout\ = \adat0_receiver|adat_data_out\(124)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(124),
	combout => \tdm_stage_reg[316]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N28
\adat0_receiver|adat_data_out[124]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[124]~feeder_combout\ = \adat0_receiver|adat_data_shift\(156)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(156),
	combout => \adat0_receiver|adat_data_out[124]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N4
\adat0_receiver|adat_data_out[123]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[123]~feeder_combout\ = \adat0_receiver|adat_data_shift\(154)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(154),
	combout => \adat0_receiver|adat_data_out[123]~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N22
\adat1_receiver|adat_data_out[135]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[135]~feeder_combout\ = \adat1_receiver|adat_data_shift\(169)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(169),
	combout => \adat1_receiver|adat_data_out[135]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N8
\adat0_receiver|adat_data_out[122]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[122]~feeder_combout\ = \adat0_receiver|adat_data_shift\(153)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(153),
	combout => \adat0_receiver|adat_data_out[122]~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N6
\adat1_receiver|adat_data_out[134]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[134]~feeder_combout\ = \adat1_receiver|adat_data_shift\(168)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(168),
	combout => \adat1_receiver|adat_data_out[134]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N30
\adat0_receiver|adat_data_out[121]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[121]~feeder_combout\ = \adat0_receiver|adat_data_shift\(152)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(152),
	combout => \adat0_receiver|adat_data_out[121]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N16
\tdm_stage_reg[312]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[312]~feeder_combout\ = \adat0_receiver|adat_data_out\(120)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(120),
	combout => \tdm_stage_reg[312]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N6
\adat1_receiver|adat_data_out[133]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[133]~feeder_combout\ = \adat1_receiver|adat_data_shift\(167)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(167),
	combout => \adat1_receiver|adat_data_out[133]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N6
\adat0_receiver|adat_data_out[120]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[120]~feeder_combout\ = \adat0_receiver|adat_data_shift\(151)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(151),
	combout => \adat0_receiver|adat_data_out[120]~feeder_combout\);

-- Location: LCCOMB_X21_Y7_N4
\tdm_stage_reg[311]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[311]~feeder_combout\ = \adat0_receiver|adat_data_out\(119)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(119),
	combout => \tdm_stage_reg[311]~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N2
\adat1_receiver|adat_data_out[132]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[132]~feeder_combout\ = \adat1_receiver|adat_data_shift\(166)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(166),
	combout => \adat1_receiver|adat_data_out[132]~feeder_combout\);

-- Location: LCCOMB_X21_Y7_N30
\adat0_receiver|adat_data_out[119]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[119]~feeder_combout\ = \adat0_receiver|adat_data_shift\(149)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(149),
	combout => \adat0_receiver|adat_data_out[119]~feeder_combout\);

-- Location: LCCOMB_X21_Y7_N24
\tdm_stage_reg[310]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[310]~feeder_combout\ = \adat0_receiver|adat_data_out\(118)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(118),
	combout => \tdm_stage_reg[310]~feeder_combout\);

-- Location: LCCOMB_X21_Y7_N6
\adat0_receiver|adat_data_out[118]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[118]~feeder_combout\ = \adat0_receiver|adat_data_shift\(148)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(148),
	combout => \adat0_receiver|adat_data_out[118]~feeder_combout\);

-- Location: LCCOMB_X21_Y7_N16
\tdm_stage_reg[309]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[309]~feeder_combout\ = \adat0_receiver|adat_data_out\(117)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(117),
	combout => \tdm_stage_reg[309]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N22
\adat1_receiver|adat_data_out[131]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[131]~feeder_combout\ = \adat1_receiver|adat_data_shift\(164)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(164),
	combout => \adat1_receiver|adat_data_out[131]~feeder_combout\);

-- Location: LCCOMB_X21_Y7_N2
\adat0_receiver|adat_data_out[117]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[117]~feeder_combout\ = \adat0_receiver|adat_data_shift\(147)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(147),
	combout => \adat0_receiver|adat_data_out[117]~feeder_combout\);

-- Location: LCCOMB_X21_Y7_N20
\tdm_stage_reg[308]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[308]~feeder_combout\ = \adat0_receiver|adat_data_out\(116)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(116),
	combout => \tdm_stage_reg[308]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N10
\adat1_receiver|adat_data_out[130]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[130]~feeder_combout\ = \adat1_receiver|adat_data_shift\(163)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(163),
	combout => \adat1_receiver|adat_data_out[130]~feeder_combout\);

-- Location: LCCOMB_X21_Y7_N22
\adat0_receiver|adat_data_out[116]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[116]~feeder_combout\ = \adat0_receiver|adat_data_shift\(146)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(146),
	combout => \adat0_receiver|adat_data_out[116]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N18
\adat1_receiver|adat_data_out[129]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[129]~feeder_combout\ = \adat1_receiver|adat_data_shift\(162)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(162),
	combout => \adat1_receiver|adat_data_out[129]~feeder_combout\);

-- Location: LCCOMB_X21_Y7_N8
\tdm_stage_reg[306]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[306]~feeder_combout\ = \adat0_receiver|adat_data_out\(114)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(114),
	combout => \tdm_stage_reg[306]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N30
\adat1_receiver|adat_data_out[128]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[128]~feeder_combout\ = \adat1_receiver|adat_data_shift\(161)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(161),
	combout => \adat1_receiver|adat_data_out[128]~feeder_combout\);

-- Location: LCCOMB_X21_Y7_N10
\adat0_receiver|adat_data_out[114]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[114]~feeder_combout\ = \adat0_receiver|adat_data_shift\(143)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(143),
	combout => \adat0_receiver|adat_data_out[114]~feeder_combout\);

-- Location: LCCOMB_X21_Y7_N28
\tdm_stage_reg[305]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[305]~feeder_combout\ = \adat0_receiver|adat_data_out\(113)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(113),
	combout => \tdm_stage_reg[305]~feeder_combout\);

-- Location: LCCOMB_X21_Y7_N0
\tdm_stage_reg[304]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[304]~feeder_combout\ = \adat0_receiver|adat_data_out\(112)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(112),
	combout => \tdm_stage_reg[304]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N14
\adat1_receiver|adat_data_out[127]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[127]~feeder_combout\ = \adat1_receiver|adat_data_shift\(159)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(159),
	combout => \adat1_receiver|adat_data_out[127]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N16
\tdm_stage_reg[303]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[303]~feeder_combout\ = \adat0_receiver|adat_data_out\(111)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(111),
	combout => \tdm_stage_reg[303]~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N16
\adat1_receiver|adat_data_out[126]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[126]~feeder_combout\ = \adat1_receiver|adat_data_shift\(158)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(158),
	combout => \adat1_receiver|adat_data_out[126]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N6
\adat0_receiver|adat_data_out[111]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[111]~feeder_combout\ = \adat0_receiver|adat_data_shift\(139)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(139),
	combout => \adat0_receiver|adat_data_out[111]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N12
\tdm_stage_reg[302]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[302]~feeder_combout\ = \adat0_receiver|adat_data_out\(110)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(110),
	combout => \tdm_stage_reg[302]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N26
\adat1_receiver|adat_data_out[125]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[125]~feeder_combout\ = \adat1_receiver|adat_data_shift\(157)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(157),
	combout => \adat1_receiver|adat_data_out[125]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N2
\adat0_receiver|adat_data_out[110]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[110]~feeder_combout\ = \adat0_receiver|adat_data_shift\(138)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(138),
	combout => \adat0_receiver|adat_data_out[110]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N28
\tdm_stage_reg[301]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[301]~feeder_combout\ = \adat0_receiver|adat_data_out\(109)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(109),
	combout => \tdm_stage_reg[301]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N14
\adat1_receiver|adat_data_out[124]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[124]~feeder_combout\ = \adat1_receiver|adat_data_shift\(156)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(156),
	combout => \adat1_receiver|adat_data_out[124]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N22
\adat0_receiver|adat_data_out[109]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[109]~feeder_combout\ = \adat0_receiver|adat_data_shift\(137)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(137),
	combout => \adat0_receiver|adat_data_out[109]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N0
\tdm_stage_reg[300]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[300]~feeder_combout\ = \adat0_receiver|adat_data_out\(108)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(108),
	combout => \tdm_stage_reg[300]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N24
\tdm_stage_reg[299]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[299]~feeder_combout\ = \adat0_receiver|adat_data_out\(107)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(107),
	combout => \tdm_stage_reg[299]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N20
\tdm_stage_reg[298]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[298]~feeder_combout\ = \adat0_receiver|adat_data_out\(106)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(106),
	combout => \tdm_stage_reg[298]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N10
\adat1_receiver|adat_data_out[122]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[122]~feeder_combout\ = \adat1_receiver|adat_data_shift\(153)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(153),
	combout => \adat1_receiver|adat_data_out[122]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N26
\adat0_receiver|adat_data_out[106]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[106]~feeder_combout\ = \adat0_receiver|adat_data_shift\(133)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(133),
	combout => \adat0_receiver|adat_data_out[106]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N8
\tdm_stage_reg[297]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[297]~feeder_combout\ = \adat0_receiver|adat_data_out\(105)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(105),
	combout => \tdm_stage_reg[297]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N22
\adat1_receiver|adat_data_out[121]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[121]~feeder_combout\ = \adat1_receiver|adat_data_shift\(152)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(152),
	combout => \adat1_receiver|adat_data_out[121]~feeder_combout\);

-- Location: LCCOMB_X19_Y7_N30
\adat0_receiver|adat_data_out[105]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[105]~feeder_combout\ = \adat0_receiver|adat_data_shift\(132)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(132),
	combout => \adat0_receiver|adat_data_out[105]~feeder_combout\);

-- Location: LCCOMB_X19_Y10_N6
\tdm_stage_reg[296]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[296]~feeder_combout\ = \adat0_receiver|adat_data_out\(104)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(104),
	combout => \tdm_stage_reg[296]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N18
\adat1_receiver|adat_data_out[120]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[120]~feeder_combout\ = \adat1_receiver|adat_data_shift\(151)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(151),
	combout => \adat1_receiver|adat_data_out[120]~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N30
\adat0_receiver|adat_data_out[104]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[104]~feeder_combout\ = \adat0_receiver|adat_data_shift\(131)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(131),
	combout => \adat0_receiver|adat_data_out[104]~feeder_combout\);

-- Location: LCCOMB_X19_Y10_N2
\tdm_stage_reg[295]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[295]~feeder_combout\ = \adat0_receiver|adat_data_out\(103)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(103),
	combout => \tdm_stage_reg[295]~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N24
\adat0_receiver|adat_data_out[103]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[103]~feeder_combout\ = \adat0_receiver|adat_data_shift\(129)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(129),
	combout => \adat0_receiver|adat_data_out[103]~feeder_combout\);

-- Location: LCCOMB_X19_Y10_N22
\tdm_stage_reg[294]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[294]~feeder_combout\ = \adat0_receiver|adat_data_out\(102)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(102),
	combout => \tdm_stage_reg[294]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N6
\adat1_receiver|adat_data_out[118]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[118]~feeder_combout\ = \adat1_receiver|adat_data_shift\(148)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(148),
	combout => \adat1_receiver|adat_data_out[118]~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N12
\adat0_receiver|adat_data_out[101]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[101]~feeder_combout\ = \adat0_receiver|adat_data_shift\(127)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(127),
	combout => \adat0_receiver|adat_data_out[101]~feeder_combout\);

-- Location: LCCOMB_X19_Y10_N10
\tdm_stage_reg[292]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[292]~feeder_combout\ = \adat0_receiver|adat_data_out\(100)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(100),
	combout => \tdm_stage_reg[292]~feeder_combout\);

-- Location: LCCOMB_X8_Y7_N20
\adat1_receiver|adat_data_out[117]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[117]~feeder_combout\ = \adat1_receiver|adat_data_shift\(147)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(147),
	combout => \adat1_receiver|adat_data_out[117]~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N4
\adat0_receiver|adat_data_out[100]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[100]~feeder_combout\ = \adat0_receiver|adat_data_shift\(126)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(126),
	combout => \adat0_receiver|adat_data_out[100]~feeder_combout\);

-- Location: LCCOMB_X19_Y10_N26
\tdm_stage_reg[291]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[291]~feeder_combout\ = \adat0_receiver|adat_data_out\(99)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(99),
	combout => \tdm_stage_reg[291]~feeder_combout\);

-- Location: LCCOMB_X12_Y8_N30
\adat1_receiver|adat_data_out[116]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[116]~feeder_combout\ = \adat1_receiver|adat_data_shift\(146)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(146),
	combout => \adat1_receiver|adat_data_out[116]~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N20
\adat0_receiver|adat_data_out[99]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[99]~feeder_combout\ = \adat0_receiver|adat_data_shift\(124)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(124),
	combout => \adat0_receiver|adat_data_out[99]~feeder_combout\);

-- Location: LCCOMB_X19_Y10_N30
\tdm_stage_reg[290]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[290]~feeder_combout\ = \adat0_receiver|adat_data_out\(98)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(98),
	combout => \tdm_stage_reg[290]~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N18
\adat0_receiver|adat_data_out[98]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[98]~feeder_combout\ = \adat0_receiver|adat_data_shift\(123)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(123),
	combout => \adat0_receiver|adat_data_out[98]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N24
\tdm_stage_reg[289]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[289]~feeder_combout\ = \adat0_receiver|adat_data_out\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(97),
	combout => \tdm_stage_reg[289]~feeder_combout\);

-- Location: LCCOMB_X8_Y7_N28
\adat1_receiver|adat_data_out[115]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[115]~feeder_combout\ = \adat1_receiver|adat_data_shift\(144)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(144),
	combout => \adat1_receiver|adat_data_out[115]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N30
\adat0_receiver|adat_data_out[97]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[97]~feeder_combout\ = \adat0_receiver|adat_data_shift\(122)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(122),
	combout => \adat0_receiver|adat_data_out[97]~feeder_combout\);

-- Location: LCCOMB_X8_Y7_N4
\adat1_receiver|adat_data_out[114]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[114]~feeder_combout\ = \adat1_receiver|adat_data_shift\(143)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(143),
	combout => \adat1_receiver|adat_data_out[114]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N30
\tdm_stage_reg[287]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[287]~feeder_combout\ = \adat0_receiver|adat_data_out\(95)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(95),
	combout => \tdm_stage_reg[287]~feeder_combout\);

-- Location: LCCOMB_X8_Y7_N24
\adat1_receiver|adat_data_out[113]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[113]~feeder_combout\ = \adat1_receiver|adat_data_shift\(142)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(142),
	combout => \adat1_receiver|adat_data_out[113]~feeder_combout\);

-- Location: LCCOMB_X24_Y8_N8
\adat0_receiver|adat_data_out[95]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[95]~feeder_combout\ = \adat0_receiver|adat_data_shift\(119)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(119),
	combout => \adat0_receiver|adat_data_out[95]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N6
\tdm_stage_reg[286]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[286]~feeder_combout\ = \adat0_receiver|adat_data_out\(94)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(94),
	combout => \tdm_stage_reg[286]~feeder_combout\);

-- Location: LCCOMB_X8_Y7_N8
\adat1_receiver|adat_data_out[112]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[112]~feeder_combout\ = \adat1_receiver|adat_data_shift\(141)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(141),
	combout => \adat1_receiver|adat_data_out[112]~feeder_combout\);

-- Location: LCCOMB_X24_Y8_N16
\adat0_receiver|adat_data_out[94]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[94]~feeder_combout\ = \adat0_receiver|adat_data_shift\(118)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(118),
	combout => \adat0_receiver|adat_data_out[94]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N2
\tdm_stage_reg[285]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[285]~feeder_combout\ = \adat0_receiver|adat_data_out\(93)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(93),
	combout => \tdm_stage_reg[285]~feeder_combout\);

-- Location: LCCOMB_X24_Y8_N12
\adat0_receiver|adat_data_out[93]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[93]~feeder_combout\ = \adat0_receiver|adat_data_shift\(117)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(117),
	combout => \adat0_receiver|adat_data_out[93]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N22
\tdm_stage_reg[284]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[284]~feeder_combout\ = \adat0_receiver|adat_data_out\(92)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(92),
	combout => \tdm_stage_reg[284]~feeder_combout\);

-- Location: LCCOMB_X8_Y7_N12
\adat1_receiver|adat_data_out[111]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[111]~feeder_combout\ = \adat1_receiver|adat_data_shift\(139)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(139),
	combout => \adat1_receiver|adat_data_out[111]~feeder_combout\);

-- Location: LCCOMB_X24_Y8_N28
\adat0_receiver|adat_data_out[92]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[92]~feeder_combout\ = \adat0_receiver|adat_data_shift\(116)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(116),
	combout => \adat0_receiver|adat_data_out[92]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N18
\tdm_stage_reg[283]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[283]~feeder_combout\ = \adat0_receiver|adat_data_out\(91)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(91),
	combout => \tdm_stage_reg[283]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N10
\adat1_receiver|adat_data_out[110]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[110]~feeder_combout\ = \adat1_receiver|adat_data_shift\(138)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(138),
	combout => \adat1_receiver|adat_data_out[110]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N10
\tdm_stage_reg[282]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[282]~feeder_combout\ = \adat0_receiver|adat_data_out\(90)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(90),
	combout => \tdm_stage_reg[282]~feeder_combout\);

-- Location: LCCOMB_X8_Y10_N30
\adat1_receiver|adat_data_out[109]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[109]~feeder_combout\ = \adat1_receiver|adat_data_shift\(137)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(137),
	combout => \adat1_receiver|adat_data_out[109]~feeder_combout\);

-- Location: LCCOMB_X24_Y8_N14
\adat0_receiver|adat_data_out[90]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[90]~feeder_combout\ = \adat0_receiver|adat_data_shift\(113)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(113),
	combout => \adat0_receiver|adat_data_out[90]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N26
\tdm_stage_reg[281]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[281]~feeder_combout\ = \adat0_receiver|adat_data_out\(89)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(89),
	combout => \tdm_stage_reg[281]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N18
\adat1_receiver|adat_data_out[108]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[108]~feeder_combout\ = \adat1_receiver|adat_data_shift\(136)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(136),
	combout => \adat1_receiver|adat_data_out[108]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N14
\tdm_stage_reg[280]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[280]~feeder_combout\ = \adat0_receiver|adat_data_out\(88)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(88),
	combout => \tdm_stage_reg[280]~feeder_combout\);

-- Location: LCCOMB_X24_Y8_N18
\adat0_receiver|adat_data_out[88]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[88]~feeder_combout\ = \adat0_receiver|adat_data_shift\(111)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(111),
	combout => \adat0_receiver|adat_data_out[88]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N30
\tdm_stage_reg[279]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[279]~feeder_combout\ = \adat0_receiver|adat_data_out\(87)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(87),
	combout => \tdm_stage_reg[279]~feeder_combout\);

-- Location: LCCOMB_X8_Y10_N4
\adat1_receiver|adat_data_out[107]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[107]~feeder_combout\ = \adat1_receiver|adat_data_shift\(134)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(134),
	combout => \adat1_receiver|adat_data_out[107]~feeder_combout\);

-- Location: LCCOMB_X24_Y7_N14
\adat0_receiver|adat_data_out[87]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[87]~feeder_combout\ = \adat0_receiver|adat_data_shift\(109)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(109),
	combout => \adat0_receiver|adat_data_out[87]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N6
\tdm_stage_reg[278]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[278]~feeder_combout\ = \adat0_receiver|adat_data_out\(86)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(86),
	combout => \tdm_stage_reg[278]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N2
\adat1_receiver|adat_data_out[106]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[106]~feeder_combout\ = \adat1_receiver|adat_data_shift\(133)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(133),
	combout => \adat1_receiver|adat_data_out[106]~feeder_combout\);

-- Location: LCCOMB_X24_Y7_N16
\adat0_receiver|adat_data_out[86]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[86]~feeder_combout\ = \adat0_receiver|adat_data_shift\(108)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(108),
	combout => \adat0_receiver|adat_data_out[86]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N2
\tdm_stage_reg[277]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[277]~feeder_combout\ = \adat0_receiver|adat_data_out\(85)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(85),
	combout => \tdm_stage_reg[277]~feeder_combout\);

-- Location: LCCOMB_X8_Y10_N22
\adat1_receiver|adat_data_out[105]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[105]~feeder_combout\ = \adat1_receiver|adat_data_shift\(132)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(132),
	combout => \adat1_receiver|adat_data_out[105]~feeder_combout\);

-- Location: LCCOMB_X24_Y7_N12
\adat0_receiver|adat_data_out[85]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[85]~feeder_combout\ = \adat0_receiver|adat_data_shift\(107)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(107),
	combout => \adat0_receiver|adat_data_out[85]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N22
\tdm_stage_reg[276]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[276]~feeder_combout\ = \adat0_receiver|adat_data_out\(84)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(84),
	combout => \tdm_stage_reg[276]~feeder_combout\);

-- Location: LCCOMB_X24_Y7_N24
\adat0_receiver|adat_data_out[84]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[84]~feeder_combout\ = \adat0_receiver|adat_data_shift\(106)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(106),
	combout => \adat0_receiver|adat_data_out[84]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N18
\tdm_stage_reg[275]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[275]~feeder_combout\ = \adat0_receiver|adat_data_out\(83)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(83),
	combout => \tdm_stage_reg[275]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N10
\tdm_stage_reg[274]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[274]~feeder_combout\ = \adat0_receiver|adat_data_out\(82)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(82),
	combout => \tdm_stage_reg[274]~feeder_combout\);

-- Location: LCCOMB_X24_Y7_N2
\adat0_receiver|adat_data_out[82]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[82]~feeder_combout\ = \adat0_receiver|adat_data_shift\(103)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(103),
	combout => \adat0_receiver|adat_data_out[82]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N26
\tdm_stage_reg[273]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[273]~feeder_combout\ = \adat0_receiver|adat_data_out\(81)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(81),
	combout => \tdm_stage_reg[273]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N26
\adat1_receiver|adat_data_out[102]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[102]~feeder_combout\ = \adat1_receiver|adat_data_shift\(128)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(128),
	combout => \adat1_receiver|adat_data_out[102]~feeder_combout\);

-- Location: LCCOMB_X24_Y7_N28
\adat0_receiver|adat_data_out[81]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[81]~feeder_combout\ = \adat0_receiver|adat_data_shift\(102)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(102),
	combout => \adat0_receiver|adat_data_out[81]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N14
\tdm_stage_reg[272]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[272]~feeder_combout\ = \adat0_receiver|adat_data_out\(80)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(80),
	combout => \tdm_stage_reg[272]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N22
\adat1_receiver|adat_data_out[101]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[101]~feeder_combout\ = \adat1_receiver|adat_data_shift\(127)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(127),
	combout => \adat1_receiver|adat_data_out[101]~feeder_combout\);

-- Location: LCCOMB_X25_Y6_N30
\tdm_stage_reg[271]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[271]~feeder_combout\ = \adat0_receiver|adat_data_out\(79)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(79),
	combout => \tdm_stage_reg[271]~feeder_combout\);

-- Location: LCCOMB_X8_Y12_N8
\adat1_receiver|adat_data_out[100]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[100]~feeder_combout\ = \adat1_receiver|adat_data_shift\(126)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(126),
	combout => \adat1_receiver|adat_data_out[100]~feeder_combout\);

-- Location: LCCOMB_X24_Y6_N16
\adat0_receiver|adat_data_out[79]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[79]~feeder_combout\ = \adat0_receiver|adat_data_shift\(99)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(99),
	combout => \adat0_receiver|adat_data_out[79]~feeder_combout\);

-- Location: LCCOMB_X25_Y6_N6
\tdm_stage_reg[270]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[270]~feeder_combout\ = \adat0_receiver|adat_data_out\(78)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(78),
	combout => \tdm_stage_reg[270]~feeder_combout\);

-- Location: LCCOMB_X24_Y6_N28
\adat0_receiver|adat_data_out[78]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[78]~feeder_combout\ = \adat0_receiver|adat_data_shift\(98)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(98),
	combout => \adat0_receiver|adat_data_out[78]~feeder_combout\);

-- Location: LCCOMB_X25_Y6_N2
\tdm_stage_reg[269]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[269]~feeder_combout\ = \adat0_receiver|adat_data_out\(77)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(77),
	combout => \tdm_stage_reg[269]~feeder_combout\);

-- Location: LCCOMB_X8_Y12_N18
\adat1_receiver|adat_data_out[99]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[99]~feeder_combout\ = \adat1_receiver|adat_data_shift\(124)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(124),
	combout => \adat1_receiver|adat_data_out[99]~feeder_combout\);

-- Location: LCCOMB_X24_Y6_N12
\adat0_receiver|adat_data_out[77]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[77]~feeder_combout\ = \adat0_receiver|adat_data_shift\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(97),
	combout => \adat0_receiver|adat_data_out[77]~feeder_combout\);

-- Location: LCCOMB_X25_Y6_N22
\tdm_stage_reg[268]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[268]~feeder_combout\ = \adat0_receiver|adat_data_out\(76)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(76),
	combout => \tdm_stage_reg[268]~feeder_combout\);

-- Location: LCCOMB_X8_Y12_N24
\adat1_receiver|adat_data_out[98]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[98]~feeder_combout\ = \adat1_receiver|adat_data_shift\(123)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(123),
	combout => \adat1_receiver|adat_data_out[98]~feeder_combout\);

-- Location: LCCOMB_X24_Y6_N8
\adat0_receiver|adat_data_out[76]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[76]~feeder_combout\ = \adat0_receiver|adat_data_shift\(96)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(96),
	combout => \adat0_receiver|adat_data_out[76]~feeder_combout\);

-- Location: LCCOMB_X25_Y6_N18
\tdm_stage_reg[267]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[267]~feeder_combout\ = \adat0_receiver|adat_data_out\(75)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(75),
	combout => \tdm_stage_reg[267]~feeder_combout\);

-- Location: LCCOMB_X8_Y12_N14
\adat1_receiver|adat_data_out[97]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[97]~feeder_combout\ = \adat1_receiver|adat_data_shift\(122)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(122),
	combout => \adat1_receiver|adat_data_out[97]~feeder_combout\);

-- Location: LCCOMB_X25_Y6_N10
\tdm_stage_reg[266]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[266]~feeder_combout\ = \adat0_receiver|adat_data_out\(74)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(74),
	combout => \tdm_stage_reg[266]~feeder_combout\);

-- Location: LCCOMB_X8_Y12_N28
\adat1_receiver|adat_data_out[96]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[96]~feeder_combout\ = \adat1_receiver|adat_data_shift\(121)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(121),
	combout => \adat1_receiver|adat_data_out[96]~feeder_combout\);

-- Location: LCCOMB_X25_Y6_N26
\tdm_stage_reg[265]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[265]~feeder_combout\ = \adat0_receiver|adat_data_out\(73)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(73),
	combout => \tdm_stage_reg[265]~feeder_combout\);

-- Location: LCCOMB_X24_Y6_N18
\adat0_receiver|adat_data_out[73]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[73]~feeder_combout\ = \adat0_receiver|adat_data_shift\(92)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(92),
	combout => \adat0_receiver|adat_data_out[73]~feeder_combout\);

-- Location: LCCOMB_X25_Y6_N14
\tdm_stage_reg[264]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[264]~feeder_combout\ = \adat0_receiver|adat_data_out\(72)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(72),
	combout => \tdm_stage_reg[264]~feeder_combout\);

-- Location: LCCOMB_X8_Y12_N2
\adat1_receiver|adat_data_out[95]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[95]~feeder_combout\ = \adat1_receiver|adat_data_shift\(119)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(119),
	combout => \adat1_receiver|adat_data_out[95]~feeder_combout\);

-- Location: LCCOMB_X24_Y6_N2
\adat0_receiver|adat_data_out[72]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[72]~feeder_combout\ = \adat0_receiver|adat_data_shift\(91)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(91),
	combout => \adat0_receiver|adat_data_out[72]~feeder_combout\);

-- Location: LCCOMB_X21_Y5_N10
\tdm_stage_reg[263]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[263]~feeder_combout\ = \adat0_receiver|adat_data_out\(71)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(71),
	combout => \tdm_stage_reg[263]~feeder_combout\);

-- Location: LCCOMB_X20_Y5_N16
\adat0_receiver|adat_data_out[71]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[71]~feeder_combout\ = \adat0_receiver|adat_data_shift\(89)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(89),
	combout => \adat0_receiver|adat_data_out[71]~feeder_combout\);

-- Location: LCCOMB_X21_Y5_N2
\tdm_stage_reg[262]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[262]~feeder_combout\ = \adat0_receiver|adat_data_out\(70)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(70),
	combout => \tdm_stage_reg[262]~feeder_combout\);

-- Location: LCCOMB_X8_Y12_N10
\adat1_receiver|adat_data_out[93]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[93]~feeder_combout\ = \adat1_receiver|adat_data_shift\(117)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(117),
	combout => \adat1_receiver|adat_data_out[93]~feeder_combout\);

-- Location: LCCOMB_X20_Y5_N12
\adat0_receiver|adat_data_out[70]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[70]~feeder_combout\ = \adat0_receiver|adat_data_shift\(88)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(88),
	combout => \adat0_receiver|adat_data_out[70]~feeder_combout\);

-- Location: LCCOMB_X21_Y5_N6
\tdm_stage_reg[261]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[261]~feeder_combout\ = \adat0_receiver|adat_data_out\(69)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(69),
	combout => \tdm_stage_reg[261]~feeder_combout\);

-- Location: LCCOMB_X20_Y5_N24
\adat0_receiver|adat_data_out[69]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[69]~feeder_combout\ = \adat0_receiver|adat_data_shift\(87)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(87),
	combout => \adat0_receiver|adat_data_out[69]~feeder_combout\);

-- Location: LCCOMB_X21_Y5_N26
\tdm_stage_reg[260]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[260]~feeder_combout\ = \adat0_receiver|adat_data_out\(68)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(68),
	combout => \tdm_stage_reg[260]~feeder_combout\);

-- Location: LCCOMB_X20_Y5_N8
\adat0_receiver|adat_data_out[68]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[68]~feeder_combout\ = \adat0_receiver|adat_data_shift\(86)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(86),
	combout => \adat0_receiver|adat_data_out[68]~feeder_combout\);

-- Location: LCCOMB_X21_Y5_N22
\tdm_stage_reg[259]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[259]~feeder_combout\ = \adat0_receiver|adat_data_out\(67)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(67),
	combout => \tdm_stage_reg[259]~feeder_combout\);

-- Location: LCCOMB_X21_Y5_N14
\tdm_stage_reg[258]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[258]~feeder_combout\ = \adat0_receiver|adat_data_out\(66)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(66),
	combout => \tdm_stage_reg[258]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N8
\adat1_receiver|adat_data_out[90]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[90]~feeder_combout\ = \adat1_receiver|adat_data_shift\(113)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(113),
	combout => \adat1_receiver|adat_data_out[90]~feeder_combout\);

-- Location: LCCOMB_X21_Y5_N30
\tdm_stage_reg[257]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[257]~feeder_combout\ = \adat0_receiver|adat_data_out\(65)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(65),
	combout => \tdm_stage_reg[257]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N10
\adat1_receiver|adat_data_out[89]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[89]~feeder_combout\ = \adat1_receiver|adat_data_shift\(112)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(112),
	combout => \adat1_receiver|adat_data_out[89]~feeder_combout\);

-- Location: LCCOMB_X20_Y5_N14
\adat0_receiver|adat_data_out[65]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[65]~feeder_combout\ = \adat0_receiver|adat_data_shift\(82)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(82),
	combout => \adat0_receiver|adat_data_out[65]~feeder_combout\);

-- Location: LCCOMB_X21_Y5_N18
\tdm_stage_reg[256]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[256]~feeder_combout\ = \adat0_receiver|adat_data_out\(64)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(64),
	combout => \tdm_stage_reg[256]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N24
\adat1_receiver|adat_data_out[88]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[88]~feeder_combout\ = \adat1_receiver|adat_data_shift\(111)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(111),
	combout => \adat1_receiver|adat_data_out[88]~feeder_combout\);

-- Location: LCCOMB_X20_Y5_N18
\adat0_receiver|adat_data_out[64]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[64]~feeder_combout\ = \adat0_receiver|adat_data_shift\(81)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(81),
	combout => \adat0_receiver|adat_data_out[64]~feeder_combout\);

-- Location: LCCOMB_X25_Y5_N30
\tdm_stage_reg[255]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[255]~feeder_combout\ = \adat0_receiver|adat_data_out\(63)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(63),
	combout => \tdm_stage_reg[255]~feeder_combout\);

-- Location: LCCOMB_X24_Y5_N14
\adat0_receiver|adat_data_out[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[63]~feeder_combout\ = \adat0_receiver|adat_data_shift\(79)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(79),
	combout => \adat0_receiver|adat_data_out[63]~feeder_combout\);

-- Location: LCCOMB_X25_Y5_N6
\tdm_stage_reg[254]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[254]~feeder_combout\ = \adat0_receiver|adat_data_out\(62)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(62),
	combout => \tdm_stage_reg[254]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N2
\adat1_receiver|adat_data_out[87]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[87]~feeder_combout\ = \adat1_receiver|adat_data_shift\(109)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(109),
	combout => \adat1_receiver|adat_data_out[87]~feeder_combout\);

-- Location: LCCOMB_X24_Y5_N16
\adat0_receiver|adat_data_out[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[62]~feeder_combout\ = \adat0_receiver|adat_data_shift\(78)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(78),
	combout => \adat0_receiver|adat_data_out[62]~feeder_combout\);

-- Location: LCCOMB_X25_Y5_N2
\tdm_stage_reg[253]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[253]~feeder_combout\ = \adat0_receiver|adat_data_out\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(61),
	combout => \tdm_stage_reg[253]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N28
\adat1_receiver|adat_data_out[86]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[86]~feeder_combout\ = \adat1_receiver|adat_data_shift\(108)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(108),
	combout => \adat1_receiver|adat_data_out[86]~feeder_combout\);

-- Location: LCCOMB_X24_Y5_N12
\adat0_receiver|adat_data_out[61]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[61]~feeder_combout\ = \adat0_receiver|adat_data_shift\(77)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(77),
	combout => \adat0_receiver|adat_data_out[61]~feeder_combout\);

-- Location: LCCOMB_X25_Y5_N22
\tdm_stage_reg[252]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[252]~feeder_combout\ = \adat0_receiver|adat_data_out\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(60),
	combout => \tdm_stage_reg[252]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N18
\adat1_receiver|adat_data_out[85]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[85]~feeder_combout\ = \adat1_receiver|adat_data_shift\(107)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(107),
	combout => \adat1_receiver|adat_data_out[85]~feeder_combout\);

-- Location: LCCOMB_X24_Y5_N24
\adat0_receiver|adat_data_out[60]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[60]~feeder_combout\ = \adat0_receiver|adat_data_shift\(76)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(76),
	combout => \adat0_receiver|adat_data_out[60]~feeder_combout\);

-- Location: LCCOMB_X25_Y5_N14
\tdm_stage_reg[251]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[251]~feeder_combout\ = \adat0_receiver|adat_data_out\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(59),
	combout => \tdm_stage_reg[251]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N4
\adat1_receiver|adat_data_out[84]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[84]~feeder_combout\ = \adat1_receiver|adat_data_shift\(106)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(106),
	combout => \adat1_receiver|adat_data_out[84]~feeder_combout\);

-- Location: LCCOMB_X24_Y5_N22
\adat0_receiver|adat_data_out[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[59]~feeder_combout\ = \adat0_receiver|adat_data_shift\(74)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(74),
	combout => \adat0_receiver|adat_data_out[59]~feeder_combout\);

-- Location: LCCOMB_X25_Y5_N10
\tdm_stage_reg[250]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[250]~feeder_combout\ = \adat0_receiver|adat_data_out\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(58),
	combout => \tdm_stage_reg[250]~feeder_combout\);

-- Location: LCCOMB_X25_Y5_N26
\tdm_stage_reg[249]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[249]~feeder_combout\ = \adat0_receiver|adat_data_out\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(57),
	combout => \tdm_stage_reg[249]~feeder_combout\);

-- Location: LCCOMB_X7_Y8_N2
\adat1_receiver|adat_data_out[83]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[83]~feeder_combout\ = \adat1_receiver|adat_data_shift\(104)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(104),
	combout => \adat1_receiver|adat_data_out[83]~feeder_combout\);

-- Location: LCCOMB_X25_Y5_N18
\tdm_stage_reg[248]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[248]~feeder_combout\ = \adat0_receiver|adat_data_out\(56)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(56),
	combout => \tdm_stage_reg[248]~feeder_combout\);

-- Location: LCCOMB_X7_Y8_N12
\adat1_receiver|adat_data_out[82]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[82]~feeder_combout\ = \adat1_receiver|adat_data_shift\(103)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(103),
	combout => \adat1_receiver|adat_data_out[82]~feeder_combout\);

-- Location: LCCOMB_X24_Y5_N2
\adat0_receiver|adat_data_out[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[56]~feeder_combout\ = \adat0_receiver|adat_data_shift\(71)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(71),
	combout => \adat0_receiver|adat_data_out[56]~feeder_combout\);

-- Location: LCCOMB_X7_Y8_N18
\adat1_receiver|adat_data_out[81]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[81]~feeder_combout\ = \adat1_receiver|adat_data_shift\(102)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(102),
	combout => \adat1_receiver|adat_data_out[81]~feeder_combout\);

-- Location: LCCOMB_X22_Y3_N6
\tdm_stage_reg[246]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[246]~feeder_combout\ = \adat0_receiver|adat_data_out\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(54),
	combout => \tdm_stage_reg[246]~feeder_combout\);

-- Location: LCCOMB_X7_Y8_N16
\adat1_receiver|adat_data_out[80]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[80]~feeder_combout\ = \adat1_receiver|adat_data_shift\(101)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(101),
	combout => \adat1_receiver|adat_data_out[80]~feeder_combout\);

-- Location: LCCOMB_X22_Y3_N14
\tdm_stage_reg[244]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[244]~feeder_combout\ = \adat0_receiver|adat_data_out\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(52),
	combout => \tdm_stage_reg[244]~feeder_combout\);

-- Location: LCCOMB_X7_Y8_N14
\adat1_receiver|adat_data_out[79]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[79]~feeder_combout\ = \adat1_receiver|adat_data_shift\(99)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(99),
	combout => \adat1_receiver|adat_data_out[79]~feeder_combout\);

-- Location: LCCOMB_X22_Y3_N18
\tdm_stage_reg[243]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[243]~feeder_combout\ = \adat0_receiver|adat_data_out\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(51),
	combout => \tdm_stage_reg[243]~feeder_combout\);

-- Location: LCCOMB_X22_Y3_N10
\tdm_stage_reg[242]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[242]~feeder_combout\ = \adat0_receiver|adat_data_out\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(50),
	combout => \tdm_stage_reg[242]~feeder_combout\);

-- Location: LCCOMB_X7_Y8_N24
\adat1_receiver|adat_data_out[77]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[77]~feeder_combout\ = \adat1_receiver|adat_data_shift\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(97),
	combout => \adat1_receiver|adat_data_out[77]~feeder_combout\);

-- Location: LCCOMB_X22_Y3_N26
\tdm_stage_reg[241]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[241]~feeder_combout\ = \adat0_receiver|adat_data_out\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(49),
	combout => \tdm_stage_reg[241]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N22
\adat1_receiver|adat_data_out[76]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[76]~feeder_combout\ = \adat1_receiver|adat_data_shift\(96)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(96),
	combout => \adat1_receiver|adat_data_out[76]~feeder_combout\);

-- Location: LCCOMB_X22_Y3_N30
\tdm_stage_reg[240]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[240]~feeder_combout\ = \adat0_receiver|adat_data_out\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(48),
	combout => \tdm_stage_reg[240]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N30
\tdm_stage_reg[239]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[239]~feeder_combout\ = \adat0_receiver|adat_data_out\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(47),
	combout => \tdm_stage_reg[239]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N28
\adat0_receiver|adat_data_out[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[47]~feeder_combout\ = \adat0_receiver|adat_data_shift\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(59),
	combout => \adat0_receiver|adat_data_out[47]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N6
\tdm_stage_reg[238]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[238]~feeder_combout\ = \adat0_receiver|adat_data_out\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(46),
	combout => \tdm_stage_reg[238]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N14
\adat1_receiver|adat_data_out[74]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[74]~feeder_combout\ = \adat1_receiver|adat_data_shift\(93)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(93),
	combout => \adat1_receiver|adat_data_out[74]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N2
\adat0_receiver|adat_data_out[46]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[46]~feeder_combout\ = \adat0_receiver|adat_data_shift\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(58),
	combout => \adat0_receiver|adat_data_out[46]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N2
\tdm_stage_reg[237]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[237]~feeder_combout\ = \adat0_receiver|adat_data_out\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(45),
	combout => \tdm_stage_reg[237]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N12
\adat0_receiver|adat_data_out[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[45]~feeder_combout\ = \adat0_receiver|adat_data_shift\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(57),
	combout => \adat0_receiver|adat_data_out[45]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N22
\tdm_stage_reg[236]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[236]~feeder_combout\ = \adat0_receiver|adat_data_out\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(44),
	combout => \tdm_stage_reg[236]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N2
\adat1_receiver|adat_data_out[72]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[72]~feeder_combout\ = \adat1_receiver|adat_data_shift\(91)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(91),
	combout => \adat1_receiver|adat_data_out[72]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N14
\tdm_stage_reg[235]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[235]~feeder_combout\ = \adat0_receiver|adat_data_out\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(43),
	combout => \tdm_stage_reg[235]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N8
\adat0_receiver|adat_data_out[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[43]~feeder_combout\ = \adat0_receiver|adat_data_shift\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(54),
	combout => \adat0_receiver|adat_data_out[43]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N10
\tdm_stage_reg[234]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[234]~feeder_combout\ = \adat0_receiver|adat_data_out\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(42),
	combout => \tdm_stage_reg[234]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N22
\adat1_receiver|adat_data_out[71]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[71]~feeder_combout\ = \adat1_receiver|adat_data_shift\(89)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(89),
	combout => \adat1_receiver|adat_data_out[71]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N26
\tdm_stage_reg[233]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[233]~feeder_combout\ = \adat0_receiver|adat_data_out\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(41),
	combout => \tdm_stage_reg[233]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N24
\adat0_receiver|adat_data_out[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[41]~feeder_combout\ = \adat0_receiver|adat_data_shift\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(52),
	combout => \adat0_receiver|adat_data_out[41]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N18
\tdm_stage_reg[232]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[232]~feeder_combout\ = \adat0_receiver|adat_data_out\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(40),
	combout => \tdm_stage_reg[232]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N18
\adat0_receiver|adat_data_out[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[40]~feeder_combout\ = \adat0_receiver|adat_data_shift\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(51),
	combout => \adat0_receiver|adat_data_out[40]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N2
\tdm_stage_reg[231]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[231]~feeder_combout\ = \adat0_receiver|adat_data_out\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(39),
	combout => \tdm_stage_reg[231]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N18
\adat1_receiver|adat_data_out[68]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[68]~feeder_combout\ = \adat1_receiver|adat_data_shift\(86)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(86),
	combout => \adat1_receiver|adat_data_out[68]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N4
\adat0_receiver|adat_data_out[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[39]~feeder_combout\ = \adat0_receiver|adat_data_shift\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(49),
	combout => \adat0_receiver|adat_data_out[39]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N16
\adat0_receiver|adat_data_out[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[38]~feeder_combout\ = \adat0_receiver|adat_data_shift\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(48),
	combout => \adat0_receiver|adat_data_out[38]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N30
\adat1_receiver|adat_data_out[67]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[67]~feeder_combout\ = \adat1_receiver|adat_data_shift\(84)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(84),
	combout => \adat1_receiver|adat_data_out[67]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N22
\tdm_stage_reg[228]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[228]~feeder_combout\ = \adat0_receiver|adat_data_out\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(36),
	combout => \tdm_stage_reg[228]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N2
\adat1_receiver|adat_data_out[66]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[66]~feeder_combout\ = \adat1_receiver|adat_data_shift\(83)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(83),
	combout => \adat1_receiver|adat_data_out[66]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N28
\adat0_receiver|adat_data_out[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[36]~feeder_combout\ = \adat0_receiver|adat_data_shift\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(46),
	combout => \adat0_receiver|adat_data_out[36]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N10
\adat1_receiver|adat_data_out[65]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[65]~feeder_combout\ = \adat1_receiver|adat_data_shift\(82)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(82),
	combout => \adat1_receiver|adat_data_out[65]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N12
\adat0_receiver|adat_data_out[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[35]~feeder_combout\ = \adat0_receiver|adat_data_shift\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(44),
	combout => \adat0_receiver|adat_data_out[35]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N18
\tdm_stage_reg[226]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[226]~feeder_combout\ = \adat0_receiver|adat_data_out\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(34),
	combout => \tdm_stage_reg[226]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N14
\adat1_receiver|adat_data_out[64]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[64]~feeder_combout\ = \adat1_receiver|adat_data_shift\(81)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(81),
	combout => \adat1_receiver|adat_data_out[64]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N24
\adat0_receiver|adat_data_out[34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[34]~feeder_combout\ = \adat0_receiver|adat_data_shift\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(43),
	combout => \adat0_receiver|adat_data_out[34]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N26
\tdm_stage_reg[225]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[225]~feeder_combout\ = \adat0_receiver|adat_data_out\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(33),
	combout => \tdm_stage_reg[225]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N20
\adat0_receiver|adat_data_out[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[33]~feeder_combout\ = \adat0_receiver|adat_data_shift\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(42),
	combout => \adat0_receiver|adat_data_out[33]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N22
\adat1_receiver|adat_data_out[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[63]~feeder_combout\ = \adat1_receiver|adat_data_shift\(79)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(79),
	combout => \adat1_receiver|adat_data_out[63]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N0
\adat0_receiver|adat_data_out[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[32]~feeder_combout\ = \adat0_receiver|adat_data_shift\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(41),
	combout => \adat0_receiver|adat_data_out[32]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N6
\tdm_stage_reg[223]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[223]~feeder_combout\ = \adat0_receiver|adat_data_out\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(31),
	combout => \tdm_stage_reg[223]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N6
\adat1_receiver|adat_data_out[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[62]~feeder_combout\ = \adat1_receiver|adat_data_shift\(78)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(78),
	combout => \adat1_receiver|adat_data_out[62]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N22
\tdm_stage_reg[222]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[222]~feeder_combout\ = \adat0_receiver|adat_data_out\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(30),
	combout => \tdm_stage_reg[222]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N14
\tdm_stage_reg[221]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[221]~feeder_combout\ = \adat0_receiver|adat_data_out\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(29),
	combout => \tdm_stage_reg[221]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N2
\adat1_receiver|adat_data_out[60]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[60]~feeder_combout\ = \adat1_receiver|adat_data_shift\(76)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(76),
	combout => \adat1_receiver|adat_data_out[60]~feeder_combout\);

-- Location: LCCOMB_X18_Y9_N14
\adat0_receiver|adat_data_out[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[29]~feeder_combout\ = \adat0_receiver|adat_data_shift\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(37),
	combout => \adat0_receiver|adat_data_out[29]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N18
\tdm_stage_reg[220]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[220]~feeder_combout\ = \adat0_receiver|adat_data_out\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(28),
	combout => \tdm_stage_reg[220]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N24
\adat0_receiver|adat_data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[28]~feeder_combout\ = \adat0_receiver|adat_data_shift\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(36),
	combout => \adat0_receiver|adat_data_out[28]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N2
\tdm_stage_reg[219]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[219]~feeder_combout\ = \adat0_receiver|adat_data_out\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(27),
	combout => \tdm_stage_reg[219]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N14
\adat1_receiver|adat_data_out[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[59]~feeder_combout\ = \adat1_receiver|adat_data_shift\(74)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(74),
	combout => \adat1_receiver|adat_data_out[59]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N22
\adat0_receiver|adat_data_out[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[27]~feeder_combout\ = \adat0_receiver|adat_data_shift\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(34),
	combout => \adat0_receiver|adat_data_out[27]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N10
\tdm_stage_reg[218]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[218]~feeder_combout\ = \adat0_receiver|adat_data_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(26),
	combout => \tdm_stage_reg[218]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N18
\adat1_receiver|adat_data_out[58]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[58]~feeder_combout\ = \adat1_receiver|adat_data_shift\(73)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(73),
	combout => \adat1_receiver|adat_data_out[58]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N4
\adat0_receiver|adat_data_out[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[26]~feeder_combout\ = \adat0_receiver|adat_data_shift\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(33),
	combout => \adat0_receiver|adat_data_out[26]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N26
\tdm_stage_reg[217]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[217]~feeder_combout\ = \adat0_receiver|adat_data_out\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(25),
	combout => \tdm_stage_reg[217]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N26
\adat1_receiver|adat_data_out[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[57]~feeder_combout\ = \adat1_receiver|adat_data_shift\(72)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(72),
	combout => \adat1_receiver|adat_data_out[57]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N2
\adat0_receiver|adat_data_out[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[25]~feeder_combout\ = \adat0_receiver|adat_data_shift\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(32),
	combout => \adat0_receiver|adat_data_out[25]~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N30
\tdm_stage_reg[216]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[216]~feeder_combout\ = \adat0_receiver|adat_data_out\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(24),
	combout => \tdm_stage_reg[216]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N30
\adat1_receiver|adat_data_out[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[56]~feeder_combout\ = \adat1_receiver|adat_data_shift\(71)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(71),
	combout => \adat1_receiver|adat_data_out[56]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N6
\adat0_receiver|adat_data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[24]~feeder_combout\ = \adat0_receiver|adat_data_shift\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(31),
	combout => \adat0_receiver|adat_data_out[24]~feeder_combout\);

-- Location: LCCOMB_X20_Y12_N4
\tdm_stage_reg[215]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[215]~feeder_combout\ = \adat0_receiver|adat_data_out\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(23),
	combout => \tdm_stage_reg[215]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N20
\adat0_receiver|adat_data_out[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[23]~feeder_combout\ = \adat0_receiver|adat_data_shift\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(29),
	combout => \adat0_receiver|adat_data_out[23]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N2
\tdm_stage_reg[214]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[214]~feeder_combout\ = \adat0_receiver|adat_data_out\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(22),
	combout => \tdm_stage_reg[214]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N22
\adat1_receiver|adat_data_out[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[55]~feeder_combout\ = \adat1_receiver|adat_data_shift\(69)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(69),
	combout => \adat1_receiver|adat_data_out[55]~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N16
\adat0_receiver|adat_data_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[22]~feeder_combout\ = \adat0_receiver|adat_data_shift\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(28),
	combout => \adat0_receiver|adat_data_out[22]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N22
\tdm_stage_reg[213]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[213]~feeder_combout\ = \adat0_receiver|adat_data_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(21),
	combout => \tdm_stage_reg[213]~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N28
\adat0_receiver|adat_data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[21]~feeder_combout\ = \adat0_receiver|adat_data_shift\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(27),
	combout => \adat0_receiver|adat_data_out[21]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N18
\tdm_stage_reg[212]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[212]~feeder_combout\ = \adat0_receiver|adat_data_out\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(20),
	combout => \tdm_stage_reg[212]~feeder_combout\);

-- Location: LCCOMB_X12_Y7_N28
\adat1_receiver|adat_data_out[53]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[53]~feeder_combout\ = \adat1_receiver|adat_data_shift\(67)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(67),
	combout => \adat1_receiver|adat_data_out[53]~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N24
\adat0_receiver|adat_data_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[20]~feeder_combout\ = \adat0_receiver|adat_data_shift\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(26),
	combout => \adat0_receiver|adat_data_out[20]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N10
\tdm_stage_reg[211]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[211]~feeder_combout\ = \adat0_receiver|adat_data_out\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(19),
	combout => \tdm_stage_reg[211]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N26
\tdm_stage_reg[210]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[210]~feeder_combout\ = \adat0_receiver|adat_data_out\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(18),
	combout => \tdm_stage_reg[210]~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N2
\adat0_receiver|adat_data_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[18]~feeder_combout\ = \adat0_receiver|adat_data_shift\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(23),
	combout => \adat0_receiver|adat_data_out[18]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N16
\tdm_stage_reg[209]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[209]~feeder_combout\ = \adat0_receiver|adat_data_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(17),
	combout => \tdm_stage_reg[209]~feeder_combout\);

-- Location: LCCOMB_X12_Y7_N16
\adat1_receiver|adat_data_out[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[51]~feeder_combout\ = \adat1_receiver|adat_data_shift\(64)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(64),
	combout => \adat1_receiver|adat_data_out[51]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N8
\tdm_stage_reg[208]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[208]~feeder_combout\ = \adat0_receiver|adat_data_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(16),
	combout => \tdm_stage_reg[208]~feeder_combout\);

-- Location: LCCOMB_X12_Y7_N14
\adat1_receiver|adat_data_out[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[50]~feeder_combout\ = \adat1_receiver|adat_data_shift\(63)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(63),
	combout => \adat1_receiver|adat_data_out[50]~feeder_combout\);

-- Location: LCCOMB_X24_Y10_N30
\adat0_receiver|adat_data_out[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[16]~feeder_combout\ = \adat0_receiver|adat_data_shift\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(21),
	combout => \adat0_receiver|adat_data_out[16]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N30
\tdm_stage_reg[207]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[207]~feeder_combout\ = \adat0_receiver|adat_data_out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(15),
	combout => \tdm_stage_reg[207]~feeder_combout\);

-- Location: LCCOMB_X12_Y7_N8
\adat1_receiver|adat_data_out[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[49]~feeder_combout\ = \adat1_receiver|adat_data_shift\(62)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(62),
	combout => \adat1_receiver|adat_data_out[49]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N4
\tdm_stage_reg[206]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[206]~feeder_combout\ = \adat0_receiver|adat_data_out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(14),
	combout => \tdm_stage_reg[206]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N6
\adat1_receiver|adat_data_out[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[48]~feeder_combout\ = \adat1_receiver|adat_data_shift\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(61),
	combout => \adat1_receiver|adat_data_out[48]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N30
\adat0_receiver|adat_data_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[14]~feeder_combout\ = \adat0_receiver|adat_data_shift\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(18),
	combout => \adat0_receiver|adat_data_out[14]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N6
\tdm_stage_reg[205]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[205]~feeder_combout\ = \adat0_receiver|adat_data_out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(13),
	combout => \tdm_stage_reg[205]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N10
\tdm_stage_reg[204]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[204]~feeder_combout\ = \adat0_receiver|adat_data_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(12),
	combout => \tdm_stage_reg[204]~feeder_combout\);

-- Location: LCCOMB_X12_Y7_N18
\adat1_receiver|adat_data_out[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[47]~feeder_combout\ = \adat1_receiver|adat_data_shift\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(59),
	combout => \adat1_receiver|adat_data_out[47]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N24
\adat0_receiver|adat_data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[12]~feeder_combout\ = \adat0_receiver|adat_data_shift\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(16),
	combout => \adat0_receiver|adat_data_out[12]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N14
\tdm_stage_reg[203]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[203]~feeder_combout\ = \adat0_receiver|adat_data_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(11),
	combout => \tdm_stage_reg[203]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N10
\adat1_receiver|adat_data_out[46]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[46]~feeder_combout\ = \adat1_receiver|adat_data_shift\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(58),
	combout => \adat1_receiver|adat_data_out[46]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N2
\tdm_stage_reg[202]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[202]~feeder_combout\ = \adat0_receiver|adat_data_out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(10),
	combout => \tdm_stage_reg[202]~feeder_combout\);

-- Location: LCCOMB_X12_Y5_N2
\adat1_receiver|adat_data_out[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[45]~feeder_combout\ = \adat1_receiver|adat_data_shift\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(57),
	combout => \adat1_receiver|adat_data_out[45]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N6
\adat0_receiver|adat_data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[10]~feeder_combout\ = \adat0_receiver|adat_data_shift\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(13),
	combout => \adat0_receiver|adat_data_out[10]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N18
\tdm_stage_reg[201]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[201]~feeder_combout\ = \adat0_receiver|adat_data_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(9),
	combout => \tdm_stage_reg[201]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N18
\adat0_receiver|adat_data_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[9]~feeder_combout\ = \adat0_receiver|adat_data_shift\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(12),
	combout => \adat0_receiver|adat_data_out[9]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N22
\tdm_stage_reg[200]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[200]~feeder_combout\ = \adat0_receiver|adat_data_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(8),
	combout => \tdm_stage_reg[200]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N2
\adat0_receiver|adat_data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[8]~feeder_combout\ = \adat0_receiver|adat_data_shift\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(11),
	combout => \adat0_receiver|adat_data_out[8]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N26
\tdm_stage_reg[199]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[199]~feeder_combout\ = \adat0_receiver|adat_data_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(7),
	combout => \tdm_stage_reg[199]~feeder_combout\);

-- Location: LCCOMB_X12_Y5_N18
\adat1_receiver|adat_data_out[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[43]~feeder_combout\ = \adat1_receiver|adat_data_shift\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(54),
	combout => \adat1_receiver|adat_data_out[43]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N20
\adat0_receiver|adat_data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[7]~feeder_combout\ = \adat0_receiver|adat_data_shift\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(9),
	combout => \adat0_receiver|adat_data_out[7]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N30
\tdm_stage_reg[198]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[198]~feeder_combout\ = \adat0_receiver|adat_data_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(6),
	combout => \tdm_stage_reg[198]~feeder_combout\);

-- Location: LCCOMB_X12_Y5_N28
\adat1_receiver|adat_data_out[42]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[42]~feeder_combout\ = \adat1_receiver|adat_data_shift\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(53),
	combout => \adat1_receiver|adat_data_out[42]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N30
\adat0_receiver|adat_data_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[6]~feeder_combout\ = \adat0_receiver|adat_data_shift\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(8),
	combout => \adat0_receiver|adat_data_out[6]~feeder_combout\);

-- Location: LCCOMB_X13_Y11_N22
\tdm_stage_reg[197]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[197]~feeder_combout\ = \adat0_receiver|adat_data_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(5),
	combout => \tdm_stage_reg[197]~feeder_combout\);

-- Location: LCCOMB_X12_Y5_N10
\adat1_receiver|adat_data_out[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[41]~feeder_combout\ = \adat1_receiver|adat_data_shift\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(52),
	combout => \adat1_receiver|adat_data_out[41]~feeder_combout\);

-- Location: LCCOMB_X13_Y11_N10
\tdm_stage_reg[196]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[196]~feeder_combout\ = \adat0_receiver|adat_data_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(4),
	combout => \tdm_stage_reg[196]~feeder_combout\);

-- Location: LCCOMB_X12_Y5_N16
\adat1_receiver|adat_data_out[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[40]~feeder_combout\ = \adat1_receiver|adat_data_shift\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(51),
	combout => \adat1_receiver|adat_data_out[40]~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N8
\adat0_receiver|adat_data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[4]~feeder_combout\ = \adat0_receiver|adat_data_shift\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(6),
	combout => \adat0_receiver|adat_data_out[4]~feeder_combout\);

-- Location: LCCOMB_X13_Y11_N26
\tdm_stage_reg[195]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[195]~feeder_combout\ = \adat0_receiver|adat_data_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(3),
	combout => \tdm_stage_reg[195]~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N28
\adat0_receiver|adat_data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[3]~feeder_combout\ = \adat0_receiver|adat_data_shift\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(4),
	combout => \adat0_receiver|adat_data_out[3]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N4
\tdm_stage_reg[194]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[194]~feeder_combout\ = \adat0_receiver|adat_data_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(2),
	combout => \tdm_stage_reg[194]~feeder_combout\);

-- Location: LCCOMB_X12_Y5_N14
\adat1_receiver|adat_data_out[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[39]~feeder_combout\ = \adat1_receiver|adat_data_shift\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(49),
	combout => \adat1_receiver|adat_data_out[39]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N30
\adat0_receiver|adat_data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[2]~feeder_combout\ = \adat0_receiver|adat_data_shift\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(3),
	combout => \adat0_receiver|adat_data_out[2]~feeder_combout\);

-- Location: LCCOMB_X13_Y11_N2
\tdm_stage_reg[193]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[193]~feeder_combout\ = \adat0_receiver|adat_data_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(1),
	combout => \tdm_stage_reg[193]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N6
\adat1_receiver|adat_data_out[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[38]~feeder_combout\ = \adat1_receiver|adat_data_shift\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(48),
	combout => \adat1_receiver|adat_data_out[38]~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N20
\adat0_receiver|adat_data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[1]~feeder_combout\ = \adat0_receiver|adat_data_shift\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(2),
	combout => \adat0_receiver|adat_data_out[1]~feeder_combout\);

-- Location: LCCOMB_X13_Y11_N18
\tdm_stage_reg[192]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[192]~feeder_combout\ = \adat0_receiver|adat_data_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(0),
	combout => \tdm_stage_reg[192]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N26
\adat1_receiver|adat_data_out[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[37]~feeder_combout\ = \adat1_receiver|adat_data_shift\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(47),
	combout => \adat1_receiver|adat_data_out[37]~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N4
\adat0_receiver|adat_data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[0]~feeder_combout\ = \adat0_receiver|adat_data_shift\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(1),
	combout => \adat0_receiver|adat_data_out[0]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N28
\tdm_stage_reg[191]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[191]~feeder_combout\ = \adat1_receiver|adat_data_out\(191)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(191),
	combout => \tdm_stage_reg[191]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N30
\adat1_receiver|adat_data_out[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[36]~feeder_combout\ = \adat1_receiver|adat_data_shift\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(46),
	combout => \adat1_receiver|adat_data_out[36]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N12
\tdm_stage_reg[190]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[190]~feeder_combout\ = \adat1_receiver|adat_data_out\(190)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(190),
	combout => \tdm_stage_reg[190]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N8
\tdm_stage_reg[189]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[189]~feeder_combout\ = \adat1_receiver|adat_data_out\(189)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(189),
	combout => \tdm_stage_reg[189]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N12
\adat1_receiver|adat_data_out[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[35]~feeder_combout\ = \adat1_receiver|adat_data_shift\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(44),
	combout => \adat1_receiver|adat_data_out[35]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N20
\tdm_stage_reg[188]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[188]~feeder_combout\ = \adat1_receiver|adat_data_out\(188)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(188),
	combout => \tdm_stage_reg[188]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N14
\adat1_receiver|adat_data_out[34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[34]~feeder_combout\ = \adat1_receiver|adat_data_shift\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(43),
	combout => \adat1_receiver|adat_data_out[34]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N24
\tdm_stage_reg[187]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[187]~feeder_combout\ = \adat1_receiver|adat_data_out\(187)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(187),
	combout => \tdm_stage_reg[187]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N24
\adat1_receiver|adat_data_out[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[33]~feeder_combout\ = \adat1_receiver|adat_data_shift\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(42),
	combout => \adat1_receiver|adat_data_out[33]~feeder_combout\);

-- Location: LCCOMB_X13_Y3_N2
\tdm_stage_reg[186]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[186]~feeder_combout\ = \adat1_receiver|adat_data_out\(186)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(186),
	combout => \tdm_stage_reg[186]~feeder_combout\);

-- Location: LCCOMB_X13_Y3_N22
\tdm_stage_reg[185]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[185]~feeder_combout\ = \adat1_receiver|adat_data_out\(185)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(185),
	combout => \tdm_stage_reg[185]~feeder_combout\);

-- Location: LCCOMB_X13_Y3_N30
\tdm_stage_reg[184]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[184]~feeder_combout\ = \adat1_receiver|adat_data_out\(184)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(184),
	combout => \tdm_stage_reg[184]~feeder_combout\);

-- Location: LCCOMB_X13_Y3_N18
\tdm_stage_reg[183]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[183]~feeder_combout\ = \adat1_receiver|adat_data_out\(183)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(183),
	combout => \tdm_stage_reg[183]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N18
\adat1_receiver|adat_data_out[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[30]~feeder_combout\ = \adat1_receiver|adat_data_shift\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(38),
	combout => \adat1_receiver|adat_data_out[30]~feeder_combout\);

-- Location: LCCOMB_X13_Y3_N10
\tdm_stage_reg[182]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[182]~feeder_combout\ = \adat1_receiver|adat_data_out\(182)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(182),
	combout => \tdm_stage_reg[182]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N8
\adat1_receiver|adat_data_out[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[29]~feeder_combout\ = \adat1_receiver|adat_data_shift\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(37),
	combout => \adat1_receiver|adat_data_out[29]~feeder_combout\);

-- Location: LCCOMB_X13_Y3_N26
\tdm_stage_reg[181]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[181]~feeder_combout\ = \adat1_receiver|adat_data_out\(181)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(181),
	combout => \tdm_stage_reg[181]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N2
\adat1_receiver|adat_data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[28]~feeder_combout\ = \adat1_receiver|adat_data_shift\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(36),
	combout => \adat1_receiver|adat_data_out[28]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N12
\tdm_stage_reg[180]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[180]~feeder_combout\ = \adat1_receiver|adat_data_out\(180)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(180),
	combout => \tdm_stage_reg[180]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N20
\tdm_stage_reg[179]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[179]~feeder_combout\ = \adat1_receiver|adat_data_out\(179)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(179),
	combout => \tdm_stage_reg[179]~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N0
\adat1_receiver|adat_data_out[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[27]~feeder_combout\ = \adat1_receiver|adat_data_shift\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(34),
	combout => \adat1_receiver|adat_data_out[27]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N24
\tdm_stage_reg[178]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[178]~feeder_combout\ = \adat1_receiver|adat_data_out\(178)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(178),
	combout => \tdm_stage_reg[178]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N28
\tdm_stage_reg[177]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[177]~feeder_combout\ = \adat1_receiver|adat_data_out\(177)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(177),
	combout => \tdm_stage_reg[177]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N0
\tdm_stage_reg[176]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[176]~feeder_combout\ = \adat1_receiver|adat_data_out\(176)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(176),
	combout => \tdm_stage_reg[176]~feeder_combout\);

-- Location: LCCOMB_X8_Y6_N24
\adat1_receiver|adat_data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[24]~feeder_combout\ = \adat1_receiver|adat_data_shift\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(31),
	combout => \adat1_receiver|adat_data_out[24]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N8
\tdm_stage_reg[174]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[174]~feeder_combout\ = \adat1_receiver|adat_data_out\(174)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(174),
	combout => \tdm_stage_reg[174]~feeder_combout\);

-- Location: LCCOMB_X8_Y6_N30
\adat1_receiver|adat_data_out[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[23]~feeder_combout\ = \adat1_receiver|adat_data_shift\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(29),
	combout => \adat1_receiver|adat_data_out[23]~feeder_combout\);

-- Location: LCCOMB_X7_Y3_N0
\tdm_stage_reg[173]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[173]~feeder_combout\ = \adat1_receiver|adat_data_out\(173)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(173),
	combout => \tdm_stage_reg[173]~feeder_combout\);

-- Location: LCCOMB_X8_Y6_N28
\adat1_receiver|adat_data_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[22]~feeder_combout\ = \adat1_receiver|adat_data_shift\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(28),
	combout => \adat1_receiver|adat_data_out[22]~feeder_combout\);

-- Location: LCCOMB_X7_Y3_N12
\tdm_stage_reg[172]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[172]~feeder_combout\ = \adat1_receiver|adat_data_out\(172)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(172),
	combout => \tdm_stage_reg[172]~feeder_combout\);

-- Location: LCCOMB_X8_Y6_N18
\adat1_receiver|adat_data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[21]~feeder_combout\ = \adat1_receiver|adat_data_shift\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(27),
	combout => \adat1_receiver|adat_data_out[21]~feeder_combout\);

-- Location: LCCOMB_X7_Y3_N4
\tdm_stage_reg[171]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[171]~feeder_combout\ = \adat1_receiver|adat_data_out\(171)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(171),
	combout => \tdm_stage_reg[171]~feeder_combout\);

-- Location: LCCOMB_X8_Y6_N4
\adat1_receiver|adat_data_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[20]~feeder_combout\ = \adat1_receiver|adat_data_shift\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(26),
	combout => \adat1_receiver|adat_data_out[20]~feeder_combout\);

-- Location: LCCOMB_X7_Y3_N24
\tdm_stage_reg[169]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[169]~feeder_combout\ = \adat1_receiver|adat_data_out\(169)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(169),
	combout => \tdm_stage_reg[169]~feeder_combout\);

-- Location: LCCOMB_X8_Y4_N26
\adat1_receiver|adat_data_out[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[19]~feeder_combout\ = \adat1_receiver|adat_data_shift\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(24),
	combout => \adat1_receiver|adat_data_out[19]~feeder_combout\);

-- Location: LCCOMB_X7_Y3_N20
\tdm_stage_reg[168]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[168]~feeder_combout\ = \adat1_receiver|adat_data_out\(168)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(168),
	combout => \tdm_stage_reg[168]~feeder_combout\);

-- Location: LCCOMB_X10_Y4_N18
\adat1_receiver|adat_data_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[18]~feeder_combout\ = \adat1_receiver|adat_data_shift\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(23),
	combout => \adat1_receiver|adat_data_out[18]~feeder_combout\);

-- Location: LCCOMB_X7_Y3_N8
\tdm_stage_reg[167]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[167]~feeder_combout\ = \adat1_receiver|adat_data_out\(167)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(167),
	combout => \tdm_stage_reg[167]~feeder_combout\);

-- Location: LCCOMB_X10_Y6_N8
\tdm_stage_reg[166]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[166]~feeder_combout\ = \adat1_receiver|adat_data_out\(166)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(166),
	combout => \tdm_stage_reg[166]~feeder_combout\);

-- Location: LCCOMB_X5_Y5_N4
\adat1_receiver|adat_data_out[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[16]~feeder_combout\ = \adat1_receiver|adat_data_shift\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(21),
	combout => \adat1_receiver|adat_data_out[16]~feeder_combout\);

-- Location: LCCOMB_X10_Y6_N12
\tdm_stage_reg[165]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[165]~feeder_combout\ = \adat1_receiver|adat_data_out\(165)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(165),
	combout => \tdm_stage_reg[165]~feeder_combout\);

-- Location: LCCOMB_X10_Y6_N28
\tdm_stage_reg[164]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[164]~feeder_combout\ = \adat1_receiver|adat_data_out\(164)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(164),
	combout => \tdm_stage_reg[164]~feeder_combout\);

-- Location: LCCOMB_X5_Y5_N22
\adat1_receiver|adat_data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[15]~feeder_combout\ = \adat1_receiver|adat_data_shift\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(19),
	combout => \adat1_receiver|adat_data_out[15]~feeder_combout\);

-- Location: LCCOMB_X10_Y6_N24
\tdm_stage_reg[163]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[163]~feeder_combout\ = \adat1_receiver|adat_data_out\(163)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(163),
	combout => \tdm_stage_reg[163]~feeder_combout\);

-- Location: LCCOMB_X10_Y6_N20
\tdm_stage_reg[162]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[162]~feeder_combout\ = \adat1_receiver|adat_data_out\(162)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(162),
	combout => \tdm_stage_reg[162]~feeder_combout\);

-- Location: LCCOMB_X5_Y5_N30
\adat1_receiver|adat_data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[13]~feeder_combout\ = \adat1_receiver|adat_data_shift\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(17),
	combout => \adat1_receiver|adat_data_out[13]~feeder_combout\);

-- Location: LCCOMB_X10_Y6_N4
\tdm_stage_reg[161]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[161]~feeder_combout\ = \adat1_receiver|adat_data_out\(161)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(161),
	combout => \tdm_stage_reg[161]~feeder_combout\);

-- Location: LCCOMB_X5_Y5_N28
\adat1_receiver|adat_data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[12]~feeder_combout\ = \adat1_receiver|adat_data_shift\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(16),
	combout => \adat1_receiver|adat_data_out[12]~feeder_combout\);

-- Location: LCCOMB_X10_Y6_N16
\tdm_stage_reg[160]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[160]~feeder_combout\ = \adat1_receiver|adat_data_out\(160)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(160),
	combout => \tdm_stage_reg[160]~feeder_combout\);

-- Location: LCCOMB_X5_Y4_N4
\tdm_stage_reg[159]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[159]~feeder_combout\ = \adat1_receiver|adat_data_out\(159)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(159),
	combout => \tdm_stage_reg[159]~feeder_combout\);

-- Location: LCCOMB_X5_Y4_N24
\tdm_stage_reg[158]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[158]~feeder_combout\ = \adat1_receiver|adat_data_out\(158)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(158),
	combout => \tdm_stage_reg[158]~feeder_combout\);

-- Location: LCCOMB_X5_Y4_N12
\tdm_stage_reg[157]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[157]~feeder_combout\ = \adat1_receiver|adat_data_out\(157)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(157),
	combout => \tdm_stage_reg[157]~feeder_combout\);

-- Location: LCCOMB_X3_Y4_N16
\adat1_receiver|adat_data_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[9]~feeder_combout\ = \adat1_receiver|adat_data_shift\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(12),
	combout => \adat1_receiver|adat_data_out[9]~feeder_combout\);

-- Location: LCCOMB_X5_Y4_N16
\tdm_stage_reg[156]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[156]~feeder_combout\ = \adat1_receiver|adat_data_out\(156)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(156),
	combout => \tdm_stage_reg[156]~feeder_combout\);

-- Location: LCCOMB_X5_Y4_N0
\tdm_stage_reg[155]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[155]~feeder_combout\ = \adat1_receiver|adat_data_out\(155)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(155),
	combout => \tdm_stage_reg[155]~feeder_combout\);

-- Location: LCCOMB_X5_Y4_N28
\tdm_stage_reg[154]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[154]~feeder_combout\ = \adat1_receiver|adat_data_out\(154)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(154),
	combout => \tdm_stage_reg[154]~feeder_combout\);

-- Location: LCCOMB_X9_Y3_N24
\adat1_receiver|adat_data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[7]~feeder_combout\ = \adat1_receiver|adat_data_shift\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(9),
	combout => \adat1_receiver|adat_data_out[7]~feeder_combout\);

-- Location: LCCOMB_X5_Y4_N20
\tdm_stage_reg[153]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[153]~feeder_combout\ = \adat1_receiver|adat_data_out\(153)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(153),
	combout => \tdm_stage_reg[153]~feeder_combout\);

-- Location: LCCOMB_X9_Y3_N2
\adat1_receiver|adat_data_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[6]~feeder_combout\ = \adat1_receiver|adat_data_shift\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(8),
	combout => \adat1_receiver|adat_data_out[6]~feeder_combout\);

-- Location: LCCOMB_X10_Y4_N4
\tdm_stage_reg[152]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[152]~feeder_combout\ = \adat1_receiver|adat_data_out\(152)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(152),
	combout => \tdm_stage_reg[152]~feeder_combout\);

-- Location: LCCOMB_X9_Y3_N4
\adat1_receiver|adat_data_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[5]~feeder_combout\ = \adat1_receiver|adat_data_shift\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(7),
	combout => \adat1_receiver|adat_data_out[5]~feeder_combout\);

-- Location: LCCOMB_X10_Y4_N20
\tdm_stage_reg[151]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[151]~feeder_combout\ = \adat1_receiver|adat_data_out\(151)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(151),
	combout => \tdm_stage_reg[151]~feeder_combout\);

-- Location: LCCOMB_X9_Y3_N30
\adat1_receiver|adat_data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[4]~feeder_combout\ = \adat1_receiver|adat_data_shift\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(6),
	combout => \adat1_receiver|adat_data_out[4]~feeder_combout\);

-- Location: LCCOMB_X10_Y4_N0
\tdm_stage_reg[150]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[150]~feeder_combout\ = \adat1_receiver|adat_data_out\(150)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(150),
	combout => \tdm_stage_reg[150]~feeder_combout\);

-- Location: LCCOMB_X10_Y4_N24
\tdm_stage_reg[149]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[149]~feeder_combout\ = \adat1_receiver|adat_data_out\(149)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(149),
	combout => \tdm_stage_reg[149]~feeder_combout\);

-- Location: LCCOMB_X10_Y4_N16
\tdm_stage_reg[148]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[148]~feeder_combout\ = \adat1_receiver|adat_data_out\(148)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(148),
	combout => \tdm_stage_reg[148]~feeder_combout\);

-- Location: LCCOMB_X10_Y4_N12
\tdm_stage_reg[147]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[147]~feeder_combout\ = \adat1_receiver|adat_data_out\(147)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(147),
	combout => \tdm_stage_reg[147]~feeder_combout\);

-- Location: LCCOMB_X9_Y3_N20
\adat1_receiver|adat_data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_out[1]~feeder_combout\ = \adat1_receiver|adat_data_shift\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(2),
	combout => \adat1_receiver|adat_data_out[1]~feeder_combout\);

-- Location: LCCOMB_X8_Y4_N28
\tdm_stage_reg[145]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[145]~feeder_combout\ = \adat1_receiver|adat_data_out\(145)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(145),
	combout => \tdm_stage_reg[145]~feeder_combout\);

-- Location: LCCOMB_X8_Y4_N20
\tdm_stage_reg[144]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[144]~feeder_combout\ = \adat1_receiver|adat_data_out\(144)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(144),
	combout => \tdm_stage_reg[144]~feeder_combout\);

-- Location: LCCOMB_X8_Y4_N0
\tdm_stage_reg[143]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[143]~feeder_combout\ = \adat1_receiver|adat_data_out\(143)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(143),
	combout => \tdm_stage_reg[143]~feeder_combout\);

-- Location: LCCOMB_X8_Y4_N8
\tdm_stage_reg[142]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[142]~feeder_combout\ = \adat1_receiver|adat_data_out\(142)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(142),
	combout => \tdm_stage_reg[142]~feeder_combout\);

-- Location: LCCOMB_X8_Y4_N12
\tdm_stage_reg[141]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[141]~feeder_combout\ = \adat1_receiver|adat_data_out\(141)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(141),
	combout => \tdm_stage_reg[141]~feeder_combout\);

-- Location: LCCOMB_X8_Y4_N24
\tdm_stage_reg[140]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[140]~feeder_combout\ = \adat1_receiver|adat_data_out\(140)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(140),
	combout => \tdm_stage_reg[140]~feeder_combout\);

-- Location: LCCOMB_X8_Y7_N6
\tdm_stage_reg[139]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[139]~feeder_combout\ = \adat1_receiver|adat_data_out\(139)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(139),
	combout => \tdm_stage_reg[139]~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N28
\tdm_stage_reg[138]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[138]~feeder_combout\ = \adat1_receiver|adat_data_out\(138)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(138),
	combout => \tdm_stage_reg[138]~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N12
\tdm_stage_reg[137]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[137]~feeder_combout\ = \adat1_receiver|adat_data_out\(137)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(137),
	combout => \tdm_stage_reg[137]~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N24
\tdm_stage_reg[136]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[136]~feeder_combout\ = \adat1_receiver|adat_data_out\(136)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(136),
	combout => \tdm_stage_reg[136]~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N20
\tdm_stage_reg[135]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[135]~feeder_combout\ = \adat1_receiver|adat_data_out\(135)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(135),
	combout => \tdm_stage_reg[135]~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N8
\tdm_stage_reg[134]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[134]~feeder_combout\ = \adat1_receiver|adat_data_out\(134)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(134),
	combout => \tdm_stage_reg[134]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N0
\tdm_stage_reg[133]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[133]~feeder_combout\ = \adat1_receiver|adat_data_out\(133)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(133),
	combout => \tdm_stage_reg[133]~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N4
\tdm_stage_reg[132]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[132]~feeder_combout\ = \adat1_receiver|adat_data_out\(132)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(132),
	combout => \tdm_stage_reg[132]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N24
\tdm_stage_reg[131]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[131]~feeder_combout\ = \adat1_receiver|adat_data_out\(131)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(131),
	combout => \tdm_stage_reg[131]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N20
\tdm_stage_reg[130]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[130]~feeder_combout\ = \adat1_receiver|adat_data_out\(130)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(130),
	combout => \tdm_stage_reg[130]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N4
\tdm_stage_reg[129]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[129]~feeder_combout\ = \adat1_receiver|adat_data_out\(129)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(129),
	combout => \tdm_stage_reg[129]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N12
\tdm_stage_reg[128]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[128]~feeder_combout\ = \adat1_receiver|adat_data_out\(128)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(128),
	combout => \tdm_stage_reg[128]~feeder_combout\);

-- Location: LCCOMB_X10_Y5_N30
\tdm_stage_reg[126]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[126]~feeder_combout\ = \adat1_receiver|adat_data_out\(126)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(126),
	combout => \tdm_stage_reg[126]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N16
\tdm_stage_reg[125]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[125]~feeder_combout\ = \adat1_receiver|adat_data_out\(125)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(125),
	combout => \tdm_stage_reg[125]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N12
\tdm_stage_reg[123]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[123]~feeder_combout\ = \adat1_receiver|adat_data_out\(123)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(123),
	combout => \tdm_stage_reg[123]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N0
\tdm_stage_reg[122]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[122]~feeder_combout\ = \adat1_receiver|adat_data_out\(122)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(122),
	combout => \tdm_stage_reg[122]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N24
\tdm_stage_reg[121]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[121]~feeder_combout\ = \adat1_receiver|adat_data_out\(121)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(121),
	combout => \tdm_stage_reg[121]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N8
\tdm_stage_reg[120]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[120]~feeder_combout\ = \adat1_receiver|adat_data_out\(120)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(120),
	combout => \tdm_stage_reg[120]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N20
\tdm_stage_reg[119]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[119]~feeder_combout\ = \adat1_receiver|adat_data_out\(119)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(119),
	combout => \tdm_stage_reg[119]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N28
\tdm_stage_reg[118]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[118]~feeder_combout\ = \adat1_receiver|adat_data_out\(118)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(118),
	combout => \tdm_stage_reg[118]~feeder_combout\);

-- Location: LCCOMB_X12_Y8_N8
\tdm_stage_reg[116]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[116]~feeder_combout\ = \adat1_receiver|adat_data_out\(116)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(116),
	combout => \tdm_stage_reg[116]~feeder_combout\);

-- Location: LCCOMB_X8_Y7_N14
\tdm_stage_reg[115]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[115]~feeder_combout\ = \adat1_receiver|adat_data_out\(115)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(115),
	combout => \tdm_stage_reg[115]~feeder_combout\);

-- Location: LCCOMB_X8_Y7_N26
\tdm_stage_reg[111]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[111]~feeder_combout\ = \adat1_receiver|adat_data_out\(111)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(111),
	combout => \tdm_stage_reg[111]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N12
\tdm_stage_reg[110]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[110]~feeder_combout\ = \adat1_receiver|adat_data_out\(110)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(110),
	combout => \tdm_stage_reg[110]~feeder_combout\);

-- Location: LCCOMB_X7_Y10_N10
\tdm_stage_reg[109]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[109]~feeder_combout\ = \adat1_receiver|adat_data_out\(109)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(109),
	combout => \tdm_stage_reg[109]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N20
\tdm_stage_reg[108]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[108]~feeder_combout\ = \adat1_receiver|adat_data_out\(108)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(108),
	combout => \tdm_stage_reg[108]~feeder_combout\);

-- Location: LCCOMB_X7_Y10_N12
\tdm_stage_reg[107]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[107]~feeder_combout\ = \adat1_receiver|adat_data_out\(107)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(107),
	combout => \tdm_stage_reg[107]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N8
\tdm_stage_reg[106]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[106]~feeder_combout\ = \adat1_receiver|adat_data_out\(106)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(106),
	combout => \tdm_stage_reg[106]~feeder_combout\);

-- Location: LCCOMB_X7_Y10_N24
\tdm_stage_reg[105]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[105]~feeder_combout\ = \adat1_receiver|adat_data_out\(105)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(105),
	combout => \tdm_stage_reg[105]~feeder_combout\);

-- Location: LCCOMB_X7_Y10_N28
\tdm_stage_reg[104]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[104]~feeder_combout\ = \adat1_receiver|adat_data_out\(104)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(104),
	combout => \tdm_stage_reg[104]~feeder_combout\);

-- Location: LCCOMB_X7_Y10_N0
\tdm_stage_reg[103]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[103]~feeder_combout\ = \adat1_receiver|adat_data_out\(103)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(103),
	combout => \tdm_stage_reg[103]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N24
\tdm_stage_reg[102]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[102]~feeder_combout\ = \adat1_receiver|adat_data_out\(102)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(102),
	combout => \tdm_stage_reg[102]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N16
\tdm_stage_reg[101]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[101]~feeder_combout\ = \adat1_receiver|adat_data_out\(101)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(101),
	combout => \tdm_stage_reg[101]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N26
\tdm_stage_reg[100]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[100]~feeder_combout\ = \adat1_receiver|adat_data_out\(100)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(100),
	combout => \tdm_stage_reg[100]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N6
\tdm_stage_reg[99]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[99]~feeder_combout\ = \adat1_receiver|adat_data_out\(99)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(99),
	combout => \tdm_stage_reg[99]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N10
\tdm_stage_reg[98]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[98]~feeder_combout\ = \adat1_receiver|adat_data_out\(98)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(98),
	combout => \tdm_stage_reg[98]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N22
\tdm_stage_reg[97]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[97]~feeder_combout\ = \adat1_receiver|adat_data_out\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(97),
	combout => \tdm_stage_reg[97]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N18
\tdm_stage_reg[96]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[96]~feeder_combout\ = \adat1_receiver|adat_data_out\(96)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(96),
	combout => \tdm_stage_reg[96]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N14
\tdm_stage_reg[95]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[95]~feeder_combout\ = \adat1_receiver|adat_data_out\(95)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(95),
	combout => \tdm_stage_reg[95]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N2
\tdm_stage_reg[94]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[94]~feeder_combout\ = \adat1_receiver|adat_data_out\(94)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(94),
	combout => \tdm_stage_reg[94]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N30
\tdm_stage_reg[93]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[93]~feeder_combout\ = \adat1_receiver|adat_data_out\(93)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(93),
	combout => \tdm_stage_reg[93]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N30
\tdm_stage_reg[92]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[92]~feeder_combout\ = \adat1_receiver|adat_data_out\(92)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(92),
	combout => \tdm_stage_reg[92]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N10
\tdm_stage_reg[91]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[91]~feeder_combout\ = \adat1_receiver|adat_data_out\(91)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(91),
	combout => \tdm_stage_reg[91]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N22
\tdm_stage_reg[90]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[90]~feeder_combout\ = \adat1_receiver|adat_data_out\(90)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(90),
	combout => \tdm_stage_reg[90]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N18
\tdm_stage_reg[89]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[89]~feeder_combout\ = \adat1_receiver|adat_data_out\(89)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(89),
	combout => \tdm_stage_reg[89]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N2
\tdm_stage_reg[88]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[88]~feeder_combout\ = \adat1_receiver|adat_data_out\(88)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(88),
	combout => \tdm_stage_reg[88]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N6
\tdm_stage_reg[87]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[87]~feeder_combout\ = \adat1_receiver|adat_data_out\(87)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(87),
	combout => \tdm_stage_reg[87]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N14
\tdm_stage_reg[86]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[86]~feeder_combout\ = \adat1_receiver|adat_data_out\(86)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(86),
	combout => \tdm_stage_reg[86]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N26
\tdm_stage_reg[85]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[85]~feeder_combout\ = \adat1_receiver|adat_data_out\(85)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(85),
	combout => \tdm_stage_reg[85]~feeder_combout\);

-- Location: LCCOMB_X8_Y8_N22
\tdm_stage_reg[84]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[84]~feeder_combout\ = \adat1_receiver|adat_data_out\(84)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(84),
	combout => \tdm_stage_reg[84]~feeder_combout\);

-- Location: LCCOMB_X8_Y8_N6
\tdm_stage_reg[83]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[83]~feeder_combout\ = \adat1_receiver|adat_data_out\(83)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(83),
	combout => \tdm_stage_reg[83]~feeder_combout\);

-- Location: LCCOMB_X8_Y8_N10
\tdm_stage_reg[82]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[82]~feeder_combout\ = \adat1_receiver|adat_data_out\(82)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(82),
	combout => \tdm_stage_reg[82]~feeder_combout\);

-- Location: LCCOMB_X8_Y8_N30
\tdm_stage_reg[81]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[81]~feeder_combout\ = \adat1_receiver|adat_data_out\(81)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(81),
	combout => \tdm_stage_reg[81]~feeder_combout\);

-- Location: LCCOMB_X8_Y8_N26
\tdm_stage_reg[80]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[80]~feeder_combout\ = \adat1_receiver|adat_data_out\(80)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(80),
	combout => \tdm_stage_reg[80]~feeder_combout\);

-- Location: LCCOMB_X8_Y8_N18
\tdm_stage_reg[79]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[79]~feeder_combout\ = \adat1_receiver|adat_data_out\(79)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(79),
	combout => \tdm_stage_reg[79]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N0
\tdm_stage_reg[78]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[78]~feeder_combout\ = \adat1_receiver|adat_data_out\(78)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(78),
	combout => \tdm_stage_reg[78]~feeder_combout\);

-- Location: LCCOMB_X8_Y8_N28
\tdm_stage_reg[77]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[77]~feeder_combout\ = \adat1_receiver|adat_data_out\(77)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(77),
	combout => \tdm_stage_reg[77]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N28
\tdm_stage_reg[76]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[76]~feeder_combout\ = \adat1_receiver|adat_data_out\(76)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(76),
	combout => \tdm_stage_reg[76]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N0
\tdm_stage_reg[75]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[75]~feeder_combout\ = \adat1_receiver|adat_data_out\(75)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(75),
	combout => \tdm_stage_reg[75]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N12
\tdm_stage_reg[73]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[73]~feeder_combout\ = \adat1_receiver|adat_data_out\(73)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(73),
	combout => \tdm_stage_reg[73]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N8
\tdm_stage_reg[72]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[72]~feeder_combout\ = \adat1_receiver|adat_data_out\(72)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(72),
	combout => \tdm_stage_reg[72]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N16
\tdm_stage_reg[71]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[71]~feeder_combout\ = \adat1_receiver|adat_data_out\(71)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(71),
	combout => \tdm_stage_reg[71]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N28
\tdm_stage_reg[70]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[70]~feeder_combout\ = \adat1_receiver|adat_data_out\(70)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(70),
	combout => \tdm_stage_reg[70]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N4
\tdm_stage_reg[69]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[69]~feeder_combout\ = \adat1_receiver|adat_data_out\(69)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(69),
	combout => \tdm_stage_reg[69]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N24
\tdm_stage_reg[68]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[68]~feeder_combout\ = \adat1_receiver|adat_data_out\(68)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(68),
	combout => \tdm_stage_reg[68]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N28
\tdm_stage_reg[67]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[67]~feeder_combout\ = \adat1_receiver|adat_data_out\(67)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(67),
	combout => \tdm_stage_reg[67]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N12
\tdm_stage_reg[66]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[66]~feeder_combout\ = \adat1_receiver|adat_data_out\(66)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(66),
	combout => \tdm_stage_reg[66]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N0
\tdm_stage_reg[65]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[65]~feeder_combout\ = \adat1_receiver|adat_data_out\(65)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(65),
	combout => \tdm_stage_reg[65]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N8
\tdm_stage_reg[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[63]~feeder_combout\ = \adat1_receiver|adat_data_out\(63)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(63),
	combout => \tdm_stage_reg[63]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N4
\tdm_stage_reg[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[62]~feeder_combout\ = \adat1_receiver|adat_data_out\(62)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(62),
	combout => \tdm_stage_reg[62]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N8
\tdm_stage_reg[61]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[61]~feeder_combout\ = \adat1_receiver|adat_data_out\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(61),
	combout => \tdm_stage_reg[61]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N24
\tdm_stage_reg[60]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[60]~feeder_combout\ = \adat1_receiver|adat_data_out\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(60),
	combout => \tdm_stage_reg[60]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N28
\tdm_stage_reg[58]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[58]~feeder_combout\ = \adat1_receiver|adat_data_out\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(58),
	combout => \tdm_stage_reg[58]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N4
\tdm_stage_reg[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[57]~feeder_combout\ = \adat1_receiver|adat_data_out\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(57),
	combout => \tdm_stage_reg[57]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N12
\tdm_stage_reg[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[56]~feeder_combout\ = \adat1_receiver|adat_data_out\(56)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(56),
	combout => \tdm_stage_reg[56]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N16
\tdm_stage_reg[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[55]~feeder_combout\ = \adat1_receiver|adat_data_out\(55)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(55),
	combout => \tdm_stage_reg[55]~feeder_combout\);

-- Location: LCCOMB_X13_Y7_N2
\tdm_stage_reg[54]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[54]~feeder_combout\ = \adat1_receiver|adat_data_out\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(54),
	combout => \tdm_stage_reg[54]~feeder_combout\);

-- Location: LCCOMB_X13_Y7_N30
\tdm_stage_reg[53]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[53]~feeder_combout\ = \adat1_receiver|adat_data_out\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(53),
	combout => \tdm_stage_reg[53]~feeder_combout\);

-- Location: LCCOMB_X13_Y7_N6
\tdm_stage_reg[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[52]~feeder_combout\ = \adat1_receiver|adat_data_out\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(52),
	combout => \tdm_stage_reg[52]~feeder_combout\);

-- Location: LCCOMB_X13_Y7_N22
\tdm_stage_reg[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[51]~feeder_combout\ = \adat1_receiver|adat_data_out\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(51),
	combout => \tdm_stage_reg[51]~feeder_combout\);

-- Location: LCCOMB_X13_Y7_N18
\tdm_stage_reg[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[50]~feeder_combout\ = \adat1_receiver|adat_data_out\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(50),
	combout => \tdm_stage_reg[50]~feeder_combout\);

-- Location: LCCOMB_X13_Y7_N10
\tdm_stage_reg[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[49]~feeder_combout\ = \adat1_receiver|adat_data_out\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(49),
	combout => \tdm_stage_reg[49]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N20
\tdm_stage_reg[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[48]~feeder_combout\ = \adat1_receiver|adat_data_out\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(48),
	combout => \tdm_stage_reg[48]~feeder_combout\);

-- Location: LCCOMB_X13_Y7_N26
\tdm_stage_reg[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[47]~feeder_combout\ = \adat1_receiver|adat_data_out\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(47),
	combout => \tdm_stage_reg[47]~feeder_combout\);

-- Location: LCCOMB_X10_Y9_N24
\tdm_stage_reg[46]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[46]~feeder_combout\ = \adat1_receiver|adat_data_out\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(46),
	combout => \tdm_stage_reg[46]~feeder_combout\);

-- Location: LCCOMB_X13_Y5_N26
\tdm_stage_reg[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[45]~feeder_combout\ = \adat1_receiver|adat_data_out\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(45),
	combout => \tdm_stage_reg[45]~feeder_combout\);

-- Location: LCCOMB_X13_Y5_N6
\tdm_stage_reg[44]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[44]~feeder_combout\ = \adat1_receiver|adat_data_out\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(44),
	combout => \tdm_stage_reg[44]~feeder_combout\);

-- Location: LCCOMB_X13_Y5_N22
\tdm_stage_reg[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[43]~feeder_combout\ = \adat1_receiver|adat_data_out\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(43),
	combout => \tdm_stage_reg[43]~feeder_combout\);

-- Location: LCCOMB_X13_Y5_N10
\tdm_stage_reg[42]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[42]~feeder_combout\ = \adat1_receiver|adat_data_out\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(42),
	combout => \tdm_stage_reg[42]~feeder_combout\);

-- Location: LCCOMB_X13_Y5_N2
\tdm_stage_reg[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[41]~feeder_combout\ = \adat1_receiver|adat_data_out\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(41),
	combout => \tdm_stage_reg[41]~feeder_combout\);

-- Location: LCCOMB_X13_Y5_N18
\tdm_stage_reg[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[40]~feeder_combout\ = \adat1_receiver|adat_data_out\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(40),
	combout => \tdm_stage_reg[40]~feeder_combout\);

-- Location: LCCOMB_X13_Y5_N30
\tdm_stage_reg[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[39]~feeder_combout\ = \adat1_receiver|adat_data_out\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(39),
	combout => \tdm_stage_reg[39]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N16
\tdm_stage_reg[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[38]~feeder_combout\ = \adat1_receiver|adat_data_out\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(38),
	combout => \tdm_stage_reg[38]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N20
\tdm_stage_reg[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[37]~feeder_combout\ = \adat1_receiver|adat_data_out\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(37),
	combout => \tdm_stage_reg[37]~feeder_combout\);

-- Location: LCCOMB_X8_Y8_N2
\tdm_stage_reg[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[36]~feeder_combout\ = \adat1_receiver|adat_data_out\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(36),
	combout => \tdm_stage_reg[36]~feeder_combout\);

-- Location: LCCOMB_X13_Y10_N30
\tdm_stage_reg[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[35]~feeder_combout\ = \adat1_receiver|adat_data_out\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(35),
	combout => \tdm_stage_reg[35]~feeder_combout\);

-- Location: LCCOMB_X13_Y10_N26
\tdm_stage_reg[34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[34]~feeder_combout\ = \adat1_receiver|adat_data_out\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(34),
	combout => \tdm_stage_reg[34]~feeder_combout\);

-- Location: LCCOMB_X13_Y10_N6
\tdm_stage_reg[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[33]~feeder_combout\ = \adat1_receiver|adat_data_out\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(33),
	combout => \tdm_stage_reg[33]~feeder_combout\);

-- Location: LCCOMB_X13_Y10_N2
\tdm_stage_reg[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[32]~feeder_combout\ = \adat1_receiver|adat_data_out\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(32),
	combout => \tdm_stage_reg[32]~feeder_combout\);

-- Location: LCCOMB_X13_Y10_N10
\tdm_stage_reg[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[31]~feeder_combout\ = \adat1_receiver|adat_data_out\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(31),
	combout => \tdm_stage_reg[31]~feeder_combout\);

-- Location: LCCOMB_X13_Y10_N22
\tdm_stage_reg[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[30]~feeder_combout\ = \adat1_receiver|adat_data_out\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(30),
	combout => \tdm_stage_reg[30]~feeder_combout\);

-- Location: LCCOMB_X13_Y10_N18
\tdm_stage_reg[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[29]~feeder_combout\ = \adat1_receiver|adat_data_out\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(29),
	combout => \tdm_stage_reg[29]~feeder_combout\);

-- Location: LCCOMB_X7_Y5_N8
\tdm_stage_reg[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[28]~feeder_combout\ = \adat1_receiver|adat_data_out\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(28),
	combout => \tdm_stage_reg[28]~feeder_combout\);

-- Location: LCCOMB_X9_Y5_N30
\tdm_stage_reg[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[27]~feeder_combout\ = \adat1_receiver|adat_data_out\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(27),
	combout => \tdm_stage_reg[27]~feeder_combout\);

-- Location: LCCOMB_X7_Y6_N18
\tdm_stage_reg[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[26]~feeder_combout\ = \adat1_receiver|adat_data_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(26),
	combout => \tdm_stage_reg[26]~feeder_combout\);

-- Location: LCCOMB_X7_Y6_N30
\tdm_stage_reg[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[25]~feeder_combout\ = \adat1_receiver|adat_data_out\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(25),
	combout => \tdm_stage_reg[25]~feeder_combout\);

-- Location: LCCOMB_X7_Y6_N6
\tdm_stage_reg[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[24]~feeder_combout\ = \adat1_receiver|adat_data_out\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(24),
	combout => \tdm_stage_reg[24]~feeder_combout\);

-- Location: LCCOMB_X7_Y6_N10
\tdm_stage_reg[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[23]~feeder_combout\ = \adat1_receiver|adat_data_out\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(23),
	combout => \tdm_stage_reg[23]~feeder_combout\);

-- Location: LCCOMB_X7_Y6_N26
\tdm_stage_reg[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[22]~feeder_combout\ = \adat1_receiver|adat_data_out\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(22),
	combout => \tdm_stage_reg[22]~feeder_combout\);

-- Location: LCCOMB_X7_Y6_N22
\tdm_stage_reg[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[21]~feeder_combout\ = \adat1_receiver|adat_data_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(21),
	combout => \tdm_stage_reg[21]~feeder_combout\);

-- Location: LCCOMB_X7_Y6_N2
\tdm_stage_reg[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[20]~feeder_combout\ = \adat1_receiver|adat_data_out\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(20),
	combout => \tdm_stage_reg[20]~feeder_combout\);

-- Location: LCCOMB_X8_Y4_N16
\tdm_stage_reg[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[19]~feeder_combout\ = \adat1_receiver|adat_data_out\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(19),
	combout => \tdm_stage_reg[19]~feeder_combout\);

-- Location: LCCOMB_X10_Y4_N28
\tdm_stage_reg[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[18]~feeder_combout\ = \adat1_receiver|adat_data_out\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(18),
	combout => \tdm_stage_reg[18]~feeder_combout\);

-- Location: LCCOMB_X4_Y5_N22
\tdm_stage_reg[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[17]~feeder_combout\ = \adat1_receiver|adat_data_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(17),
	combout => \tdm_stage_reg[17]~feeder_combout\);

-- Location: LCCOMB_X4_Y5_N2
\tdm_stage_reg[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[16]~feeder_combout\ = \adat1_receiver|adat_data_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(16),
	combout => \tdm_stage_reg[16]~feeder_combout\);

-- Location: LCCOMB_X4_Y5_N26
\tdm_stage_reg[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[15]~feeder_combout\ = \adat1_receiver|adat_data_out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(15),
	combout => \tdm_stage_reg[15]~feeder_combout\);

-- Location: LCCOMB_X4_Y5_N18
\tdm_stage_reg[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[14]~feeder_combout\ = \adat1_receiver|adat_data_out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(14),
	combout => \tdm_stage_reg[14]~feeder_combout\);

-- Location: LCCOMB_X4_Y5_N30
\tdm_stage_reg[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[13]~feeder_combout\ = \adat1_receiver|adat_data_out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(13),
	combout => \tdm_stage_reg[13]~feeder_combout\);

-- Location: LCCOMB_X4_Y5_N10
\tdm_stage_reg[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[12]~feeder_combout\ = \adat1_receiver|adat_data_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(12),
	combout => \tdm_stage_reg[12]~feeder_combout\);

-- Location: LCCOMB_X4_Y5_N6
\tdm_stage_reg[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[11]~feeder_combout\ = \adat1_receiver|adat_data_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(11),
	combout => \tdm_stage_reg[11]~feeder_combout\);

-- Location: LCCOMB_X4_Y4_N22
\tdm_stage_reg[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[9]~feeder_combout\ = \adat1_receiver|adat_data_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(9),
	combout => \tdm_stage_reg[9]~feeder_combout\);

-- Location: LCCOMB_X7_Y3_N16
\tdm_stage_reg[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[8]~feeder_combout\ = \adat1_receiver|adat_data_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(8),
	combout => \tdm_stage_reg[8]~feeder_combout\);

-- Location: LCCOMB_X8_Y3_N0
\tdm_stage_reg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[7]~feeder_combout\ = \adat1_receiver|adat_data_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(7),
	combout => \tdm_stage_reg[7]~feeder_combout\);

-- Location: LCCOMB_X8_Y3_N16
\tdm_stage_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[6]~feeder_combout\ = \adat1_receiver|adat_data_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(6),
	combout => \tdm_stage_reg[6]~feeder_combout\);

-- Location: LCCOMB_X8_Y3_N12
\tdm_stage_reg[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[5]~feeder_combout\ = \adat1_receiver|adat_data_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(5),
	combout => \tdm_stage_reg[5]~feeder_combout\);

-- Location: LCCOMB_X8_Y3_N24
\tdm_stage_reg[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[4]~feeder_combout\ = \adat1_receiver|adat_data_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(4),
	combout => \tdm_stage_reg[4]~feeder_combout\);

-- Location: LCCOMB_X8_Y3_N4
\tdm_stage_reg[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[3]~feeder_combout\ = \adat1_receiver|adat_data_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(3),
	combout => \tdm_stage_reg[3]~feeder_combout\);

-- Location: LCCOMB_X8_Y3_N28
\tdm_stage_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[2]~feeder_combout\ = \adat1_receiver|adat_data_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(2),
	combout => \tdm_stage_reg[2]~feeder_combout\);

-- Location: LCCOMB_X8_Y3_N8
\tdm_stage_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[1]~feeder_combout\ = \adat1_receiver|adat_data_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(1),
	combout => \tdm_stage_reg[1]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N4
\tdm_stage_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[0]~feeder_combout\ = \adat1_receiver|adat_data_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_out\(0),
	combout => \tdm_stage_reg[0]~feeder_combout\);

-- Location: LCCOMB_X15_Y2_N4
\adat0_receiver|adat_inc_word_time[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_inc_word_time[0]~12_combout\ = \adat0_receiver|adat_inc_word_time\(0) $ (VCC)
-- \adat0_receiver|adat_inc_word_time[0]~13\ = CARRY(\adat0_receiver|adat_inc_word_time\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_inc_word_time\(0),
	datad => VCC,
	combout => \adat0_receiver|adat_inc_word_time[0]~12_combout\,
	cout => \adat0_receiver|adat_inc_word_time[0]~13\);

-- Location: LCCOMB_X10_Y11_N10
\adat0_receiver|adat_edge_cur_time[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_cur_time[0]~10_combout\ = \adat0_receiver|adat_edge_cur_time\(0) $ (VCC)
-- \adat0_receiver|adat_edge_cur_time[0]~11\ = CARRY(\adat0_receiver|adat_edge_cur_time\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(0),
	datad => VCC,
	combout => \adat0_receiver|adat_edge_cur_time[0]~10_combout\,
	cout => \adat0_receiver|adat_edge_cur_time[0]~11\);

-- Location: LCCOMB_X10_Y11_N12
\adat0_receiver|adat_edge_cur_time[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_cur_time[1]~12_combout\ = (\adat0_receiver|adat_edge_cur_time\(1) & (!\adat0_receiver|adat_edge_cur_time[0]~11\)) # (!\adat0_receiver|adat_edge_cur_time\(1) & ((\adat0_receiver|adat_edge_cur_time[0]~11\) # (GND)))
-- \adat0_receiver|adat_edge_cur_time[1]~13\ = CARRY((!\adat0_receiver|adat_edge_cur_time[0]~11\) # (!\adat0_receiver|adat_edge_cur_time\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(1),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_cur_time[0]~11\,
	combout => \adat0_receiver|adat_edge_cur_time[1]~12_combout\,
	cout => \adat0_receiver|adat_edge_cur_time[1]~13\);

-- Location: LCCOMB_X10_Y11_N14
\adat0_receiver|adat_edge_cur_time[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_cur_time[2]~14_combout\ = (\adat0_receiver|adat_edge_cur_time\(2) & (\adat0_receiver|adat_edge_cur_time[1]~13\ $ (GND))) # (!\adat0_receiver|adat_edge_cur_time\(2) & (!\adat0_receiver|adat_edge_cur_time[1]~13\ & VCC))
-- \adat0_receiver|adat_edge_cur_time[2]~15\ = CARRY((\adat0_receiver|adat_edge_cur_time\(2) & !\adat0_receiver|adat_edge_cur_time[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_edge_cur_time\(2),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_cur_time[1]~13\,
	combout => \adat0_receiver|adat_edge_cur_time[2]~14_combout\,
	cout => \adat0_receiver|adat_edge_cur_time[2]~15\);

-- Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\adat0_in~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_adat0_in,
	combout => \adat0_in~combout\);

-- Location: LCCOMB_X14_Y7_N0
\adat0_receiver|adat_input_shift[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_input_shift[0]~feeder_combout\ = \adat0_in~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_in~combout\,
	combout => \adat0_receiver|adat_input_shift[0]~feeder_combout\);

-- Location: LCFF_X14_Y7_N1
\adat0_receiver|adat_input_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_input_shift[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_input_shift\(0));

-- Location: LCCOMB_X7_Y9_N18
\adat0_receiver|detect_adat_sync~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|detect_adat_sync~0_combout\ = \adat0_receiver|adat_input_shift\(1) $ (!\adat0_receiver|adat_input_shift\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_input_shift\(1),
	datad => \adat0_receiver|adat_input_shift\(0),
	combout => \adat0_receiver|detect_adat_sync~0_combout\);

-- Location: LCFF_X10_Y11_N15
\adat0_receiver|adat_edge_cur_time[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_cur_time[2]~14_combout\,
	sclr => \adat0_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_cur_time\(2));

-- Location: LCCOMB_X10_Y11_N16
\adat0_receiver|adat_edge_cur_time[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_cur_time[3]~16_combout\ = (\adat0_receiver|adat_edge_cur_time\(3) & (!\adat0_receiver|adat_edge_cur_time[2]~15\)) # (!\adat0_receiver|adat_edge_cur_time\(3) & ((\adat0_receiver|adat_edge_cur_time[2]~15\) # (GND)))
-- \adat0_receiver|adat_edge_cur_time[3]~17\ = CARRY((!\adat0_receiver|adat_edge_cur_time[2]~15\) # (!\adat0_receiver|adat_edge_cur_time\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(3),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_cur_time[2]~15\,
	combout => \adat0_receiver|adat_edge_cur_time[3]~16_combout\,
	cout => \adat0_receiver|adat_edge_cur_time[3]~17\);

-- Location: LCCOMB_X10_Y11_N18
\adat0_receiver|adat_edge_cur_time[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_cur_time[4]~18_combout\ = (\adat0_receiver|adat_edge_cur_time\(4) & (\adat0_receiver|adat_edge_cur_time[3]~17\ $ (GND))) # (!\adat0_receiver|adat_edge_cur_time\(4) & (!\adat0_receiver|adat_edge_cur_time[3]~17\ & VCC))
-- \adat0_receiver|adat_edge_cur_time[4]~19\ = CARRY((\adat0_receiver|adat_edge_cur_time\(4) & !\adat0_receiver|adat_edge_cur_time[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_edge_cur_time\(4),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_cur_time[3]~17\,
	combout => \adat0_receiver|adat_edge_cur_time[4]~18_combout\,
	cout => \adat0_receiver|adat_edge_cur_time[4]~19\);

-- Location: LCFF_X10_Y11_N19
\adat0_receiver|adat_edge_cur_time[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_cur_time[4]~18_combout\,
	sclr => \adat0_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_cur_time\(4));

-- Location: LCCOMB_X10_Y11_N20
\adat0_receiver|adat_edge_cur_time[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_cur_time[5]~20_combout\ = (\adat0_receiver|adat_edge_cur_time\(5) & (!\adat0_receiver|adat_edge_cur_time[4]~19\)) # (!\adat0_receiver|adat_edge_cur_time\(5) & ((\adat0_receiver|adat_edge_cur_time[4]~19\) # (GND)))
-- \adat0_receiver|adat_edge_cur_time[5]~21\ = CARRY((!\adat0_receiver|adat_edge_cur_time[4]~19\) # (!\adat0_receiver|adat_edge_cur_time\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(5),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_cur_time[4]~19\,
	combout => \adat0_receiver|adat_edge_cur_time[5]~20_combout\,
	cout => \adat0_receiver|adat_edge_cur_time[5]~21\);

-- Location: LCCOMB_X10_Y11_N22
\adat0_receiver|adat_edge_cur_time[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_cur_time[6]~22_combout\ = (\adat0_receiver|adat_edge_cur_time\(6) & (\adat0_receiver|adat_edge_cur_time[5]~21\ $ (GND))) # (!\adat0_receiver|adat_edge_cur_time\(6) & (!\adat0_receiver|adat_edge_cur_time[5]~21\ & VCC))
-- \adat0_receiver|adat_edge_cur_time[6]~23\ = CARRY((\adat0_receiver|adat_edge_cur_time\(6) & !\adat0_receiver|adat_edge_cur_time[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_edge_cur_time\(6),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_cur_time[5]~21\,
	combout => \adat0_receiver|adat_edge_cur_time[6]~22_combout\,
	cout => \adat0_receiver|adat_edge_cur_time[6]~23\);

-- Location: LCFF_X10_Y11_N23
\adat0_receiver|adat_edge_cur_time[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_cur_time[6]~22_combout\,
	sclr => \adat0_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_cur_time\(6));

-- Location: LCCOMB_X10_Y11_N24
\adat0_receiver|adat_edge_cur_time[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_cur_time[7]~24_combout\ = (\adat0_receiver|adat_edge_cur_time\(7) & (!\adat0_receiver|adat_edge_cur_time[6]~23\)) # (!\adat0_receiver|adat_edge_cur_time\(7) & ((\adat0_receiver|adat_edge_cur_time[6]~23\) # (GND)))
-- \adat0_receiver|adat_edge_cur_time[7]~25\ = CARRY((!\adat0_receiver|adat_edge_cur_time[6]~23\) # (!\adat0_receiver|adat_edge_cur_time\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(7),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_cur_time[6]~23\,
	combout => \adat0_receiver|adat_edge_cur_time[7]~24_combout\,
	cout => \adat0_receiver|adat_edge_cur_time[7]~25\);

-- Location: LCCOMB_X10_Y11_N26
\adat0_receiver|adat_edge_cur_time[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_cur_time[8]~26_combout\ = (\adat0_receiver|adat_edge_cur_time\(8) & (\adat0_receiver|adat_edge_cur_time[7]~25\ $ (GND))) # (!\adat0_receiver|adat_edge_cur_time\(8) & (!\adat0_receiver|adat_edge_cur_time[7]~25\ & VCC))
-- \adat0_receiver|adat_edge_cur_time[8]~27\ = CARRY((\adat0_receiver|adat_edge_cur_time\(8) & !\adat0_receiver|adat_edge_cur_time[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_edge_cur_time\(8),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_cur_time[7]~25\,
	combout => \adat0_receiver|adat_edge_cur_time[8]~26_combout\,
	cout => \adat0_receiver|adat_edge_cur_time[8]~27\);

-- Location: LCFF_X10_Y11_N27
\adat0_receiver|adat_edge_cur_time[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_cur_time[8]~26_combout\,
	sclr => \adat0_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_cur_time\(8));

-- Location: LCCOMB_X10_Y11_N28
\adat0_receiver|adat_edge_cur_time[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_cur_time[9]~28_combout\ = \adat0_receiver|adat_edge_cur_time[8]~27\ $ (\adat0_receiver|adat_edge_cur_time\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_edge_cur_time\(9),
	cin => \adat0_receiver|adat_edge_cur_time[8]~27\,
	combout => \adat0_receiver|adat_edge_cur_time[9]~28_combout\);

-- Location: LCFF_X10_Y11_N29
\adat0_receiver|adat_edge_cur_time[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_cur_time[9]~28_combout\,
	sclr => \adat0_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_cur_time\(9));

-- Location: LCCOMB_X12_Y12_N0
\adat0_receiver|adat_edge_max_time[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_max_time[0]~10_combout\ = \adat0_receiver|adat_edge_max_time\(0) $ (VCC)
-- \adat0_receiver|adat_edge_max_time[0]~11\ = CARRY(\adat0_receiver|adat_edge_max_time\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_edge_max_time\(0),
	datad => VCC,
	combout => \adat0_receiver|adat_edge_max_time[0]~10_combout\,
	cout => \adat0_receiver|adat_edge_max_time[0]~11\);

-- Location: LCFF_X10_Y11_N11
\adat0_receiver|adat_edge_cur_time[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_cur_time[0]~10_combout\,
	sclr => \adat0_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_cur_time\(0));

-- Location: LCCOMB_X12_Y12_N16
\adat0_receiver|adat_edge_max_time[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_max_time[8]~26_combout\ = (\adat0_receiver|adat_edge_max_time\(8) & ((GND) # (!\adat0_receiver|adat_edge_max_time[7]~25\))) # (!\adat0_receiver|adat_edge_max_time\(8) & (\adat0_receiver|adat_edge_max_time[7]~25\ $ (GND)))
-- \adat0_receiver|adat_edge_max_time[8]~27\ = CARRY((\adat0_receiver|adat_edge_max_time\(8)) # (!\adat0_receiver|adat_edge_max_time[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_max_time\(8),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_max_time[7]~25\,
	combout => \adat0_receiver|adat_edge_max_time[8]~26_combout\,
	cout => \adat0_receiver|adat_edge_max_time[8]~27\);

-- Location: LCCOMB_X7_Y11_N0
\adat0_receiver|wait_increase[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[0]~16_combout\ = \adat0_receiver|wait_increase\(0) $ (VCC)
-- \adat0_receiver|wait_increase[0]~17\ = CARRY(\adat0_receiver|wait_increase\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|wait_increase\(0),
	datad => VCC,
	combout => \adat0_receiver|wait_increase[0]~16_combout\,
	cout => \adat0_receiver|wait_increase[0]~17\);

-- Location: LCFF_X7_Y11_N1
\adat0_receiver|wait_increase[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[0]~16_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(0));

-- Location: LCCOMB_X7_Y11_N2
\adat0_receiver|wait_increase[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[1]~18_combout\ = (\adat0_receiver|wait_increase\(1) & (!\adat0_receiver|wait_increase[0]~17\)) # (!\adat0_receiver|wait_increase\(1) & ((\adat0_receiver|wait_increase[0]~17\) # (GND)))
-- \adat0_receiver|wait_increase[1]~19\ = CARRY((!\adat0_receiver|wait_increase[0]~17\) # (!\adat0_receiver|wait_increase\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|wait_increase\(1),
	datad => VCC,
	cin => \adat0_receiver|wait_increase[0]~17\,
	combout => \adat0_receiver|wait_increase[1]~18_combout\,
	cout => \adat0_receiver|wait_increase[1]~19\);

-- Location: LCFF_X7_Y11_N3
\adat0_receiver|wait_increase[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[1]~18_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(1));

-- Location: LCCOMB_X7_Y11_N4
\adat0_receiver|wait_increase[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[2]~20_combout\ = (\adat0_receiver|wait_increase\(2) & (\adat0_receiver|wait_increase[1]~19\ $ (GND))) # (!\adat0_receiver|wait_increase\(2) & (!\adat0_receiver|wait_increase[1]~19\ & VCC))
-- \adat0_receiver|wait_increase[2]~21\ = CARRY((\adat0_receiver|wait_increase\(2) & !\adat0_receiver|wait_increase[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|wait_increase\(2),
	datad => VCC,
	cin => \adat0_receiver|wait_increase[1]~19\,
	combout => \adat0_receiver|wait_increase[2]~20_combout\,
	cout => \adat0_receiver|wait_increase[2]~21\);

-- Location: LCFF_X7_Y11_N5
\adat0_receiver|wait_increase[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[2]~20_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(2));

-- Location: LCCOMB_X7_Y11_N6
\adat0_receiver|wait_increase[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[3]~22_combout\ = (\adat0_receiver|wait_increase\(3) & (!\adat0_receiver|wait_increase[2]~21\)) # (!\adat0_receiver|wait_increase\(3) & ((\adat0_receiver|wait_increase[2]~21\) # (GND)))
-- \adat0_receiver|wait_increase[3]~23\ = CARRY((!\adat0_receiver|wait_increase[2]~21\) # (!\adat0_receiver|wait_increase\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|wait_increase\(3),
	datad => VCC,
	cin => \adat0_receiver|wait_increase[2]~21\,
	combout => \adat0_receiver|wait_increase[3]~22_combout\,
	cout => \adat0_receiver|wait_increase[3]~23\);

-- Location: LCCOMB_X7_Y11_N8
\adat0_receiver|wait_increase[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[4]~24_combout\ = (\adat0_receiver|wait_increase\(4) & (\adat0_receiver|wait_increase[3]~23\ $ (GND))) # (!\adat0_receiver|wait_increase\(4) & (!\adat0_receiver|wait_increase[3]~23\ & VCC))
-- \adat0_receiver|wait_increase[4]~25\ = CARRY((\adat0_receiver|wait_increase\(4) & !\adat0_receiver|wait_increase[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|wait_increase\(4),
	datad => VCC,
	cin => \adat0_receiver|wait_increase[3]~23\,
	combout => \adat0_receiver|wait_increase[4]~24_combout\,
	cout => \adat0_receiver|wait_increase[4]~25\);

-- Location: LCFF_X7_Y11_N9
\adat0_receiver|wait_increase[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[4]~24_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(4));

-- Location: LCCOMB_X7_Y11_N10
\adat0_receiver|wait_increase[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[5]~26_combout\ = (\adat0_receiver|wait_increase\(5) & (!\adat0_receiver|wait_increase[4]~25\)) # (!\adat0_receiver|wait_increase\(5) & ((\adat0_receiver|wait_increase[4]~25\) # (GND)))
-- \adat0_receiver|wait_increase[5]~27\ = CARRY((!\adat0_receiver|wait_increase[4]~25\) # (!\adat0_receiver|wait_increase\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|wait_increase\(5),
	datad => VCC,
	cin => \adat0_receiver|wait_increase[4]~25\,
	combout => \adat0_receiver|wait_increase[5]~26_combout\,
	cout => \adat0_receiver|wait_increase[5]~27\);

-- Location: LCFF_X7_Y11_N11
\adat0_receiver|wait_increase[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[5]~26_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(5));

-- Location: LCCOMB_X7_Y11_N12
\adat0_receiver|wait_increase[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[6]~28_combout\ = (\adat0_receiver|wait_increase\(6) & (\adat0_receiver|wait_increase[5]~27\ $ (GND))) # (!\adat0_receiver|wait_increase\(6) & (!\adat0_receiver|wait_increase[5]~27\ & VCC))
-- \adat0_receiver|wait_increase[6]~29\ = CARRY((\adat0_receiver|wait_increase\(6) & !\adat0_receiver|wait_increase[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|wait_increase\(6),
	datad => VCC,
	cin => \adat0_receiver|wait_increase[5]~27\,
	combout => \adat0_receiver|wait_increase[6]~28_combout\,
	cout => \adat0_receiver|wait_increase[6]~29\);

-- Location: LCFF_X7_Y11_N13
\adat0_receiver|wait_increase[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[6]~28_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(6));

-- Location: LCCOMB_X6_Y11_N26
\adat0_receiver|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal2~1_combout\ = (\adat0_receiver|wait_increase\(7)) # ((\adat0_receiver|wait_increase\(5)) # ((\adat0_receiver|wait_increase\(4)) # (\adat0_receiver|wait_increase\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|wait_increase\(7),
	datab => \adat0_receiver|wait_increase\(5),
	datac => \adat0_receiver|wait_increase\(4),
	datad => \adat0_receiver|wait_increase\(6),
	combout => \adat0_receiver|Equal2~1_combout\);

-- Location: LCCOMB_X7_Y11_N14
\adat0_receiver|wait_increase[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[7]~30_combout\ = (\adat0_receiver|wait_increase\(7) & (!\adat0_receiver|wait_increase[6]~29\)) # (!\adat0_receiver|wait_increase\(7) & ((\adat0_receiver|wait_increase[6]~29\) # (GND)))
-- \adat0_receiver|wait_increase[7]~31\ = CARRY((!\adat0_receiver|wait_increase[6]~29\) # (!\adat0_receiver|wait_increase\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|wait_increase\(7),
	datad => VCC,
	cin => \adat0_receiver|wait_increase[6]~29\,
	combout => \adat0_receiver|wait_increase[7]~30_combout\,
	cout => \adat0_receiver|wait_increase[7]~31\);

-- Location: LCFF_X7_Y11_N15
\adat0_receiver|wait_increase[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[7]~30_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(7));

-- Location: LCCOMB_X7_Y11_N16
\adat0_receiver|wait_increase[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[8]~32_combout\ = (\adat0_receiver|wait_increase\(8) & (\adat0_receiver|wait_increase[7]~31\ $ (GND))) # (!\adat0_receiver|wait_increase\(8) & (!\adat0_receiver|wait_increase[7]~31\ & VCC))
-- \adat0_receiver|wait_increase[8]~33\ = CARRY((\adat0_receiver|wait_increase\(8) & !\adat0_receiver|wait_increase[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|wait_increase\(8),
	datad => VCC,
	cin => \adat0_receiver|wait_increase[7]~31\,
	combout => \adat0_receiver|wait_increase[8]~32_combout\,
	cout => \adat0_receiver|wait_increase[8]~33\);

-- Location: LCCOMB_X7_Y11_N18
\adat0_receiver|wait_increase[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|wait_increase[9]~34_combout\ = (\adat0_receiver|wait_increase\(9) & (!\adat0_receiver|wait_increase[8]~33\)) # (!\adat0_receiver|wait_increase\(9) & ((\adat0_receiver|wait_increase[8]~33\) # (GND)))
-- \adat0_receiver|wait_increase[9]~35\ = CARRY((!\adat0_receiver|wait_increase[8]~33\) # (!\adat0_receiver|wait_increase\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|wait_increase\(9),
	datad => VCC,
	cin => \adat0_receiver|wait_increase[8]~33\,
	combout => \adat0_receiver|wait_increase[9]~34_combout\,
	cout => \adat0_receiver|wait_increase[9]~35\);

-- Location: LCFF_X7_Y11_N19
\adat0_receiver|wait_increase[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[9]~34_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(9));

-- Location: LCFF_X7_Y11_N23
\adat0_receiver|wait_increase[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[11]~38_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(11));

-- Location: LCFF_X7_Y11_N17
\adat0_receiver|wait_increase[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[8]~32_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(8));

-- Location: LCCOMB_X6_Y11_N4
\adat0_receiver|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal2~2_combout\ = (\adat0_receiver|wait_increase\(10)) # ((\adat0_receiver|wait_increase\(11)) # ((\adat0_receiver|wait_increase\(8)) # (\adat0_receiver|wait_increase\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|wait_increase\(10),
	datab => \adat0_receiver|wait_increase\(11),
	datac => \adat0_receiver|wait_increase\(8),
	datad => \adat0_receiver|wait_increase\(9),
	combout => \adat0_receiver|Equal2~2_combout\);

-- Location: LCFF_X7_Y11_N7
\adat0_receiver|wait_increase[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|wait_increase[3]~22_combout\,
	sclr => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|wait_increase\(3));

-- Location: LCCOMB_X6_Y11_N28
\adat0_receiver|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal2~0_combout\ = (\adat0_receiver|wait_increase\(1)) # ((\adat0_receiver|wait_increase\(3)) # ((\adat0_receiver|wait_increase\(0)) # (\adat0_receiver|wait_increase\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|wait_increase\(1),
	datab => \adat0_receiver|wait_increase\(3),
	datac => \adat0_receiver|wait_increase\(0),
	datad => \adat0_receiver|wait_increase\(2),
	combout => \adat0_receiver|Equal2~0_combout\);

-- Location: LCCOMB_X6_Y11_N0
\adat0_receiver|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal2~4_combout\ = (\adat0_receiver|Equal2~3_combout\) # ((\adat0_receiver|Equal2~1_combout\) # ((\adat0_receiver|Equal2~2_combout\) # (\adat0_receiver|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|Equal2~3_combout\,
	datab => \adat0_receiver|Equal2~1_combout\,
	datac => \adat0_receiver|Equal2~2_combout\,
	datad => \adat0_receiver|Equal2~0_combout\,
	combout => \adat0_receiver|Equal2~4_combout\);

-- Location: LCCOMB_X12_Y12_N28
\adat0_receiver|adat_edge_max_time[9]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_max_time[9]~30_combout\ = (\adat0_receiver|Equal2~4_combout\ & (\adat0_receiver|LessThan0~18_combout\ & (\adat0_receiver|adat_input_shift\(1) $ (!\adat0_receiver|adat_input_shift\(0))))) # (!\adat0_receiver|Equal2~4_combout\ & 
-- (\adat0_receiver|adat_input_shift\(1) $ ((!\adat0_receiver|adat_input_shift\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_input_shift\(1),
	datab => \adat0_receiver|adat_input_shift\(0),
	datac => \adat0_receiver|Equal2~4_combout\,
	datad => \adat0_receiver|LessThan0~18_combout\,
	combout => \adat0_receiver|adat_edge_max_time[9]~30_combout\);

-- Location: LCFF_X12_Y12_N17
\adat0_receiver|adat_edge_max_time[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_max_time[8]~26_combout\,
	sdata => \adat0_receiver|adat_edge_cur_time\(8),
	sload => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_max_time\(8));

-- Location: LCCOMB_X12_Y12_N12
\adat0_receiver|adat_edge_max_time[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_max_time[6]~22_combout\ = (\adat0_receiver|adat_edge_max_time\(6) & ((GND) # (!\adat0_receiver|adat_edge_max_time[5]~21\))) # (!\adat0_receiver|adat_edge_max_time\(6) & (\adat0_receiver|adat_edge_max_time[5]~21\ $ (GND)))
-- \adat0_receiver|adat_edge_max_time[6]~23\ = CARRY((\adat0_receiver|adat_edge_max_time\(6)) # (!\adat0_receiver|adat_edge_max_time[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_max_time\(6),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_max_time[5]~21\,
	combout => \adat0_receiver|adat_edge_max_time[6]~22_combout\,
	cout => \adat0_receiver|adat_edge_max_time[6]~23\);

-- Location: LCFF_X12_Y12_N13
\adat0_receiver|adat_edge_max_time[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_max_time[6]~22_combout\,
	sdata => \adat0_receiver|adat_edge_cur_time\(6),
	sload => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_max_time\(6));

-- Location: LCFF_X10_Y11_N21
\adat0_receiver|adat_edge_cur_time[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_cur_time[5]~20_combout\,
	sclr => \adat0_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_cur_time\(5));

-- Location: LCCOMB_X12_Y12_N6
\adat0_receiver|adat_edge_max_time[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_max_time[3]~16_combout\ = (\adat0_receiver|adat_edge_max_time\(3) & (\adat0_receiver|adat_edge_max_time[2]~15\ & VCC)) # (!\adat0_receiver|adat_edge_max_time\(3) & (!\adat0_receiver|adat_edge_max_time[2]~15\))
-- \adat0_receiver|adat_edge_max_time[3]~17\ = CARRY((!\adat0_receiver|adat_edge_max_time\(3) & !\adat0_receiver|adat_edge_max_time[2]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_max_time\(3),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_max_time[2]~15\,
	combout => \adat0_receiver|adat_edge_max_time[3]~16_combout\,
	cout => \adat0_receiver|adat_edge_max_time[3]~17\);

-- Location: LCFF_X10_Y11_N17
\adat0_receiver|adat_edge_cur_time[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_cur_time[3]~16_combout\,
	sclr => \adat0_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_cur_time\(3));

-- Location: LCFF_X12_Y12_N7
\adat0_receiver|adat_edge_max_time[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_max_time[3]~16_combout\,
	sdata => \adat0_receiver|adat_edge_cur_time\(3),
	sload => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_max_time\(3));

-- Location: LCCOMB_X10_Y12_N12
\adat0_receiver|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan0~1_cout\ = CARRY((\adat0_receiver|adat_edge_cur_time\(0) & !\adat0_receiver|adat_edge_max_time\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(0),
	datab => \adat0_receiver|adat_edge_max_time\(0),
	datad => VCC,
	cout => \adat0_receiver|LessThan0~1_cout\);

-- Location: LCCOMB_X10_Y12_N14
\adat0_receiver|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan0~3_cout\ = CARRY((\adat0_receiver|adat_edge_cur_time\(1) & (\adat0_receiver|adat_edge_max_time\(1) & !\adat0_receiver|LessThan0~1_cout\)) # (!\adat0_receiver|adat_edge_cur_time\(1) & ((\adat0_receiver|adat_edge_max_time\(1)) # 
-- (!\adat0_receiver|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(1),
	datab => \adat0_receiver|adat_edge_max_time\(1),
	datad => VCC,
	cin => \adat0_receiver|LessThan0~1_cout\,
	cout => \adat0_receiver|LessThan0~3_cout\);

-- Location: LCCOMB_X10_Y12_N16
\adat0_receiver|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan0~5_cout\ = CARRY((\adat0_receiver|adat_edge_max_time\(2) & (\adat0_receiver|adat_edge_cur_time\(2) & !\adat0_receiver|LessThan0~3_cout\)) # (!\adat0_receiver|adat_edge_max_time\(2) & ((\adat0_receiver|adat_edge_cur_time\(2)) # 
-- (!\adat0_receiver|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_max_time\(2),
	datab => \adat0_receiver|adat_edge_cur_time\(2),
	datad => VCC,
	cin => \adat0_receiver|LessThan0~3_cout\,
	cout => \adat0_receiver|LessThan0~5_cout\);

-- Location: LCCOMB_X10_Y12_N18
\adat0_receiver|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan0~7_cout\ = CARRY((\adat0_receiver|adat_edge_cur_time\(3) & (\adat0_receiver|adat_edge_max_time\(3) & !\adat0_receiver|LessThan0~5_cout\)) # (!\adat0_receiver|adat_edge_cur_time\(3) & ((\adat0_receiver|adat_edge_max_time\(3)) # 
-- (!\adat0_receiver|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(3),
	datab => \adat0_receiver|adat_edge_max_time\(3),
	datad => VCC,
	cin => \adat0_receiver|LessThan0~5_cout\,
	cout => \adat0_receiver|LessThan0~7_cout\);

-- Location: LCCOMB_X10_Y12_N20
\adat0_receiver|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan0~9_cout\ = CARRY((\adat0_receiver|adat_edge_cur_time\(4) & ((!\adat0_receiver|LessThan0~7_cout\) # (!\adat0_receiver|adat_edge_max_time\(4)))) # (!\adat0_receiver|adat_edge_cur_time\(4) & (!\adat0_receiver|adat_edge_max_time\(4) & 
-- !\adat0_receiver|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(4),
	datab => \adat0_receiver|adat_edge_max_time\(4),
	datad => VCC,
	cin => \adat0_receiver|LessThan0~7_cout\,
	cout => \adat0_receiver|LessThan0~9_cout\);

-- Location: LCCOMB_X10_Y12_N22
\adat0_receiver|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan0~11_cout\ = CARRY((\adat0_receiver|adat_edge_max_time\(5) & ((!\adat0_receiver|LessThan0~9_cout\) # (!\adat0_receiver|adat_edge_cur_time\(5)))) # (!\adat0_receiver|adat_edge_max_time\(5) & (!\adat0_receiver|adat_edge_cur_time\(5) 
-- & !\adat0_receiver|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_max_time\(5),
	datab => \adat0_receiver|adat_edge_cur_time\(5),
	datad => VCC,
	cin => \adat0_receiver|LessThan0~9_cout\,
	cout => \adat0_receiver|LessThan0~11_cout\);

-- Location: LCCOMB_X10_Y12_N24
\adat0_receiver|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan0~13_cout\ = CARRY((\adat0_receiver|adat_edge_cur_time\(6) & ((!\adat0_receiver|LessThan0~11_cout\) # (!\adat0_receiver|adat_edge_max_time\(6)))) # (!\adat0_receiver|adat_edge_cur_time\(6) & (!\adat0_receiver|adat_edge_max_time\(6) 
-- & !\adat0_receiver|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(6),
	datab => \adat0_receiver|adat_edge_max_time\(6),
	datad => VCC,
	cin => \adat0_receiver|LessThan0~11_cout\,
	cout => \adat0_receiver|LessThan0~13_cout\);

-- Location: LCCOMB_X10_Y12_N26
\adat0_receiver|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan0~15_cout\ = CARRY((\adat0_receiver|adat_edge_cur_time\(7) & (\adat0_receiver|adat_edge_max_time\(7) & !\adat0_receiver|LessThan0~13_cout\)) # (!\adat0_receiver|adat_edge_cur_time\(7) & ((\adat0_receiver|adat_edge_max_time\(7)) # 
-- (!\adat0_receiver|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(7),
	datab => \adat0_receiver|adat_edge_max_time\(7),
	datad => VCC,
	cin => \adat0_receiver|LessThan0~13_cout\,
	cout => \adat0_receiver|LessThan0~15_cout\);

-- Location: LCCOMB_X10_Y12_N28
\adat0_receiver|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan0~17_cout\ = CARRY((\adat0_receiver|adat_edge_cur_time\(8) & ((!\adat0_receiver|LessThan0~15_cout\) # (!\adat0_receiver|adat_edge_max_time\(8)))) # (!\adat0_receiver|adat_edge_cur_time\(8) & (!\adat0_receiver|adat_edge_max_time\(8) 
-- & !\adat0_receiver|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(8),
	datab => \adat0_receiver|adat_edge_max_time\(8),
	datad => VCC,
	cin => \adat0_receiver|LessThan0~15_cout\,
	cout => \adat0_receiver|LessThan0~17_cout\);

-- Location: LCCOMB_X10_Y12_N30
\adat0_receiver|LessThan0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan0~18_combout\ = (\adat0_receiver|adat_edge_cur_time\(9) & ((\adat0_receiver|LessThan0~17_cout\) # (!\adat0_receiver|adat_edge_max_time\(9)))) # (!\adat0_receiver|adat_edge_cur_time\(9) & (\adat0_receiver|LessThan0~17_cout\ & 
-- !\adat0_receiver|adat_edge_max_time\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_edge_cur_time\(9),
	datad => \adat0_receiver|adat_edge_max_time\(9),
	cin => \adat0_receiver|LessThan0~17_cout\,
	combout => \adat0_receiver|LessThan0~18_combout\);

-- Location: LCFF_X12_Y12_N1
\adat0_receiver|adat_edge_max_time[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_max_time[0]~10_combout\,
	sdata => \adat0_receiver|adat_edge_cur_time\(0),
	sload => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_max_time\(0));

-- Location: LCCOMB_X12_Y12_N2
\adat0_receiver|adat_edge_max_time[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_max_time[1]~12_combout\ = (\adat0_receiver|adat_edge_max_time\(1) & (\adat0_receiver|adat_edge_max_time[0]~11\ & VCC)) # (!\adat0_receiver|adat_edge_max_time\(1) & (!\adat0_receiver|adat_edge_max_time[0]~11\))
-- \adat0_receiver|adat_edge_max_time[1]~13\ = CARRY((!\adat0_receiver|adat_edge_max_time\(1) & !\adat0_receiver|adat_edge_max_time[0]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_edge_max_time\(1),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_max_time[0]~11\,
	combout => \adat0_receiver|adat_edge_max_time[1]~12_combout\,
	cout => \adat0_receiver|adat_edge_max_time[1]~13\);

-- Location: LCFF_X10_Y11_N13
\adat0_receiver|adat_edge_cur_time[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_cur_time[1]~12_combout\,
	sclr => \adat0_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_cur_time\(1));

-- Location: LCFF_X12_Y12_N3
\adat0_receiver|adat_edge_max_time[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_max_time[1]~12_combout\,
	sdata => \adat0_receiver|adat_edge_cur_time\(1),
	sload => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_max_time\(1));

-- Location: LCCOMB_X12_Y12_N4
\adat0_receiver|adat_edge_max_time[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_max_time[2]~14_combout\ = (\adat0_receiver|adat_edge_max_time\(2) & ((GND) # (!\adat0_receiver|adat_edge_max_time[1]~13\))) # (!\adat0_receiver|adat_edge_max_time\(2) & (\adat0_receiver|adat_edge_max_time[1]~13\ $ (GND)))
-- \adat0_receiver|adat_edge_max_time[2]~15\ = CARRY((\adat0_receiver|adat_edge_max_time\(2)) # (!\adat0_receiver|adat_edge_max_time[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_edge_max_time\(2),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_max_time[1]~13\,
	combout => \adat0_receiver|adat_edge_max_time[2]~14_combout\,
	cout => \adat0_receiver|adat_edge_max_time[2]~15\);

-- Location: LCFF_X12_Y12_N5
\adat0_receiver|adat_edge_max_time[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_max_time[2]~14_combout\,
	sdata => \adat0_receiver|adat_edge_cur_time\(2),
	sload => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_max_time\(2));

-- Location: LCCOMB_X12_Y12_N8
\adat0_receiver|adat_edge_max_time[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_max_time[4]~18_combout\ = (\adat0_receiver|adat_edge_max_time\(4) & ((GND) # (!\adat0_receiver|adat_edge_max_time[3]~17\))) # (!\adat0_receiver|adat_edge_max_time\(4) & (\adat0_receiver|adat_edge_max_time[3]~17\ $ (GND)))
-- \adat0_receiver|adat_edge_max_time[4]~19\ = CARRY((\adat0_receiver|adat_edge_max_time\(4)) # (!\adat0_receiver|adat_edge_max_time[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_edge_max_time\(4),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_max_time[3]~17\,
	combout => \adat0_receiver|adat_edge_max_time[4]~18_combout\,
	cout => \adat0_receiver|adat_edge_max_time[4]~19\);

-- Location: LCFF_X12_Y12_N9
\adat0_receiver|adat_edge_max_time[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_max_time[4]~18_combout\,
	sdata => \adat0_receiver|adat_edge_cur_time\(4),
	sload => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_max_time\(4));

-- Location: LCCOMB_X12_Y12_N10
\adat0_receiver|adat_edge_max_time[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_max_time[5]~20_combout\ = (\adat0_receiver|adat_edge_max_time\(5) & (\adat0_receiver|adat_edge_max_time[4]~19\ & VCC)) # (!\adat0_receiver|adat_edge_max_time\(5) & (!\adat0_receiver|adat_edge_max_time[4]~19\))
-- \adat0_receiver|adat_edge_max_time[5]~21\ = CARRY((!\adat0_receiver|adat_edge_max_time\(5) & !\adat0_receiver|adat_edge_max_time[4]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_max_time\(5),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_max_time[4]~19\,
	combout => \adat0_receiver|adat_edge_max_time[5]~20_combout\,
	cout => \adat0_receiver|adat_edge_max_time[5]~21\);

-- Location: LCCOMB_X12_Y12_N14
\adat0_receiver|adat_edge_max_time[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_max_time[7]~24_combout\ = (\adat0_receiver|adat_edge_max_time\(7) & (\adat0_receiver|adat_edge_max_time[6]~23\ & VCC)) # (!\adat0_receiver|adat_edge_max_time\(7) & (!\adat0_receiver|adat_edge_max_time[6]~23\))
-- \adat0_receiver|adat_edge_max_time[7]~25\ = CARRY((!\adat0_receiver|adat_edge_max_time\(7) & !\adat0_receiver|adat_edge_max_time[6]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_edge_max_time\(7),
	datad => VCC,
	cin => \adat0_receiver|adat_edge_max_time[6]~23\,
	combout => \adat0_receiver|adat_edge_max_time[7]~24_combout\,
	cout => \adat0_receiver|adat_edge_max_time[7]~25\);

-- Location: LCFF_X10_Y11_N25
\adat0_receiver|adat_edge_cur_time[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_cur_time[7]~24_combout\,
	sclr => \adat0_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_cur_time\(7));

-- Location: LCFF_X12_Y12_N15
\adat0_receiver|adat_edge_max_time[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_max_time[7]~24_combout\,
	sdata => \adat0_receiver|adat_edge_cur_time\(7),
	sload => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_max_time\(7));

-- Location: LCCOMB_X12_Y12_N18
\adat0_receiver|adat_edge_max_time[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_edge_max_time[9]~28_combout\ = \adat0_receiver|adat_edge_max_time[8]~27\ $ (!\adat0_receiver|adat_edge_max_time\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_edge_max_time\(9),
	cin => \adat0_receiver|adat_edge_max_time[8]~27\,
	combout => \adat0_receiver|adat_edge_max_time[9]~28_combout\);

-- Location: LCFF_X12_Y12_N19
\adat0_receiver|adat_edge_max_time[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_max_time[9]~28_combout\,
	sdata => \adat0_receiver|adat_edge_cur_time\(9),
	sload => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_max_time\(9));

-- Location: LCFF_X12_Y12_N11
\adat0_receiver|adat_edge_max_time[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_edge_max_time[5]~20_combout\,
	sdata => \adat0_receiver|adat_edge_cur_time\(5),
	sload => \adat0_receiver|LessThan0~18_combout\,
	ena => \adat0_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_edge_max_time\(5));

-- Location: LCCOMB_X13_Y12_N16
\adat0_receiver|adat_sync_mask_time[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_sync_mask_time[2]~13_combout\ = ((\adat0_receiver|adat_edge_max_time\(4) $ (\adat0_receiver|adat_edge_max_time\(3) $ (!\adat0_receiver|adat_sync_mask_time[1]~12\)))) # (GND)
-- \adat0_receiver|adat_sync_mask_time[2]~14\ = CARRY((\adat0_receiver|adat_edge_max_time\(4) & ((\adat0_receiver|adat_edge_max_time\(3)) # (!\adat0_receiver|adat_sync_mask_time[1]~12\))) # (!\adat0_receiver|adat_edge_max_time\(4) & 
-- (\adat0_receiver|adat_edge_max_time\(3) & !\adat0_receiver|adat_sync_mask_time[1]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_max_time\(4),
	datab => \adat0_receiver|adat_edge_max_time\(3),
	datad => VCC,
	cin => \adat0_receiver|adat_sync_mask_time[1]~12\,
	combout => \adat0_receiver|adat_sync_mask_time[2]~13_combout\,
	cout => \adat0_receiver|adat_sync_mask_time[2]~14\);

-- Location: LCCOMB_X13_Y12_N18
\adat0_receiver|adat_sync_mask_time[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_sync_mask_time[3]~15_combout\ = (\adat0_receiver|adat_edge_max_time\(4) & ((\adat0_receiver|adat_edge_max_time\(5) & (\adat0_receiver|adat_sync_mask_time[2]~14\ & VCC)) # (!\adat0_receiver|adat_edge_max_time\(5) & 
-- (!\adat0_receiver|adat_sync_mask_time[2]~14\)))) # (!\adat0_receiver|adat_edge_max_time\(4) & ((\adat0_receiver|adat_edge_max_time\(5) & (!\adat0_receiver|adat_sync_mask_time[2]~14\)) # (!\adat0_receiver|adat_edge_max_time\(5) & 
-- ((\adat0_receiver|adat_sync_mask_time[2]~14\) # (GND)))))
-- \adat0_receiver|adat_sync_mask_time[3]~16\ = CARRY((\adat0_receiver|adat_edge_max_time\(4) & (!\adat0_receiver|adat_edge_max_time\(5) & !\adat0_receiver|adat_sync_mask_time[2]~14\)) # (!\adat0_receiver|adat_edge_max_time\(4) & 
-- ((!\adat0_receiver|adat_sync_mask_time[2]~14\) # (!\adat0_receiver|adat_edge_max_time\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_max_time\(4),
	datab => \adat0_receiver|adat_edge_max_time\(5),
	datad => VCC,
	cin => \adat0_receiver|adat_sync_mask_time[2]~14\,
	combout => \adat0_receiver|adat_sync_mask_time[3]~15_combout\,
	cout => \adat0_receiver|adat_sync_mask_time[3]~16\);

-- Location: LCCOMB_X13_Y12_N24
\adat0_receiver|adat_sync_mask_time[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_sync_mask_time[6]~21_combout\ = ((\adat0_receiver|adat_edge_max_time\(7) $ (\adat0_receiver|adat_edge_max_time\(8) $ (!\adat0_receiver|adat_sync_mask_time[5]~20\)))) # (GND)
-- \adat0_receiver|adat_sync_mask_time[6]~22\ = CARRY((\adat0_receiver|adat_edge_max_time\(7) & ((\adat0_receiver|adat_edge_max_time\(8)) # (!\adat0_receiver|adat_sync_mask_time[5]~20\))) # (!\adat0_receiver|adat_edge_max_time\(7) & 
-- (\adat0_receiver|adat_edge_max_time\(8) & !\adat0_receiver|adat_sync_mask_time[5]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_max_time\(7),
	datab => \adat0_receiver|adat_edge_max_time\(8),
	datad => VCC,
	cin => \adat0_receiver|adat_sync_mask_time[5]~20\,
	combout => \adat0_receiver|adat_sync_mask_time[6]~21_combout\,
	cout => \adat0_receiver|adat_sync_mask_time[6]~22\);

-- Location: LCCOMB_X13_Y12_N26
\adat0_receiver|adat_sync_mask_time[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_sync_mask_time[7]~23_combout\ = (\adat0_receiver|adat_edge_max_time\(9) & ((\adat0_receiver|adat_edge_max_time\(8) & (\adat0_receiver|adat_sync_mask_time[6]~22\ & VCC)) # (!\adat0_receiver|adat_edge_max_time\(8) & 
-- (!\adat0_receiver|adat_sync_mask_time[6]~22\)))) # (!\adat0_receiver|adat_edge_max_time\(9) & ((\adat0_receiver|adat_edge_max_time\(8) & (!\adat0_receiver|adat_sync_mask_time[6]~22\)) # (!\adat0_receiver|adat_edge_max_time\(8) & 
-- ((\adat0_receiver|adat_sync_mask_time[6]~22\) # (GND)))))
-- \adat0_receiver|adat_sync_mask_time[7]~24\ = CARRY((\adat0_receiver|adat_edge_max_time\(9) & (!\adat0_receiver|adat_edge_max_time\(8) & !\adat0_receiver|adat_sync_mask_time[6]~22\)) # (!\adat0_receiver|adat_edge_max_time\(9) & 
-- ((!\adat0_receiver|adat_sync_mask_time[6]~22\) # (!\adat0_receiver|adat_edge_max_time\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_max_time\(9),
	datab => \adat0_receiver|adat_edge_max_time\(8),
	datad => VCC,
	cin => \adat0_receiver|adat_sync_mask_time[6]~22\,
	combout => \adat0_receiver|adat_sync_mask_time[7]~23_combout\,
	cout => \adat0_receiver|adat_sync_mask_time[7]~24\);

-- Location: LCCOMB_X13_Y12_N28
\adat0_receiver|adat_sync_mask_time[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_sync_mask_time[8]~25_combout\ = \adat0_receiver|adat_sync_mask_time[7]~24\ $ (!\adat0_receiver|adat_edge_max_time\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_edge_max_time\(9),
	cin => \adat0_receiver|adat_sync_mask_time[7]~24\,
	combout => \adat0_receiver|adat_sync_mask_time[8]~25_combout\);

-- Location: LCFF_X13_Y12_N29
\adat0_receiver|adat_sync_mask_time[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_sync_mask_time[8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_sync_mask_time\(8));

-- Location: LCFF_X13_Y12_N27
\adat0_receiver|adat_sync_mask_time[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_sync_mask_time[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_sync_mask_time\(7));

-- Location: LCFF_X13_Y12_N25
\adat0_receiver|adat_sync_mask_time[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_sync_mask_time[6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_sync_mask_time\(6));

-- Location: LCFF_X13_Y12_N19
\adat0_receiver|adat_sync_mask_time[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_sync_mask_time[3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_sync_mask_time\(3));

-- Location: LCFF_X13_Y12_N17
\adat0_receiver|adat_sync_mask_time[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_sync_mask_time[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_sync_mask_time\(2));

-- Location: LCCOMB_X14_Y12_N12
\adat0_receiver|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan1~1_cout\ = CARRY((!\adat0_receiver|adat_sync_mask_time\(0) & \adat0_receiver|adat_edge_cur_time\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_sync_mask_time\(0),
	datab => \adat0_receiver|adat_edge_cur_time\(0),
	datad => VCC,
	cout => \adat0_receiver|LessThan1~1_cout\);

-- Location: LCCOMB_X14_Y12_N14
\adat0_receiver|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan1~3_cout\ = CARRY((\adat0_receiver|adat_sync_mask_time\(1) & ((!\adat0_receiver|LessThan1~1_cout\) # (!\adat0_receiver|adat_edge_cur_time\(1)))) # (!\adat0_receiver|adat_sync_mask_time\(1) & (!\adat0_receiver|adat_edge_cur_time\(1) 
-- & !\adat0_receiver|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_sync_mask_time\(1),
	datab => \adat0_receiver|adat_edge_cur_time\(1),
	datad => VCC,
	cin => \adat0_receiver|LessThan1~1_cout\,
	cout => \adat0_receiver|LessThan1~3_cout\);

-- Location: LCCOMB_X14_Y12_N16
\adat0_receiver|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan1~5_cout\ = CARRY((\adat0_receiver|adat_edge_cur_time\(2) & ((!\adat0_receiver|LessThan1~3_cout\) # (!\adat0_receiver|adat_sync_mask_time\(2)))) # (!\adat0_receiver|adat_edge_cur_time\(2) & (!\adat0_receiver|adat_sync_mask_time\(2) 
-- & !\adat0_receiver|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(2),
	datab => \adat0_receiver|adat_sync_mask_time\(2),
	datad => VCC,
	cin => \adat0_receiver|LessThan1~3_cout\,
	cout => \adat0_receiver|LessThan1~5_cout\);

-- Location: LCCOMB_X14_Y12_N18
\adat0_receiver|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan1~7_cout\ = CARRY((\adat0_receiver|adat_edge_cur_time\(3) & (\adat0_receiver|adat_sync_mask_time\(3) & !\adat0_receiver|LessThan1~5_cout\)) # (!\adat0_receiver|adat_edge_cur_time\(3) & ((\adat0_receiver|adat_sync_mask_time\(3)) # 
-- (!\adat0_receiver|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(3),
	datab => \adat0_receiver|adat_sync_mask_time\(3),
	datad => VCC,
	cin => \adat0_receiver|LessThan1~5_cout\,
	cout => \adat0_receiver|LessThan1~7_cout\);

-- Location: LCCOMB_X14_Y12_N20
\adat0_receiver|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan1~9_cout\ = CARRY((\adat0_receiver|adat_sync_mask_time\(4) & (\adat0_receiver|adat_edge_cur_time\(4) & !\adat0_receiver|LessThan1~7_cout\)) # (!\adat0_receiver|adat_sync_mask_time\(4) & ((\adat0_receiver|adat_edge_cur_time\(4)) # 
-- (!\adat0_receiver|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_sync_mask_time\(4),
	datab => \adat0_receiver|adat_edge_cur_time\(4),
	datad => VCC,
	cin => \adat0_receiver|LessThan1~7_cout\,
	cout => \adat0_receiver|LessThan1~9_cout\);

-- Location: LCCOMB_X14_Y12_N22
\adat0_receiver|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan1~11_cout\ = CARRY((\adat0_receiver|adat_sync_mask_time\(5) & ((!\adat0_receiver|LessThan1~9_cout\) # (!\adat0_receiver|adat_edge_cur_time\(5)))) # (!\adat0_receiver|adat_sync_mask_time\(5) & 
-- (!\adat0_receiver|adat_edge_cur_time\(5) & !\adat0_receiver|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_sync_mask_time\(5),
	datab => \adat0_receiver|adat_edge_cur_time\(5),
	datad => VCC,
	cin => \adat0_receiver|LessThan1~9_cout\,
	cout => \adat0_receiver|LessThan1~11_cout\);

-- Location: LCCOMB_X14_Y12_N24
\adat0_receiver|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan1~13_cout\ = CARRY((\adat0_receiver|adat_edge_cur_time\(6) & ((!\adat0_receiver|LessThan1~11_cout\) # (!\adat0_receiver|adat_sync_mask_time\(6)))) # (!\adat0_receiver|adat_edge_cur_time\(6) & 
-- (!\adat0_receiver|adat_sync_mask_time\(6) & !\adat0_receiver|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(6),
	datab => \adat0_receiver|adat_sync_mask_time\(6),
	datad => VCC,
	cin => \adat0_receiver|LessThan1~11_cout\,
	cout => \adat0_receiver|LessThan1~13_cout\);

-- Location: LCCOMB_X14_Y12_N26
\adat0_receiver|LessThan1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan1~15_cout\ = CARRY((\adat0_receiver|adat_edge_cur_time\(7) & (\adat0_receiver|adat_sync_mask_time\(7) & !\adat0_receiver|LessThan1~13_cout\)) # (!\adat0_receiver|adat_edge_cur_time\(7) & ((\adat0_receiver|adat_sync_mask_time\(7)) # 
-- (!\adat0_receiver|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_cur_time\(7),
	datab => \adat0_receiver|adat_sync_mask_time\(7),
	datad => VCC,
	cin => \adat0_receiver|LessThan1~13_cout\,
	cout => \adat0_receiver|LessThan1~15_cout\);

-- Location: LCCOMB_X14_Y12_N28
\adat0_receiver|LessThan1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan1~16_combout\ = (\adat0_receiver|adat_edge_cur_time\(8) & ((!\adat0_receiver|adat_sync_mask_time\(8)) # (!\adat0_receiver|LessThan1~15_cout\))) # (!\adat0_receiver|adat_edge_cur_time\(8) & (!\adat0_receiver|LessThan1~15_cout\ & 
-- !\adat0_receiver|adat_sync_mask_time\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_edge_cur_time\(8),
	datad => \adat0_receiver|adat_sync_mask_time\(8),
	cin => \adat0_receiver|LessThan1~15_cout\,
	combout => \adat0_receiver|LessThan1~16_combout\);

-- Location: LCCOMB_X13_Y12_N8
\adat0_receiver|LessThan1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|LessThan1~18_combout\ = (!\adat0_receiver|adat_edge_cur_time\(9) & !\adat0_receiver|LessThan1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \adat0_receiver|adat_edge_cur_time\(9),
	datad => \adat0_receiver|LessThan1~16_combout\,
	combout => \adat0_receiver|LessThan1~18_combout\);

-- Location: LCFF_X13_Y12_N9
\adat0_receiver|adat_sync_mask\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|LessThan1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_sync_mask~regout\);

-- Location: LCFF_X14_Y2_N29
\adat0_receiver|adat_sync_mask_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_sync_mask~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_sync_mask_shift\(0));

-- Location: LCFF_X14_Y2_N31
\adat0_receiver|adat_sync_mask_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_sync_mask_shift\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_sync_mask_shift\(1));

-- Location: LCCOMB_X14_Y2_N30
\adat0_receiver|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal3~0_combout\ = (!\adat0_receiver|adat_sync_mask_shift\(1) & \adat0_receiver|adat_sync_mask_shift\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \adat0_receiver|adat_sync_mask_shift\(1),
	datad => \adat0_receiver|adat_sync_mask_shift\(0),
	combout => \adat0_receiver|Equal3~0_combout\);

-- Location: LCFF_X15_Y2_N5
\adat0_receiver|adat_inc_word_time[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_inc_word_time[0]~12_combout\,
	sclr => \adat0_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_inc_word_time\(0));

-- Location: LCCOMB_X15_Y2_N6
\adat0_receiver|adat_inc_word_time[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_inc_word_time[1]~14_combout\ = (\adat0_receiver|adat_inc_word_time\(1) & (!\adat0_receiver|adat_inc_word_time[0]~13\)) # (!\adat0_receiver|adat_inc_word_time\(1) & ((\adat0_receiver|adat_inc_word_time[0]~13\) # (GND)))
-- \adat0_receiver|adat_inc_word_time[1]~15\ = CARRY((!\adat0_receiver|adat_inc_word_time[0]~13\) # (!\adat0_receiver|adat_inc_word_time\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_inc_word_time\(1),
	datad => VCC,
	cin => \adat0_receiver|adat_inc_word_time[0]~13\,
	combout => \adat0_receiver|adat_inc_word_time[1]~14_combout\,
	cout => \adat0_receiver|adat_inc_word_time[1]~15\);

-- Location: LCCOMB_X15_Y2_N8
\adat0_receiver|adat_inc_word_time[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_inc_word_time[2]~16_combout\ = (\adat0_receiver|adat_inc_word_time\(2) & (\adat0_receiver|adat_inc_word_time[1]~15\ $ (GND))) # (!\adat0_receiver|adat_inc_word_time\(2) & (!\adat0_receiver|adat_inc_word_time[1]~15\ & VCC))
-- \adat0_receiver|adat_inc_word_time[2]~17\ = CARRY((\adat0_receiver|adat_inc_word_time\(2) & !\adat0_receiver|adat_inc_word_time[1]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_inc_word_time\(2),
	datad => VCC,
	cin => \adat0_receiver|adat_inc_word_time[1]~15\,
	combout => \adat0_receiver|adat_inc_word_time[2]~16_combout\,
	cout => \adat0_receiver|adat_inc_word_time[2]~17\);

-- Location: LCFF_X15_Y2_N9
\adat0_receiver|adat_inc_word_time[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_inc_word_time[2]~16_combout\,
	sclr => \adat0_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_inc_word_time\(2));

-- Location: LCCOMB_X15_Y2_N10
\adat0_receiver|adat_inc_word_time[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_inc_word_time[3]~18_combout\ = (\adat0_receiver|adat_inc_word_time\(3) & (!\adat0_receiver|adat_inc_word_time[2]~17\)) # (!\adat0_receiver|adat_inc_word_time\(3) & ((\adat0_receiver|adat_inc_word_time[2]~17\) # (GND)))
-- \adat0_receiver|adat_inc_word_time[3]~19\ = CARRY((!\adat0_receiver|adat_inc_word_time[2]~17\) # (!\adat0_receiver|adat_inc_word_time\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_inc_word_time\(3),
	datad => VCC,
	cin => \adat0_receiver|adat_inc_word_time[2]~17\,
	combout => \adat0_receiver|adat_inc_word_time[3]~18_combout\,
	cout => \adat0_receiver|adat_inc_word_time[3]~19\);

-- Location: LCCOMB_X15_Y2_N12
\adat0_receiver|adat_inc_word_time[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_inc_word_time[4]~20_combout\ = (\adat0_receiver|adat_inc_word_time\(4) & (\adat0_receiver|adat_inc_word_time[3]~19\ $ (GND))) # (!\adat0_receiver|adat_inc_word_time\(4) & (!\adat0_receiver|adat_inc_word_time[3]~19\ & VCC))
-- \adat0_receiver|adat_inc_word_time[4]~21\ = CARRY((\adat0_receiver|adat_inc_word_time\(4) & !\adat0_receiver|adat_inc_word_time[3]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_inc_word_time\(4),
	datad => VCC,
	cin => \adat0_receiver|adat_inc_word_time[3]~19\,
	combout => \adat0_receiver|adat_inc_word_time[4]~20_combout\,
	cout => \adat0_receiver|adat_inc_word_time[4]~21\);

-- Location: LCCOMB_X15_Y2_N14
\adat0_receiver|adat_inc_word_time[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_inc_word_time[5]~22_combout\ = (\adat0_receiver|adat_inc_word_time\(5) & (!\adat0_receiver|adat_inc_word_time[4]~21\)) # (!\adat0_receiver|adat_inc_word_time\(5) & ((\adat0_receiver|adat_inc_word_time[4]~21\) # (GND)))
-- \adat0_receiver|adat_inc_word_time[5]~23\ = CARRY((!\adat0_receiver|adat_inc_word_time[4]~21\) # (!\adat0_receiver|adat_inc_word_time\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_inc_word_time\(5),
	datad => VCC,
	cin => \adat0_receiver|adat_inc_word_time[4]~21\,
	combout => \adat0_receiver|adat_inc_word_time[5]~22_combout\,
	cout => \adat0_receiver|adat_inc_word_time[5]~23\);

-- Location: LCFF_X15_Y2_N15
\adat0_receiver|adat_inc_word_time[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_inc_word_time[5]~22_combout\,
	sclr => \adat0_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_inc_word_time\(5));

-- Location: LCCOMB_X15_Y2_N16
\adat0_receiver|adat_inc_word_time[6]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_inc_word_time[6]~24_combout\ = (\adat0_receiver|adat_inc_word_time\(6) & (\adat0_receiver|adat_inc_word_time[5]~23\ $ (GND))) # (!\adat0_receiver|adat_inc_word_time\(6) & (!\adat0_receiver|adat_inc_word_time[5]~23\ & VCC))
-- \adat0_receiver|adat_inc_word_time[6]~25\ = CARRY((\adat0_receiver|adat_inc_word_time\(6) & !\adat0_receiver|adat_inc_word_time[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_inc_word_time\(6),
	datad => VCC,
	cin => \adat0_receiver|adat_inc_word_time[5]~23\,
	combout => \adat0_receiver|adat_inc_word_time[6]~24_combout\,
	cout => \adat0_receiver|adat_inc_word_time[6]~25\);

-- Location: LCCOMB_X15_Y2_N18
\adat0_receiver|adat_inc_word_time[7]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_inc_word_time[7]~26_combout\ = (\adat0_receiver|adat_inc_word_time\(7) & (!\adat0_receiver|adat_inc_word_time[6]~25\)) # (!\adat0_receiver|adat_inc_word_time\(7) & ((\adat0_receiver|adat_inc_word_time[6]~25\) # (GND)))
-- \adat0_receiver|adat_inc_word_time[7]~27\ = CARRY((!\adat0_receiver|adat_inc_word_time[6]~25\) # (!\adat0_receiver|adat_inc_word_time\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_inc_word_time\(7),
	datad => VCC,
	cin => \adat0_receiver|adat_inc_word_time[6]~25\,
	combout => \adat0_receiver|adat_inc_word_time[7]~26_combout\,
	cout => \adat0_receiver|adat_inc_word_time[7]~27\);

-- Location: LCFF_X15_Y2_N19
\adat0_receiver|adat_inc_word_time[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_inc_word_time[7]~26_combout\,
	sclr => \adat0_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_inc_word_time\(7));

-- Location: LCCOMB_X15_Y2_N20
\adat0_receiver|adat_inc_word_time[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_inc_word_time[8]~28_combout\ = (\adat0_receiver|adat_inc_word_time\(8) & (\adat0_receiver|adat_inc_word_time[7]~27\ $ (GND))) # (!\adat0_receiver|adat_inc_word_time\(8) & (!\adat0_receiver|adat_inc_word_time[7]~27\ & VCC))
-- \adat0_receiver|adat_inc_word_time[8]~29\ = CARRY((\adat0_receiver|adat_inc_word_time\(8) & !\adat0_receiver|adat_inc_word_time[7]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_inc_word_time\(8),
	datad => VCC,
	cin => \adat0_receiver|adat_inc_word_time[7]~27\,
	combout => \adat0_receiver|adat_inc_word_time[8]~28_combout\,
	cout => \adat0_receiver|adat_inc_word_time[8]~29\);

-- Location: LCFF_X15_Y2_N21
\adat0_receiver|adat_inc_word_time[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_inc_word_time[8]~28_combout\,
	sclr => \adat0_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_inc_word_time\(8));

-- Location: LCCOMB_X15_Y3_N16
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\m_clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_m_clk,
	combout => \m_clk~combout\);

-- Location: CLKCTRL_G0
\m_clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \m_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \m_clk~clkctrl_outclk\);

-- Location: LCCOMB_X14_Y2_N26
\adat0_receiver|detect_adat_bits~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|detect_adat_bits~0_combout\ = (\adat0_receiver|adat_edge_detect~regout\ & !\adat0_receiver|adat_sync_mask~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_edge_detect~regout\,
	datac => \adat0_receiver|adat_sync_mask~regout\,
	combout => \adat0_receiver|detect_adat_bits~0_combout\);

-- Location: LCFF_X15_Y2_N7
\adat0_receiver|adat_inc_word_time[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_inc_word_time[1]~14_combout\,
	sclr => \adat0_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_inc_word_time\(1));

-- Location: LCFF_X15_Y2_N11
\adat0_receiver|adat_inc_word_time[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_inc_word_time[3]~18_combout\,
	sclr => \adat0_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_inc_word_time\(3));

-- Location: LCFF_X15_Y2_N13
\adat0_receiver|adat_inc_word_time[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_inc_word_time[4]~20_combout\,
	sclr => \adat0_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_inc_word_time\(4));

-- Location: LCFF_X15_Y2_N17
\adat0_receiver|adat_inc_word_time[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_inc_word_time[6]~24_combout\,
	sclr => \adat0_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_inc_word_time\(6));

-- Location: LCCOMB_X15_Y2_N22
\adat0_receiver|adat_inc_word_time[9]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_inc_word_time[9]~30_combout\ = (\adat0_receiver|adat_inc_word_time\(9) & (!\adat0_receiver|adat_inc_word_time[8]~29\)) # (!\adat0_receiver|adat_inc_word_time\(9) & ((\adat0_receiver|adat_inc_word_time[8]~29\) # (GND)))
-- \adat0_receiver|adat_inc_word_time[9]~31\ = CARRY((!\adat0_receiver|adat_inc_word_time[8]~29\) # (!\adat0_receiver|adat_inc_word_time\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_inc_word_time\(9),
	datad => VCC,
	cin => \adat0_receiver|adat_inc_word_time[8]~29\,
	combout => \adat0_receiver|adat_inc_word_time[9]~30_combout\,
	cout => \adat0_receiver|adat_inc_word_time[9]~31\);

-- Location: LCFF_X15_Y2_N23
\adat0_receiver|adat_inc_word_time[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_inc_word_time[9]~30_combout\,
	sclr => \adat0_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_inc_word_time\(9));

-- Location: LCCOMB_X15_Y2_N24
\adat0_receiver|adat_inc_word_time[10]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_inc_word_time[10]~32_combout\ = (\adat0_receiver|adat_inc_word_time\(10) & (\adat0_receiver|adat_inc_word_time[9]~31\ $ (GND))) # (!\adat0_receiver|adat_inc_word_time\(10) & (!\adat0_receiver|adat_inc_word_time[9]~31\ & VCC))
-- \adat0_receiver|adat_inc_word_time[10]~33\ = CARRY((\adat0_receiver|adat_inc_word_time\(10) & !\adat0_receiver|adat_inc_word_time[9]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_inc_word_time\(10),
	datad => VCC,
	cin => \adat0_receiver|adat_inc_word_time[9]~31\,
	combout => \adat0_receiver|adat_inc_word_time[10]~32_combout\,
	cout => \adat0_receiver|adat_inc_word_time[10]~33\);

-- Location: LCFF_X15_Y2_N25
\adat0_receiver|adat_inc_word_time[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_inc_word_time[10]~32_combout\,
	sclr => \adat0_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_inc_word_time\(10));

-- Location: LCCOMB_X15_Y2_N26
\adat0_receiver|adat_inc_word_time[11]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_inc_word_time[11]~34_combout\ = \adat0_receiver|adat_inc_word_time[10]~33\ $ (\adat0_receiver|adat_inc_word_time\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_inc_word_time\(11),
	cin => \adat0_receiver|adat_inc_word_time[10]~33\,
	combout => \adat0_receiver|adat_inc_word_time[11]~34_combout\);

-- Location: LCFF_X15_Y2_N27
\adat0_receiver|adat_inc_word_time[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_inc_word_time[11]~34_combout\,
	sclr => \adat0_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_inc_word_time\(11));

-- Location: LCCOMB_X17_Y2_N16
\adat0_receiver|adat_bit_counter[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_bit_counter[0]~8_combout\ = \adat0_receiver|adat_bit_counter\(0) $ (VCC)
-- \adat0_receiver|adat_bit_counter[0]~9\ = CARRY(\adat0_receiver|adat_bit_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_bit_counter\(0),
	datad => VCC,
	combout => \adat0_receiver|adat_bit_counter[0]~8_combout\,
	cout => \adat0_receiver|adat_bit_counter[0]~9\);

-- Location: LCCOMB_X17_Y2_N18
\adat0_receiver|adat_bit_counter[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_bit_counter[1]~11_combout\ = (\adat0_receiver|adat_bit_counter\(1) & (!\adat0_receiver|adat_bit_counter[0]~9\)) # (!\adat0_receiver|adat_bit_counter\(1) & ((\adat0_receiver|adat_bit_counter[0]~9\) # (GND)))
-- \adat0_receiver|adat_bit_counter[1]~12\ = CARRY((!\adat0_receiver|adat_bit_counter[0]~9\) # (!\adat0_receiver|adat_bit_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_bit_counter\(1),
	datad => VCC,
	cin => \adat0_receiver|adat_bit_counter[0]~9\,
	combout => \adat0_receiver|adat_bit_counter[1]~11_combout\,
	cout => \adat0_receiver|adat_bit_counter[1]~12\);

-- Location: LCFF_X17_Y2_N19
\adat0_receiver|adat_bit_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_bit_counter[1]~11_combout\,
	sclr => \adat0_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat0_receiver|adat_bit_counter[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_bit_counter\(1));

-- Location: LCCOMB_X17_Y2_N20
\adat0_receiver|adat_bit_counter[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_bit_counter[2]~13_combout\ = (\adat0_receiver|adat_bit_counter\(2) & (\adat0_receiver|adat_bit_counter[1]~12\ $ (GND))) # (!\adat0_receiver|adat_bit_counter\(2) & (!\adat0_receiver|adat_bit_counter[1]~12\ & VCC))
-- \adat0_receiver|adat_bit_counter[2]~14\ = CARRY((\adat0_receiver|adat_bit_counter\(2) & !\adat0_receiver|adat_bit_counter[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_bit_counter\(2),
	datad => VCC,
	cin => \adat0_receiver|adat_bit_counter[1]~12\,
	combout => \adat0_receiver|adat_bit_counter[2]~13_combout\,
	cout => \adat0_receiver|adat_bit_counter[2]~14\);

-- Location: LCFF_X17_Y2_N21
\adat0_receiver|adat_bit_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_bit_counter[2]~13_combout\,
	sclr => \adat0_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat0_receiver|adat_bit_counter[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_bit_counter\(2));

-- Location: LCCOMB_X17_Y2_N22
\adat0_receiver|adat_bit_counter[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_bit_counter[3]~15_combout\ = (\adat0_receiver|adat_bit_counter\(3) & (!\adat0_receiver|adat_bit_counter[2]~14\)) # (!\adat0_receiver|adat_bit_counter\(3) & ((\adat0_receiver|adat_bit_counter[2]~14\) # (GND)))
-- \adat0_receiver|adat_bit_counter[3]~16\ = CARRY((!\adat0_receiver|adat_bit_counter[2]~14\) # (!\adat0_receiver|adat_bit_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_bit_counter\(3),
	datad => VCC,
	cin => \adat0_receiver|adat_bit_counter[2]~14\,
	combout => \adat0_receiver|adat_bit_counter[3]~15_combout\,
	cout => \adat0_receiver|adat_bit_counter[3]~16\);

-- Location: LCFF_X17_Y2_N23
\adat0_receiver|adat_bit_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_bit_counter[3]~15_combout\,
	sclr => \adat0_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat0_receiver|adat_bit_counter[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_bit_counter\(3));

-- Location: LCCOMB_X17_Y2_N24
\adat0_receiver|adat_bit_counter[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_bit_counter[4]~17_combout\ = (\adat0_receiver|adat_bit_counter\(4) & (\adat0_receiver|adat_bit_counter[3]~16\ $ (GND))) # (!\adat0_receiver|adat_bit_counter\(4) & (!\adat0_receiver|adat_bit_counter[3]~16\ & VCC))
-- \adat0_receiver|adat_bit_counter[4]~18\ = CARRY((\adat0_receiver|adat_bit_counter\(4) & !\adat0_receiver|adat_bit_counter[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_bit_counter\(4),
	datad => VCC,
	cin => \adat0_receiver|adat_bit_counter[3]~16\,
	combout => \adat0_receiver|adat_bit_counter[4]~17_combout\,
	cout => \adat0_receiver|adat_bit_counter[4]~18\);

-- Location: LCFF_X17_Y2_N25
\adat0_receiver|adat_bit_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_bit_counter[4]~17_combout\,
	sclr => \adat0_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat0_receiver|adat_bit_counter[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_bit_counter\(4));

-- Location: LCCOMB_X17_Y2_N26
\adat0_receiver|adat_bit_counter[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_bit_counter[5]~19_combout\ = (\adat0_receiver|adat_bit_counter\(5) & (!\adat0_receiver|adat_bit_counter[4]~18\)) # (!\adat0_receiver|adat_bit_counter\(5) & ((\adat0_receiver|adat_bit_counter[4]~18\) # (GND)))
-- \adat0_receiver|adat_bit_counter[5]~20\ = CARRY((!\adat0_receiver|adat_bit_counter[4]~18\) # (!\adat0_receiver|adat_bit_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_bit_counter\(5),
	datad => VCC,
	cin => \adat0_receiver|adat_bit_counter[4]~18\,
	combout => \adat0_receiver|adat_bit_counter[5]~19_combout\,
	cout => \adat0_receiver|adat_bit_counter[5]~20\);

-- Location: LCFF_X17_Y2_N27
\adat0_receiver|adat_bit_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_bit_counter[5]~19_combout\,
	sclr => \adat0_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat0_receiver|adat_bit_counter[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_bit_counter\(5));

-- Location: LCCOMB_X17_Y2_N28
\adat0_receiver|adat_bit_counter[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_bit_counter[6]~21_combout\ = (\adat0_receiver|adat_bit_counter\(6) & (\adat0_receiver|adat_bit_counter[5]~20\ $ (GND))) # (!\adat0_receiver|adat_bit_counter\(6) & (!\adat0_receiver|adat_bit_counter[5]~20\ & VCC))
-- \adat0_receiver|adat_bit_counter[6]~22\ = CARRY((\adat0_receiver|adat_bit_counter\(6) & !\adat0_receiver|adat_bit_counter[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|adat_bit_counter\(6),
	datad => VCC,
	cin => \adat0_receiver|adat_bit_counter[5]~20\,
	combout => \adat0_receiver|adat_bit_counter[6]~21_combout\,
	cout => \adat0_receiver|adat_bit_counter[6]~22\);

-- Location: LCFF_X17_Y2_N29
\adat0_receiver|adat_bit_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_bit_counter[6]~21_combout\,
	sclr => \adat0_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat0_receiver|adat_bit_counter[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_bit_counter\(6));

-- Location: LCCOMB_X17_Y2_N30
\adat0_receiver|adat_bit_counter[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_bit_counter[7]~23_combout\ = \adat0_receiver|adat_bit_counter[6]~22\ $ (\adat0_receiver|adat_bit_counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_bit_counter\(7),
	cin => \adat0_receiver|adat_bit_counter[6]~22\,
	combout => \adat0_receiver|adat_bit_counter[7]~23_combout\);

-- Location: LCFF_X17_Y2_N31
\adat0_receiver|adat_bit_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_bit_counter[7]~23_combout\,
	sclr => \adat0_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat0_receiver|adat_bit_counter[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_bit_counter\(7));

-- Location: DSPMULT_X16_Y2_N0
\adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \m_clk~clkctrl_outclk\,
	aclr => GND,
	ena => \adat0_receiver|detect_adat_bits~0_combout\,
	dataa => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y2_N28
\adat0_receiver|Equal4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal4~6_combout\ = (\adat0_receiver|adat_inc_word_time\(10) & (\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(10) & (\adat0_receiver|adat_inc_word_time\(11) $ 
-- (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(11))))) # (!\adat0_receiver|adat_inc_word_time\(10) & (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(10) & (\adat0_receiver|adat_inc_word_time\(11) $ 
-- (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_inc_word_time\(10),
	datab => \adat0_receiver|adat_inc_word_time\(11),
	datac => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(11),
	datad => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(10),
	combout => \adat0_receiver|Equal4~6_combout\);

-- Location: LCCOMB_X17_Y2_N2
\adat0_receiver|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal4~0_combout\ = (\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(1) & (\adat0_receiver|adat_inc_word_time\(1) & (\adat0_receiver|adat_inc_word_time\(0) $ 
-- (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(0))))) # (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(1) & (!\adat0_receiver|adat_inc_word_time\(1) & (\adat0_receiver|adat_inc_word_time\(0) $ 
-- (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(1),
	datab => \adat0_receiver|adat_inc_word_time\(0),
	datac => \adat0_receiver|adat_inc_word_time\(1),
	datad => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(0),
	combout => \adat0_receiver|Equal4~0_combout\);

-- Location: LCCOMB_X17_Y2_N4
\adat0_receiver|Equal4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal4~3_combout\ = (\adat0_receiver|adat_inc_word_time\(6) & (\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(6) & (\adat0_receiver|adat_inc_word_time\(7) $ 
-- (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(7))))) # (!\adat0_receiver|adat_inc_word_time\(6) & (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(6) & (\adat0_receiver|adat_inc_word_time\(7) $ 
-- (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_inc_word_time\(6),
	datab => \adat0_receiver|adat_inc_word_time\(7),
	datac => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(7),
	datad => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(6),
	combout => \adat0_receiver|Equal4~3_combout\);

-- Location: LCCOMB_X17_Y2_N12
\adat0_receiver|Equal4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal4~2_combout\ = (\adat0_receiver|adat_inc_word_time\(4) & (\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(4) & (\adat0_receiver|adat_inc_word_time\(5) $ 
-- (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(5))))) # (!\adat0_receiver|adat_inc_word_time\(4) & (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(4) & (\adat0_receiver|adat_inc_word_time\(5) $ 
-- (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_inc_word_time\(4),
	datab => \adat0_receiver|adat_inc_word_time\(5),
	datac => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(5),
	datad => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(4),
	combout => \adat0_receiver|Equal4~2_combout\);

-- Location: LCCOMB_X17_Y2_N0
\adat0_receiver|Equal4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal4~4_combout\ = (\adat0_receiver|Equal4~1_combout\ & (\adat0_receiver|Equal4~0_combout\ & (\adat0_receiver|Equal4~3_combout\ & \adat0_receiver|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|Equal4~1_combout\,
	datab => \adat0_receiver|Equal4~0_combout\,
	datac => \adat0_receiver|Equal4~3_combout\,
	datad => \adat0_receiver|Equal4~2_combout\,
	combout => \adat0_receiver|Equal4~4_combout\);

-- Location: LCCOMB_X17_Y2_N10
\adat0_receiver|adat_bit_counter[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_bit_counter[7]~10_combout\ = (\adat0_receiver|detect_adat_bits~0_combout\) # ((\adat0_receiver|Equal4~5_combout\ & (\adat0_receiver|Equal4~6_combout\ & \adat0_receiver|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|detect_adat_bits~0_combout\,
	datab => \adat0_receiver|Equal4~5_combout\,
	datac => \adat0_receiver|Equal4~6_combout\,
	datad => \adat0_receiver|Equal4~4_combout\,
	combout => \adat0_receiver|adat_bit_counter[7]~10_combout\);

-- Location: LCFF_X17_Y2_N17
\adat0_receiver|adat_bit_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_bit_counter[0]~8_combout\,
	sclr => \adat0_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat0_receiver|adat_bit_counter[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_bit_counter\(0));

-- Location: LCCOMB_X17_Y2_N8
\adat0_receiver|Equal4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal4~5_combout\ = (\adat0_receiver|adat_inc_word_time\(9) & (\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(9) & (\adat0_receiver|adat_inc_word_time\(8) $ 
-- (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(8))))) # (!\adat0_receiver|adat_inc_word_time\(9) & (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(9) & (\adat0_receiver|adat_inc_word_time\(8) $ 
-- (!\adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_inc_word_time\(9),
	datab => \adat0_receiver|adat_inc_word_time\(8),
	datac => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(9),
	datad => \adat0_receiver|multiplier|lpm_mult_component|auto_generated|result\(8),
	combout => \adat0_receiver|Equal4~5_combout\);

-- Location: LCCOMB_X17_Y2_N14
\adat0_receiver|Equal4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal4~7_combout\ = (\adat0_receiver|Equal4~5_combout\ & (\adat0_receiver|Equal4~6_combout\ & \adat0_receiver|Equal4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adat0_receiver|Equal4~5_combout\,
	datac => \adat0_receiver|Equal4~6_combout\,
	datad => \adat0_receiver|Equal4~4_combout\,
	combout => \adat0_receiver|Equal4~7_combout\);

-- Location: LCFF_X17_Y2_N15
\adat0_receiver|adat_bit_clk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|Equal4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_bit_clk~regout\);

-- Location: CLKCTRL_G5
\adat0_receiver|adat_bit_clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \adat0_receiver|adat_bit_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y2_N30
\adat0_receiver|adat_data[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data[0]~feeder_combout\ = \adat0_in~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_in~combout\,
	combout => \adat0_receiver|adat_data[0]~feeder_combout\);

-- Location: LCFF_X18_Y2_N31
\adat0_receiver|adat_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data[0]~feeder_combout\,
	ena => \adat0_receiver|Equal4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data\(0));

-- Location: LCCOMB_X18_Y2_N20
\adat0_receiver|adat_data[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data[1]~feeder_combout\ = \adat0_receiver|adat_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data\(0),
	combout => \adat0_receiver|adat_data[1]~feeder_combout\);

-- Location: LCFF_X18_Y2_N21
\adat0_receiver|adat_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data[1]~feeder_combout\,
	ena => \adat0_receiver|Equal4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data\(1));

-- Location: LCCOMB_X18_Y2_N12
\adat0_receiver|shift_adat_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|shift_adat_data~0_combout\ = \adat0_receiver|adat_data\(1) $ (\adat0_receiver|adat_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \adat0_receiver|adat_data\(1),
	datad => \adat0_receiver|adat_data\(0),
	combout => \adat0_receiver|shift_adat_data~0_combout\);

-- Location: LCFF_X18_Y2_N13
\adat0_receiver|adat_data_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|shift_adat_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(0));

-- Location: LCCOMB_X17_Y11_N22
\adat0_receiver|adat_data_shift[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[1]~feeder_combout\ = \adat0_receiver|adat_data_shift\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(0),
	combout => \adat0_receiver|adat_data_shift[1]~feeder_combout\);

-- Location: LCFF_X17_Y11_N23
\adat0_receiver|adat_data_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(1));

-- Location: LCCOMB_X17_Y11_N18
\adat0_receiver|adat_data_shift[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[2]~feeder_combout\ = \adat0_receiver|adat_data_shift\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(1),
	combout => \adat0_receiver|adat_data_shift[2]~feeder_combout\);

-- Location: LCFF_X17_Y11_N19
\adat0_receiver|adat_data_shift[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(2));

-- Location: LCCOMB_X17_Y11_N2
\adat0_receiver|adat_data_shift[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[3]~feeder_combout\ = \adat0_receiver|adat_data_shift\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(2),
	combout => \adat0_receiver|adat_data_shift[3]~feeder_combout\);

-- Location: LCFF_X17_Y11_N3
\adat0_receiver|adat_data_shift[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(3));

-- Location: LCCOMB_X17_Y11_N0
\adat0_receiver|adat_data_shift[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[4]~feeder_combout\ = \adat0_receiver|adat_data_shift\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(3),
	combout => \adat0_receiver|adat_data_shift[4]~feeder_combout\);

-- Location: LCFF_X17_Y11_N1
\adat0_receiver|adat_data_shift[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(4));

-- Location: LCCOMB_X17_Y11_N30
\adat0_receiver|adat_data_shift[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[5]~feeder_combout\ = \adat0_receiver|adat_data_shift\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(4),
	combout => \adat0_receiver|adat_data_shift[5]~feeder_combout\);

-- Location: LCFF_X17_Y11_N31
\adat0_receiver|adat_data_shift[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(5));

-- Location: LCCOMB_X17_Y11_N26
\adat0_receiver|adat_data_shift[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[6]~feeder_combout\ = \adat0_receiver|adat_data_shift\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(5),
	combout => \adat0_receiver|adat_data_shift[6]~feeder_combout\);

-- Location: LCFF_X17_Y11_N27
\adat0_receiver|adat_data_shift[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(6));

-- Location: LCCOMB_X17_Y11_N14
\adat0_receiver|adat_data_shift[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[7]~feeder_combout\ = \adat0_receiver|adat_data_shift\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(6),
	combout => \adat0_receiver|adat_data_shift[7]~feeder_combout\);

-- Location: LCFF_X17_Y11_N15
\adat0_receiver|adat_data_shift[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(7));

-- Location: LCFF_X17_Y11_N7
\adat0_receiver|adat_data_shift[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(8));

-- Location: LCCOMB_X17_Y11_N24
\adat0_receiver|adat_data_shift[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[9]~feeder_combout\ = \adat0_receiver|adat_data_shift\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(8),
	combout => \adat0_receiver|adat_data_shift[9]~feeder_combout\);

-- Location: LCFF_X17_Y11_N25
\adat0_receiver|adat_data_shift[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(9));

-- Location: LCFF_X17_Y11_N11
\adat0_receiver|adat_data_shift[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(10));

-- Location: LCCOMB_X17_Y11_N16
\adat0_receiver|adat_data_shift[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[11]~feeder_combout\ = \adat0_receiver|adat_data_shift\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(10),
	combout => \adat0_receiver|adat_data_shift[11]~feeder_combout\);

-- Location: LCFF_X17_Y11_N17
\adat0_receiver|adat_data_shift[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(11));

-- Location: LCCOMB_X19_Y11_N0
\adat0_receiver|adat_data_shift[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[12]~feeder_combout\ = \adat0_receiver|adat_data_shift\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(11),
	combout => \adat0_receiver|adat_data_shift[12]~feeder_combout\);

-- Location: LCFF_X19_Y11_N1
\adat0_receiver|adat_data_shift[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(12));

-- Location: LCCOMB_X19_Y11_N12
\adat0_receiver|adat_data_shift[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[13]~feeder_combout\ = \adat0_receiver|adat_data_shift\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(12),
	combout => \adat0_receiver|adat_data_shift[13]~feeder_combout\);

-- Location: LCFF_X19_Y11_N13
\adat0_receiver|adat_data_shift[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(13));

-- Location: LCCOMB_X19_Y11_N8
\adat0_receiver|adat_data_shift[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[14]~feeder_combout\ = \adat0_receiver|adat_data_shift\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(13),
	combout => \adat0_receiver|adat_data_shift[14]~feeder_combout\);

-- Location: LCFF_X19_Y11_N9
\adat0_receiver|adat_data_shift[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(14));

-- Location: LCFF_X19_Y11_N23
\adat0_receiver|adat_data_shift[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(15));

-- Location: LCCOMB_X19_Y11_N26
\adat0_receiver|adat_data_shift[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[16]~feeder_combout\ = \adat0_receiver|adat_data_shift\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(15),
	combout => \adat0_receiver|adat_data_shift[16]~feeder_combout\);

-- Location: LCFF_X19_Y11_N27
\adat0_receiver|adat_data_shift[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(16));

-- Location: LCCOMB_X19_Y11_N14
\adat0_receiver|adat_data_shift[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[17]~feeder_combout\ = \adat0_receiver|adat_data_shift\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(16),
	combout => \adat0_receiver|adat_data_shift[17]~feeder_combout\);

-- Location: LCFF_X19_Y11_N15
\adat0_receiver|adat_data_shift[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(17));

-- Location: LCCOMB_X20_Y11_N0
\adat0_receiver|adat_data_shift[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[18]~feeder_combout\ = \adat0_receiver|adat_data_shift\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(17),
	combout => \adat0_receiver|adat_data_shift[18]~feeder_combout\);

-- Location: LCFF_X20_Y11_N1
\adat0_receiver|adat_data_shift[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(18));

-- Location: LCCOMB_X20_Y11_N26
\adat0_receiver|adat_data_shift[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[19]~feeder_combout\ = \adat0_receiver|adat_data_shift\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(18),
	combout => \adat0_receiver|adat_data_shift[19]~feeder_combout\);

-- Location: LCFF_X20_Y11_N27
\adat0_receiver|adat_data_shift[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(19));

-- Location: LCCOMB_X20_Y11_N16
\adat0_receiver|adat_data_shift[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[20]~feeder_combout\ = \adat0_receiver|adat_data_shift\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(19),
	combout => \adat0_receiver|adat_data_shift[20]~feeder_combout\);

-- Location: LCFF_X20_Y11_N17
\adat0_receiver|adat_data_shift[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(20));

-- Location: LCCOMB_X24_Y11_N18
\adat0_receiver|adat_data_shift[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[21]~feeder_combout\ = \adat0_receiver|adat_data_shift\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(20),
	combout => \adat0_receiver|adat_data_shift[21]~feeder_combout\);

-- Location: LCFF_X24_Y11_N19
\adat0_receiver|adat_data_shift[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(21));

-- Location: LCCOMB_X24_Y11_N16
\adat0_receiver|adat_data_shift[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[22]~feeder_combout\ = \adat0_receiver|adat_data_shift\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(21),
	combout => \adat0_receiver|adat_data_shift[22]~feeder_combout\);

-- Location: LCFF_X24_Y11_N17
\adat0_receiver|adat_data_shift[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(22));

-- Location: LCFF_X21_Y10_N1
\adat0_receiver|adat_data_shift[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(23));

-- Location: LCCOMB_X21_Y10_N4
\adat0_receiver|adat_data_shift[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[24]~feeder_combout\ = \adat0_receiver|adat_data_shift\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(23),
	combout => \adat0_receiver|adat_data_shift[24]~feeder_combout\);

-- Location: LCFF_X21_Y10_N5
\adat0_receiver|adat_data_shift[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(24));

-- Location: LCFF_X21_Y10_N31
\adat0_receiver|adat_data_shift[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(25));

-- Location: LCCOMB_X21_Y10_N22
\adat0_receiver|adat_data_shift[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[26]~feeder_combout\ = \adat0_receiver|adat_data_shift\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(25),
	combout => \adat0_receiver|adat_data_shift[26]~feeder_combout\);

-- Location: LCFF_X21_Y10_N23
\adat0_receiver|adat_data_shift[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(26));

-- Location: LCCOMB_X21_Y10_N10
\adat0_receiver|adat_data_shift[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[27]~feeder_combout\ = \adat0_receiver|adat_data_shift\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(26),
	combout => \adat0_receiver|adat_data_shift[27]~feeder_combout\);

-- Location: LCFF_X21_Y10_N11
\adat0_receiver|adat_data_shift[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(27));

-- Location: LCCOMB_X21_Y10_N26
\adat0_receiver|adat_data_shift[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[28]~feeder_combout\ = \adat0_receiver|adat_data_shift\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(27),
	combout => \adat0_receiver|adat_data_shift[28]~feeder_combout\);

-- Location: LCFF_X21_Y10_N27
\adat0_receiver|adat_data_shift[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(28));

-- Location: LCCOMB_X21_Y10_N6
\adat0_receiver|adat_data_shift[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[29]~feeder_combout\ = \adat0_receiver|adat_data_shift\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(28),
	combout => \adat0_receiver|adat_data_shift[29]~feeder_combout\);

-- Location: LCFF_X21_Y10_N7
\adat0_receiver|adat_data_shift[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(29));

-- Location: LCCOMB_X21_Y10_N20
\adat0_receiver|adat_data_shift[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[30]~feeder_combout\ = \adat0_receiver|adat_data_shift\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(29),
	combout => \adat0_receiver|adat_data_shift[30]~feeder_combout\);

-- Location: LCFF_X21_Y10_N21
\adat0_receiver|adat_data_shift[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(30));

-- Location: LCFF_X21_Y10_N19
\adat0_receiver|adat_data_shift[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(31));

-- Location: LCCOMB_X20_Y9_N0
\adat0_receiver|adat_data_shift[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[32]~feeder_combout\ = \adat0_receiver|adat_data_shift\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(31),
	combout => \adat0_receiver|adat_data_shift[32]~feeder_combout\);

-- Location: LCFF_X20_Y9_N1
\adat0_receiver|adat_data_shift[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(32));

-- Location: LCCOMB_X17_Y10_N4
\adat0_receiver|adat_data_shift[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[33]~feeder_combout\ = \adat0_receiver|adat_data_shift\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(32),
	combout => \adat0_receiver|adat_data_shift[33]~feeder_combout\);

-- Location: LCFF_X17_Y10_N5
\adat0_receiver|adat_data_shift[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(33));

-- Location: LCCOMB_X21_Y8_N4
\adat0_receiver|adat_data_shift[34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[34]~feeder_combout\ = \adat0_receiver|adat_data_shift\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(33),
	combout => \adat0_receiver|adat_data_shift[34]~feeder_combout\);

-- Location: LCFF_X21_Y8_N5
\adat0_receiver|adat_data_shift[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(34));

-- Location: LCFF_X21_Y8_N31
\adat0_receiver|adat_data_shift[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(35));

-- Location: LCCOMB_X21_Y8_N0
\adat0_receiver|adat_data_shift[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[36]~feeder_combout\ = \adat0_receiver|adat_data_shift\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(35),
	combout => \adat0_receiver|adat_data_shift[36]~feeder_combout\);

-- Location: LCFF_X21_Y8_N1
\adat0_receiver|adat_data_shift[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(36));

-- Location: LCCOMB_X21_Y8_N6
\adat0_receiver|adat_data_shift[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[37]~feeder_combout\ = \adat0_receiver|adat_data_shift\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(36),
	combout => \adat0_receiver|adat_data_shift[37]~feeder_combout\);

-- Location: LCFF_X21_Y8_N7
\adat0_receiver|adat_data_shift[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(37));

-- Location: LCCOMB_X21_Y8_N12
\adat0_receiver|adat_data_shift[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[38]~feeder_combout\ = \adat0_receiver|adat_data_shift\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(37),
	combout => \adat0_receiver|adat_data_shift[38]~feeder_combout\);

-- Location: LCFF_X21_Y8_N13
\adat0_receiver|adat_data_shift[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(38));

-- Location: LCFF_X20_Y9_N21
\adat0_receiver|adat_data_shift[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(39));

-- Location: LCCOMB_X21_Y10_N8
\adat0_receiver|adat_data_shift[40]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[40]~feeder_combout\ = \adat0_receiver|adat_data_shift\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(39),
	combout => \adat0_receiver|adat_data_shift[40]~feeder_combout\);

-- Location: LCFF_X21_Y10_N9
\adat0_receiver|adat_data_shift[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(40));

-- Location: LCCOMB_X21_Y13_N30
\adat0_receiver|adat_data_shift[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[41]~feeder_combout\ = \adat0_receiver|adat_data_shift\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(40),
	combout => \adat0_receiver|adat_data_shift[41]~feeder_combout\);

-- Location: LCFF_X21_Y13_N31
\adat0_receiver|adat_data_shift[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(41));

-- Location: LCCOMB_X21_Y13_N26
\adat0_receiver|adat_data_shift[42]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[42]~feeder_combout\ = \adat0_receiver|adat_data_shift\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(41),
	combout => \adat0_receiver|adat_data_shift[42]~feeder_combout\);

-- Location: LCFF_X21_Y13_N27
\adat0_receiver|adat_data_shift[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(42));

-- Location: LCCOMB_X21_Y13_N6
\adat0_receiver|adat_data_shift[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[43]~feeder_combout\ = \adat0_receiver|adat_data_shift\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(42),
	combout => \adat0_receiver|adat_data_shift[43]~feeder_combout\);

-- Location: LCFF_X21_Y13_N7
\adat0_receiver|adat_data_shift[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(43));

-- Location: LCFF_X22_Y13_N5
\adat0_receiver|adat_data_shift[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(43),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(44));

-- Location: LCCOMB_X21_Y13_N10
\adat0_receiver|adat_data_shift[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[45]~feeder_combout\ = \adat0_receiver|adat_data_shift\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(44),
	combout => \adat0_receiver|adat_data_shift[45]~feeder_combout\);

-- Location: LCFF_X21_Y13_N11
\adat0_receiver|adat_data_shift[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(45));

-- Location: LCCOMB_X21_Y13_N22
\adat0_receiver|adat_data_shift[46]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[46]~feeder_combout\ = \adat0_receiver|adat_data_shift\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(45),
	combout => \adat0_receiver|adat_data_shift[46]~feeder_combout\);

-- Location: LCFF_X21_Y13_N23
\adat0_receiver|adat_data_shift[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(46));

-- Location: LCCOMB_X21_Y13_N14
\adat0_receiver|adat_data_shift[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[47]~feeder_combout\ = \adat0_receiver|adat_data_shift\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(46),
	combout => \adat0_receiver|adat_data_shift[47]~feeder_combout\);

-- Location: LCFF_X21_Y13_N15
\adat0_receiver|adat_data_shift[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(47));

-- Location: LCFF_X21_Y13_N3
\adat0_receiver|adat_data_shift[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(47),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(48));

-- Location: LCCOMB_X21_Y13_N18
\adat0_receiver|adat_data_shift[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[49]~feeder_combout\ = \adat0_receiver|adat_data_shift\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(48),
	combout => \adat0_receiver|adat_data_shift[49]~feeder_combout\);

-- Location: LCFF_X21_Y13_N19
\adat0_receiver|adat_data_shift[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(49));

-- Location: LCCOMB_X22_Y11_N4
\adat0_receiver|adat_data_shift[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[50]~feeder_combout\ = \adat0_receiver|adat_data_shift\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(49),
	combout => \adat0_receiver|adat_data_shift[50]~feeder_combout\);

-- Location: LCFF_X22_Y11_N5
\adat0_receiver|adat_data_shift[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(50));

-- Location: LCFF_X22_Y11_N27
\adat0_receiver|adat_data_shift[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(50),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(51));

-- Location: LCCOMB_X22_Y11_N24
\adat0_receiver|adat_data_shift[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[52]~feeder_combout\ = \adat0_receiver|adat_data_shift\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(51),
	combout => \adat0_receiver|adat_data_shift[52]~feeder_combout\);

-- Location: LCFF_X22_Y11_N25
\adat0_receiver|adat_data_shift[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(52));

-- Location: LCFF_X22_Y11_N23
\adat0_receiver|adat_data_shift[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(52),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(53));

-- Location: LCCOMB_X22_Y11_N12
\adat0_receiver|adat_data_shift[54]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[54]~feeder_combout\ = \adat0_receiver|adat_data_shift\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(53),
	combout => \adat0_receiver|adat_data_shift[54]~feeder_combout\);

-- Location: LCFF_X22_Y11_N13
\adat0_receiver|adat_data_shift[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(54));

-- Location: LCCOMB_X22_Y11_N30
\adat0_receiver|adat_data_shift[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[55]~feeder_combout\ = \adat0_receiver|adat_data_shift\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(54),
	combout => \adat0_receiver|adat_data_shift[55]~feeder_combout\);

-- Location: LCFF_X22_Y11_N31
\adat0_receiver|adat_data_shift[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(55));

-- Location: LCCOMB_X22_Y11_N0
\adat0_receiver|adat_data_shift[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[56]~feeder_combout\ = \adat0_receiver|adat_data_shift\(55)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(55),
	combout => \adat0_receiver|adat_data_shift[56]~feeder_combout\);

-- Location: LCFF_X22_Y11_N1
\adat0_receiver|adat_data_shift[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(56));

-- Location: LCCOMB_X22_Y11_N18
\adat0_receiver|adat_data_shift[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[57]~feeder_combout\ = \adat0_receiver|adat_data_shift\(56)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(56),
	combout => \adat0_receiver|adat_data_shift[57]~feeder_combout\);

-- Location: LCFF_X22_Y11_N19
\adat0_receiver|adat_data_shift[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(57));

-- Location: LCCOMB_X22_Y11_N28
\adat0_receiver|adat_data_shift[58]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[58]~feeder_combout\ = \adat0_receiver|adat_data_shift\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(57),
	combout => \adat0_receiver|adat_data_shift[58]~feeder_combout\);

-- Location: LCFF_X22_Y11_N29
\adat0_receiver|adat_data_shift[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(58));

-- Location: LCCOMB_X22_Y11_N10
\adat0_receiver|adat_data_shift[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[59]~feeder_combout\ = \adat0_receiver|adat_data_shift\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(58),
	combout => \adat0_receiver|adat_data_shift[59]~feeder_combout\);

-- Location: LCFF_X22_Y11_N11
\adat0_receiver|adat_data_shift[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(59));

-- Location: LCCOMB_X22_Y11_N16
\adat0_receiver|adat_data_shift[60]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[60]~feeder_combout\ = \adat0_receiver|adat_data_shift\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(59),
	combout => \adat0_receiver|adat_data_shift[60]~feeder_combout\);

-- Location: LCFF_X22_Y11_N17
\adat0_receiver|adat_data_shift[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(60));

-- Location: LCCOMB_X21_Y6_N26
\adat0_receiver|adat_data_shift[61]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[61]~feeder_combout\ = \adat0_receiver|adat_data_shift\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(60),
	combout => \adat0_receiver|adat_data_shift[61]~feeder_combout\);

-- Location: LCFF_X21_Y6_N27
\adat0_receiver|adat_data_shift[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[61]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(61));

-- Location: LCFF_X21_Y3_N15
\adat0_receiver|adat_data_shift[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(61),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(62));

-- Location: LCFF_X21_Y3_N5
\adat0_receiver|adat_data_shift[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(62),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(63));

-- Location: LCFF_X21_Y3_N7
\adat0_receiver|adat_data_shift[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(63),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(64));

-- Location: LCFF_X21_Y3_N9
\adat0_receiver|adat_data_shift[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(64),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(65));

-- Location: LCFF_X21_Y3_N13
\adat0_receiver|adat_data_shift[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(65),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(66));

-- Location: LCFF_X21_Y3_N1
\adat0_receiver|adat_data_shift[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(66),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(67));

-- Location: LCFF_X21_Y3_N11
\adat0_receiver|adat_data_shift[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(67),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(68));

-- Location: LCFF_X21_Y3_N17
\adat0_receiver|adat_data_shift[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(68),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(69));

-- Location: LCCOMB_X24_Y3_N30
\adat0_receiver|adat_data_shift[70]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[70]~feeder_combout\ = \adat0_receiver|adat_data_shift\(69)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(69),
	combout => \adat0_receiver|adat_data_shift[70]~feeder_combout\);

-- Location: LCFF_X24_Y3_N31
\adat0_receiver|adat_data_shift[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(70));

-- Location: LCCOMB_X24_Y3_N12
\adat0_receiver|adat_data_shift[71]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[71]~feeder_combout\ = \adat0_receiver|adat_data_shift\(70)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(70),
	combout => \adat0_receiver|adat_data_shift[71]~feeder_combout\);

-- Location: LCFF_X24_Y3_N13
\adat0_receiver|adat_data_shift[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[71]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(71));

-- Location: LCCOMB_X24_Y5_N4
\adat0_receiver|adat_data_shift[72]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[72]~feeder_combout\ = \adat0_receiver|adat_data_shift\(71)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(71),
	combout => \adat0_receiver|adat_data_shift[72]~feeder_combout\);

-- Location: LCFF_X24_Y5_N5
\adat0_receiver|adat_data_shift[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(72));

-- Location: LCFF_X24_Y5_N21
\adat0_receiver|adat_data_shift[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(72),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(73));

-- Location: LCFF_X24_Y5_N1
\adat0_receiver|adat_data_shift[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(73),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(74));

-- Location: LCCOMB_X24_Y3_N26
\adat0_receiver|adat_data_shift[75]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[75]~feeder_combout\ = \adat0_receiver|adat_data_shift\(74)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(74),
	combout => \adat0_receiver|adat_data_shift[75]~feeder_combout\);

-- Location: LCFF_X24_Y3_N27
\adat0_receiver|adat_data_shift[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[75]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(75));

-- Location: LCCOMB_X24_Y3_N0
\adat0_receiver|adat_data_shift[76]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[76]~feeder_combout\ = \adat0_receiver|adat_data_shift\(75)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(75),
	combout => \adat0_receiver|adat_data_shift[76]~feeder_combout\);

-- Location: LCFF_X24_Y3_N1
\adat0_receiver|adat_data_shift[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[76]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(76));

-- Location: LCCOMB_X24_Y5_N26
\adat0_receiver|adat_data_shift[77]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[77]~feeder_combout\ = \adat0_receiver|adat_data_shift\(76)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(76),
	combout => \adat0_receiver|adat_data_shift[77]~feeder_combout\);

-- Location: LCFF_X24_Y5_N27
\adat0_receiver|adat_data_shift[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[77]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(77));

-- Location: LCCOMB_X24_Y5_N6
\adat0_receiver|adat_data_shift[78]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[78]~feeder_combout\ = \adat0_receiver|adat_data_shift\(77)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(77),
	combout => \adat0_receiver|adat_data_shift[78]~feeder_combout\);

-- Location: LCFF_X24_Y5_N7
\adat0_receiver|adat_data_shift[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[78]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(78));

-- Location: LCCOMB_X24_Y5_N30
\adat0_receiver|adat_data_shift[79]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[79]~feeder_combout\ = \adat0_receiver|adat_data_shift\(78)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(78),
	combout => \adat0_receiver|adat_data_shift[79]~feeder_combout\);

-- Location: LCFF_X24_Y5_N31
\adat0_receiver|adat_data_shift[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[79]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(79));

-- Location: LCCOMB_X24_Y5_N28
\adat0_receiver|adat_data_shift[80]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[80]~feeder_combout\ = \adat0_receiver|adat_data_shift\(79)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(79),
	combout => \adat0_receiver|adat_data_shift[80]~feeder_combout\);

-- Location: LCFF_X24_Y5_N29
\adat0_receiver|adat_data_shift[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[80]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(80));

-- Location: LCCOMB_X24_Y5_N8
\adat0_receiver|adat_data_shift[81]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[81]~feeder_combout\ = \adat0_receiver|adat_data_shift\(80)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(80),
	combout => \adat0_receiver|adat_data_shift[81]~feeder_combout\);

-- Location: LCFF_X24_Y5_N9
\adat0_receiver|adat_data_shift[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[81]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(81));

-- Location: LCCOMB_X20_Y5_N0
\adat0_receiver|adat_data_shift[82]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[82]~feeder_combout\ = \adat0_receiver|adat_data_shift\(81)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(81),
	combout => \adat0_receiver|adat_data_shift[82]~feeder_combout\);

-- Location: LCFF_X20_Y5_N1
\adat0_receiver|adat_data_shift[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[82]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(82));

-- Location: LCCOMB_X20_Y5_N4
\adat0_receiver|adat_data_shift[83]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[83]~feeder_combout\ = \adat0_receiver|adat_data_shift\(82)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(82),
	combout => \adat0_receiver|adat_data_shift[83]~feeder_combout\);

-- Location: LCFF_X20_Y5_N5
\adat0_receiver|adat_data_shift[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[83]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(83));

-- Location: LCFF_X20_Y5_N21
\adat0_receiver|adat_data_shift[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(83),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(84));

-- Location: LCFF_X20_Y5_N23
\adat0_receiver|adat_data_shift[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(84),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(85));

-- Location: LCCOMB_X20_Y5_N26
\adat0_receiver|adat_data_shift[86]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[86]~feeder_combout\ = \adat0_receiver|adat_data_shift\(85)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(85),
	combout => \adat0_receiver|adat_data_shift[86]~feeder_combout\);

-- Location: LCFF_X20_Y5_N27
\adat0_receiver|adat_data_shift[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[86]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(86));

-- Location: LCCOMB_X20_Y5_N10
\adat0_receiver|adat_data_shift[87]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[87]~feeder_combout\ = \adat0_receiver|adat_data_shift\(86)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(86),
	combout => \adat0_receiver|adat_data_shift[87]~feeder_combout\);

-- Location: LCFF_X20_Y5_N11
\adat0_receiver|adat_data_shift[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[87]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(87));

-- Location: LCCOMB_X20_Y5_N30
\adat0_receiver|adat_data_shift[88]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[88]~feeder_combout\ = \adat0_receiver|adat_data_shift\(87)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(87),
	combout => \adat0_receiver|adat_data_shift[88]~feeder_combout\);

-- Location: LCFF_X20_Y5_N31
\adat0_receiver|adat_data_shift[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[88]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(88));

-- Location: LCCOMB_X20_Y5_N6
\adat0_receiver|adat_data_shift[89]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[89]~feeder_combout\ = \adat0_receiver|adat_data_shift\(88)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(88),
	combout => \adat0_receiver|adat_data_shift[89]~feeder_combout\);

-- Location: LCFF_X20_Y5_N7
\adat0_receiver|adat_data_shift[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[89]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(89));

-- Location: LCCOMB_X22_Y5_N30
\adat0_receiver|adat_data_shift[90]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[90]~feeder_combout\ = \adat0_receiver|adat_data_shift\(89)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(89),
	combout => \adat0_receiver|adat_data_shift[90]~feeder_combout\);

-- Location: LCFF_X22_Y5_N31
\adat0_receiver|adat_data_shift[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[90]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(90));

-- Location: LCCOMB_X22_Y5_N0
\adat0_receiver|adat_data_shift[91]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[91]~feeder_combout\ = \adat0_receiver|adat_data_shift\(90)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(90),
	combout => \adat0_receiver|adat_data_shift[91]~feeder_combout\);

-- Location: LCFF_X22_Y5_N1
\adat0_receiver|adat_data_shift[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[91]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(91));

-- Location: LCCOMB_X24_Y6_N0
\adat0_receiver|adat_data_shift[92]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[92]~feeder_combout\ = \adat0_receiver|adat_data_shift\(91)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(91),
	combout => \adat0_receiver|adat_data_shift[92]~feeder_combout\);

-- Location: LCFF_X24_Y6_N1
\adat0_receiver|adat_data_shift[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[92]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(92));

-- Location: LCCOMB_X24_Y6_N4
\adat0_receiver|adat_data_shift[93]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[93]~feeder_combout\ = \adat0_receiver|adat_data_shift\(92)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(92),
	combout => \adat0_receiver|adat_data_shift[93]~feeder_combout\);

-- Location: LCFF_X24_Y6_N5
\adat0_receiver|adat_data_shift[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[93]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(93));

-- Location: LCFF_X24_Y6_N21
\adat0_receiver|adat_data_shift[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(93),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(94));

-- Location: LCFF_X24_Y6_N31
\adat0_receiver|adat_data_shift[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(94),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(95));

-- Location: LCCOMB_X24_Y6_N26
\adat0_receiver|adat_data_shift[96]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[96]~feeder_combout\ = \adat0_receiver|adat_data_shift\(95)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(95),
	combout => \adat0_receiver|adat_data_shift[96]~feeder_combout\);

-- Location: LCFF_X24_Y6_N27
\adat0_receiver|adat_data_shift[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[96]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(96));

-- Location: LCCOMB_X24_Y6_N22
\adat0_receiver|adat_data_shift[97]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[97]~feeder_combout\ = \adat0_receiver|adat_data_shift\(96)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(96),
	combout => \adat0_receiver|adat_data_shift[97]~feeder_combout\);

-- Location: LCFF_X24_Y6_N23
\adat0_receiver|adat_data_shift[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[97]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(97));

-- Location: LCCOMB_X24_Y6_N6
\adat0_receiver|adat_data_shift[98]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[98]~feeder_combout\ = \adat0_receiver|adat_data_shift\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(97),
	combout => \adat0_receiver|adat_data_shift[98]~feeder_combout\);

-- Location: LCFF_X24_Y6_N7
\adat0_receiver|adat_data_shift[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[98]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(98));

-- Location: LCCOMB_X24_Y6_N10
\adat0_receiver|adat_data_shift[99]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[99]~feeder_combout\ = \adat0_receiver|adat_data_shift\(98)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(98),
	combout => \adat0_receiver|adat_data_shift[99]~feeder_combout\);

-- Location: LCFF_X24_Y6_N11
\adat0_receiver|adat_data_shift[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[99]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(99));

-- Location: LCCOMB_X22_Y8_N30
\adat0_receiver|adat_data_shift[100]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[100]~feeder_combout\ = \adat0_receiver|adat_data_shift\(99)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(99),
	combout => \adat0_receiver|adat_data_shift[100]~feeder_combout\);

-- Location: LCFF_X22_Y8_N31
\adat0_receiver|adat_data_shift[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[100]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(100));

-- Location: LCCOMB_X22_Y8_N16
\adat0_receiver|adat_data_shift[101]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[101]~feeder_combout\ = \adat0_receiver|adat_data_shift\(100)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(100),
	combout => \adat0_receiver|adat_data_shift[101]~feeder_combout\);

-- Location: LCFF_X22_Y8_N17
\adat0_receiver|adat_data_shift[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[101]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(101));

-- Location: LCFF_X22_Y7_N3
\adat0_receiver|adat_data_shift[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(101),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(102));

-- Location: LCCOMB_X22_Y7_N20
\adat0_receiver|adat_data_shift[103]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[103]~feeder_combout\ = \adat0_receiver|adat_data_shift\(102)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(102),
	combout => \adat0_receiver|adat_data_shift[103]~feeder_combout\);

-- Location: LCFF_X22_Y7_N21
\adat0_receiver|adat_data_shift[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[103]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(103));

-- Location: LCCOMB_X24_Y7_N20
\adat0_receiver|adat_data_shift[104]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[104]~feeder_combout\ = \adat0_receiver|adat_data_shift\(103)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(103),
	combout => \adat0_receiver|adat_data_shift[104]~feeder_combout\);

-- Location: LCFF_X24_Y7_N21
\adat0_receiver|adat_data_shift[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[104]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(104));

-- Location: LCFF_X24_Y7_N11
\adat0_receiver|adat_data_shift[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(104),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(105));

-- Location: LCCOMB_X24_Y7_N6
\adat0_receiver|adat_data_shift[106]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[106]~feeder_combout\ = \adat0_receiver|adat_data_shift\(105)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(105),
	combout => \adat0_receiver|adat_data_shift[106]~feeder_combout\);

-- Location: LCFF_X24_Y7_N7
\adat0_receiver|adat_data_shift[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[106]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(106));

-- Location: LCCOMB_X24_Y7_N22
\adat0_receiver|adat_data_shift[107]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[107]~feeder_combout\ = \adat0_receiver|adat_data_shift\(106)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(106),
	combout => \adat0_receiver|adat_data_shift[107]~feeder_combout\);

-- Location: LCFF_X24_Y7_N23
\adat0_receiver|adat_data_shift[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[107]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(107));

-- Location: LCCOMB_X24_Y7_N30
\adat0_receiver|adat_data_shift[108]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[108]~feeder_combout\ = \adat0_receiver|adat_data_shift\(107)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(107),
	combout => \adat0_receiver|adat_data_shift[108]~feeder_combout\);

-- Location: LCFF_X24_Y7_N31
\adat0_receiver|adat_data_shift[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[108]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(108));

-- Location: LCCOMB_X24_Y7_N26
\adat0_receiver|adat_data_shift[109]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[109]~feeder_combout\ = \adat0_receiver|adat_data_shift\(108)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(108),
	combout => \adat0_receiver|adat_data_shift[109]~feeder_combout\);

-- Location: LCFF_X24_Y7_N27
\adat0_receiver|adat_data_shift[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[109]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(109));

-- Location: LCCOMB_X24_Y7_N4
\adat0_receiver|adat_data_shift[110]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[110]~feeder_combout\ = \adat0_receiver|adat_data_shift\(109)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(109),
	combout => \adat0_receiver|adat_data_shift[110]~feeder_combout\);

-- Location: LCFF_X24_Y7_N5
\adat0_receiver|adat_data_shift[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[110]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(110));

-- Location: LCFF_X24_Y7_N1
\adat0_receiver|adat_data_shift[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(110),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(111));

-- Location: LCCOMB_X24_Y8_N4
\adat0_receiver|adat_data_shift[112]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[112]~feeder_combout\ = \adat0_receiver|adat_data_shift\(111)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(111),
	combout => \adat0_receiver|adat_data_shift[112]~feeder_combout\);

-- Location: LCFF_X24_Y8_N5
\adat0_receiver|adat_data_shift[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[112]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(112));

-- Location: LCFF_X24_Y8_N1
\adat0_receiver|adat_data_shift[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(112),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(113));

-- Location: LCCOMB_X24_Y8_N20
\adat0_receiver|adat_data_shift[114]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[114]~feeder_combout\ = \adat0_receiver|adat_data_shift\(113)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(113),
	combout => \adat0_receiver|adat_data_shift[114]~feeder_combout\);

-- Location: LCFF_X24_Y8_N21
\adat0_receiver|adat_data_shift[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[114]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(114));

-- Location: LCFF_X24_Y8_N27
\adat0_receiver|adat_data_shift[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(114),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(115));

-- Location: LCCOMB_X24_Y8_N10
\adat0_receiver|adat_data_shift[116]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[116]~feeder_combout\ = \adat0_receiver|adat_data_shift\(115)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(115),
	combout => \adat0_receiver|adat_data_shift[116]~feeder_combout\);

-- Location: LCFF_X24_Y8_N11
\adat0_receiver|adat_data_shift[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[116]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(116));

-- Location: LCCOMB_X24_Y8_N6
\adat0_receiver|adat_data_shift[117]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[117]~feeder_combout\ = \adat0_receiver|adat_data_shift\(116)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(116),
	combout => \adat0_receiver|adat_data_shift[117]~feeder_combout\);

-- Location: LCFF_X24_Y8_N7
\adat0_receiver|adat_data_shift[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[117]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(117));

-- Location: LCCOMB_X24_Y8_N30
\adat0_receiver|adat_data_shift[118]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[118]~feeder_combout\ = \adat0_receiver|adat_data_shift\(117)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(117),
	combout => \adat0_receiver|adat_data_shift[118]~feeder_combout\);

-- Location: LCFF_X24_Y8_N31
\adat0_receiver|adat_data_shift[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[118]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(118));

-- Location: LCCOMB_X24_Y8_N22
\adat0_receiver|adat_data_shift[119]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[119]~feeder_combout\ = \adat0_receiver|adat_data_shift\(118)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(118),
	combout => \adat0_receiver|adat_data_shift[119]~feeder_combout\);

-- Location: LCFF_X24_Y8_N23
\adat0_receiver|adat_data_shift[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[119]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(119));

-- Location: LCCOMB_X20_Y8_N24
\adat0_receiver|adat_data_shift[120]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[120]~feeder_combout\ = \adat0_receiver|adat_data_shift\(119)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(119),
	combout => \adat0_receiver|adat_data_shift[120]~feeder_combout\);

-- Location: LCFF_X20_Y8_N25
\adat0_receiver|adat_data_shift[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[120]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(120));

-- Location: LCFF_X20_Y8_N19
\adat0_receiver|adat_data_shift[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(120),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(121));

-- Location: LCCOMB_X17_Y8_N10
\adat0_receiver|adat_data_shift[122]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[122]~feeder_combout\ = \adat0_receiver|adat_data_shift\(121)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(121),
	combout => \adat0_receiver|adat_data_shift[122]~feeder_combout\);

-- Location: LCFF_X17_Y8_N11
\adat0_receiver|adat_data_shift[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[122]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(122));

-- Location: LCCOMB_X17_Y10_N18
\adat0_receiver|adat_data_shift[123]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[123]~feeder_combout\ = \adat0_receiver|adat_data_shift\(122)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(122),
	combout => \adat0_receiver|adat_data_shift[123]~feeder_combout\);

-- Location: LCFF_X17_Y10_N19
\adat0_receiver|adat_data_shift[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[123]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(123));

-- Location: LCCOMB_X20_Y10_N0
\adat0_receiver|adat_data_shift[124]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[124]~feeder_combout\ = \adat0_receiver|adat_data_shift\(123)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(123),
	combout => \adat0_receiver|adat_data_shift[124]~feeder_combout\);

-- Location: LCFF_X20_Y10_N1
\adat0_receiver|adat_data_shift[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[124]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(124));

-- Location: LCCOMB_X20_Y10_N26
\adat0_receiver|adat_data_shift[125]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[125]~feeder_combout\ = \adat0_receiver|adat_data_shift\(124)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(124),
	combout => \adat0_receiver|adat_data_shift[125]~feeder_combout\);

-- Location: LCFF_X20_Y10_N27
\adat0_receiver|adat_data_shift[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[125]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(125));

-- Location: LCCOMB_X20_Y10_N22
\adat0_receiver|adat_data_shift[126]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[126]~feeder_combout\ = \adat0_receiver|adat_data_shift\(125)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(125),
	combout => \adat0_receiver|adat_data_shift[126]~feeder_combout\);

-- Location: LCFF_X20_Y10_N23
\adat0_receiver|adat_data_shift[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[126]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(126));

-- Location: LCCOMB_X20_Y10_N6
\adat0_receiver|adat_data_shift[127]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[127]~feeder_combout\ = \adat0_receiver|adat_data_shift\(126)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(126),
	combout => \adat0_receiver|adat_data_shift[127]~feeder_combout\);

-- Location: LCFF_X20_Y10_N7
\adat0_receiver|adat_data_shift[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[127]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(127));

-- Location: LCCOMB_X20_Y10_N14
\adat0_receiver|adat_data_shift[128]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[128]~feeder_combout\ = \adat0_receiver|adat_data_shift\(127)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(127),
	combout => \adat0_receiver|adat_data_shift[128]~feeder_combout\);

-- Location: LCFF_X20_Y10_N15
\adat0_receiver|adat_data_shift[128]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[128]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(128));

-- Location: LCFF_X20_Y10_N3
\adat0_receiver|adat_data_shift[129]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(128),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(129));

-- Location: LCCOMB_X18_Y10_N26
\adat0_receiver|adat_data_shift[130]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[130]~feeder_combout\ = \adat0_receiver|adat_data_shift\(129)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(129),
	combout => \adat0_receiver|adat_data_shift[130]~feeder_combout\);

-- Location: LCFF_X18_Y10_N27
\adat0_receiver|adat_data_shift[130]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[130]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(130));

-- Location: LCCOMB_X18_Y10_N12
\adat0_receiver|adat_data_shift[131]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[131]~feeder_combout\ = \adat0_receiver|adat_data_shift\(130)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(130),
	combout => \adat0_receiver|adat_data_shift[131]~feeder_combout\);

-- Location: LCFF_X18_Y10_N13
\adat0_receiver|adat_data_shift[131]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[131]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(131));

-- Location: LCCOMB_X18_Y10_N10
\adat0_receiver|adat_data_shift[132]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[132]~feeder_combout\ = \adat0_receiver|adat_data_shift\(131)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(131),
	combout => \adat0_receiver|adat_data_shift[132]~feeder_combout\);

-- Location: LCFF_X18_Y10_N11
\adat0_receiver|adat_data_shift[132]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[132]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(132));

-- Location: LCCOMB_X18_Y10_N0
\adat0_receiver|adat_data_shift[133]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[133]~feeder_combout\ = \adat0_receiver|adat_data_shift\(132)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(132),
	combout => \adat0_receiver|adat_data_shift[133]~feeder_combout\);

-- Location: LCFF_X18_Y10_N1
\adat0_receiver|adat_data_shift[133]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[133]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(133));

-- Location: LCCOMB_X18_Y10_N22
\adat0_receiver|adat_data_shift[134]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[134]~feeder_combout\ = \adat0_receiver|adat_data_shift\(133)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(133),
	combout => \adat0_receiver|adat_data_shift[134]~feeder_combout\);

-- Location: LCFF_X18_Y10_N23
\adat0_receiver|adat_data_shift[134]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[134]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(134));

-- Location: LCCOMB_X18_Y10_N20
\adat0_receiver|adat_data_shift[135]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[135]~feeder_combout\ = \adat0_receiver|adat_data_shift\(134)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(134),
	combout => \adat0_receiver|adat_data_shift[135]~feeder_combout\);

-- Location: LCFF_X18_Y10_N21
\adat0_receiver|adat_data_shift[135]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[135]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(135));

-- Location: LCFF_X18_Y10_N31
\adat0_receiver|adat_data_shift[136]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(135),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(136));

-- Location: LCCOMB_X18_Y10_N28
\adat0_receiver|adat_data_shift[137]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[137]~feeder_combout\ = \adat0_receiver|adat_data_shift\(136)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(136),
	combout => \adat0_receiver|adat_data_shift[137]~feeder_combout\);

-- Location: LCFF_X18_Y10_N29
\adat0_receiver|adat_data_shift[137]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[137]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(137));

-- Location: LCCOMB_X18_Y10_N18
\adat0_receiver|adat_data_shift[138]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[138]~feeder_combout\ = \adat0_receiver|adat_data_shift\(137)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(137),
	combout => \adat0_receiver|adat_data_shift[138]~feeder_combout\);

-- Location: LCFF_X18_Y10_N19
\adat0_receiver|adat_data_shift[138]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[138]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(138));

-- Location: LCCOMB_X18_Y10_N24
\adat0_receiver|adat_data_shift[139]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[139]~feeder_combout\ = \adat0_receiver|adat_data_shift\(138)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(138),
	combout => \adat0_receiver|adat_data_shift[139]~feeder_combout\);

-- Location: LCFF_X18_Y10_N25
\adat0_receiver|adat_data_shift[139]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[139]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(139));

-- Location: LCCOMB_X22_Y7_N18
\adat0_receiver|adat_data_shift[140]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[140]~feeder_combout\ = \adat0_receiver|adat_data_shift\(139)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(139),
	combout => \adat0_receiver|adat_data_shift[140]~feeder_combout\);

-- Location: LCFF_X22_Y7_N19
\adat0_receiver|adat_data_shift[140]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[140]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(140));

-- Location: LCCOMB_X22_Y7_N12
\adat0_receiver|adat_data_shift[141]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[141]~feeder_combout\ = \adat0_receiver|adat_data_shift\(140)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(140),
	combout => \adat0_receiver|adat_data_shift[141]~feeder_combout\);

-- Location: LCFF_X22_Y7_N13
\adat0_receiver|adat_data_shift[141]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[141]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(141));

-- Location: LCCOMB_X22_Y7_N14
\adat0_receiver|adat_data_shift[142]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[142]~feeder_combout\ = \adat0_receiver|adat_data_shift\(141)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(141),
	combout => \adat0_receiver|adat_data_shift[142]~feeder_combout\);

-- Location: LCFF_X22_Y7_N15
\adat0_receiver|adat_data_shift[142]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[142]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(142));

-- Location: LCFF_X22_Y7_N29
\adat0_receiver|adat_data_shift[143]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(142),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(143));

-- Location: LCCOMB_X22_Y7_N10
\adat0_receiver|adat_data_shift[144]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[144]~feeder_combout\ = \adat0_receiver|adat_data_shift\(143)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(143),
	combout => \adat0_receiver|adat_data_shift[144]~feeder_combout\);

-- Location: LCFF_X22_Y7_N11
\adat0_receiver|adat_data_shift[144]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[144]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(144));

-- Location: LCCOMB_X22_Y7_N16
\adat0_receiver|adat_data_shift[145]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[145]~feeder_combout\ = \adat0_receiver|adat_data_shift\(144)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(144),
	combout => \adat0_receiver|adat_data_shift[145]~feeder_combout\);

-- Location: LCFF_X22_Y7_N17
\adat0_receiver|adat_data_shift[145]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[145]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(145));

-- Location: LCFF_X22_Y7_N31
\adat0_receiver|adat_data_shift[146]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(145),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(146));

-- Location: LCCOMB_X22_Y7_N24
\adat0_receiver|adat_data_shift[147]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[147]~feeder_combout\ = \adat0_receiver|adat_data_shift\(146)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(146),
	combout => \adat0_receiver|adat_data_shift[147]~feeder_combout\);

-- Location: LCFF_X22_Y7_N25
\adat0_receiver|adat_data_shift[147]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[147]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(147));

-- Location: LCFF_X22_Y7_N23
\adat0_receiver|adat_data_shift[148]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(147),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(148));

-- Location: LCCOMB_X22_Y7_N4
\adat0_receiver|adat_data_shift[149]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[149]~feeder_combout\ = \adat0_receiver|adat_data_shift\(148)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(148),
	combout => \adat0_receiver|adat_data_shift[149]~feeder_combout\);

-- Location: LCFF_X22_Y7_N5
\adat0_receiver|adat_data_shift[149]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[149]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(149));

-- Location: LCFF_X22_Y7_N27
\adat0_receiver|adat_data_shift[150]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(149),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(150));

-- Location: LCCOMB_X22_Y7_N0
\adat0_receiver|adat_data_shift[151]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[151]~feeder_combout\ = \adat0_receiver|adat_data_shift\(150)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(150),
	combout => \adat0_receiver|adat_data_shift[151]~feeder_combout\);

-- Location: LCFF_X22_Y7_N1
\adat0_receiver|adat_data_shift[151]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[151]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(151));

-- Location: LCCOMB_X22_Y7_N6
\adat0_receiver|adat_data_shift[152]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[152]~feeder_combout\ = \adat0_receiver|adat_data_shift\(151)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(151),
	combout => \adat0_receiver|adat_data_shift[152]~feeder_combout\);

-- Location: LCFF_X22_Y7_N7
\adat0_receiver|adat_data_shift[152]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[152]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(152));

-- Location: LCCOMB_X22_Y7_N8
\adat0_receiver|adat_data_shift[153]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[153]~feeder_combout\ = \adat0_receiver|adat_data_shift\(152)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(152),
	combout => \adat0_receiver|adat_data_shift[153]~feeder_combout\);

-- Location: LCFF_X22_Y7_N9
\adat0_receiver|adat_data_shift[153]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[153]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(153));

-- Location: LCCOMB_X26_Y7_N12
\adat0_receiver|adat_data_shift[154]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[154]~feeder_combout\ = \adat0_receiver|adat_data_shift\(153)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(153),
	combout => \adat0_receiver|adat_data_shift[154]~feeder_combout\);

-- Location: LCFF_X26_Y7_N13
\adat0_receiver|adat_data_shift[154]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[154]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(154));

-- Location: LCCOMB_X26_Y7_N26
\adat0_receiver|adat_data_shift[155]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[155]~feeder_combout\ = \adat0_receiver|adat_data_shift\(154)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(154),
	combout => \adat0_receiver|adat_data_shift[155]~feeder_combout\);

-- Location: LCFF_X26_Y7_N27
\adat0_receiver|adat_data_shift[155]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[155]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(155));

-- Location: LCCOMB_X26_Y7_N28
\adat0_receiver|adat_data_shift[156]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[156]~feeder_combout\ = \adat0_receiver|adat_data_shift\(155)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(155),
	combout => \adat0_receiver|adat_data_shift[156]~feeder_combout\);

-- Location: LCFF_X26_Y7_N29
\adat0_receiver|adat_data_shift[156]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[156]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(156));

-- Location: LCCOMB_X26_Y7_N22
\adat0_receiver|adat_data_shift[157]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[157]~feeder_combout\ = \adat0_receiver|adat_data_shift\(156)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(156),
	combout => \adat0_receiver|adat_data_shift[157]~feeder_combout\);

-- Location: LCFF_X26_Y7_N23
\adat0_receiver|adat_data_shift[157]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[157]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(157));

-- Location: LCCOMB_X26_Y7_N4
\adat0_receiver|adat_data_shift[158]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[158]~feeder_combout\ = \adat0_receiver|adat_data_shift\(157)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(157),
	combout => \adat0_receiver|adat_data_shift[158]~feeder_combout\);

-- Location: LCFF_X26_Y7_N5
\adat0_receiver|adat_data_shift[158]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[158]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(158));

-- Location: LCFF_X26_Y7_N3
\adat0_receiver|adat_data_shift[159]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(158),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(159));

-- Location: LCCOMB_X26_Y7_N16
\adat0_receiver|adat_data_shift[160]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[160]~feeder_combout\ = \adat0_receiver|adat_data_shift\(159)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(159),
	combout => \adat0_receiver|adat_data_shift[160]~feeder_combout\);

-- Location: LCFF_X26_Y7_N17
\adat0_receiver|adat_data_shift[160]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[160]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(160));

-- Location: LCFF_X26_Y7_N7
\adat0_receiver|adat_data_shift[161]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(160),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(161));

-- Location: LCCOMB_X25_Y10_N0
\adat0_receiver|adat_data_shift[162]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[162]~feeder_combout\ = \adat0_receiver|adat_data_shift\(161)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(161),
	combout => \adat0_receiver|adat_data_shift[162]~feeder_combout\);

-- Location: LCFF_X25_Y10_N1
\adat0_receiver|adat_data_shift[162]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[162]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(162));

-- Location: LCCOMB_X25_Y10_N30
\adat0_receiver|adat_data_shift[163]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[163]~feeder_combout\ = \adat0_receiver|adat_data_shift\(162)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(162),
	combout => \adat0_receiver|adat_data_shift[163]~feeder_combout\);

-- Location: LCFF_X25_Y10_N31
\adat0_receiver|adat_data_shift[163]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[163]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(163));

-- Location: LCCOMB_X25_Y10_N24
\adat0_receiver|adat_data_shift[164]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[164]~feeder_combout\ = \adat0_receiver|adat_data_shift\(163)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(163),
	combout => \adat0_receiver|adat_data_shift[164]~feeder_combout\);

-- Location: LCFF_X25_Y10_N25
\adat0_receiver|adat_data_shift[164]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[164]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(164));

-- Location: LCFF_X25_Y10_N27
\adat0_receiver|adat_data_shift[165]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(164),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(165));

-- Location: LCCOMB_X25_Y10_N22
\adat0_receiver|adat_data_shift[166]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[166]~feeder_combout\ = \adat0_receiver|adat_data_shift\(165)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(165),
	combout => \adat0_receiver|adat_data_shift[166]~feeder_combout\);

-- Location: LCFF_X25_Y10_N23
\adat0_receiver|adat_data_shift[166]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[166]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(166));

-- Location: LCCOMB_X24_Y11_N26
\adat0_receiver|adat_data_shift[167]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[167]~feeder_combout\ = \adat0_receiver|adat_data_shift\(166)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(166),
	combout => \adat0_receiver|adat_data_shift[167]~feeder_combout\);

-- Location: LCFF_X24_Y11_N27
\adat0_receiver|adat_data_shift[167]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[167]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(167));

-- Location: LCFF_X24_Y11_N1
\adat0_receiver|adat_data_shift[168]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(167),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(168));

-- Location: LCCOMB_X21_Y12_N8
\adat0_receiver|adat_data_shift[169]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[169]~feeder_combout\ = \adat0_receiver|adat_data_shift\(168)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(168),
	combout => \adat0_receiver|adat_data_shift[169]~feeder_combout\);

-- Location: LCFF_X21_Y12_N9
\adat0_receiver|adat_data_shift[169]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[169]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(169));

-- Location: LCFF_X21_Y12_N23
\adat0_receiver|adat_data_shift[170]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(169),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(170));

-- Location: LCCOMB_X21_Y12_N26
\adat0_receiver|adat_data_shift[171]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[171]~feeder_combout\ = \adat0_receiver|adat_data_shift\(170)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(170),
	combout => \adat0_receiver|adat_data_shift[171]~feeder_combout\);

-- Location: LCFF_X21_Y12_N27
\adat0_receiver|adat_data_shift[171]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[171]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(171));

-- Location: LCCOMB_X21_Y12_N6
\adat0_receiver|adat_data_shift[172]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[172]~feeder_combout\ = \adat0_receiver|adat_data_shift\(171)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(171),
	combout => \adat0_receiver|adat_data_shift[172]~feeder_combout\);

-- Location: LCFF_X21_Y12_N7
\adat0_receiver|adat_data_shift[172]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[172]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(172));

-- Location: LCCOMB_X21_Y12_N28
\adat0_receiver|adat_data_shift[173]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[173]~feeder_combout\ = \adat0_receiver|adat_data_shift\(172)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(172),
	combout => \adat0_receiver|adat_data_shift[173]~feeder_combout\);

-- Location: LCFF_X21_Y12_N29
\adat0_receiver|adat_data_shift[173]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[173]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(173));

-- Location: LCCOMB_X21_Y12_N14
\adat0_receiver|adat_data_shift[174]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[174]~feeder_combout\ = \adat0_receiver|adat_data_shift\(173)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(173),
	combout => \adat0_receiver|adat_data_shift[174]~feeder_combout\);

-- Location: LCFF_X21_Y12_N15
\adat0_receiver|adat_data_shift[174]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[174]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(174));

-- Location: LCFF_X21_Y12_N13
\adat0_receiver|adat_data_shift[175]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(174),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(175));

-- Location: LCCOMB_X21_Y12_N18
\adat0_receiver|adat_data_shift[176]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[176]~feeder_combout\ = \adat0_receiver|adat_data_shift\(175)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(175),
	combout => \adat0_receiver|adat_data_shift[176]~feeder_combout\);

-- Location: LCFF_X21_Y12_N19
\adat0_receiver|adat_data_shift[176]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[176]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(176));

-- Location: LCCOMB_X21_Y12_N0
\adat0_receiver|adat_data_shift[177]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[177]~feeder_combout\ = \adat0_receiver|adat_data_shift\(176)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(176),
	combout => \adat0_receiver|adat_data_shift[177]~feeder_combout\);

-- Location: LCFF_X21_Y12_N1
\adat0_receiver|adat_data_shift[177]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[177]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(177));

-- Location: LCCOMB_X21_Y12_N10
\adat0_receiver|adat_data_shift[178]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[178]~feeder_combout\ = \adat0_receiver|adat_data_shift\(177)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(177),
	combout => \adat0_receiver|adat_data_shift[178]~feeder_combout\);

-- Location: LCFF_X21_Y12_N11
\adat0_receiver|adat_data_shift[178]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[178]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(178));

-- Location: LCCOMB_X21_Y12_N16
\adat0_receiver|adat_data_shift[179]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[179]~feeder_combout\ = \adat0_receiver|adat_data_shift\(178)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(178),
	combout => \adat0_receiver|adat_data_shift[179]~feeder_combout\);

-- Location: LCFF_X21_Y12_N17
\adat0_receiver|adat_data_shift[179]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[179]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(179));

-- Location: LCFF_X19_Y11_N11
\adat0_receiver|adat_data_shift[180]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(179),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(180));

-- Location: LCCOMB_X19_Y11_N16
\adat0_receiver|adat_data_shift[181]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[181]~feeder_combout\ = \adat0_receiver|adat_data_shift\(180)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(180),
	combout => \adat0_receiver|adat_data_shift[181]~feeder_combout\);

-- Location: LCFF_X19_Y11_N17
\adat0_receiver|adat_data_shift[181]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[181]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(181));

-- Location: LCFF_X18_Y9_N19
\adat0_receiver|adat_data_shift[182]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(181),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(182));

-- Location: LCCOMB_X18_Y9_N0
\adat0_receiver|adat_data_shift[183]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[183]~feeder_combout\ = \adat0_receiver|adat_data_shift\(182)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(182),
	combout => \adat0_receiver|adat_data_shift[183]~feeder_combout\);

-- Location: LCFF_X18_Y9_N1
\adat0_receiver|adat_data_shift[183]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[183]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(183));

-- Location: LCCOMB_X18_Y9_N12
\adat0_receiver|adat_data_shift[184]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[184]~feeder_combout\ = \adat0_receiver|adat_data_shift\(183)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(183),
	combout => \adat0_receiver|adat_data_shift[184]~feeder_combout\);

-- Location: LCFF_X18_Y9_N13
\adat0_receiver|adat_data_shift[184]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[184]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(184));

-- Location: LCCOMB_X18_Y9_N6
\adat0_receiver|adat_data_shift[185]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[185]~feeder_combout\ = \adat0_receiver|adat_data_shift\(184)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(184),
	combout => \adat0_receiver|adat_data_shift[185]~feeder_combout\);

-- Location: LCFF_X18_Y9_N7
\adat0_receiver|adat_data_shift[185]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[185]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(185));

-- Location: LCCOMB_X18_Y9_N22
\adat0_receiver|adat_data_shift[186]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[186]~feeder_combout\ = \adat0_receiver|adat_data_shift\(185)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(185),
	combout => \adat0_receiver|adat_data_shift[186]~feeder_combout\);

-- Location: LCFF_X18_Y9_N23
\adat0_receiver|adat_data_shift[186]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[186]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(186));

-- Location: LCCOMB_X18_Y9_N10
\adat0_receiver|adat_data_shift[187]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[187]~feeder_combout\ = \adat0_receiver|adat_data_shift\(186)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(186),
	combout => \adat0_receiver|adat_data_shift[187]~feeder_combout\);

-- Location: LCFF_X18_Y9_N11
\adat0_receiver|adat_data_shift[187]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[187]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(187));

-- Location: LCCOMB_X18_Y9_N26
\adat0_receiver|adat_data_shift[188]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[188]~feeder_combout\ = \adat0_receiver|adat_data_shift\(187)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(187),
	combout => \adat0_receiver|adat_data_shift[188]~feeder_combout\);

-- Location: LCFF_X18_Y9_N27
\adat0_receiver|adat_data_shift[188]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[188]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(188));

-- Location: LCFF_X17_Y8_N9
\adat0_receiver|adat_data_shift[189]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(188),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(189));

-- Location: LCCOMB_X19_Y6_N14
\adat0_receiver|adat_data_shift[190]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[190]~feeder_combout\ = \adat0_receiver|adat_data_shift\(189)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(189),
	combout => \adat0_receiver|adat_data_shift[190]~feeder_combout\);

-- Location: LCFF_X19_Y6_N15
\adat0_receiver|adat_data_shift[190]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[190]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(190));

-- Location: LCFF_X19_Y6_N1
\adat0_receiver|adat_data_shift[191]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(190),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(191));

-- Location: LCCOMB_X19_Y6_N16
\adat0_receiver|adat_data_shift[192]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[192]~feeder_combout\ = \adat0_receiver|adat_data_shift\(191)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(191),
	combout => \adat0_receiver|adat_data_shift[192]~feeder_combout\);

-- Location: LCFF_X19_Y6_N17
\adat0_receiver|adat_data_shift[192]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[192]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(192));

-- Location: LCFF_X19_Y6_N9
\adat0_receiver|adat_data_shift[193]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(192),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(193));

-- Location: LCFF_X19_Y6_N13
\adat0_receiver|adat_data_shift[194]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(193),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(194));

-- Location: LCCOMB_X19_Y6_N10
\adat0_receiver|adat_data_shift[195]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[195]~feeder_combout\ = \adat0_receiver|adat_data_shift\(194)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(194),
	combout => \adat0_receiver|adat_data_shift[195]~feeder_combout\);

-- Location: LCFF_X19_Y6_N11
\adat0_receiver|adat_data_shift[195]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[195]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(195));

-- Location: LCCOMB_X19_Y6_N26
\adat0_receiver|adat_data_shift[196]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[196]~feeder_combout\ = \adat0_receiver|adat_data_shift\(195)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(195),
	combout => \adat0_receiver|adat_data_shift[196]~feeder_combout\);

-- Location: LCFF_X19_Y6_N27
\adat0_receiver|adat_data_shift[196]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[196]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(196));

-- Location: LCCOMB_X19_Y6_N2
\adat0_receiver|adat_data_shift[197]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[197]~feeder_combout\ = \adat0_receiver|adat_data_shift\(196)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(196),
	combout => \adat0_receiver|adat_data_shift[197]~feeder_combout\);

-- Location: LCFF_X19_Y6_N3
\adat0_receiver|adat_data_shift[197]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[197]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(197));

-- Location: LCCOMB_X15_Y9_N4
\adat0_receiver|adat_data_shift[198]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[198]~feeder_combout\ = \adat0_receiver|adat_data_shift\(197)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(197),
	combout => \adat0_receiver|adat_data_shift[198]~feeder_combout\);

-- Location: LCFF_X15_Y9_N5
\adat0_receiver|adat_data_shift[198]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[198]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(198));

-- Location: LCFF_X15_Y9_N23
\adat0_receiver|adat_data_shift[199]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(198),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(199));

-- Location: LCCOMB_X17_Y8_N30
\adat0_receiver|adat_data_shift[200]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[200]~feeder_combout\ = \adat0_receiver|adat_data_shift\(199)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(199),
	combout => \adat0_receiver|adat_data_shift[200]~feeder_combout\);

-- Location: LCFF_X17_Y8_N31
\adat0_receiver|adat_data_shift[200]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[200]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(200));

-- Location: LCCOMB_X17_Y8_N0
\adat0_receiver|adat_data_shift[201]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[201]~feeder_combout\ = \adat0_receiver|adat_data_shift\(200)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(200),
	combout => \adat0_receiver|adat_data_shift[201]~feeder_combout\);

-- Location: LCFF_X17_Y8_N1
\adat0_receiver|adat_data_shift[201]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[201]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(201));

-- Location: LCCOMB_X15_Y9_N20
\adat0_receiver|adat_data_shift[202]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[202]~feeder_combout\ = \adat0_receiver|adat_data_shift\(201)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(201),
	combout => \adat0_receiver|adat_data_shift[202]~feeder_combout\);

-- Location: LCFF_X15_Y9_N21
\adat0_receiver|adat_data_shift[202]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[202]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(202));

-- Location: LCFF_X15_Y9_N11
\adat0_receiver|adat_data_shift[203]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(202),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(203));

-- Location: LCCOMB_X15_Y9_N12
\adat0_receiver|adat_data_shift[204]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[204]~feeder_combout\ = \adat0_receiver|adat_data_shift\(203)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(203),
	combout => \adat0_receiver|adat_data_shift[204]~feeder_combout\);

-- Location: LCFF_X15_Y9_N13
\adat0_receiver|adat_data_shift[204]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[204]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(204));

-- Location: LCCOMB_X15_Y9_N26
\adat0_receiver|adat_data_shift[205]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[205]~feeder_combout\ = \adat0_receiver|adat_data_shift\(204)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(204),
	combout => \adat0_receiver|adat_data_shift[205]~feeder_combout\);

-- Location: LCFF_X15_Y9_N27
\adat0_receiver|adat_data_shift[205]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[205]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(205));

-- Location: LCCOMB_X15_Y9_N0
\adat0_receiver|adat_data_shift[206]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[206]~feeder_combout\ = \adat0_receiver|adat_data_shift\(205)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(205),
	combout => \adat0_receiver|adat_data_shift[206]~feeder_combout\);

-- Location: LCFF_X15_Y9_N1
\adat0_receiver|adat_data_shift[206]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[206]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(206));

-- Location: LCCOMB_X15_Y9_N6
\adat0_receiver|adat_data_shift[207]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[207]~feeder_combout\ = \adat0_receiver|adat_data_shift\(206)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(206),
	combout => \adat0_receiver|adat_data_shift[207]~feeder_combout\);

-- Location: LCFF_X15_Y9_N7
\adat0_receiver|adat_data_shift[207]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[207]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(207));

-- Location: LCCOMB_X15_Y9_N24
\adat0_receiver|adat_data_shift[208]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[208]~feeder_combout\ = \adat0_receiver|adat_data_shift\(207)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(207),
	combout => \adat0_receiver|adat_data_shift[208]~feeder_combout\);

-- Location: LCFF_X15_Y9_N25
\adat0_receiver|adat_data_shift[208]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[208]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(208));

-- Location: LCCOMB_X18_Y9_N16
\adat0_receiver|adat_data_shift[209]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[209]~feeder_combout\ = \adat0_receiver|adat_data_shift\(208)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(208),
	combout => \adat0_receiver|adat_data_shift[209]~feeder_combout\);

-- Location: LCFF_X18_Y9_N17
\adat0_receiver|adat_data_shift[209]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[209]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(209));

-- Location: LCCOMB_X20_Y8_N10
\adat0_receiver|adat_data_shift[210]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[210]~feeder_combout\ = \adat0_receiver|adat_data_shift\(209)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(209),
	combout => \adat0_receiver|adat_data_shift[210]~feeder_combout\);

-- Location: LCFF_X20_Y8_N11
\adat0_receiver|adat_data_shift[210]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[210]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(210));

-- Location: LCCOMB_X20_Y8_N16
\adat0_receiver|adat_data_shift[211]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[211]~feeder_combout\ = \adat0_receiver|adat_data_shift\(210)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(210),
	combout => \adat0_receiver|adat_data_shift[211]~feeder_combout\);

-- Location: LCFF_X20_Y8_N17
\adat0_receiver|adat_data_shift[211]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[211]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(211));

-- Location: LCCOMB_X20_Y9_N10
\adat0_receiver|adat_data_shift[212]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[212]~feeder_combout\ = \adat0_receiver|adat_data_shift\(211)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(211),
	combout => \adat0_receiver|adat_data_shift[212]~feeder_combout\);

-- Location: LCFF_X20_Y9_N11
\adat0_receiver|adat_data_shift[212]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[212]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(212));

-- Location: LCCOMB_X20_Y9_N26
\adat0_receiver|adat_data_shift[213]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[213]~feeder_combout\ = \adat0_receiver|adat_data_shift\(212)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(212),
	combout => \adat0_receiver|adat_data_shift[213]~feeder_combout\);

-- Location: LCFF_X20_Y9_N27
\adat0_receiver|adat_data_shift[213]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[213]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(213));

-- Location: LCCOMB_X21_Y8_N18
\adat0_receiver|adat_data_shift[214]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[214]~feeder_combout\ = \adat0_receiver|adat_data_shift\(213)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(213),
	combout => \adat0_receiver|adat_data_shift[214]~feeder_combout\);

-- Location: LCFF_X21_Y8_N19
\adat0_receiver|adat_data_shift[214]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[214]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(214));

-- Location: LCCOMB_X21_Y8_N28
\adat0_receiver|adat_data_shift[215]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[215]~feeder_combout\ = \adat0_receiver|adat_data_shift\(214)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(214),
	combout => \adat0_receiver|adat_data_shift[215]~feeder_combout\);

-- Location: LCFF_X21_Y8_N29
\adat0_receiver|adat_data_shift[215]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[215]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(215));

-- Location: LCCOMB_X21_Y8_N10
\adat0_receiver|adat_data_shift[216]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[216]~feeder_combout\ = \adat0_receiver|adat_data_shift\(215)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(215),
	combout => \adat0_receiver|adat_data_shift[216]~feeder_combout\);

-- Location: LCFF_X21_Y8_N11
\adat0_receiver|adat_data_shift[216]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[216]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(216));

-- Location: LCCOMB_X21_Y6_N0
\adat0_receiver|adat_data_shift[217]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[217]~feeder_combout\ = \adat0_receiver|adat_data_shift\(216)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(216),
	combout => \adat0_receiver|adat_data_shift[217]~feeder_combout\);

-- Location: LCFF_X21_Y6_N1
\adat0_receiver|adat_data_shift[217]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[217]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(217));

-- Location: LCCOMB_X21_Y6_N12
\adat0_receiver|adat_data_shift[218]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[218]~feeder_combout\ = \adat0_receiver|adat_data_shift\(217)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(217),
	combout => \adat0_receiver|adat_data_shift[218]~feeder_combout\);

-- Location: LCFF_X21_Y6_N13
\adat0_receiver|adat_data_shift[218]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[218]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(218));

-- Location: LCCOMB_X21_Y6_N8
\adat0_receiver|adat_data_shift[219]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[219]~feeder_combout\ = \adat0_receiver|adat_data_shift\(218)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(218),
	combout => \adat0_receiver|adat_data_shift[219]~feeder_combout\);

-- Location: LCFF_X21_Y6_N9
\adat0_receiver|adat_data_shift[219]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[219]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(219));

-- Location: LCFF_X21_Y6_N11
\adat0_receiver|adat_data_shift[220]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(219),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(220));

-- Location: LCCOMB_X21_Y6_N2
\adat0_receiver|adat_data_shift[221]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[221]~feeder_combout\ = \adat0_receiver|adat_data_shift\(220)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(220),
	combout => \adat0_receiver|adat_data_shift[221]~feeder_combout\);

-- Location: LCFF_X21_Y6_N3
\adat0_receiver|adat_data_shift[221]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[221]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(221));

-- Location: LCCOMB_X21_Y6_N22
\adat0_receiver|adat_data_shift[222]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[222]~feeder_combout\ = \adat0_receiver|adat_data_shift\(221)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(221),
	combout => \adat0_receiver|adat_data_shift[222]~feeder_combout\);

-- Location: LCFF_X21_Y6_N23
\adat0_receiver|adat_data_shift[222]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[222]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(222));

-- Location: LCCOMB_X21_Y6_N14
\adat0_receiver|adat_data_shift[223]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[223]~feeder_combout\ = \adat0_receiver|adat_data_shift\(222)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(222),
	combout => \adat0_receiver|adat_data_shift[223]~feeder_combout\);

-- Location: LCFF_X21_Y6_N15
\adat0_receiver|adat_data_shift[223]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[223]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(223));

-- Location: LCCOMB_X21_Y8_N24
\adat0_receiver|adat_data_shift[224]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[224]~feeder_combout\ = \adat0_receiver|adat_data_shift\(223)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(223),
	combout => \adat0_receiver|adat_data_shift[224]~feeder_combout\);

-- Location: LCFF_X21_Y8_N25
\adat0_receiver|adat_data_shift[224]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[224]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(224));

-- Location: LCFF_X21_Y8_N23
\adat0_receiver|adat_data_shift[225]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(224),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(225));

-- Location: LCCOMB_X21_Y8_N8
\adat0_receiver|adat_data_shift[226]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[226]~feeder_combout\ = \adat0_receiver|adat_data_shift\(225)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(225),
	combout => \adat0_receiver|adat_data_shift[226]~feeder_combout\);

-- Location: LCFF_X21_Y8_N9
\adat0_receiver|adat_data_shift[226]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[226]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(226));

-- Location: LCCOMB_X17_Y8_N12
\adat0_receiver|adat_data_shift[227]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[227]~feeder_combout\ = \adat0_receiver|adat_data_shift\(226)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(226),
	combout => \adat0_receiver|adat_data_shift[227]~feeder_combout\);

-- Location: LCFF_X17_Y8_N13
\adat0_receiver|adat_data_shift[227]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[227]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(227));

-- Location: LCCOMB_X14_Y10_N26
\adat0_receiver|adat_data_shift[228]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[228]~feeder_combout\ = \adat0_receiver|adat_data_shift\(227)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(227),
	combout => \adat0_receiver|adat_data_shift[228]~feeder_combout\);

-- Location: LCFF_X14_Y10_N27
\adat0_receiver|adat_data_shift[228]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[228]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(228));

-- Location: LCCOMB_X14_Y10_N12
\adat0_receiver|adat_data_shift[229]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[229]~feeder_combout\ = \adat0_receiver|adat_data_shift\(228)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(228),
	combout => \adat0_receiver|adat_data_shift[229]~feeder_combout\);

-- Location: LCFF_X14_Y10_N13
\adat0_receiver|adat_data_shift[229]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[229]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(229));

-- Location: LCCOMB_X14_Y10_N2
\adat0_receiver|adat_data_shift[230]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[230]~feeder_combout\ = \adat0_receiver|adat_data_shift\(229)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(229),
	combout => \adat0_receiver|adat_data_shift[230]~feeder_combout\);

-- Location: LCFF_X14_Y10_N3
\adat0_receiver|adat_data_shift[230]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[230]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(230));

-- Location: LCCOMB_X14_Y10_N24
\adat0_receiver|adat_data_shift[231]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[231]~feeder_combout\ = \adat0_receiver|adat_data_shift\(230)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(230),
	combout => \adat0_receiver|adat_data_shift[231]~feeder_combout\);

-- Location: LCFF_X14_Y10_N25
\adat0_receiver|adat_data_shift[231]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[231]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(231));

-- Location: LCFF_X14_Y10_N23
\adat0_receiver|adat_data_shift[232]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(231),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(232));

-- Location: LCCOMB_X14_Y10_N20
\adat0_receiver|adat_data_shift[233]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[233]~feeder_combout\ = \adat0_receiver|adat_data_shift\(232)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(232),
	combout => \adat0_receiver|adat_data_shift[233]~feeder_combout\);

-- Location: LCFF_X14_Y10_N21
\adat0_receiver|adat_data_shift[233]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[233]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(233));

-- Location: LCFF_X14_Y10_N19
\adat0_receiver|adat_data_shift[234]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(233),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(234));

-- Location: LCCOMB_X14_Y10_N0
\adat0_receiver|adat_data_shift[235]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[235]~feeder_combout\ = \adat0_receiver|adat_data_shift\(234)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(234),
	combout => \adat0_receiver|adat_data_shift[235]~feeder_combout\);

-- Location: LCFF_X14_Y10_N1
\adat0_receiver|adat_data_shift[235]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[235]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(235));

-- Location: LCCOMB_X14_Y10_N10
\adat0_receiver|adat_data_shift[236]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[236]~feeder_combout\ = \adat0_receiver|adat_data_shift\(235)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(235),
	combout => \adat0_receiver|adat_data_shift[236]~feeder_combout\);

-- Location: LCFF_X14_Y10_N11
\adat0_receiver|adat_data_shift[236]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[236]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(236));

-- Location: LCCOMB_X14_Y10_N8
\adat0_receiver|adat_data_shift[237]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[237]~feeder_combout\ = \adat0_receiver|adat_data_shift\(236)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(236),
	combout => \adat0_receiver|adat_data_shift[237]~feeder_combout\);

-- Location: LCFF_X14_Y10_N9
\adat0_receiver|adat_data_shift[237]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[237]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(237));

-- Location: LCCOMB_X17_Y10_N28
\adat0_receiver|adat_data_shift[238]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[238]~feeder_combout\ = \adat0_receiver|adat_data_shift\(237)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(237),
	combout => \adat0_receiver|adat_data_shift[238]~feeder_combout\);

-- Location: LCFF_X17_Y10_N29
\adat0_receiver|adat_data_shift[238]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[238]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(238));

-- Location: LCCOMB_X17_Y10_N10
\adat0_receiver|adat_data_shift[239]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[239]~feeder_combout\ = \adat0_receiver|adat_data_shift\(238)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(238),
	combout => \adat0_receiver|adat_data_shift[239]~feeder_combout\);

-- Location: LCFF_X17_Y10_N11
\adat0_receiver|adat_data_shift[239]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[239]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(239));

-- Location: LCCOMB_X17_Y10_N0
\adat0_receiver|adat_data_shift[240]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[240]~feeder_combout\ = \adat0_receiver|adat_data_shift\(239)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(239),
	combout => \adat0_receiver|adat_data_shift[240]~feeder_combout\);

-- Location: LCFF_X17_Y10_N1
\adat0_receiver|adat_data_shift[240]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[240]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(240));

-- Location: LCCOMB_X17_Y10_N30
\adat0_receiver|adat_data_shift[241]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[241]~feeder_combout\ = \adat0_receiver|adat_data_shift\(240)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(240),
	combout => \adat0_receiver|adat_data_shift[241]~feeder_combout\);

-- Location: LCFF_X17_Y10_N31
\adat0_receiver|adat_data_shift[241]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[241]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(241));

-- Location: LCCOMB_X17_Y10_N20
\adat0_receiver|adat_user[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_user[0]~feeder_combout\ = \adat0_receiver|adat_data_shift\(241)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(241),
	combout => \adat0_receiver|adat_user[0]~feeder_combout\);

-- Location: LCCOMB_X17_Y10_N16
\adat0_receiver|adat_data_shift[242]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[242]~feeder_combout\ = \adat0_receiver|adat_data_shift\(241)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(241),
	combout => \adat0_receiver|adat_data_shift[242]~feeder_combout\);

-- Location: LCFF_X17_Y10_N17
\adat0_receiver|adat_data_shift[242]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[242]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(242));

-- Location: LCFF_X17_Y10_N3
\adat0_receiver|adat_data_shift[243]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(242),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(243));

-- Location: LCFF_X20_Y10_N11
\adat0_receiver|adat_data_shift[244]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(243),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(244));

-- Location: LCCOMB_X20_Y10_N16
\adat0_receiver|adat_data_shift[245]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[245]~feeder_combout\ = \adat0_receiver|adat_data_shift\(244)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(244),
	combout => \adat0_receiver|adat_data_shift[245]~feeder_combout\);

-- Location: LCFF_X20_Y10_N17
\adat0_receiver|adat_data_shift[245]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[245]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(245));

-- Location: LCCOMB_X20_Y8_N12
\adat0_receiver|adat_data_shift[246]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[246]~feeder_combout\ = \adat0_receiver|adat_data_shift\(245)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(245),
	combout => \adat0_receiver|adat_data_shift[246]~feeder_combout\);

-- Location: LCFF_X20_Y8_N13
\adat0_receiver|adat_data_shift[246]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[246]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(246));

-- Location: LCFF_X20_Y8_N15
\adat0_receiver|adat_data_shift[247]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(246),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(247));

-- Location: LCFF_X20_Y8_N7
\adat0_receiver|adat_data_shift[248]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(247),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(248));

-- Location: LCFF_X20_Y8_N23
\adat0_receiver|adat_data_shift[249]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(248),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(249));

-- Location: LCCOMB_X20_Y8_N20
\adat0_receiver|adat_data_shift[250]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_shift[250]~feeder_combout\ = \adat0_receiver|adat_data_shift\(249)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(249),
	combout => \adat0_receiver|adat_data_shift[250]~feeder_combout\);

-- Location: LCFF_X20_Y8_N21
\adat0_receiver|adat_data_shift[250]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_shift[250]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(250));

-- Location: LCFF_X20_Y8_N9
\adat0_receiver|adat_data_shift[251]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(250),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(251));

-- Location: LCFF_X20_Y8_N1
\adat0_receiver|adat_data_shift[252]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(251),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(252));

-- Location: LCFF_X20_Y8_N27
\adat0_receiver|adat_data_shift[253]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(252),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(253));

-- Location: LCCOMB_X20_Y8_N0
\adat0_receiver|Equal7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal7~1_combout\ = (!\adat0_receiver|adat_data_shift\(250) & (!\adat0_receiver|adat_data_shift\(251) & (!\adat0_receiver|adat_data_shift\(252) & !\adat0_receiver|adat_data_shift\(253))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_data_shift\(250),
	datab => \adat0_receiver|adat_data_shift\(251),
	datac => \adat0_receiver|adat_data_shift\(252),
	datad => \adat0_receiver|adat_data_shift\(253),
	combout => \adat0_receiver|Equal7~1_combout\);

-- Location: LCFF_X20_Y8_N3
\adat0_receiver|adat_data_shift[254]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(253),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_shift\(254));

-- Location: LCCOMB_X20_Y8_N6
\adat0_receiver|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal7~0_combout\ = (!\adat0_receiver|adat_data_shift\(246) & (!\adat0_receiver|adat_data_shift\(247) & (!\adat0_receiver|adat_data_shift\(248) & !\adat0_receiver|adat_data_shift\(249))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_data_shift\(246),
	datab => \adat0_receiver|adat_data_shift\(247),
	datac => \adat0_receiver|adat_data_shift\(248),
	datad => \adat0_receiver|adat_data_shift\(249),
	combout => \adat0_receiver|Equal7~0_combout\);

-- Location: LCCOMB_X20_Y8_N2
\adat0_receiver|Equal7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|Equal7~2_combout\ = (!\adat0_receiver|adat_data_shift\(255) & (\adat0_receiver|Equal7~1_combout\ & (!\adat0_receiver|adat_data_shift\(254) & \adat0_receiver|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat0_receiver|adat_data_shift\(255),
	datab => \adat0_receiver|Equal7~1_combout\,
	datac => \adat0_receiver|adat_data_shift\(254),
	datad => \adat0_receiver|Equal7~0_combout\,
	combout => \adat0_receiver|Equal7~2_combout\);

-- Location: LCFF_X17_Y10_N21
\adat0_receiver|adat_user[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_user[0]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_user\(0));

-- Location: LCCOMB_X20_Y10_N8
\adat0_receiver|adat_user[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_user[1]~feeder_combout\ = \adat0_receiver|adat_data_shift\(242)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(242),
	combout => \adat0_receiver|adat_user[1]~feeder_combout\);

-- Location: LCFF_X20_Y10_N9
\adat0_receiver|adat_user[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_user[1]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_user\(1));

-- Location: LCCOMB_X20_Y8_N4
\adat0_receiver|adat_user[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_user[2]~feeder_combout\ = \adat0_receiver|adat_data_shift\(243)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(243),
	combout => \adat0_receiver|adat_user[2]~feeder_combout\);

-- Location: LCFF_X20_Y8_N5
\adat0_receiver|adat_user[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_user[2]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_user\(2));

-- Location: LCCOMB_X20_Y8_N30
\adat0_receiver|adat_user[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_user[3]~feeder_combout\ = \adat0_receiver|adat_data_shift\(244)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(244),
	combout => \adat0_receiver|adat_user[3]~feeder_combout\);

-- Location: LCFF_X20_Y8_N31
\adat0_receiver|adat_user[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_user[3]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_user\(3));

-- Location: LCCOMB_X21_Y2_N12
\adat0_receiver|adat_bitclk~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_bitclk~feeder_combout\ = \adat0_receiver|adat_bit_clk~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_bit_clk~regout\,
	combout => \adat0_receiver|adat_bitclk~feeder_combout\);

-- Location: LCFF_X21_Y2_N13
\adat0_receiver|adat_bitclk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_bitclk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_bitclk~regout\);

-- Location: LCCOMB_X15_Y7_N6
\adat1_receiver|adat_inc_word_time[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_inc_word_time[0]~12_combout\ = \adat1_receiver|adat_inc_word_time\(0) $ (VCC)
-- \adat1_receiver|adat_inc_word_time[0]~13\ = CARRY(\adat1_receiver|adat_inc_word_time\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_inc_word_time\(0),
	datad => VCC,
	combout => \adat1_receiver|adat_inc_word_time[0]~12_combout\,
	cout => \adat1_receiver|adat_inc_word_time[0]~13\);

-- Location: LCCOMB_X15_Y7_N8
\adat1_receiver|adat_inc_word_time[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_inc_word_time[1]~14_combout\ = (\adat1_receiver|adat_inc_word_time\(1) & (!\adat1_receiver|adat_inc_word_time[0]~13\)) # (!\adat1_receiver|adat_inc_word_time\(1) & ((\adat1_receiver|adat_inc_word_time[0]~13\) # (GND)))
-- \adat1_receiver|adat_inc_word_time[1]~15\ = CARRY((!\adat1_receiver|adat_inc_word_time[0]~13\) # (!\adat1_receiver|adat_inc_word_time\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_inc_word_time\(1),
	datad => VCC,
	cin => \adat1_receiver|adat_inc_word_time[0]~13\,
	combout => \adat1_receiver|adat_inc_word_time[1]~14_combout\,
	cout => \adat1_receiver|adat_inc_word_time[1]~15\);

-- Location: LCCOMB_X18_Y3_N4
\adat1_receiver|adat_edge_cur_time[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_cur_time[0]~10_combout\ = \adat1_receiver|adat_edge_cur_time\(0) $ (VCC)
-- \adat1_receiver|adat_edge_cur_time[0]~11\ = CARRY(\adat1_receiver|adat_edge_cur_time\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_edge_cur_time\(0),
	datad => VCC,
	combout => \adat1_receiver|adat_edge_cur_time[0]~10_combout\,
	cout => \adat1_receiver|adat_edge_cur_time[0]~11\);

-- Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\adat1_in~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_adat1_in,
	combout => \adat1_in~combout\);

-- Location: LCFF_X20_Y1_N25
\adat1_receiver|adat_input_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	sdata => \adat1_in~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_input_shift\(0));

-- Location: LCFF_X20_Y1_N23
\adat1_receiver|adat_input_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_input_shift\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_input_shift\(1));

-- Location: LCCOMB_X20_Y1_N16
\adat1_receiver|detect_adat_sync~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|detect_adat_sync~0_combout\ = \adat1_receiver|adat_input_shift\(1) $ (!\adat1_receiver|adat_input_shift\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_input_shift\(1),
	datac => \adat1_receiver|adat_input_shift\(0),
	combout => \adat1_receiver|detect_adat_sync~0_combout\);

-- Location: LCFF_X18_Y3_N5
\adat1_receiver|adat_edge_cur_time[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_cur_time[0]~10_combout\,
	sclr => \adat1_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_cur_time\(0));

-- Location: LCCOMB_X18_Y3_N6
\adat1_receiver|adat_edge_cur_time[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_cur_time[1]~12_combout\ = (\adat1_receiver|adat_edge_cur_time\(1) & (!\adat1_receiver|adat_edge_cur_time[0]~11\)) # (!\adat1_receiver|adat_edge_cur_time\(1) & ((\adat1_receiver|adat_edge_cur_time[0]~11\) # (GND)))
-- \adat1_receiver|adat_edge_cur_time[1]~13\ = CARRY((!\adat1_receiver|adat_edge_cur_time[0]~11\) # (!\adat1_receiver|adat_edge_cur_time\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_cur_time\(1),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_cur_time[0]~11\,
	combout => \adat1_receiver|adat_edge_cur_time[1]~12_combout\,
	cout => \adat1_receiver|adat_edge_cur_time[1]~13\);

-- Location: LCCOMB_X18_Y3_N8
\adat1_receiver|adat_edge_cur_time[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_cur_time[2]~14_combout\ = (\adat1_receiver|adat_edge_cur_time\(2) & (\adat1_receiver|adat_edge_cur_time[1]~13\ $ (GND))) # (!\adat1_receiver|adat_edge_cur_time\(2) & (!\adat1_receiver|adat_edge_cur_time[1]~13\ & VCC))
-- \adat1_receiver|adat_edge_cur_time[2]~15\ = CARRY((\adat1_receiver|adat_edge_cur_time\(2) & !\adat1_receiver|adat_edge_cur_time[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_edge_cur_time\(2),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_cur_time[1]~13\,
	combout => \adat1_receiver|adat_edge_cur_time[2]~14_combout\,
	cout => \adat1_receiver|adat_edge_cur_time[2]~15\);

-- Location: LCFF_X18_Y3_N9
\adat1_receiver|adat_edge_cur_time[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_cur_time[2]~14_combout\,
	sclr => \adat1_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_cur_time\(2));

-- Location: LCCOMB_X18_Y3_N10
\adat1_receiver|adat_edge_cur_time[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_cur_time[3]~16_combout\ = (\adat1_receiver|adat_edge_cur_time\(3) & (!\adat1_receiver|adat_edge_cur_time[2]~15\)) # (!\adat1_receiver|adat_edge_cur_time\(3) & ((\adat1_receiver|adat_edge_cur_time[2]~15\) # (GND)))
-- \adat1_receiver|adat_edge_cur_time[3]~17\ = CARRY((!\adat1_receiver|adat_edge_cur_time[2]~15\) # (!\adat1_receiver|adat_edge_cur_time\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_cur_time\(3),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_cur_time[2]~15\,
	combout => \adat1_receiver|adat_edge_cur_time[3]~16_combout\,
	cout => \adat1_receiver|adat_edge_cur_time[3]~17\);

-- Location: LCCOMB_X18_Y3_N12
\adat1_receiver|adat_edge_cur_time[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_cur_time[4]~18_combout\ = (\adat1_receiver|adat_edge_cur_time\(4) & (\adat1_receiver|adat_edge_cur_time[3]~17\ $ (GND))) # (!\adat1_receiver|adat_edge_cur_time\(4) & (!\adat1_receiver|adat_edge_cur_time[3]~17\ & VCC))
-- \adat1_receiver|adat_edge_cur_time[4]~19\ = CARRY((\adat1_receiver|adat_edge_cur_time\(4) & !\adat1_receiver|adat_edge_cur_time[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_cur_time\(4),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_cur_time[3]~17\,
	combout => \adat1_receiver|adat_edge_cur_time[4]~18_combout\,
	cout => \adat1_receiver|adat_edge_cur_time[4]~19\);

-- Location: LCCOMB_X18_Y3_N14
\adat1_receiver|adat_edge_cur_time[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_cur_time[5]~20_combout\ = (\adat1_receiver|adat_edge_cur_time\(5) & (!\adat1_receiver|adat_edge_cur_time[4]~19\)) # (!\adat1_receiver|adat_edge_cur_time\(5) & ((\adat1_receiver|adat_edge_cur_time[4]~19\) # (GND)))
-- \adat1_receiver|adat_edge_cur_time[5]~21\ = CARRY((!\adat1_receiver|adat_edge_cur_time[4]~19\) # (!\adat1_receiver|adat_edge_cur_time\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_edge_cur_time\(5),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_cur_time[4]~19\,
	combout => \adat1_receiver|adat_edge_cur_time[5]~20_combout\,
	cout => \adat1_receiver|adat_edge_cur_time[5]~21\);

-- Location: LCFF_X18_Y3_N15
\adat1_receiver|adat_edge_cur_time[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_cur_time[5]~20_combout\,
	sclr => \adat1_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_cur_time\(5));

-- Location: LCCOMB_X18_Y3_N16
\adat1_receiver|adat_edge_cur_time[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_cur_time[6]~22_combout\ = (\adat1_receiver|adat_edge_cur_time\(6) & (\adat1_receiver|adat_edge_cur_time[5]~21\ $ (GND))) # (!\adat1_receiver|adat_edge_cur_time\(6) & (!\adat1_receiver|adat_edge_cur_time[5]~21\ & VCC))
-- \adat1_receiver|adat_edge_cur_time[6]~23\ = CARRY((\adat1_receiver|adat_edge_cur_time\(6) & !\adat1_receiver|adat_edge_cur_time[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_cur_time\(6),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_cur_time[5]~21\,
	combout => \adat1_receiver|adat_edge_cur_time[6]~22_combout\,
	cout => \adat1_receiver|adat_edge_cur_time[6]~23\);

-- Location: LCCOMB_X18_Y3_N18
\adat1_receiver|adat_edge_cur_time[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_cur_time[7]~24_combout\ = (\adat1_receiver|adat_edge_cur_time\(7) & (!\adat1_receiver|adat_edge_cur_time[6]~23\)) # (!\adat1_receiver|adat_edge_cur_time\(7) & ((\adat1_receiver|adat_edge_cur_time[6]~23\) # (GND)))
-- \adat1_receiver|adat_edge_cur_time[7]~25\ = CARRY((!\adat1_receiver|adat_edge_cur_time[6]~23\) # (!\adat1_receiver|adat_edge_cur_time\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_edge_cur_time\(7),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_cur_time[6]~23\,
	combout => \adat1_receiver|adat_edge_cur_time[7]~24_combout\,
	cout => \adat1_receiver|adat_edge_cur_time[7]~25\);

-- Location: LCFF_X18_Y3_N19
\adat1_receiver|adat_edge_cur_time[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_cur_time[7]~24_combout\,
	sclr => \adat1_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_cur_time\(7));

-- Location: LCCOMB_X18_Y3_N20
\adat1_receiver|adat_edge_cur_time[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_cur_time[8]~26_combout\ = (\adat1_receiver|adat_edge_cur_time\(8) & (\adat1_receiver|adat_edge_cur_time[7]~25\ $ (GND))) # (!\adat1_receiver|adat_edge_cur_time\(8) & (!\adat1_receiver|adat_edge_cur_time[7]~25\ & VCC))
-- \adat1_receiver|adat_edge_cur_time[8]~27\ = CARRY((\adat1_receiver|adat_edge_cur_time\(8) & !\adat1_receiver|adat_edge_cur_time[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_cur_time\(8),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_cur_time[7]~25\,
	combout => \adat1_receiver|adat_edge_cur_time[8]~26_combout\,
	cout => \adat1_receiver|adat_edge_cur_time[8]~27\);

-- Location: LCFF_X18_Y3_N21
\adat1_receiver|adat_edge_cur_time[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_cur_time[8]~26_combout\,
	sclr => \adat1_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_cur_time\(8));

-- Location: LCCOMB_X20_Y3_N2
\adat1_receiver|adat_edge_max_time[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_max_time[0]~10_combout\ = \adat1_receiver|adat_edge_max_time\(0) $ (VCC)
-- \adat1_receiver|adat_edge_max_time[0]~11\ = CARRY(\adat1_receiver|adat_edge_max_time\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_edge_max_time\(0),
	datad => VCC,
	combout => \adat1_receiver|adat_edge_max_time[0]~10_combout\,
	cout => \adat1_receiver|adat_edge_max_time[0]~11\);

-- Location: LCCOMB_X18_Y3_N22
\adat1_receiver|adat_edge_cur_time[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_cur_time[9]~28_combout\ = \adat1_receiver|adat_edge_cur_time[8]~27\ $ (\adat1_receiver|adat_edge_cur_time\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_edge_cur_time\(9),
	cin => \adat1_receiver|adat_edge_cur_time[8]~27\,
	combout => \adat1_receiver|adat_edge_cur_time[9]~28_combout\);

-- Location: LCFF_X18_Y3_N23
\adat1_receiver|adat_edge_cur_time[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_cur_time[9]~28_combout\,
	sclr => \adat1_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_cur_time\(9));

-- Location: LCCOMB_X20_Y3_N18
\adat1_receiver|adat_edge_max_time[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_max_time[8]~26_combout\ = (\adat1_receiver|adat_edge_max_time\(8) & ((GND) # (!\adat1_receiver|adat_edge_max_time[7]~25\))) # (!\adat1_receiver|adat_edge_max_time\(8) & (\adat1_receiver|adat_edge_max_time[7]~25\ $ (GND)))
-- \adat1_receiver|adat_edge_max_time[8]~27\ = CARRY((\adat1_receiver|adat_edge_max_time\(8)) # (!\adat1_receiver|adat_edge_max_time[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_edge_max_time\(8),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_max_time[7]~25\,
	combout => \adat1_receiver|adat_edge_max_time[8]~26_combout\,
	cout => \adat1_receiver|adat_edge_max_time[8]~27\);

-- Location: LCCOMB_X20_Y3_N20
\adat1_receiver|adat_edge_max_time[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_max_time[9]~28_combout\ = \adat1_receiver|adat_edge_max_time\(9) $ (!\adat1_receiver|adat_edge_max_time[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(9),
	cin => \adat1_receiver|adat_edge_max_time[8]~27\,
	combout => \adat1_receiver|adat_edge_max_time[9]~28_combout\);

-- Location: LCCOMB_X19_Y1_N0
\adat1_receiver|wait_increase[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[0]~16_combout\ = \adat1_receiver|wait_increase\(0) $ (VCC)
-- \adat1_receiver|wait_increase[0]~17\ = CARRY(\adat1_receiver|wait_increase\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|wait_increase\(0),
	datad => VCC,
	combout => \adat1_receiver|wait_increase[0]~16_combout\,
	cout => \adat1_receiver|wait_increase[0]~17\);

-- Location: LCFF_X19_Y1_N1
\adat1_receiver|wait_increase[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[0]~16_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(0));

-- Location: LCCOMB_X19_Y1_N2
\adat1_receiver|wait_increase[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[1]~18_combout\ = (\adat1_receiver|wait_increase\(1) & (!\adat1_receiver|wait_increase[0]~17\)) # (!\adat1_receiver|wait_increase\(1) & ((\adat1_receiver|wait_increase[0]~17\) # (GND)))
-- \adat1_receiver|wait_increase[1]~19\ = CARRY((!\adat1_receiver|wait_increase[0]~17\) # (!\adat1_receiver|wait_increase\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|wait_increase\(1),
	datad => VCC,
	cin => \adat1_receiver|wait_increase[0]~17\,
	combout => \adat1_receiver|wait_increase[1]~18_combout\,
	cout => \adat1_receiver|wait_increase[1]~19\);

-- Location: LCFF_X19_Y1_N3
\adat1_receiver|wait_increase[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[1]~18_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(1));

-- Location: LCCOMB_X19_Y1_N4
\adat1_receiver|wait_increase[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[2]~20_combout\ = (\adat1_receiver|wait_increase\(2) & (\adat1_receiver|wait_increase[1]~19\ $ (GND))) # (!\adat1_receiver|wait_increase\(2) & (!\adat1_receiver|wait_increase[1]~19\ & VCC))
-- \adat1_receiver|wait_increase[2]~21\ = CARRY((\adat1_receiver|wait_increase\(2) & !\adat1_receiver|wait_increase[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|wait_increase\(2),
	datad => VCC,
	cin => \adat1_receiver|wait_increase[1]~19\,
	combout => \adat1_receiver|wait_increase[2]~20_combout\,
	cout => \adat1_receiver|wait_increase[2]~21\);

-- Location: LCFF_X19_Y1_N5
\adat1_receiver|wait_increase[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[2]~20_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(2));

-- Location: LCCOMB_X19_Y1_N6
\adat1_receiver|wait_increase[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[3]~22_combout\ = (\adat1_receiver|wait_increase\(3) & (!\adat1_receiver|wait_increase[2]~21\)) # (!\adat1_receiver|wait_increase\(3) & ((\adat1_receiver|wait_increase[2]~21\) # (GND)))
-- \adat1_receiver|wait_increase[3]~23\ = CARRY((!\adat1_receiver|wait_increase[2]~21\) # (!\adat1_receiver|wait_increase\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|wait_increase\(3),
	datad => VCC,
	cin => \adat1_receiver|wait_increase[2]~21\,
	combout => \adat1_receiver|wait_increase[3]~22_combout\,
	cout => \adat1_receiver|wait_increase[3]~23\);

-- Location: LCCOMB_X19_Y1_N8
\adat1_receiver|wait_increase[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[4]~24_combout\ = (\adat1_receiver|wait_increase\(4) & (\adat1_receiver|wait_increase[3]~23\ $ (GND))) # (!\adat1_receiver|wait_increase\(4) & (!\adat1_receiver|wait_increase[3]~23\ & VCC))
-- \adat1_receiver|wait_increase[4]~25\ = CARRY((\adat1_receiver|wait_increase\(4) & !\adat1_receiver|wait_increase[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|wait_increase\(4),
	datad => VCC,
	cin => \adat1_receiver|wait_increase[3]~23\,
	combout => \adat1_receiver|wait_increase[4]~24_combout\,
	cout => \adat1_receiver|wait_increase[4]~25\);

-- Location: LCFF_X19_Y1_N9
\adat1_receiver|wait_increase[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[4]~24_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(4));

-- Location: LCCOMB_X19_Y1_N10
\adat1_receiver|wait_increase[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[5]~26_combout\ = (\adat1_receiver|wait_increase\(5) & (!\adat1_receiver|wait_increase[4]~25\)) # (!\adat1_receiver|wait_increase\(5) & ((\adat1_receiver|wait_increase[4]~25\) # (GND)))
-- \adat1_receiver|wait_increase[5]~27\ = CARRY((!\adat1_receiver|wait_increase[4]~25\) # (!\adat1_receiver|wait_increase\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|wait_increase\(5),
	datad => VCC,
	cin => \adat1_receiver|wait_increase[4]~25\,
	combout => \adat1_receiver|wait_increase[5]~26_combout\,
	cout => \adat1_receiver|wait_increase[5]~27\);

-- Location: LCFF_X19_Y1_N11
\adat1_receiver|wait_increase[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[5]~26_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(5));

-- Location: LCCOMB_X19_Y1_N12
\adat1_receiver|wait_increase[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[6]~28_combout\ = (\adat1_receiver|wait_increase\(6) & (\adat1_receiver|wait_increase[5]~27\ $ (GND))) # (!\adat1_receiver|wait_increase\(6) & (!\adat1_receiver|wait_increase[5]~27\ & VCC))
-- \adat1_receiver|wait_increase[6]~29\ = CARRY((\adat1_receiver|wait_increase\(6) & !\adat1_receiver|wait_increase[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|wait_increase\(6),
	datad => VCC,
	cin => \adat1_receiver|wait_increase[5]~27\,
	combout => \adat1_receiver|wait_increase[6]~28_combout\,
	cout => \adat1_receiver|wait_increase[6]~29\);

-- Location: LCCOMB_X19_Y1_N14
\adat1_receiver|wait_increase[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[7]~30_combout\ = (\adat1_receiver|wait_increase\(7) & (!\adat1_receiver|wait_increase[6]~29\)) # (!\adat1_receiver|wait_increase\(7) & ((\adat1_receiver|wait_increase[6]~29\) # (GND)))
-- \adat1_receiver|wait_increase[7]~31\ = CARRY((!\adat1_receiver|wait_increase[6]~29\) # (!\adat1_receiver|wait_increase\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|wait_increase\(7),
	datad => VCC,
	cin => \adat1_receiver|wait_increase[6]~29\,
	combout => \adat1_receiver|wait_increase[7]~30_combout\,
	cout => \adat1_receiver|wait_increase[7]~31\);

-- Location: LCFF_X19_Y1_N15
\adat1_receiver|wait_increase[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[7]~30_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(7));

-- Location: LCFF_X19_Y1_N13
\adat1_receiver|wait_increase[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[6]~28_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(6));

-- Location: LCCOMB_X20_Y1_N28
\adat1_receiver|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal2~1_combout\ = (\adat1_receiver|wait_increase\(4)) # ((\adat1_receiver|wait_increase\(5)) # ((\adat1_receiver|wait_increase\(7)) # (\adat1_receiver|wait_increase\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|wait_increase\(4),
	datab => \adat1_receiver|wait_increase\(5),
	datac => \adat1_receiver|wait_increase\(7),
	datad => \adat1_receiver|wait_increase\(6),
	combout => \adat1_receiver|Equal2~1_combout\);

-- Location: LCCOMB_X19_Y1_N16
\adat1_receiver|wait_increase[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[8]~32_combout\ = (\adat1_receiver|wait_increase\(8) & (\adat1_receiver|wait_increase[7]~31\ $ (GND))) # (!\adat1_receiver|wait_increase\(8) & (!\adat1_receiver|wait_increase[7]~31\ & VCC))
-- \adat1_receiver|wait_increase[8]~33\ = CARRY((\adat1_receiver|wait_increase\(8) & !\adat1_receiver|wait_increase[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|wait_increase\(8),
	datad => VCC,
	cin => \adat1_receiver|wait_increase[7]~31\,
	combout => \adat1_receiver|wait_increase[8]~32_combout\,
	cout => \adat1_receiver|wait_increase[8]~33\);

-- Location: LCCOMB_X19_Y1_N18
\adat1_receiver|wait_increase[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|wait_increase[9]~34_combout\ = (\adat1_receiver|wait_increase\(9) & (!\adat1_receiver|wait_increase[8]~33\)) # (!\adat1_receiver|wait_increase\(9) & ((\adat1_receiver|wait_increase[8]~33\) # (GND)))
-- \adat1_receiver|wait_increase[9]~35\ = CARRY((!\adat1_receiver|wait_increase[8]~33\) # (!\adat1_receiver|wait_increase\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|wait_increase\(9),
	datad => VCC,
	cin => \adat1_receiver|wait_increase[8]~33\,
	combout => \adat1_receiver|wait_increase[9]~34_combout\,
	cout => \adat1_receiver|wait_increase[9]~35\);

-- Location: LCFF_X19_Y1_N19
\adat1_receiver|wait_increase[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[9]~34_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(9));

-- Location: LCFF_X19_Y1_N21
\adat1_receiver|wait_increase[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[10]~36_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(10));

-- Location: LCFF_X19_Y1_N17
\adat1_receiver|wait_increase[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[8]~32_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(8));

-- Location: LCCOMB_X20_Y1_N14
\adat1_receiver|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal2~2_combout\ = (\adat1_receiver|wait_increase\(11)) # ((\adat1_receiver|wait_increase\(9)) # ((\adat1_receiver|wait_increase\(10)) # (\adat1_receiver|wait_increase\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|wait_increase\(11),
	datab => \adat1_receiver|wait_increase\(9),
	datac => \adat1_receiver|wait_increase\(10),
	datad => \adat1_receiver|wait_increase\(8),
	combout => \adat1_receiver|Equal2~2_combout\);

-- Location: LCFF_X19_Y1_N7
\adat1_receiver|wait_increase[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|wait_increase[3]~22_combout\,
	sclr => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|wait_increase\(3));

-- Location: LCCOMB_X20_Y1_N18
\adat1_receiver|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal2~0_combout\ = (\adat1_receiver|wait_increase\(0)) # ((\adat1_receiver|wait_increase\(3)) # ((\adat1_receiver|wait_increase\(2)) # (\adat1_receiver|wait_increase\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|wait_increase\(0),
	datab => \adat1_receiver|wait_increase\(3),
	datac => \adat1_receiver|wait_increase\(2),
	datad => \adat1_receiver|wait_increase\(1),
	combout => \adat1_receiver|Equal2~0_combout\);

-- Location: LCCOMB_X20_Y1_N26
\adat1_receiver|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal2~4_combout\ = (\adat1_receiver|Equal2~3_combout\) # ((\adat1_receiver|Equal2~1_combout\) # ((\adat1_receiver|Equal2~2_combout\) # (\adat1_receiver|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|Equal2~3_combout\,
	datab => \adat1_receiver|Equal2~1_combout\,
	datac => \adat1_receiver|Equal2~2_combout\,
	datad => \adat1_receiver|Equal2~0_combout\,
	combout => \adat1_receiver|Equal2~4_combout\);

-- Location: LCCOMB_X20_Y1_N4
\adat1_receiver|adat_edge_max_time[9]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_max_time[9]~30_combout\ = (\adat1_receiver|LessThan0~18_combout\ & (\adat1_receiver|adat_input_shift\(0) $ ((!\adat1_receiver|adat_input_shift\(1))))) # (!\adat1_receiver|LessThan0~18_combout\ & 
-- (!\adat1_receiver|Equal2~4_combout\ & (\adat1_receiver|adat_input_shift\(0) $ (!\adat1_receiver|adat_input_shift\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_input_shift\(0),
	datab => \adat1_receiver|adat_input_shift\(1),
	datac => \adat1_receiver|LessThan0~18_combout\,
	datad => \adat1_receiver|Equal2~4_combout\,
	combout => \adat1_receiver|adat_edge_max_time[9]~30_combout\);

-- Location: LCFF_X20_Y3_N21
\adat1_receiver|adat_edge_max_time[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_max_time[9]~28_combout\,
	sdata => \adat1_receiver|adat_edge_cur_time\(9),
	sload => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_max_time\(9));

-- Location: LCFF_X18_Y3_N17
\adat1_receiver|adat_edge_cur_time[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_cur_time[6]~22_combout\,
	sclr => \adat1_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_cur_time\(6));

-- Location: LCCOMB_X20_Y3_N12
\adat1_receiver|adat_edge_max_time[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_max_time[5]~20_combout\ = (\adat1_receiver|adat_edge_max_time\(5) & (\adat1_receiver|adat_edge_max_time[4]~19\ & VCC)) # (!\adat1_receiver|adat_edge_max_time\(5) & (!\adat1_receiver|adat_edge_max_time[4]~19\))
-- \adat1_receiver|adat_edge_max_time[5]~21\ = CARRY((!\adat1_receiver|adat_edge_max_time\(5) & !\adat1_receiver|adat_edge_max_time[4]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(5),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_max_time[4]~19\,
	combout => \adat1_receiver|adat_edge_max_time[5]~20_combout\,
	cout => \adat1_receiver|adat_edge_max_time[5]~21\);

-- Location: LCFF_X20_Y3_N13
\adat1_receiver|adat_edge_max_time[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_max_time[5]~20_combout\,
	sdata => \adat1_receiver|adat_edge_cur_time\(5),
	sload => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_max_time\(5));

-- Location: LCCOMB_X20_Y3_N10
\adat1_receiver|adat_edge_max_time[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_max_time[4]~18_combout\ = (\adat1_receiver|adat_edge_max_time\(4) & ((GND) # (!\adat1_receiver|adat_edge_max_time[3]~17\))) # (!\adat1_receiver|adat_edge_max_time\(4) & (\adat1_receiver|adat_edge_max_time[3]~17\ $ (GND)))
-- \adat1_receiver|adat_edge_max_time[4]~19\ = CARRY((\adat1_receiver|adat_edge_max_time\(4)) # (!\adat1_receiver|adat_edge_max_time[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(4),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_max_time[3]~17\,
	combout => \adat1_receiver|adat_edge_max_time[4]~18_combout\,
	cout => \adat1_receiver|adat_edge_max_time[4]~19\);

-- Location: LCFF_X18_Y3_N13
\adat1_receiver|adat_edge_cur_time[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_cur_time[4]~18_combout\,
	sclr => \adat1_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_cur_time\(4));

-- Location: LCFF_X20_Y3_N11
\adat1_receiver|adat_edge_max_time[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_max_time[4]~18_combout\,
	sdata => \adat1_receiver|adat_edge_cur_time\(4),
	sload => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_max_time\(4));

-- Location: LCFF_X18_Y3_N7
\adat1_receiver|adat_edge_cur_time[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_cur_time[1]~12_combout\,
	sclr => \adat1_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_cur_time\(1));

-- Location: LCCOMB_X19_Y3_N10
\adat1_receiver|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan0~1_cout\ = CARRY((!\adat1_receiver|adat_edge_max_time\(0) & \adat1_receiver|adat_edge_cur_time\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(0),
	datab => \adat1_receiver|adat_edge_cur_time\(0),
	datad => VCC,
	cout => \adat1_receiver|LessThan0~1_cout\);

-- Location: LCCOMB_X19_Y3_N12
\adat1_receiver|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan0~3_cout\ = CARRY((\adat1_receiver|adat_edge_max_time\(1) & ((!\adat1_receiver|LessThan0~1_cout\) # (!\adat1_receiver|adat_edge_cur_time\(1)))) # (!\adat1_receiver|adat_edge_max_time\(1) & (!\adat1_receiver|adat_edge_cur_time\(1) & 
-- !\adat1_receiver|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(1),
	datab => \adat1_receiver|adat_edge_cur_time\(1),
	datad => VCC,
	cin => \adat1_receiver|LessThan0~1_cout\,
	cout => \adat1_receiver|LessThan0~3_cout\);

-- Location: LCCOMB_X19_Y3_N14
\adat1_receiver|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan0~5_cout\ = CARRY((\adat1_receiver|adat_edge_max_time\(2) & (\adat1_receiver|adat_edge_cur_time\(2) & !\adat1_receiver|LessThan0~3_cout\)) # (!\adat1_receiver|adat_edge_max_time\(2) & ((\adat1_receiver|adat_edge_cur_time\(2)) # 
-- (!\adat1_receiver|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(2),
	datab => \adat1_receiver|adat_edge_cur_time\(2),
	datad => VCC,
	cin => \adat1_receiver|LessThan0~3_cout\,
	cout => \adat1_receiver|LessThan0~5_cout\);

-- Location: LCCOMB_X19_Y3_N16
\adat1_receiver|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan0~7_cout\ = CARRY((\adat1_receiver|adat_edge_cur_time\(3) & (\adat1_receiver|adat_edge_max_time\(3) & !\adat1_receiver|LessThan0~5_cout\)) # (!\adat1_receiver|adat_edge_cur_time\(3) & ((\adat1_receiver|adat_edge_max_time\(3)) # 
-- (!\adat1_receiver|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_cur_time\(3),
	datab => \adat1_receiver|adat_edge_max_time\(3),
	datad => VCC,
	cin => \adat1_receiver|LessThan0~5_cout\,
	cout => \adat1_receiver|LessThan0~7_cout\);

-- Location: LCCOMB_X19_Y3_N18
\adat1_receiver|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan0~9_cout\ = CARRY((\adat1_receiver|adat_edge_cur_time\(4) & ((!\adat1_receiver|LessThan0~7_cout\) # (!\adat1_receiver|adat_edge_max_time\(4)))) # (!\adat1_receiver|adat_edge_cur_time\(4) & (!\adat1_receiver|adat_edge_max_time\(4) & 
-- !\adat1_receiver|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_cur_time\(4),
	datab => \adat1_receiver|adat_edge_max_time\(4),
	datad => VCC,
	cin => \adat1_receiver|LessThan0~7_cout\,
	cout => \adat1_receiver|LessThan0~9_cout\);

-- Location: LCCOMB_X19_Y3_N20
\adat1_receiver|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan0~11_cout\ = CARRY((\adat1_receiver|adat_edge_cur_time\(5) & (\adat1_receiver|adat_edge_max_time\(5) & !\adat1_receiver|LessThan0~9_cout\)) # (!\adat1_receiver|adat_edge_cur_time\(5) & ((\adat1_receiver|adat_edge_max_time\(5)) # 
-- (!\adat1_receiver|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_cur_time\(5),
	datab => \adat1_receiver|adat_edge_max_time\(5),
	datad => VCC,
	cin => \adat1_receiver|LessThan0~9_cout\,
	cout => \adat1_receiver|LessThan0~11_cout\);

-- Location: LCCOMB_X19_Y3_N22
\adat1_receiver|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan0~13_cout\ = CARRY((\adat1_receiver|adat_edge_max_time\(6) & (\adat1_receiver|adat_edge_cur_time\(6) & !\adat1_receiver|LessThan0~11_cout\)) # (!\adat1_receiver|adat_edge_max_time\(6) & ((\adat1_receiver|adat_edge_cur_time\(6)) # 
-- (!\adat1_receiver|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(6),
	datab => \adat1_receiver|adat_edge_cur_time\(6),
	datad => VCC,
	cin => \adat1_receiver|LessThan0~11_cout\,
	cout => \adat1_receiver|LessThan0~13_cout\);

-- Location: LCCOMB_X19_Y3_N24
\adat1_receiver|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan0~15_cout\ = CARRY((\adat1_receiver|adat_edge_max_time\(7) & ((!\adat1_receiver|LessThan0~13_cout\) # (!\adat1_receiver|adat_edge_cur_time\(7)))) # (!\adat1_receiver|adat_edge_max_time\(7) & (!\adat1_receiver|adat_edge_cur_time\(7) 
-- & !\adat1_receiver|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(7),
	datab => \adat1_receiver|adat_edge_cur_time\(7),
	datad => VCC,
	cin => \adat1_receiver|LessThan0~13_cout\,
	cout => \adat1_receiver|LessThan0~15_cout\);

-- Location: LCCOMB_X19_Y3_N26
\adat1_receiver|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan0~17_cout\ = CARRY((\adat1_receiver|adat_edge_cur_time\(8) & ((!\adat1_receiver|LessThan0~15_cout\) # (!\adat1_receiver|adat_edge_max_time\(8)))) # (!\adat1_receiver|adat_edge_cur_time\(8) & (!\adat1_receiver|adat_edge_max_time\(8) 
-- & !\adat1_receiver|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_cur_time\(8),
	datab => \adat1_receiver|adat_edge_max_time\(8),
	datad => VCC,
	cin => \adat1_receiver|LessThan0~15_cout\,
	cout => \adat1_receiver|LessThan0~17_cout\);

-- Location: LCCOMB_X19_Y3_N28
\adat1_receiver|LessThan0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan0~18_combout\ = (\adat1_receiver|adat_edge_cur_time\(9) & ((\adat1_receiver|LessThan0~17_cout\) # (!\adat1_receiver|adat_edge_max_time\(9)))) # (!\adat1_receiver|adat_edge_cur_time\(9) & (\adat1_receiver|LessThan0~17_cout\ & 
-- !\adat1_receiver|adat_edge_max_time\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_edge_cur_time\(9),
	datad => \adat1_receiver|adat_edge_max_time\(9),
	cin => \adat1_receiver|LessThan0~17_cout\,
	combout => \adat1_receiver|LessThan0~18_combout\);

-- Location: LCFF_X20_Y3_N3
\adat1_receiver|adat_edge_max_time[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_max_time[0]~10_combout\,
	sdata => \adat1_receiver|adat_edge_cur_time\(0),
	sload => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_max_time\(0));

-- Location: LCCOMB_X20_Y3_N4
\adat1_receiver|adat_edge_max_time[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_max_time[1]~12_combout\ = (\adat1_receiver|adat_edge_max_time\(1) & (\adat1_receiver|adat_edge_max_time[0]~11\ & VCC)) # (!\adat1_receiver|adat_edge_max_time\(1) & (!\adat1_receiver|adat_edge_max_time[0]~11\))
-- \adat1_receiver|adat_edge_max_time[1]~13\ = CARRY((!\adat1_receiver|adat_edge_max_time\(1) & !\adat1_receiver|adat_edge_max_time[0]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_edge_max_time\(1),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_max_time[0]~11\,
	combout => \adat1_receiver|adat_edge_max_time[1]~12_combout\,
	cout => \adat1_receiver|adat_edge_max_time[1]~13\);

-- Location: LCFF_X20_Y3_N5
\adat1_receiver|adat_edge_max_time[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_max_time[1]~12_combout\,
	sdata => \adat1_receiver|adat_edge_cur_time\(1),
	sload => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_max_time\(1));

-- Location: LCCOMB_X20_Y3_N6
\adat1_receiver|adat_edge_max_time[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_max_time[2]~14_combout\ = (\adat1_receiver|adat_edge_max_time\(2) & ((GND) # (!\adat1_receiver|adat_edge_max_time[1]~13\))) # (!\adat1_receiver|adat_edge_max_time\(2) & (\adat1_receiver|adat_edge_max_time[1]~13\ $ (GND)))
-- \adat1_receiver|adat_edge_max_time[2]~15\ = CARRY((\adat1_receiver|adat_edge_max_time\(2)) # (!\adat1_receiver|adat_edge_max_time[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(2),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_max_time[1]~13\,
	combout => \adat1_receiver|adat_edge_max_time[2]~14_combout\,
	cout => \adat1_receiver|adat_edge_max_time[2]~15\);

-- Location: LCCOMB_X20_Y3_N8
\adat1_receiver|adat_edge_max_time[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_max_time[3]~16_combout\ = (\adat1_receiver|adat_edge_max_time\(3) & (\adat1_receiver|adat_edge_max_time[2]~15\ & VCC)) # (!\adat1_receiver|adat_edge_max_time\(3) & (!\adat1_receiver|adat_edge_max_time[2]~15\))
-- \adat1_receiver|adat_edge_max_time[3]~17\ = CARRY((!\adat1_receiver|adat_edge_max_time\(3) & !\adat1_receiver|adat_edge_max_time[2]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_edge_max_time\(3),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_max_time[2]~15\,
	combout => \adat1_receiver|adat_edge_max_time[3]~16_combout\,
	cout => \adat1_receiver|adat_edge_max_time[3]~17\);

-- Location: LCFF_X18_Y3_N11
\adat1_receiver|adat_edge_cur_time[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_cur_time[3]~16_combout\,
	sclr => \adat1_receiver|ALT_INV_detect_adat_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_cur_time\(3));

-- Location: LCFF_X20_Y3_N9
\adat1_receiver|adat_edge_max_time[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_max_time[3]~16_combout\,
	sdata => \adat1_receiver|adat_edge_cur_time\(3),
	sload => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_max_time\(3));

-- Location: LCCOMB_X20_Y3_N14
\adat1_receiver|adat_edge_max_time[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_edge_max_time[6]~22_combout\ = (\adat1_receiver|adat_edge_max_time\(6) & ((GND) # (!\adat1_receiver|adat_edge_max_time[5]~21\))) # (!\adat1_receiver|adat_edge_max_time\(6) & (\adat1_receiver|adat_edge_max_time[5]~21\ $ (GND)))
-- \adat1_receiver|adat_edge_max_time[6]~23\ = CARRY((\adat1_receiver|adat_edge_max_time\(6)) # (!\adat1_receiver|adat_edge_max_time[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_edge_max_time\(6),
	datad => VCC,
	cin => \adat1_receiver|adat_edge_max_time[5]~21\,
	combout => \adat1_receiver|adat_edge_max_time[6]~22_combout\,
	cout => \adat1_receiver|adat_edge_max_time[6]~23\);

-- Location: LCFF_X20_Y3_N15
\adat1_receiver|adat_edge_max_time[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_max_time[6]~22_combout\,
	sdata => \adat1_receiver|adat_edge_cur_time\(6),
	sload => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_max_time\(6));

-- Location: LCFF_X20_Y3_N19
\adat1_receiver|adat_edge_max_time[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_max_time[8]~26_combout\,
	sdata => \adat1_receiver|adat_edge_cur_time\(8),
	sload => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_max_time\(8));

-- Location: LCFF_X20_Y3_N7
\adat1_receiver|adat_edge_max_time[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_edge_max_time[2]~14_combout\,
	sdata => \adat1_receiver|adat_edge_cur_time\(2),
	sload => \adat1_receiver|LessThan0~18_combout\,
	ena => \adat1_receiver|adat_edge_max_time[9]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_max_time\(2));

-- Location: LCCOMB_X20_Y2_N0
\adat1_receiver|adat_sync_mask_time[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_sync_mask_time[0]~9_combout\ = (\adat1_receiver|adat_edge_max_time\(1) & (\adat1_receiver|adat_edge_max_time\(2) $ (VCC))) # (!\adat1_receiver|adat_edge_max_time\(1) & (\adat1_receiver|adat_edge_max_time\(2) & VCC))
-- \adat1_receiver|adat_sync_mask_time[0]~10\ = CARRY((\adat1_receiver|adat_edge_max_time\(1) & \adat1_receiver|adat_edge_max_time\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(1),
	datab => \adat1_receiver|adat_edge_max_time\(2),
	datad => VCC,
	combout => \adat1_receiver|adat_sync_mask_time[0]~9_combout\,
	cout => \adat1_receiver|adat_sync_mask_time[0]~10\);

-- Location: LCCOMB_X20_Y2_N4
\adat1_receiver|adat_sync_mask_time[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_sync_mask_time[2]~13_combout\ = ((\adat1_receiver|adat_edge_max_time\(4) $ (\adat1_receiver|adat_edge_max_time\(3) $ (!\adat1_receiver|adat_sync_mask_time[1]~12\)))) # (GND)
-- \adat1_receiver|adat_sync_mask_time[2]~14\ = CARRY((\adat1_receiver|adat_edge_max_time\(4) & ((\adat1_receiver|adat_edge_max_time\(3)) # (!\adat1_receiver|adat_sync_mask_time[1]~12\))) # (!\adat1_receiver|adat_edge_max_time\(4) & 
-- (\adat1_receiver|adat_edge_max_time\(3) & !\adat1_receiver|adat_sync_mask_time[1]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(4),
	datab => \adat1_receiver|adat_edge_max_time\(3),
	datad => VCC,
	cin => \adat1_receiver|adat_sync_mask_time[1]~12\,
	combout => \adat1_receiver|adat_sync_mask_time[2]~13_combout\,
	cout => \adat1_receiver|adat_sync_mask_time[2]~14\);

-- Location: LCCOMB_X20_Y2_N12
\adat1_receiver|adat_sync_mask_time[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_sync_mask_time[6]~21_combout\ = ((\adat1_receiver|adat_edge_max_time\(7) $ (\adat1_receiver|adat_edge_max_time\(8) $ (!\adat1_receiver|adat_sync_mask_time[5]~20\)))) # (GND)
-- \adat1_receiver|adat_sync_mask_time[6]~22\ = CARRY((\adat1_receiver|adat_edge_max_time\(7) & ((\adat1_receiver|adat_edge_max_time\(8)) # (!\adat1_receiver|adat_sync_mask_time[5]~20\))) # (!\adat1_receiver|adat_edge_max_time\(7) & 
-- (\adat1_receiver|adat_edge_max_time\(8) & !\adat1_receiver|adat_sync_mask_time[5]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(7),
	datab => \adat1_receiver|adat_edge_max_time\(8),
	datad => VCC,
	cin => \adat1_receiver|adat_sync_mask_time[5]~20\,
	combout => \adat1_receiver|adat_sync_mask_time[6]~21_combout\,
	cout => \adat1_receiver|adat_sync_mask_time[6]~22\);

-- Location: LCCOMB_X20_Y2_N14
\adat1_receiver|adat_sync_mask_time[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_sync_mask_time[7]~23_combout\ = (\adat1_receiver|adat_edge_max_time\(9) & ((\adat1_receiver|adat_edge_max_time\(8) & (\adat1_receiver|adat_sync_mask_time[6]~22\ & VCC)) # (!\adat1_receiver|adat_edge_max_time\(8) & 
-- (!\adat1_receiver|adat_sync_mask_time[6]~22\)))) # (!\adat1_receiver|adat_edge_max_time\(9) & ((\adat1_receiver|adat_edge_max_time\(8) & (!\adat1_receiver|adat_sync_mask_time[6]~22\)) # (!\adat1_receiver|adat_edge_max_time\(8) & 
-- ((\adat1_receiver|adat_sync_mask_time[6]~22\) # (GND)))))
-- \adat1_receiver|adat_sync_mask_time[7]~24\ = CARRY((\adat1_receiver|adat_edge_max_time\(9) & (!\adat1_receiver|adat_edge_max_time\(8) & !\adat1_receiver|adat_sync_mask_time[6]~22\)) # (!\adat1_receiver|adat_edge_max_time\(9) & 
-- ((!\adat1_receiver|adat_sync_mask_time[6]~22\) # (!\adat1_receiver|adat_edge_max_time\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(9),
	datab => \adat1_receiver|adat_edge_max_time\(8),
	datad => VCC,
	cin => \adat1_receiver|adat_sync_mask_time[6]~22\,
	combout => \adat1_receiver|adat_sync_mask_time[7]~23_combout\,
	cout => \adat1_receiver|adat_sync_mask_time[7]~24\);

-- Location: LCCOMB_X20_Y2_N16
\adat1_receiver|adat_sync_mask_time[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_sync_mask_time[8]~25_combout\ = \adat1_receiver|adat_edge_max_time\(9) $ (!\adat1_receiver|adat_sync_mask_time[7]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_max_time\(9),
	cin => \adat1_receiver|adat_sync_mask_time[7]~24\,
	combout => \adat1_receiver|adat_sync_mask_time[8]~25_combout\);

-- Location: LCFF_X20_Y2_N17
\adat1_receiver|adat_sync_mask_time[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_sync_mask_time[8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_sync_mask_time\(8));

-- Location: LCFF_X20_Y2_N15
\adat1_receiver|adat_sync_mask_time[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_sync_mask_time[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_sync_mask_time\(7));

-- Location: LCFF_X20_Y2_N13
\adat1_receiver|adat_sync_mask_time[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_sync_mask_time[6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_sync_mask_time\(6));

-- Location: LCFF_X20_Y2_N5
\adat1_receiver|adat_sync_mask_time[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_sync_mask_time[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_sync_mask_time\(2));

-- Location: LCFF_X20_Y2_N1
\adat1_receiver|adat_sync_mask_time[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_sync_mask_time[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_sync_mask_time\(0));

-- Location: LCCOMB_X21_Y3_N0
\adat1_receiver|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan1~1_cout\ = CARRY((\adat1_receiver|adat_edge_cur_time\(0) & !\adat1_receiver|adat_sync_mask_time\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_cur_time\(0),
	datab => \adat1_receiver|adat_sync_mask_time\(0),
	datad => VCC,
	cout => \adat1_receiver|LessThan1~1_cout\);

-- Location: LCCOMB_X21_Y3_N2
\adat1_receiver|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan1~3_cout\ = CARRY((\adat1_receiver|adat_sync_mask_time\(1) & ((!\adat1_receiver|LessThan1~1_cout\) # (!\adat1_receiver|adat_edge_cur_time\(1)))) # (!\adat1_receiver|adat_sync_mask_time\(1) & (!\adat1_receiver|adat_edge_cur_time\(1) 
-- & !\adat1_receiver|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_sync_mask_time\(1),
	datab => \adat1_receiver|adat_edge_cur_time\(1),
	datad => VCC,
	cin => \adat1_receiver|LessThan1~1_cout\,
	cout => \adat1_receiver|LessThan1~3_cout\);

-- Location: LCCOMB_X21_Y3_N4
\adat1_receiver|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan1~5_cout\ = CARRY((\adat1_receiver|adat_edge_cur_time\(2) & ((!\adat1_receiver|LessThan1~3_cout\) # (!\adat1_receiver|adat_sync_mask_time\(2)))) # (!\adat1_receiver|adat_edge_cur_time\(2) & (!\adat1_receiver|adat_sync_mask_time\(2) 
-- & !\adat1_receiver|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_cur_time\(2),
	datab => \adat1_receiver|adat_sync_mask_time\(2),
	datad => VCC,
	cin => \adat1_receiver|LessThan1~3_cout\,
	cout => \adat1_receiver|LessThan1~5_cout\);

-- Location: LCCOMB_X21_Y3_N6
\adat1_receiver|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan1~7_cout\ = CARRY((\adat1_receiver|adat_sync_mask_time\(3) & ((!\adat1_receiver|LessThan1~5_cout\) # (!\adat1_receiver|adat_edge_cur_time\(3)))) # (!\adat1_receiver|adat_sync_mask_time\(3) & (!\adat1_receiver|adat_edge_cur_time\(3) 
-- & !\adat1_receiver|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_sync_mask_time\(3),
	datab => \adat1_receiver|adat_edge_cur_time\(3),
	datad => VCC,
	cin => \adat1_receiver|LessThan1~5_cout\,
	cout => \adat1_receiver|LessThan1~7_cout\);

-- Location: LCCOMB_X21_Y3_N8
\adat1_receiver|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan1~9_cout\ = CARRY((\adat1_receiver|adat_sync_mask_time\(4) & (\adat1_receiver|adat_edge_cur_time\(4) & !\adat1_receiver|LessThan1~7_cout\)) # (!\adat1_receiver|adat_sync_mask_time\(4) & ((\adat1_receiver|adat_edge_cur_time\(4)) # 
-- (!\adat1_receiver|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_sync_mask_time\(4),
	datab => \adat1_receiver|adat_edge_cur_time\(4),
	datad => VCC,
	cin => \adat1_receiver|LessThan1~7_cout\,
	cout => \adat1_receiver|LessThan1~9_cout\);

-- Location: LCCOMB_X21_Y3_N10
\adat1_receiver|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan1~11_cout\ = CARRY((\adat1_receiver|adat_sync_mask_time\(5) & ((!\adat1_receiver|LessThan1~9_cout\) # (!\adat1_receiver|adat_edge_cur_time\(5)))) # (!\adat1_receiver|adat_sync_mask_time\(5) & 
-- (!\adat1_receiver|adat_edge_cur_time\(5) & !\adat1_receiver|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_sync_mask_time\(5),
	datab => \adat1_receiver|adat_edge_cur_time\(5),
	datad => VCC,
	cin => \adat1_receiver|LessThan1~9_cout\,
	cout => \adat1_receiver|LessThan1~11_cout\);

-- Location: LCCOMB_X21_Y3_N12
\adat1_receiver|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan1~13_cout\ = CARRY((\adat1_receiver|adat_edge_cur_time\(6) & ((!\adat1_receiver|LessThan1~11_cout\) # (!\adat1_receiver|adat_sync_mask_time\(6)))) # (!\adat1_receiver|adat_edge_cur_time\(6) & 
-- (!\adat1_receiver|adat_sync_mask_time\(6) & !\adat1_receiver|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_cur_time\(6),
	datab => \adat1_receiver|adat_sync_mask_time\(6),
	datad => VCC,
	cin => \adat1_receiver|LessThan1~11_cout\,
	cout => \adat1_receiver|LessThan1~13_cout\);

-- Location: LCCOMB_X21_Y3_N14
\adat1_receiver|LessThan1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan1~15_cout\ = CARRY((\adat1_receiver|adat_edge_cur_time\(7) & (\adat1_receiver|adat_sync_mask_time\(7) & !\adat1_receiver|LessThan1~13_cout\)) # (!\adat1_receiver|adat_edge_cur_time\(7) & ((\adat1_receiver|adat_sync_mask_time\(7)) # 
-- (!\adat1_receiver|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_cur_time\(7),
	datab => \adat1_receiver|adat_sync_mask_time\(7),
	datad => VCC,
	cin => \adat1_receiver|LessThan1~13_cout\,
	cout => \adat1_receiver|LessThan1~15_cout\);

-- Location: LCCOMB_X21_Y3_N16
\adat1_receiver|LessThan1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan1~16_combout\ = (\adat1_receiver|adat_edge_cur_time\(8) & ((!\adat1_receiver|adat_sync_mask_time\(8)) # (!\adat1_receiver|LessThan1~15_cout\))) # (!\adat1_receiver|adat_edge_cur_time\(8) & (!\adat1_receiver|LessThan1~15_cout\ & 
-- !\adat1_receiver|adat_sync_mask_time\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_edge_cur_time\(8),
	datad => \adat1_receiver|adat_sync_mask_time\(8),
	cin => \adat1_receiver|LessThan1~15_cout\,
	combout => \adat1_receiver|LessThan1~16_combout\);

-- Location: LCCOMB_X20_Y3_N24
\adat1_receiver|LessThan1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|LessThan1~18_combout\ = (!\adat1_receiver|adat_edge_cur_time\(9) & !\adat1_receiver|LessThan1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_edge_cur_time\(9),
	datac => \adat1_receiver|LessThan1~16_combout\,
	combout => \adat1_receiver|LessThan1~18_combout\);

-- Location: LCFF_X20_Y3_N25
\adat1_receiver|adat_sync_mask\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|LessThan1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_sync_mask~regout\);

-- Location: LCCOMB_X19_Y3_N4
\adat1_receiver|adat_sync_mask_shift[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_sync_mask_shift[0]~feeder_combout\ = \adat1_receiver|adat_sync_mask~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_sync_mask~regout\,
	combout => \adat1_receiver|adat_sync_mask_shift[0]~feeder_combout\);

-- Location: LCFF_X19_Y3_N5
\adat1_receiver|adat_sync_mask_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_sync_mask_shift[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_sync_mask_shift\(0));

-- Location: LCFF_X19_Y3_N7
\adat1_receiver|adat_sync_mask_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_sync_mask_shift\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_sync_mask_shift\(1));

-- Location: LCCOMB_X19_Y3_N6
\adat1_receiver|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal3~0_combout\ = (\adat1_receiver|adat_sync_mask_shift\(0) & !\adat1_receiver|adat_sync_mask_shift\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_sync_mask_shift\(0),
	datac => \adat1_receiver|adat_sync_mask_shift\(1),
	combout => \adat1_receiver|Equal3~0_combout\);

-- Location: LCFF_X15_Y7_N9
\adat1_receiver|adat_inc_word_time[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_inc_word_time[1]~14_combout\,
	sclr => \adat1_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_inc_word_time\(1));

-- Location: LCCOMB_X15_Y7_N10
\adat1_receiver|adat_inc_word_time[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_inc_word_time[2]~16_combout\ = (\adat1_receiver|adat_inc_word_time\(2) & (\adat1_receiver|adat_inc_word_time[1]~15\ $ (GND))) # (!\adat1_receiver|adat_inc_word_time\(2) & (!\adat1_receiver|adat_inc_word_time[1]~15\ & VCC))
-- \adat1_receiver|adat_inc_word_time[2]~17\ = CARRY((\adat1_receiver|adat_inc_word_time\(2) & !\adat1_receiver|adat_inc_word_time[1]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_inc_word_time\(2),
	datad => VCC,
	cin => \adat1_receiver|adat_inc_word_time[1]~15\,
	combout => \adat1_receiver|adat_inc_word_time[2]~16_combout\,
	cout => \adat1_receiver|adat_inc_word_time[2]~17\);

-- Location: LCCOMB_X15_Y7_N12
\adat1_receiver|adat_inc_word_time[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_inc_word_time[3]~18_combout\ = (\adat1_receiver|adat_inc_word_time\(3) & (!\adat1_receiver|adat_inc_word_time[2]~17\)) # (!\adat1_receiver|adat_inc_word_time\(3) & ((\adat1_receiver|adat_inc_word_time[2]~17\) # (GND)))
-- \adat1_receiver|adat_inc_word_time[3]~19\ = CARRY((!\adat1_receiver|adat_inc_word_time[2]~17\) # (!\adat1_receiver|adat_inc_word_time\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_inc_word_time\(3),
	datad => VCC,
	cin => \adat1_receiver|adat_inc_word_time[2]~17\,
	combout => \adat1_receiver|adat_inc_word_time[3]~18_combout\,
	cout => \adat1_receiver|adat_inc_word_time[3]~19\);

-- Location: LCCOMB_X15_Y7_N14
\adat1_receiver|adat_inc_word_time[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_inc_word_time[4]~20_combout\ = (\adat1_receiver|adat_inc_word_time\(4) & (\adat1_receiver|adat_inc_word_time[3]~19\ $ (GND))) # (!\adat1_receiver|adat_inc_word_time\(4) & (!\adat1_receiver|adat_inc_word_time[3]~19\ & VCC))
-- \adat1_receiver|adat_inc_word_time[4]~21\ = CARRY((\adat1_receiver|adat_inc_word_time\(4) & !\adat1_receiver|adat_inc_word_time[3]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_inc_word_time\(4),
	datad => VCC,
	cin => \adat1_receiver|adat_inc_word_time[3]~19\,
	combout => \adat1_receiver|adat_inc_word_time[4]~20_combout\,
	cout => \adat1_receiver|adat_inc_word_time[4]~21\);

-- Location: LCFF_X15_Y7_N15
\adat1_receiver|adat_inc_word_time[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_inc_word_time[4]~20_combout\,
	sclr => \adat1_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_inc_word_time\(4));

-- Location: LCCOMB_X15_Y7_N16
\adat1_receiver|adat_inc_word_time[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_inc_word_time[5]~22_combout\ = (\adat1_receiver|adat_inc_word_time\(5) & (!\adat1_receiver|adat_inc_word_time[4]~21\)) # (!\adat1_receiver|adat_inc_word_time\(5) & ((\adat1_receiver|adat_inc_word_time[4]~21\) # (GND)))
-- \adat1_receiver|adat_inc_word_time[5]~23\ = CARRY((!\adat1_receiver|adat_inc_word_time[4]~21\) # (!\adat1_receiver|adat_inc_word_time\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_inc_word_time\(5),
	datad => VCC,
	cin => \adat1_receiver|adat_inc_word_time[4]~21\,
	combout => \adat1_receiver|adat_inc_word_time[5]~22_combout\,
	cout => \adat1_receiver|adat_inc_word_time[5]~23\);

-- Location: LCCOMB_X15_Y7_N18
\adat1_receiver|adat_inc_word_time[6]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_inc_word_time[6]~24_combout\ = (\adat1_receiver|adat_inc_word_time\(6) & (\adat1_receiver|adat_inc_word_time[5]~23\ $ (GND))) # (!\adat1_receiver|adat_inc_word_time\(6) & (!\adat1_receiver|adat_inc_word_time[5]~23\ & VCC))
-- \adat1_receiver|adat_inc_word_time[6]~25\ = CARRY((\adat1_receiver|adat_inc_word_time\(6) & !\adat1_receiver|adat_inc_word_time[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_inc_word_time\(6),
	datad => VCC,
	cin => \adat1_receiver|adat_inc_word_time[5]~23\,
	combout => \adat1_receiver|adat_inc_word_time[6]~24_combout\,
	cout => \adat1_receiver|adat_inc_word_time[6]~25\);

-- Location: LCFF_X15_Y7_N19
\adat1_receiver|adat_inc_word_time[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_inc_word_time[6]~24_combout\,
	sclr => \adat1_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_inc_word_time\(6));

-- Location: LCCOMB_X15_Y7_N20
\adat1_receiver|adat_inc_word_time[7]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_inc_word_time[7]~26_combout\ = (\adat1_receiver|adat_inc_word_time\(7) & (!\adat1_receiver|adat_inc_word_time[6]~25\)) # (!\adat1_receiver|adat_inc_word_time\(7) & ((\adat1_receiver|adat_inc_word_time[6]~25\) # (GND)))
-- \adat1_receiver|adat_inc_word_time[7]~27\ = CARRY((!\adat1_receiver|adat_inc_word_time[6]~25\) # (!\adat1_receiver|adat_inc_word_time\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_inc_word_time\(7),
	datad => VCC,
	cin => \adat1_receiver|adat_inc_word_time[6]~25\,
	combout => \adat1_receiver|adat_inc_word_time[7]~26_combout\,
	cout => \adat1_receiver|adat_inc_word_time[7]~27\);

-- Location: LCCOMB_X15_Y7_N22
\adat1_receiver|adat_inc_word_time[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_inc_word_time[8]~28_combout\ = (\adat1_receiver|adat_inc_word_time\(8) & (\adat1_receiver|adat_inc_word_time[7]~27\ $ (GND))) # (!\adat1_receiver|adat_inc_word_time\(8) & (!\adat1_receiver|adat_inc_word_time[7]~27\ & VCC))
-- \adat1_receiver|adat_inc_word_time[8]~29\ = CARRY((\adat1_receiver|adat_inc_word_time\(8) & !\adat1_receiver|adat_inc_word_time[7]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_inc_word_time\(8),
	datad => VCC,
	cin => \adat1_receiver|adat_inc_word_time[7]~27\,
	combout => \adat1_receiver|adat_inc_word_time[8]~28_combout\,
	cout => \adat1_receiver|adat_inc_word_time[8]~29\);

-- Location: LCFF_X15_Y7_N23
\adat1_receiver|adat_inc_word_time[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_inc_word_time[8]~28_combout\,
	sclr => \adat1_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_inc_word_time\(8));

-- Location: LCCOMB_X15_Y7_N24
\adat1_receiver|adat_inc_word_time[9]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_inc_word_time[9]~30_combout\ = (\adat1_receiver|adat_inc_word_time\(9) & (!\adat1_receiver|adat_inc_word_time[8]~29\)) # (!\adat1_receiver|adat_inc_word_time\(9) & ((\adat1_receiver|adat_inc_word_time[8]~29\) # (GND)))
-- \adat1_receiver|adat_inc_word_time[9]~31\ = CARRY((!\adat1_receiver|adat_inc_word_time[8]~29\) # (!\adat1_receiver|adat_inc_word_time\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_inc_word_time\(9),
	datad => VCC,
	cin => \adat1_receiver|adat_inc_word_time[8]~29\,
	combout => \adat1_receiver|adat_inc_word_time[9]~30_combout\,
	cout => \adat1_receiver|adat_inc_word_time[9]~31\);

-- Location: LCCOMB_X15_Y7_N26
\adat1_receiver|adat_inc_word_time[10]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_inc_word_time[10]~32_combout\ = (\adat1_receiver|adat_inc_word_time\(10) & (\adat1_receiver|adat_inc_word_time[9]~31\ $ (GND))) # (!\adat1_receiver|adat_inc_word_time\(10) & (!\adat1_receiver|adat_inc_word_time[9]~31\ & VCC))
-- \adat1_receiver|adat_inc_word_time[10]~33\ = CARRY((\adat1_receiver|adat_inc_word_time\(10) & !\adat1_receiver|adat_inc_word_time[9]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_inc_word_time\(10),
	datad => VCC,
	cin => \adat1_receiver|adat_inc_word_time[9]~31\,
	combout => \adat1_receiver|adat_inc_word_time[10]~32_combout\,
	cout => \adat1_receiver|adat_inc_word_time[10]~33\);

-- Location: LCFF_X15_Y7_N27
\adat1_receiver|adat_inc_word_time[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_inc_word_time[10]~32_combout\,
	sclr => \adat1_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_inc_word_time\(10));

-- Location: LCCOMB_X15_Y7_N28
\adat1_receiver|adat_inc_word_time[11]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_inc_word_time[11]~34_combout\ = \adat1_receiver|adat_inc_word_time[10]~33\ $ (\adat1_receiver|adat_inc_word_time\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_inc_word_time\(11),
	cin => \adat1_receiver|adat_inc_word_time[10]~33\,
	combout => \adat1_receiver|adat_inc_word_time[11]~34_combout\);

-- Location: LCFF_X15_Y7_N29
\adat1_receiver|adat_inc_word_time[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_inc_word_time[11]~34_combout\,
	sclr => \adat1_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_inc_word_time\(11));

-- Location: LCCOMB_X18_Y3_N0
\adat1_receiver|detect_adat_sync~0_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|detect_adat_sync~0_wirecell_combout\ = !\adat1_receiver|detect_adat_sync~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \adat1_receiver|detect_adat_sync~0_combout\,
	combout => \adat1_receiver|detect_adat_sync~0_wirecell_combout\);

-- Location: LCFF_X18_Y3_N1
\adat1_receiver|adat_edge_detect\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|detect_adat_sync~0_wirecell_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_edge_detect~regout\);

-- Location: LCCOMB_X19_Y3_N8
\adat1_receiver|detect_adat_bits~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|detect_adat_bits~0_combout\ = (\adat1_receiver|adat_edge_detect~regout\ & !\adat1_receiver|adat_sync_mask~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \adat1_receiver|adat_edge_detect~regout\,
	datad => \adat1_receiver|adat_sync_mask~regout\,
	combout => \adat1_receiver|detect_adat_bits~0_combout\);

-- Location: LCFF_X15_Y7_N7
\adat1_receiver|adat_inc_word_time[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_inc_word_time[0]~12_combout\,
	sclr => \adat1_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_inc_word_time\(0));

-- Location: LCFF_X15_Y7_N11
\adat1_receiver|adat_inc_word_time[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_inc_word_time[2]~16_combout\,
	sclr => \adat1_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_inc_word_time\(2));

-- Location: LCFF_X15_Y7_N13
\adat1_receiver|adat_inc_word_time[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_inc_word_time[3]~18_combout\,
	sclr => \adat1_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_inc_word_time\(3));

-- Location: LCFF_X15_Y7_N17
\adat1_receiver|adat_inc_word_time[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_inc_word_time[5]~22_combout\,
	sclr => \adat1_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_inc_word_time\(5));

-- Location: LCFF_X15_Y7_N21
\adat1_receiver|adat_inc_word_time[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_inc_word_time[7]~26_combout\,
	sclr => \adat1_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_inc_word_time\(7));

-- Location: LCFF_X15_Y7_N25
\adat1_receiver|adat_inc_word_time[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_inc_word_time[9]~30_combout\,
	sclr => \adat1_receiver|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_inc_word_time\(9));

-- Location: LCCOMB_X17_Y7_N4
\adat1_receiver|adat_bit_counter[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_bit_counter[0]~8_combout\ = \adat1_receiver|adat_bit_counter\(0) $ (VCC)
-- \adat1_receiver|adat_bit_counter[0]~9\ = CARRY(\adat1_receiver|adat_bit_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_bit_counter\(0),
	datad => VCC,
	combout => \adat1_receiver|adat_bit_counter[0]~8_combout\,
	cout => \adat1_receiver|adat_bit_counter[0]~9\);

-- Location: LCCOMB_X17_Y7_N6
\adat1_receiver|adat_bit_counter[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_bit_counter[1]~11_combout\ = (\adat1_receiver|adat_bit_counter\(1) & (!\adat1_receiver|adat_bit_counter[0]~9\)) # (!\adat1_receiver|adat_bit_counter\(1) & ((\adat1_receiver|adat_bit_counter[0]~9\) # (GND)))
-- \adat1_receiver|adat_bit_counter[1]~12\ = CARRY((!\adat1_receiver|adat_bit_counter[0]~9\) # (!\adat1_receiver|adat_bit_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_bit_counter\(1),
	datad => VCC,
	cin => \adat1_receiver|adat_bit_counter[0]~9\,
	combout => \adat1_receiver|adat_bit_counter[1]~11_combout\,
	cout => \adat1_receiver|adat_bit_counter[1]~12\);

-- Location: LCFF_X17_Y7_N7
\adat1_receiver|adat_bit_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_bit_counter[1]~11_combout\,
	sclr => \adat1_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat1_receiver|adat_bit_counter[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_bit_counter\(1));

-- Location: LCCOMB_X17_Y7_N8
\adat1_receiver|adat_bit_counter[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_bit_counter[2]~13_combout\ = (\adat1_receiver|adat_bit_counter\(2) & (\adat1_receiver|adat_bit_counter[1]~12\ $ (GND))) # (!\adat1_receiver|adat_bit_counter\(2) & (!\adat1_receiver|adat_bit_counter[1]~12\ & VCC))
-- \adat1_receiver|adat_bit_counter[2]~14\ = CARRY((\adat1_receiver|adat_bit_counter\(2) & !\adat1_receiver|adat_bit_counter[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_bit_counter\(2),
	datad => VCC,
	cin => \adat1_receiver|adat_bit_counter[1]~12\,
	combout => \adat1_receiver|adat_bit_counter[2]~13_combout\,
	cout => \adat1_receiver|adat_bit_counter[2]~14\);

-- Location: LCFF_X17_Y7_N9
\adat1_receiver|adat_bit_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_bit_counter[2]~13_combout\,
	sclr => \adat1_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat1_receiver|adat_bit_counter[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_bit_counter\(2));

-- Location: LCCOMB_X17_Y7_N10
\adat1_receiver|adat_bit_counter[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_bit_counter[3]~15_combout\ = (\adat1_receiver|adat_bit_counter\(3) & (!\adat1_receiver|adat_bit_counter[2]~14\)) # (!\adat1_receiver|adat_bit_counter\(3) & ((\adat1_receiver|adat_bit_counter[2]~14\) # (GND)))
-- \adat1_receiver|adat_bit_counter[3]~16\ = CARRY((!\adat1_receiver|adat_bit_counter[2]~14\) # (!\adat1_receiver|adat_bit_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_bit_counter\(3),
	datad => VCC,
	cin => \adat1_receiver|adat_bit_counter[2]~14\,
	combout => \adat1_receiver|adat_bit_counter[3]~15_combout\,
	cout => \adat1_receiver|adat_bit_counter[3]~16\);

-- Location: LCFF_X17_Y7_N11
\adat1_receiver|adat_bit_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_bit_counter[3]~15_combout\,
	sclr => \adat1_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat1_receiver|adat_bit_counter[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_bit_counter\(3));

-- Location: LCCOMB_X17_Y7_N12
\adat1_receiver|adat_bit_counter[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_bit_counter[4]~17_combout\ = (\adat1_receiver|adat_bit_counter\(4) & (\adat1_receiver|adat_bit_counter[3]~16\ $ (GND))) # (!\adat1_receiver|adat_bit_counter\(4) & (!\adat1_receiver|adat_bit_counter[3]~16\ & VCC))
-- \adat1_receiver|adat_bit_counter[4]~18\ = CARRY((\adat1_receiver|adat_bit_counter\(4) & !\adat1_receiver|adat_bit_counter[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_bit_counter\(4),
	datad => VCC,
	cin => \adat1_receiver|adat_bit_counter[3]~16\,
	combout => \adat1_receiver|adat_bit_counter[4]~17_combout\,
	cout => \adat1_receiver|adat_bit_counter[4]~18\);

-- Location: LCFF_X17_Y7_N13
\adat1_receiver|adat_bit_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_bit_counter[4]~17_combout\,
	sclr => \adat1_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat1_receiver|adat_bit_counter[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_bit_counter\(4));

-- Location: LCCOMB_X17_Y7_N14
\adat1_receiver|adat_bit_counter[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_bit_counter[5]~19_combout\ = (\adat1_receiver|adat_bit_counter\(5) & (!\adat1_receiver|adat_bit_counter[4]~18\)) # (!\adat1_receiver|adat_bit_counter\(5) & ((\adat1_receiver|adat_bit_counter[4]~18\) # (GND)))
-- \adat1_receiver|adat_bit_counter[5]~20\ = CARRY((!\adat1_receiver|adat_bit_counter[4]~18\) # (!\adat1_receiver|adat_bit_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|adat_bit_counter\(5),
	datad => VCC,
	cin => \adat1_receiver|adat_bit_counter[4]~18\,
	combout => \adat1_receiver|adat_bit_counter[5]~19_combout\,
	cout => \adat1_receiver|adat_bit_counter[5]~20\);

-- Location: LCFF_X17_Y7_N15
\adat1_receiver|adat_bit_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_bit_counter[5]~19_combout\,
	sclr => \adat1_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat1_receiver|adat_bit_counter[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_bit_counter\(5));

-- Location: LCCOMB_X17_Y7_N16
\adat1_receiver|adat_bit_counter[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_bit_counter[6]~21_combout\ = (\adat1_receiver|adat_bit_counter\(6) & (\adat1_receiver|adat_bit_counter[5]~20\ $ (GND))) # (!\adat1_receiver|adat_bit_counter\(6) & (!\adat1_receiver|adat_bit_counter[5]~20\ & VCC))
-- \adat1_receiver|adat_bit_counter[6]~22\ = CARRY((\adat1_receiver|adat_bit_counter\(6) & !\adat1_receiver|adat_bit_counter[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_bit_counter\(6),
	datad => VCC,
	cin => \adat1_receiver|adat_bit_counter[5]~20\,
	combout => \adat1_receiver|adat_bit_counter[6]~21_combout\,
	cout => \adat1_receiver|adat_bit_counter[6]~22\);

-- Location: LCFF_X17_Y7_N17
\adat1_receiver|adat_bit_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_bit_counter[6]~21_combout\,
	sclr => \adat1_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat1_receiver|adat_bit_counter[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_bit_counter\(6));

-- Location: LCCOMB_X17_Y7_N18
\adat1_receiver|adat_bit_counter[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_bit_counter[7]~23_combout\ = \adat1_receiver|adat_bit_counter[6]~22\ $ (\adat1_receiver|adat_bit_counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_bit_counter\(7),
	cin => \adat1_receiver|adat_bit_counter[6]~22\,
	combout => \adat1_receiver|adat_bit_counter[7]~23_combout\);

-- Location: LCFF_X17_Y7_N19
\adat1_receiver|adat_bit_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_bit_counter[7]~23_combout\,
	sclr => \adat1_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat1_receiver|adat_bit_counter[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_bit_counter\(7));

-- Location: DSPMULT_X16_Y7_N0
\adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	clk => \m_clk~clkctrl_outclk\,
	aclr => GND,
	ena => \adat1_receiver|detect_adat_bits~0_combout\,
	dataa => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y7_N0
\adat1_receiver|Equal4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal4~5_combout\ = (\adat1_receiver|adat_inc_word_time\(8) & (\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(8) & (\adat1_receiver|adat_inc_word_time\(9) $ 
-- (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(9))))) # (!\adat1_receiver|adat_inc_word_time\(8) & (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(8) & (\adat1_receiver|adat_inc_word_time\(9) $ 
-- (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_inc_word_time\(8),
	datab => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(8),
	datac => \adat1_receiver|adat_inc_word_time\(9),
	datad => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(9),
	combout => \adat1_receiver|Equal4~5_combout\);

-- Location: LCCOMB_X17_Y7_N26
\adat1_receiver|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal4~0_combout\ = (\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(1) & (\adat1_receiver|adat_inc_word_time\(1) & (\adat1_receiver|adat_inc_word_time\(0) $ 
-- (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(0))))) # (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(1) & (!\adat1_receiver|adat_inc_word_time\(1) & (\adat1_receiver|adat_inc_word_time\(0) $ 
-- (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(1),
	datab => \adat1_receiver|adat_inc_word_time\(0),
	datac => \adat1_receiver|adat_inc_word_time\(1),
	datad => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(0),
	combout => \adat1_receiver|Equal4~0_combout\);

-- Location: LCCOMB_X17_Y7_N24
\adat1_receiver|Equal4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal4~2_combout\ = (\adat1_receiver|adat_inc_word_time\(5) & (\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(5) & (\adat1_receiver|adat_inc_word_time\(4) $ 
-- (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(4))))) # (!\adat1_receiver|adat_inc_word_time\(5) & (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(5) & (\adat1_receiver|adat_inc_word_time\(4) $ 
-- (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_inc_word_time\(5),
	datab => \adat1_receiver|adat_inc_word_time\(4),
	datac => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(5),
	datad => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(4),
	combout => \adat1_receiver|Equal4~2_combout\);

-- Location: LCCOMB_X17_Y7_N28
\adat1_receiver|Equal4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal4~3_combout\ = (\adat1_receiver|adat_inc_word_time\(7) & (\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(7) & (\adat1_receiver|adat_inc_word_time\(6) $ 
-- (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(6))))) # (!\adat1_receiver|adat_inc_word_time\(7) & (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(7) & (\adat1_receiver|adat_inc_word_time\(6) $ 
-- (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_inc_word_time\(7),
	datab => \adat1_receiver|adat_inc_word_time\(6),
	datac => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(6),
	datad => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(7),
	combout => \adat1_receiver|Equal4~3_combout\);

-- Location: LCCOMB_X17_Y7_N0
\adat1_receiver|Equal4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal4~4_combout\ = (\adat1_receiver|Equal4~1_combout\ & (\adat1_receiver|Equal4~0_combout\ & (\adat1_receiver|Equal4~2_combout\ & \adat1_receiver|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|Equal4~1_combout\,
	datab => \adat1_receiver|Equal4~0_combout\,
	datac => \adat1_receiver|Equal4~2_combout\,
	datad => \adat1_receiver|Equal4~3_combout\,
	combout => \adat1_receiver|Equal4~4_combout\);

-- Location: LCCOMB_X17_Y7_N2
\adat1_receiver|adat_bit_counter[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_bit_counter[1]~10_combout\ = (\adat1_receiver|detect_adat_bits~0_combout\) # ((\adat1_receiver|Equal4~6_combout\ & (\adat1_receiver|Equal4~5_combout\ & \adat1_receiver|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|detect_adat_bits~0_combout\,
	datab => \adat1_receiver|Equal4~6_combout\,
	datac => \adat1_receiver|Equal4~5_combout\,
	datad => \adat1_receiver|Equal4~4_combout\,
	combout => \adat1_receiver|adat_bit_counter[1]~10_combout\);

-- Location: LCFF_X17_Y7_N5
\adat1_receiver|adat_bit_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_bit_counter[0]~8_combout\,
	sclr => \adat1_receiver|ALT_INV_Equal4~7_combout\,
	ena => \adat1_receiver|adat_bit_counter[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_bit_counter\(0));

-- Location: LCCOMB_X17_Y7_N22
\adat1_receiver|Equal4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal4~6_combout\ = (\adat1_receiver|adat_inc_word_time\(10) & (\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(10) & (\adat1_receiver|adat_inc_word_time\(11) $ 
-- (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(11))))) # (!\adat1_receiver|adat_inc_word_time\(10) & (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(10) & (\adat1_receiver|adat_inc_word_time\(11) $ 
-- (!\adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_inc_word_time\(10),
	datab => \adat1_receiver|adat_inc_word_time\(11),
	datac => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(10),
	datad => \adat1_receiver|multiplier|lpm_mult_component|auto_generated|result\(11),
	combout => \adat1_receiver|Equal4~6_combout\);

-- Location: LCCOMB_X17_Y7_N30
\adat1_receiver|Equal4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal4~7_combout\ = (\adat1_receiver|Equal4~6_combout\ & (\adat1_receiver|Equal4~5_combout\ & \adat1_receiver|Equal4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adat1_receiver|Equal4~6_combout\,
	datac => \adat1_receiver|Equal4~5_combout\,
	datad => \adat1_receiver|Equal4~4_combout\,
	combout => \adat1_receiver|Equal4~7_combout\);

-- Location: LCFF_X17_Y7_N31
\adat1_receiver|adat_bit_clk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|Equal4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_bit_clk~regout\);

-- Location: CLKCTRL_G7
\adat1_receiver|adat_bit_clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \adat1_receiver|adat_bit_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y7_N0
\adat1_receiver|adat_data[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data[0]~feeder_combout\ = \adat1_in~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_in~combout\,
	combout => \adat1_receiver|adat_data[0]~feeder_combout\);

-- Location: LCFF_X18_Y7_N1
\adat1_receiver|adat_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data[0]~feeder_combout\,
	ena => \adat1_receiver|Equal4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data\(0));

-- Location: LCCOMB_X18_Y7_N14
\adat1_receiver|adat_data[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data[1]~feeder_combout\ = \adat1_receiver|adat_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data\(0),
	combout => \adat1_receiver|adat_data[1]~feeder_combout\);

-- Location: LCFF_X18_Y7_N15
\adat1_receiver|adat_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data[1]~feeder_combout\,
	ena => \adat1_receiver|Equal4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data\(1));

-- Location: LCCOMB_X18_Y7_N30
\adat1_receiver|shift_adat_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|shift_adat_data~0_combout\ = \adat1_receiver|adat_data\(1) $ (\adat1_receiver|adat_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \adat1_receiver|adat_data\(1),
	datad => \adat1_receiver|adat_data\(0),
	combout => \adat1_receiver|shift_adat_data~0_combout\);

-- Location: LCFF_X18_Y7_N31
\adat1_receiver|adat_data_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|shift_adat_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(0));

-- Location: LCCOMB_X18_Y7_N28
\adat1_receiver|adat_data_shift[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[1]~feeder_combout\ = \adat1_receiver|adat_data_shift\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(0),
	combout => \adat1_receiver|adat_data_shift[1]~feeder_combout\);

-- Location: LCFF_X18_Y7_N29
\adat1_receiver|adat_data_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(1));

-- Location: LCCOMB_X10_Y3_N4
\adat1_receiver|adat_data_shift[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[2]~feeder_combout\ = \adat1_receiver|adat_data_shift\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(1),
	combout => \adat1_receiver|adat_data_shift[2]~feeder_combout\);

-- Location: LCFF_X10_Y3_N5
\adat1_receiver|adat_data_shift[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(2));

-- Location: LCCOMB_X9_Y3_N14
\adat1_receiver|adat_data_shift[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[3]~feeder_combout\ = \adat1_receiver|adat_data_shift\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(2),
	combout => \adat1_receiver|adat_data_shift[3]~feeder_combout\);

-- Location: LCFF_X9_Y3_N15
\adat1_receiver|adat_data_shift[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(3));

-- Location: LCFF_X9_Y3_N17
\adat1_receiver|adat_data_shift[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(4));

-- Location: LCFF_X9_Y3_N11
\adat1_receiver|adat_data_shift[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(5));

-- Location: LCCOMB_X9_Y3_N0
\adat1_receiver|adat_data_shift[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[6]~feeder_combout\ = \adat1_receiver|adat_data_shift\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(5),
	combout => \adat1_receiver|adat_data_shift[6]~feeder_combout\);

-- Location: LCFF_X9_Y3_N1
\adat1_receiver|adat_data_shift[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(6));

-- Location: LCCOMB_X9_Y3_N26
\adat1_receiver|adat_data_shift[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[7]~feeder_combout\ = \adat1_receiver|adat_data_shift\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(6),
	combout => \adat1_receiver|adat_data_shift[7]~feeder_combout\);

-- Location: LCFF_X9_Y3_N27
\adat1_receiver|adat_data_shift[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(7));

-- Location: LCCOMB_X9_Y3_N12
\adat1_receiver|adat_data_shift[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[8]~feeder_combout\ = \adat1_receiver|adat_data_shift\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(7),
	combout => \adat1_receiver|adat_data_shift[8]~feeder_combout\);

-- Location: LCFF_X9_Y3_N13
\adat1_receiver|adat_data_shift[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(8));

-- Location: LCCOMB_X9_Y3_N6
\adat1_receiver|adat_data_shift[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[9]~feeder_combout\ = \adat1_receiver|adat_data_shift\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(8),
	combout => \adat1_receiver|adat_data_shift[9]~feeder_combout\);

-- Location: LCFF_X9_Y3_N7
\adat1_receiver|adat_data_shift[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(9));

-- Location: LCCOMB_X9_Y3_N8
\adat1_receiver|adat_data_shift[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[10]~feeder_combout\ = \adat1_receiver|adat_data_shift\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(9),
	combout => \adat1_receiver|adat_data_shift[10]~feeder_combout\);

-- Location: LCFF_X9_Y3_N9
\adat1_receiver|adat_data_shift[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(10));

-- Location: LCCOMB_X5_Y3_N0
\adat1_receiver|adat_data_shift[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[11]~feeder_combout\ = \adat1_receiver|adat_data_shift\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(10),
	combout => \adat1_receiver|adat_data_shift[11]~feeder_combout\);

-- Location: LCFF_X5_Y3_N1
\adat1_receiver|adat_data_shift[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(11));

-- Location: LCCOMB_X3_Y4_N30
\adat1_receiver|adat_data_shift[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[12]~feeder_combout\ = \adat1_receiver|adat_data_shift\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(11),
	combout => \adat1_receiver|adat_data_shift[12]~feeder_combout\);

-- Location: LCFF_X3_Y4_N31
\adat1_receiver|adat_data_shift[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(12));

-- Location: LCCOMB_X3_Y4_N0
\adat1_receiver|adat_data_shift[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[13]~feeder_combout\ = \adat1_receiver|adat_data_shift\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(12),
	combout => \adat1_receiver|adat_data_shift[13]~feeder_combout\);

-- Location: LCFF_X3_Y4_N1
\adat1_receiver|adat_data_shift[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(13));

-- Location: LCCOMB_X5_Y5_N8
\adat1_receiver|adat_data_shift[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[14]~feeder_combout\ = \adat1_receiver|adat_data_shift\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(13),
	combout => \adat1_receiver|adat_data_shift[14]~feeder_combout\);

-- Location: LCFF_X5_Y5_N9
\adat1_receiver|adat_data_shift[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(14));

-- Location: LCFF_X5_Y5_N15
\adat1_receiver|adat_data_shift[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(15));

-- Location: LCFF_X5_Y5_N1
\adat1_receiver|adat_data_shift[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(16));

-- Location: LCCOMB_X5_Y5_N26
\adat1_receiver|adat_data_shift[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[17]~feeder_combout\ = \adat1_receiver|adat_data_shift\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(16),
	combout => \adat1_receiver|adat_data_shift[17]~feeder_combout\);

-- Location: LCFF_X5_Y5_N27
\adat1_receiver|adat_data_shift[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(17));

-- Location: LCCOMB_X5_Y5_N20
\adat1_receiver|adat_data_shift[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[18]~feeder_combout\ = \adat1_receiver|adat_data_shift\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(17),
	combout => \adat1_receiver|adat_data_shift[18]~feeder_combout\);

-- Location: LCFF_X5_Y5_N21
\adat1_receiver|adat_data_shift[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(18));

-- Location: LCFF_X5_Y5_N11
\adat1_receiver|adat_data_shift[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(19));

-- Location: LCCOMB_X5_Y5_N12
\adat1_receiver|adat_data_shift[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[20]~feeder_combout\ = \adat1_receiver|adat_data_shift\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(19),
	combout => \adat1_receiver|adat_data_shift[20]~feeder_combout\);

-- Location: LCFF_X5_Y5_N13
\adat1_receiver|adat_data_shift[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(20));

-- Location: LCCOMB_X5_Y5_N18
\adat1_receiver|adat_data_shift[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[21]~feeder_combout\ = \adat1_receiver|adat_data_shift\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(20),
	combout => \adat1_receiver|adat_data_shift[21]~feeder_combout\);

-- Location: LCFF_X5_Y5_N19
\adat1_receiver|adat_data_shift[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(21));

-- Location: LCCOMB_X5_Y5_N16
\adat1_receiver|adat_data_shift[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[22]~feeder_combout\ = \adat1_receiver|adat_data_shift\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(21),
	combout => \adat1_receiver|adat_data_shift[22]~feeder_combout\);

-- Location: LCFF_X5_Y5_N17
\adat1_receiver|adat_data_shift[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(22));

-- Location: LCCOMB_X12_Y4_N6
\adat1_receiver|adat_data_shift[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[23]~feeder_combout\ = \adat1_receiver|adat_data_shift\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(22),
	combout => \adat1_receiver|adat_data_shift[23]~feeder_combout\);

-- Location: LCFF_X12_Y4_N7
\adat1_receiver|adat_data_shift[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(23));

-- Location: LCCOMB_X12_Y4_N8
\adat1_receiver|adat_data_shift[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[24]~feeder_combout\ = \adat1_receiver|adat_data_shift\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(23),
	combout => \adat1_receiver|adat_data_shift[24]~feeder_combout\);

-- Location: LCFF_X12_Y4_N9
\adat1_receiver|adat_data_shift[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(24));

-- Location: LCFF_X12_Y4_N31
\adat1_receiver|adat_data_shift[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(25));

-- Location: LCCOMB_X12_Y4_N12
\adat1_receiver|adat_data_shift[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[26]~feeder_combout\ = \adat1_receiver|adat_data_shift\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(25),
	combout => \adat1_receiver|adat_data_shift[26]~feeder_combout\);

-- Location: LCFF_X12_Y4_N13
\adat1_receiver|adat_data_shift[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(26));

-- Location: LCCOMB_X8_Y6_N10
\adat1_receiver|adat_data_shift[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[27]~feeder_combout\ = \adat1_receiver|adat_data_shift\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(26),
	combout => \adat1_receiver|adat_data_shift[27]~feeder_combout\);

-- Location: LCFF_X8_Y6_N11
\adat1_receiver|adat_data_shift[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(27));

-- Location: LCCOMB_X8_Y6_N12
\adat1_receiver|adat_data_shift[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[28]~feeder_combout\ = \adat1_receiver|adat_data_shift\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(27),
	combout => \adat1_receiver|adat_data_shift[28]~feeder_combout\);

-- Location: LCFF_X8_Y6_N13
\adat1_receiver|adat_data_shift[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(28));

-- Location: LCCOMB_X8_Y6_N26
\adat1_receiver|adat_data_shift[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[29]~feeder_combout\ = \adat1_receiver|adat_data_shift\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(28),
	combout => \adat1_receiver|adat_data_shift[29]~feeder_combout\);

-- Location: LCFF_X8_Y6_N27
\adat1_receiver|adat_data_shift[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(29));

-- Location: LCCOMB_X8_Y6_N0
\adat1_receiver|adat_data_shift[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[30]~feeder_combout\ = \adat1_receiver|adat_data_shift\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(29),
	combout => \adat1_receiver|adat_data_shift[30]~feeder_combout\);

-- Location: LCFF_X8_Y6_N1
\adat1_receiver|adat_data_shift[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(30));

-- Location: LCCOMB_X8_Y6_N22
\adat1_receiver|adat_data_shift[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[31]~feeder_combout\ = \adat1_receiver|adat_data_shift\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(30),
	combout => \adat1_receiver|adat_data_shift[31]~feeder_combout\);

-- Location: LCFF_X8_Y6_N23
\adat1_receiver|adat_data_shift[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(31));

-- Location: LCCOMB_X8_Y6_N8
\adat1_receiver|adat_data_shift[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[32]~feeder_combout\ = \adat1_receiver|adat_data_shift\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(31),
	combout => \adat1_receiver|adat_data_shift[32]~feeder_combout\);

-- Location: LCFF_X8_Y6_N9
\adat1_receiver|adat_data_shift[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(32));

-- Location: LCFF_X8_Y6_N15
\adat1_receiver|adat_data_shift[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(32),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(33));

-- Location: LCCOMB_X8_Y5_N16
\adat1_receiver|adat_data_shift[34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[34]~feeder_combout\ = \adat1_receiver|adat_data_shift\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(33),
	combout => \adat1_receiver|adat_data_shift[34]~feeder_combout\);

-- Location: LCFF_X8_Y5_N17
\adat1_receiver|adat_data_shift[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(34));

-- Location: LCFF_X9_Y6_N21
\adat1_receiver|adat_data_shift[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(35));

-- Location: LCFF_X9_Y6_N19
\adat1_receiver|adat_data_shift[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(35),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(36));

-- Location: LCCOMB_X9_Y6_N8
\adat1_receiver|adat_data_shift[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[37]~feeder_combout\ = \adat1_receiver|adat_data_shift\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(36),
	combout => \adat1_receiver|adat_data_shift[37]~feeder_combout\);

-- Location: LCFF_X9_Y6_N9
\adat1_receiver|adat_data_shift[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(37));

-- Location: LCCOMB_X12_Y10_N26
\adat1_receiver|adat_data_shift[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[38]~feeder_combout\ = \adat1_receiver|adat_data_shift\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(37),
	combout => \adat1_receiver|adat_data_shift[38]~feeder_combout\);

-- Location: LCFF_X12_Y10_N27
\adat1_receiver|adat_data_shift[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(38));

-- Location: LCCOMB_X12_Y10_N4
\adat1_receiver|adat_data_shift[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[39]~feeder_combout\ = \adat1_receiver|adat_data_shift\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(38),
	combout => \adat1_receiver|adat_data_shift[39]~feeder_combout\);

-- Location: LCFF_X12_Y10_N5
\adat1_receiver|adat_data_shift[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(39));

-- Location: LCFF_X12_Y10_N23
\adat1_receiver|adat_data_shift[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(39),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(40));

-- Location: LCCOMB_X12_Y10_N20
\adat1_receiver|adat_data_shift[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[41]~feeder_combout\ = \adat1_receiver|adat_data_shift\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(40),
	combout => \adat1_receiver|adat_data_shift[41]~feeder_combout\);

-- Location: LCFF_X12_Y10_N21
\adat1_receiver|adat_data_shift[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(41));

-- Location: LCFF_X12_Y10_N31
\adat1_receiver|adat_data_shift[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(41),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(42));

-- Location: LCCOMB_X12_Y10_N0
\adat1_receiver|adat_data_shift[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[43]~feeder_combout\ = \adat1_receiver|adat_data_shift\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(42),
	combout => \adat1_receiver|adat_data_shift[43]~feeder_combout\);

-- Location: LCFF_X12_Y10_N1
\adat1_receiver|adat_data_shift[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(43));

-- Location: LCCOMB_X12_Y10_N10
\adat1_receiver|adat_data_shift[44]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[44]~feeder_combout\ = \adat1_receiver|adat_data_shift\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(43),
	combout => \adat1_receiver|adat_data_shift[44]~feeder_combout\);

-- Location: LCFF_X12_Y10_N11
\adat1_receiver|adat_data_shift[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(44));

-- Location: LCCOMB_X12_Y10_N28
\adat1_receiver|adat_data_shift[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[45]~feeder_combout\ = \adat1_receiver|adat_data_shift\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(44),
	combout => \adat1_receiver|adat_data_shift[45]~feeder_combout\);

-- Location: LCFF_X12_Y10_N29
\adat1_receiver|adat_data_shift[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(45));

-- Location: LCCOMB_X10_Y8_N24
\adat1_receiver|adat_data_shift[46]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[46]~feeder_combout\ = \adat1_receiver|adat_data_shift\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(45),
	combout => \adat1_receiver|adat_data_shift[46]~feeder_combout\);

-- Location: LCFF_X10_Y8_N25
\adat1_receiver|adat_data_shift[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(46));

-- Location: LCFF_X10_Y8_N11
\adat1_receiver|adat_data_shift[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(46),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(47));

-- Location: LCCOMB_X10_Y8_N8
\adat1_receiver|adat_data_shift[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[48]~feeder_combout\ = \adat1_receiver|adat_data_shift\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(47),
	combout => \adat1_receiver|adat_data_shift[48]~feeder_combout\);

-- Location: LCFF_X10_Y8_N9
\adat1_receiver|adat_data_shift[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(48));

-- Location: LCFF_X10_Y8_N23
\adat1_receiver|adat_data_shift[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(48),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(49));

-- Location: LCCOMB_X12_Y5_N4
\adat1_receiver|adat_data_shift[50]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[50]~feeder_combout\ = \adat1_receiver|adat_data_shift\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(49),
	combout => \adat1_receiver|adat_data_shift[50]~feeder_combout\);

-- Location: LCFF_X12_Y5_N5
\adat1_receiver|adat_data_shift[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(50));

-- Location: LCFF_X12_Y5_N31
\adat1_receiver|adat_data_shift[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(50),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(51));

-- Location: LCCOMB_X12_Y5_N12
\adat1_receiver|adat_data_shift[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[52]~feeder_combout\ = \adat1_receiver|adat_data_shift\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(51),
	combout => \adat1_receiver|adat_data_shift[52]~feeder_combout\);

-- Location: LCFF_X12_Y5_N13
\adat1_receiver|adat_data_shift[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(52));

-- Location: LCCOMB_X12_Y5_N26
\adat1_receiver|adat_data_shift[53]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[53]~feeder_combout\ = \adat1_receiver|adat_data_shift\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(52),
	combout => \adat1_receiver|adat_data_shift[53]~feeder_combout\);

-- Location: LCFF_X12_Y5_N27
\adat1_receiver|adat_data_shift[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[53]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(53));

-- Location: LCCOMB_X12_Y5_N0
\adat1_receiver|adat_data_shift[54]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[54]~feeder_combout\ = \adat1_receiver|adat_data_shift\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(53),
	combout => \adat1_receiver|adat_data_shift[54]~feeder_combout\);

-- Location: LCFF_X12_Y5_N1
\adat1_receiver|adat_data_shift[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(54));

-- Location: LCCOMB_X12_Y5_N22
\adat1_receiver|adat_data_shift[55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[55]~feeder_combout\ = \adat1_receiver|adat_data_shift\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(54),
	combout => \adat1_receiver|adat_data_shift[55]~feeder_combout\);

-- Location: LCFF_X12_Y5_N23
\adat1_receiver|adat_data_shift[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(55));

-- Location: LCCOMB_X12_Y5_N20
\adat1_receiver|adat_data_shift[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[56]~feeder_combout\ = \adat1_receiver|adat_data_shift\(55)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(55),
	combout => \adat1_receiver|adat_data_shift[56]~feeder_combout\);

-- Location: LCFF_X12_Y5_N21
\adat1_receiver|adat_data_shift[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(56));

-- Location: LCFF_X12_Y5_N7
\adat1_receiver|adat_data_shift[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(56),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(57));

-- Location: LCFF_X13_Y6_N7
\adat1_receiver|adat_data_shift[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(57),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(58));

-- Location: LCCOMB_X13_Y6_N4
\adat1_receiver|adat_data_shift[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[59]~feeder_combout\ = \adat1_receiver|adat_data_shift\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(58),
	combout => \adat1_receiver|adat_data_shift[59]~feeder_combout\);

-- Location: LCFF_X13_Y6_N5
\adat1_receiver|adat_data_shift[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(59));

-- Location: LCCOMB_X12_Y7_N4
\adat1_receiver|adat_data_shift[60]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[60]~feeder_combout\ = \adat1_receiver|adat_data_shift\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(59),
	combout => \adat1_receiver|adat_data_shift[60]~feeder_combout\);

-- Location: LCFF_X12_Y7_N5
\adat1_receiver|adat_data_shift[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(60));

-- Location: LCFF_X12_Y7_N27
\adat1_receiver|adat_data_shift[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(60),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(61));

-- Location: LCCOMB_X12_Y7_N12
\adat1_receiver|adat_data_shift[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[62]~feeder_combout\ = \adat1_receiver|adat_data_shift\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(61),
	combout => \adat1_receiver|adat_data_shift[62]~feeder_combout\);

-- Location: LCFF_X12_Y7_N13
\adat1_receiver|adat_data_shift[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(62));

-- Location: LCCOMB_X12_Y7_N6
\adat1_receiver|adat_data_shift[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[63]~feeder_combout\ = \adat1_receiver|adat_data_shift\(62)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(62),
	combout => \adat1_receiver|adat_data_shift[63]~feeder_combout\);

-- Location: LCFF_X12_Y7_N7
\adat1_receiver|adat_data_shift[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[63]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(63));

-- Location: LCCOMB_X12_Y7_N0
\adat1_receiver|adat_data_shift[64]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[64]~feeder_combout\ = \adat1_receiver|adat_data_shift\(63)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(63),
	combout => \adat1_receiver|adat_data_shift[64]~feeder_combout\);

-- Location: LCFF_X12_Y7_N1
\adat1_receiver|adat_data_shift[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(64));

-- Location: LCCOMB_X12_Y7_N22
\adat1_receiver|adat_data_shift[65]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[65]~feeder_combout\ = \adat1_receiver|adat_data_shift\(64)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(64),
	combout => \adat1_receiver|adat_data_shift[65]~feeder_combout\);

-- Location: LCFF_X12_Y7_N23
\adat1_receiver|adat_data_shift[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[65]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(65));

-- Location: LCCOMB_X12_Y7_N20
\adat1_receiver|adat_data_shift[66]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[66]~feeder_combout\ = \adat1_receiver|adat_data_shift\(65)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(65),
	combout => \adat1_receiver|adat_data_shift[66]~feeder_combout\);

-- Location: LCFF_X12_Y7_N21
\adat1_receiver|adat_data_shift[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[66]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(66));

-- Location: LCFF_X12_Y7_N31
\adat1_receiver|adat_data_shift[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(66),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(67));

-- Location: LCCOMB_X12_Y7_N24
\adat1_receiver|adat_data_shift[68]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[68]~feeder_combout\ = \adat1_receiver|adat_data_shift\(67)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(67),
	combout => \adat1_receiver|adat_data_shift[68]~feeder_combout\);

-- Location: LCFF_X12_Y7_N25
\adat1_receiver|adat_data_shift[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(68));

-- Location: LCCOMB_X14_Y7_N6
\adat1_receiver|adat_data_shift[69]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[69]~feeder_combout\ = \adat1_receiver|adat_data_shift\(68)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(68),
	combout => \adat1_receiver|adat_data_shift[69]~feeder_combout\);

-- Location: LCFF_X14_Y7_N7
\adat1_receiver|adat_data_shift[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[69]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(69));

-- Location: LCCOMB_X14_Y9_N22
\adat1_receiver|adat_data_shift[70]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[70]~feeder_combout\ = \adat1_receiver|adat_data_shift\(69)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(69),
	combout => \adat1_receiver|adat_data_shift[70]~feeder_combout\);

-- Location: LCFF_X14_Y9_N23
\adat1_receiver|adat_data_shift[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(70));

-- Location: LCCOMB_X14_Y9_N12
\adat1_receiver|adat_data_shift[71]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[71]~feeder_combout\ = \adat1_receiver|adat_data_shift\(70)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(70),
	combout => \adat1_receiver|adat_data_shift[71]~feeder_combout\);

-- Location: LCFF_X14_Y9_N13
\adat1_receiver|adat_data_shift[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[71]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(71));

-- Location: LCCOMB_X14_Y9_N18
\adat1_receiver|adat_data_shift[72]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[72]~feeder_combout\ = \adat1_receiver|adat_data_shift\(71)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(71),
	combout => \adat1_receiver|adat_data_shift[72]~feeder_combout\);

-- Location: LCFF_X14_Y9_N19
\adat1_receiver|adat_data_shift[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(72));

-- Location: LCCOMB_X14_Y9_N4
\adat1_receiver|adat_data_shift[73]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[73]~feeder_combout\ = \adat1_receiver|adat_data_shift\(72)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(72),
	combout => \adat1_receiver|adat_data_shift[73]~feeder_combout\);

-- Location: LCFF_X14_Y9_N5
\adat1_receiver|adat_data_shift[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[73]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(73));

-- Location: LCFF_X14_Y9_N15
\adat1_receiver|adat_data_shift[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(73),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(74));

-- Location: LCFF_X14_Y9_N25
\adat1_receiver|adat_data_shift[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(74),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(75));

-- Location: LCFF_X14_Y9_N7
\adat1_receiver|adat_data_shift[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(75),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(76));

-- Location: LCCOMB_X14_Y9_N16
\adat1_receiver|adat_data_shift[77]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[77]~feeder_combout\ = \adat1_receiver|adat_data_shift\(76)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(76),
	combout => \adat1_receiver|adat_data_shift[77]~feeder_combout\);

-- Location: LCFF_X14_Y9_N17
\adat1_receiver|adat_data_shift[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[77]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(77));

-- Location: LCFF_X14_Y9_N3
\adat1_receiver|adat_data_shift[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(77),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(78));

-- Location: LCCOMB_X14_Y9_N28
\adat1_receiver|adat_data_shift[79]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[79]~feeder_combout\ = \adat1_receiver|adat_data_shift\(78)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(78),
	combout => \adat1_receiver|adat_data_shift[79]~feeder_combout\);

-- Location: LCFF_X14_Y9_N29
\adat1_receiver|adat_data_shift[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[79]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(79));

-- Location: LCCOMB_X14_Y9_N26
\adat1_receiver|adat_data_shift[80]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[80]~feeder_combout\ = \adat1_receiver|adat_data_shift\(79)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(79),
	combout => \adat1_receiver|adat_data_shift[80]~feeder_combout\);

-- Location: LCFF_X14_Y9_N27
\adat1_receiver|adat_data_shift[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[80]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(80));

-- Location: LCCOMB_X14_Y9_N0
\adat1_receiver|adat_data_shift[81]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[81]~feeder_combout\ = \adat1_receiver|adat_data_shift\(80)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(80),
	combout => \adat1_receiver|adat_data_shift[81]~feeder_combout\);

-- Location: LCFF_X14_Y9_N1
\adat1_receiver|adat_data_shift[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[81]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(81));

-- Location: LCCOMB_X14_Y9_N30
\adat1_receiver|adat_data_shift[82]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[82]~feeder_combout\ = \adat1_receiver|adat_data_shift\(81)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(81),
	combout => \adat1_receiver|adat_data_shift[82]~feeder_combout\);

-- Location: LCFF_X14_Y9_N31
\adat1_receiver|adat_data_shift[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[82]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(82));

-- Location: LCCOMB_X14_Y9_N8
\adat1_receiver|adat_data_shift[83]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[83]~feeder_combout\ = \adat1_receiver|adat_data_shift\(82)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(82),
	combout => \adat1_receiver|adat_data_shift[83]~feeder_combout\);

-- Location: LCFF_X14_Y9_N9
\adat1_receiver|adat_data_shift[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[83]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(83));

-- Location: LCFF_X14_Y9_N11
\adat1_receiver|adat_data_shift[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(83),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(84));

-- Location: LCCOMB_X14_Y9_N20
\adat1_receiver|adat_data_shift[85]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[85]~feeder_combout\ = \adat1_receiver|adat_data_shift\(84)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(84),
	combout => \adat1_receiver|adat_data_shift[85]~feeder_combout\);

-- Location: LCFF_X14_Y9_N21
\adat1_receiver|adat_data_shift[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[85]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(85));

-- Location: LCCOMB_X9_Y9_N2
\adat1_receiver|adat_data_shift[86]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[86]~feeder_combout\ = \adat1_receiver|adat_data_shift\(85)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(85),
	combout => \adat1_receiver|adat_data_shift[86]~feeder_combout\);

-- Location: LCFF_X9_Y9_N3
\adat1_receiver|adat_data_shift[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[86]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(86));

-- Location: LCCOMB_X10_Y10_N14
\adat1_receiver|adat_data_shift[87]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[87]~feeder_combout\ = \adat1_receiver|adat_data_shift\(86)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(86),
	combout => \adat1_receiver|adat_data_shift[87]~feeder_combout\);

-- Location: LCFF_X10_Y10_N15
\adat1_receiver|adat_data_shift[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[87]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(87));

-- Location: LCFF_X10_Y10_N29
\adat1_receiver|adat_data_shift[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(87),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(88));

-- Location: LCCOMB_X10_Y10_N26
\adat1_receiver|adat_data_shift[89]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[89]~feeder_combout\ = \adat1_receiver|adat_data_shift\(88)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(88),
	combout => \adat1_receiver|adat_data_shift[89]~feeder_combout\);

-- Location: LCFF_X10_Y10_N27
\adat1_receiver|adat_data_shift[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[89]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(89));

-- Location: LCCOMB_X10_Y10_N8
\adat1_receiver|adat_data_shift[90]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[90]~feeder_combout\ = \adat1_receiver|adat_data_shift\(89)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(89),
	combout => \adat1_receiver|adat_data_shift[90]~feeder_combout\);

-- Location: LCFF_X10_Y10_N9
\adat1_receiver|adat_data_shift[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[90]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(90));

-- Location: LCFF_X10_Y10_N3
\adat1_receiver|adat_data_shift[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(90),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(91));

-- Location: LCCOMB_X10_Y10_N16
\adat1_receiver|adat_data_shift[92]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[92]~feeder_combout\ = \adat1_receiver|adat_data_shift\(91)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(91),
	combout => \adat1_receiver|adat_data_shift[92]~feeder_combout\);

-- Location: LCFF_X10_Y10_N17
\adat1_receiver|adat_data_shift[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[92]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(92));

-- Location: LCFF_X10_Y10_N11
\adat1_receiver|adat_data_shift[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(92),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(93));

-- Location: LCCOMB_X10_Y10_N0
\adat1_receiver|adat_data_shift[94]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[94]~feeder_combout\ = \adat1_receiver|adat_data_shift\(93)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(93),
	combout => \adat1_receiver|adat_data_shift[94]~feeder_combout\);

-- Location: LCFF_X10_Y10_N1
\adat1_receiver|adat_data_shift[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[94]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(94));

-- Location: LCCOMB_X10_Y10_N22
\adat1_receiver|adat_data_shift[95]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[95]~feeder_combout\ = \adat1_receiver|adat_data_shift\(94)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(94),
	combout => \adat1_receiver|adat_data_shift[95]~feeder_combout\);

-- Location: LCFF_X10_Y10_N23
\adat1_receiver|adat_data_shift[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[95]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(95));

-- Location: LCCOMB_X10_Y10_N24
\adat1_receiver|adat_data_shift[96]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[96]~feeder_combout\ = \adat1_receiver|adat_data_shift\(95)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(95),
	combout => \adat1_receiver|adat_data_shift[96]~feeder_combout\);

-- Location: LCFF_X10_Y10_N25
\adat1_receiver|adat_data_shift[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[96]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(96));

-- Location: LCFF_X10_Y10_N7
\adat1_receiver|adat_data_shift[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(96),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(97));

-- Location: LCCOMB_X10_Y10_N12
\adat1_receiver|adat_data_shift[98]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[98]~feeder_combout\ = \adat1_receiver|adat_data_shift\(97)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(97),
	combout => \adat1_receiver|adat_data_shift[98]~feeder_combout\);

-- Location: LCFF_X10_Y10_N13
\adat1_receiver|adat_data_shift[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[98]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(98));

-- Location: LCCOMB_X9_Y9_N16
\adat1_receiver|adat_data_shift[99]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[99]~feeder_combout\ = \adat1_receiver|adat_data_shift\(98)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(98),
	combout => \adat1_receiver|adat_data_shift[99]~feeder_combout\);

-- Location: LCFF_X9_Y9_N17
\adat1_receiver|adat_data_shift[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[99]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(99));

-- Location: LCCOMB_X7_Y8_N4
\adat1_receiver|adat_data_shift[100]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[100]~feeder_combout\ = \adat1_receiver|adat_data_shift\(99)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(99),
	combout => \adat1_receiver|adat_data_shift[100]~feeder_combout\);

-- Location: LCFF_X7_Y8_N5
\adat1_receiver|adat_data_shift[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[100]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(100));

-- Location: LCFF_X7_Y8_N31
\adat1_receiver|adat_data_shift[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(100),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(101));

-- Location: LCCOMB_X7_Y8_N28
\adat1_receiver|adat_data_shift[102]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[102]~feeder_combout\ = \adat1_receiver|adat_data_shift\(101)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(101),
	combout => \adat1_receiver|adat_data_shift[102]~feeder_combout\);

-- Location: LCFF_X7_Y8_N29
\adat1_receiver|adat_data_shift[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[102]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(102));

-- Location: LCCOMB_X7_Y8_N22
\adat1_receiver|adat_data_shift[103]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[103]~feeder_combout\ = \adat1_receiver|adat_data_shift\(102)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(102),
	combout => \adat1_receiver|adat_data_shift[103]~feeder_combout\);

-- Location: LCFF_X7_Y8_N23
\adat1_receiver|adat_data_shift[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[103]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(103));

-- Location: LCCOMB_X7_Y8_N0
\adat1_receiver|adat_data_shift[104]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[104]~feeder_combout\ = \adat1_receiver|adat_data_shift\(103)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(103),
	combout => \adat1_receiver|adat_data_shift[104]~feeder_combout\);

-- Location: LCFF_X7_Y8_N1
\adat1_receiver|adat_data_shift[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[104]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(104));

-- Location: LCCOMB_X7_Y8_N26
\adat1_receiver|adat_data_shift[105]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[105]~feeder_combout\ = \adat1_receiver|adat_data_shift\(104)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(104),
	combout => \adat1_receiver|adat_data_shift[105]~feeder_combout\);

-- Location: LCFF_X7_Y8_N27
\adat1_receiver|adat_data_shift[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[105]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(105));

-- Location: LCCOMB_X7_Y8_N20
\adat1_receiver|adat_data_shift[106]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[106]~feeder_combout\ = \adat1_receiver|adat_data_shift\(105)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(105),
	combout => \adat1_receiver|adat_data_shift[106]~feeder_combout\);

-- Location: LCFF_X7_Y8_N21
\adat1_receiver|adat_data_shift[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[106]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(106));

-- Location: LCCOMB_X10_Y8_N0
\adat1_receiver|adat_data_shift[107]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[107]~feeder_combout\ = \adat1_receiver|adat_data_shift\(106)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(106),
	combout => \adat1_receiver|adat_data_shift[107]~feeder_combout\);

-- Location: LCFF_X10_Y8_N1
\adat1_receiver|adat_data_shift[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[107]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(107));

-- Location: LCCOMB_X10_Y8_N6
\adat1_receiver|adat_data_shift[108]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[108]~feeder_combout\ = \adat1_receiver|adat_data_shift\(107)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(107),
	combout => \adat1_receiver|adat_data_shift[108]~feeder_combout\);

-- Location: LCFF_X10_Y8_N7
\adat1_receiver|adat_data_shift[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[108]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(108));

-- Location: LCCOMB_X12_Y9_N30
\adat1_receiver|adat_data_shift[109]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[109]~feeder_combout\ = \adat1_receiver|adat_data_shift\(108)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(108),
	combout => \adat1_receiver|adat_data_shift[109]~feeder_combout\);

-- Location: LCFF_X12_Y9_N31
\adat1_receiver|adat_data_shift[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[109]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(109));

-- Location: LCCOMB_X12_Y9_N4
\adat1_receiver|adat_data_shift[110]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[110]~feeder_combout\ = \adat1_receiver|adat_data_shift\(109)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(109),
	combout => \adat1_receiver|adat_data_shift[110]~feeder_combout\);

-- Location: LCFF_X12_Y9_N5
\adat1_receiver|adat_data_shift[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[110]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(110));

-- Location: LCFF_X12_Y9_N27
\adat1_receiver|adat_data_shift[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(110),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(111));

-- Location: LCCOMB_X12_Y9_N0
\adat1_receiver|adat_data_shift[112]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[112]~feeder_combout\ = \adat1_receiver|adat_data_shift\(111)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(111),
	combout => \adat1_receiver|adat_data_shift[112]~feeder_combout\);

-- Location: LCFF_X12_Y9_N1
\adat1_receiver|adat_data_shift[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[112]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(112));

-- Location: LCCOMB_X12_Y9_N22
\adat1_receiver|adat_data_shift[113]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[113]~feeder_combout\ = \adat1_receiver|adat_data_shift\(112)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(112),
	combout => \adat1_receiver|adat_data_shift[113]~feeder_combout\);

-- Location: LCFF_X12_Y9_N23
\adat1_receiver|adat_data_shift[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[113]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(113));

-- Location: LCCOMB_X12_Y9_N20
\adat1_receiver|adat_data_shift[114]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[114]~feeder_combout\ = \adat1_receiver|adat_data_shift\(113)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(113),
	combout => \adat1_receiver|adat_data_shift[114]~feeder_combout\);

-- Location: LCFF_X12_Y9_N21
\adat1_receiver|adat_data_shift[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[114]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(114));

-- Location: LCFF_X12_Y9_N7
\adat1_receiver|adat_data_shift[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(114),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(115));

-- Location: LCCOMB_X12_Y9_N16
\adat1_receiver|adat_data_shift[116]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[116]~feeder_combout\ = \adat1_receiver|adat_data_shift\(115)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(115),
	combout => \adat1_receiver|adat_data_shift[116]~feeder_combout\);

-- Location: LCFF_X12_Y9_N17
\adat1_receiver|adat_data_shift[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[116]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(116));

-- Location: LCCOMB_X8_Y12_N26
\adat1_receiver|adat_data_shift[117]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[117]~feeder_combout\ = \adat1_receiver|adat_data_shift\(116)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(116),
	combout => \adat1_receiver|adat_data_shift[117]~feeder_combout\);

-- Location: LCFF_X8_Y12_N27
\adat1_receiver|adat_data_shift[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[117]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(117));

-- Location: LCCOMB_X8_Y12_N20
\adat1_receiver|adat_data_shift[118]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[118]~feeder_combout\ = \adat1_receiver|adat_data_shift\(117)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(117),
	combout => \adat1_receiver|adat_data_shift[118]~feeder_combout\);

-- Location: LCFF_X8_Y12_N21
\adat1_receiver|adat_data_shift[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[118]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(118));

-- Location: LCFF_X8_Y12_N31
\adat1_receiver|adat_data_shift[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(118),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(119));

-- Location: LCCOMB_X8_Y12_N4
\adat1_receiver|adat_data_shift[120]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[120]~feeder_combout\ = \adat1_receiver|adat_data_shift\(119)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(119),
	combout => \adat1_receiver|adat_data_shift[120]~feeder_combout\);

-- Location: LCFF_X8_Y12_N5
\adat1_receiver|adat_data_shift[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[120]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(120));

-- Location: LCFF_X8_Y12_N23
\adat1_receiver|adat_data_shift[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(120),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(121));

-- Location: LCCOMB_X8_Y12_N12
\adat1_receiver|adat_data_shift[122]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[122]~feeder_combout\ = \adat1_receiver|adat_data_shift\(121)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(121),
	combout => \adat1_receiver|adat_data_shift[122]~feeder_combout\);

-- Location: LCFF_X8_Y12_N13
\adat1_receiver|adat_data_shift[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[122]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(122));

-- Location: LCCOMB_X8_Y12_N6
\adat1_receiver|adat_data_shift[123]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[123]~feeder_combout\ = \adat1_receiver|adat_data_shift\(122)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(122),
	combout => \adat1_receiver|adat_data_shift[123]~feeder_combout\);

-- Location: LCFF_X8_Y12_N7
\adat1_receiver|adat_data_shift[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[123]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(123));

-- Location: LCCOMB_X8_Y12_N0
\adat1_receiver|adat_data_shift[124]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[124]~feeder_combout\ = \adat1_receiver|adat_data_shift\(123)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(123),
	combout => \adat1_receiver|adat_data_shift[124]~feeder_combout\);

-- Location: LCFF_X8_Y12_N1
\adat1_receiver|adat_data_shift[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[124]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(124));

-- Location: LCCOMB_X8_Y10_N20
\adat1_receiver|adat_data_shift[125]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[125]~feeder_combout\ = \adat1_receiver|adat_data_shift\(124)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(124),
	combout => \adat1_receiver|adat_data_shift[125]~feeder_combout\);

-- Location: LCFF_X8_Y10_N21
\adat1_receiver|adat_data_shift[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[125]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(125));

-- Location: LCFF_X8_Y10_N11
\adat1_receiver|adat_data_shift[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(125),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(126));

-- Location: LCCOMB_X8_Y10_N0
\adat1_receiver|adat_data_shift[127]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[127]~feeder_combout\ = \adat1_receiver|adat_data_shift\(126)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(126),
	combout => \adat1_receiver|adat_data_shift[127]~feeder_combout\);

-- Location: LCFF_X8_Y10_N1
\adat1_receiver|adat_data_shift[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[127]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(127));

-- Location: LCCOMB_X8_Y10_N14
\adat1_receiver|adat_data_shift[128]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[128]~feeder_combout\ = \adat1_receiver|adat_data_shift\(127)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(127),
	combout => \adat1_receiver|adat_data_shift[128]~feeder_combout\);

-- Location: LCFF_X8_Y10_N15
\adat1_receiver|adat_data_shift[128]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[128]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(128));

-- Location: LCFF_X8_Y10_N9
\adat1_receiver|adat_data_shift[129]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(128),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(129));

-- Location: LCFF_X8_Y10_N7
\adat1_receiver|adat_data_shift[130]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(129),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(130));

-- Location: LCCOMB_X8_Y10_N24
\adat1_receiver|adat_data_shift[131]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[131]~feeder_combout\ = \adat1_receiver|adat_data_shift\(130)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(130),
	combout => \adat1_receiver|adat_data_shift[131]~feeder_combout\);

-- Location: LCFF_X8_Y10_N25
\adat1_receiver|adat_data_shift[131]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[131]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(131));

-- Location: LCFF_X8_Y10_N27
\adat1_receiver|adat_data_shift[132]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(131),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(132));

-- Location: LCCOMB_X8_Y10_N16
\adat1_receiver|adat_data_shift[133]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[133]~feeder_combout\ = \adat1_receiver|adat_data_shift\(132)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(132),
	combout => \adat1_receiver|adat_data_shift[133]~feeder_combout\);

-- Location: LCFF_X8_Y10_N17
\adat1_receiver|adat_data_shift[133]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[133]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(133));

-- Location: LCFF_X8_Y10_N19
\adat1_receiver|adat_data_shift[134]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(133),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(134));

-- Location: LCCOMB_X8_Y10_N12
\adat1_receiver|adat_data_shift[135]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[135]~feeder_combout\ = \adat1_receiver|adat_data_shift\(134)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(134),
	combout => \adat1_receiver|adat_data_shift[135]~feeder_combout\);

-- Location: LCFF_X8_Y10_N13
\adat1_receiver|adat_data_shift[135]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[135]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(135));

-- Location: LCCOMB_X8_Y6_N16
\adat1_receiver|adat_data_shift[136]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[136]~feeder_combout\ = \adat1_receiver|adat_data_shift\(135)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(135),
	combout => \adat1_receiver|adat_data_shift[136]~feeder_combout\);

-- Location: LCFF_X8_Y6_N17
\adat1_receiver|adat_data_shift[136]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[136]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(136));

-- Location: LCCOMB_X7_Y7_N2
\adat1_receiver|adat_data_shift[137]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[137]~feeder_combout\ = \adat1_receiver|adat_data_shift\(136)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(136),
	combout => \adat1_receiver|adat_data_shift[137]~feeder_combout\);

-- Location: LCFF_X7_Y7_N3
\adat1_receiver|adat_data_shift[137]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[137]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(137));

-- Location: LCCOMB_X7_Y7_N12
\adat1_receiver|adat_data_shift[138]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[138]~feeder_combout\ = \adat1_receiver|adat_data_shift\(137)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(137),
	combout => \adat1_receiver|adat_data_shift[138]~feeder_combout\);

-- Location: LCFF_X7_Y7_N13
\adat1_receiver|adat_data_shift[138]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[138]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(138));

-- Location: LCCOMB_X7_Y7_N10
\adat1_receiver|adat_data_shift[139]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[139]~feeder_combout\ = \adat1_receiver|adat_data_shift\(138)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(138),
	combout => \adat1_receiver|adat_data_shift[139]~feeder_combout\);

-- Location: LCFF_X7_Y7_N11
\adat1_receiver|adat_data_shift[139]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[139]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(139));

-- Location: LCCOMB_X7_Y7_N24
\adat1_receiver|adat_data_shift[140]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[140]~feeder_combout\ = \adat1_receiver|adat_data_shift\(139)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(139),
	combout => \adat1_receiver|adat_data_shift[140]~feeder_combout\);

-- Location: LCFF_X7_Y7_N25
\adat1_receiver|adat_data_shift[140]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[140]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(140));

-- Location: LCFF_X7_Y7_N23
\adat1_receiver|adat_data_shift[141]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(140),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(141));

-- Location: LCCOMB_X7_Y7_N8
\adat1_receiver|adat_data_shift[142]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[142]~feeder_combout\ = \adat1_receiver|adat_data_shift\(141)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(141),
	combout => \adat1_receiver|adat_data_shift[142]~feeder_combout\);

-- Location: LCFF_X7_Y7_N9
\adat1_receiver|adat_data_shift[142]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[142]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(142));

-- Location: LCFF_X7_Y7_N15
\adat1_receiver|adat_data_shift[143]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(142),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(143));

-- Location: LCFF_X7_Y7_N17
\adat1_receiver|adat_data_shift[144]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(143),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(144));

-- Location: LCCOMB_X9_Y7_N10
\adat1_receiver|adat_data_shift[145]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[145]~feeder_combout\ = \adat1_receiver|adat_data_shift\(144)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(144),
	combout => \adat1_receiver|adat_data_shift[145]~feeder_combout\);

-- Location: LCFF_X9_Y7_N11
\adat1_receiver|adat_data_shift[145]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[145]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(145));

-- Location: LCCOMB_X10_Y8_N12
\adat1_receiver|adat_data_shift[146]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[146]~feeder_combout\ = \adat1_receiver|adat_data_shift\(145)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(145),
	combout => \adat1_receiver|adat_data_shift[146]~feeder_combout\);

-- Location: LCFF_X10_Y8_N13
\adat1_receiver|adat_data_shift[146]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[146]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(146));

-- Location: LCFF_X10_Y7_N21
\adat1_receiver|adat_data_shift[147]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(146),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(147));

-- Location: LCFF_X10_Y7_N1
\adat1_receiver|adat_data_shift[148]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(147),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(148));

-- Location: LCCOMB_X10_Y7_N28
\adat1_receiver|adat_data_shift[149]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[149]~feeder_combout\ = \adat1_receiver|adat_data_shift\(148)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(148),
	combout => \adat1_receiver|adat_data_shift[149]~feeder_combout\);

-- Location: LCFF_X10_Y7_N29
\adat1_receiver|adat_data_shift[149]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[149]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(149));

-- Location: LCCOMB_X13_Y4_N22
\adat1_receiver|adat_data_shift[150]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[150]~feeder_combout\ = \adat1_receiver|adat_data_shift\(149)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(149),
	combout => \adat1_receiver|adat_data_shift[150]~feeder_combout\);

-- Location: LCFF_X13_Y4_N23
\adat1_receiver|adat_data_shift[150]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[150]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(150));

-- Location: LCCOMB_X13_Y4_N24
\adat1_receiver|adat_data_shift[151]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[151]~feeder_combout\ = \adat1_receiver|adat_data_shift\(150)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(150),
	combout => \adat1_receiver|adat_data_shift[151]~feeder_combout\);

-- Location: LCFF_X13_Y4_N25
\adat1_receiver|adat_data_shift[151]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[151]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(151));

-- Location: LCFF_X13_Y4_N3
\adat1_receiver|adat_data_shift[152]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(151),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(152));

-- Location: LCCOMB_X13_Y4_N12
\adat1_receiver|adat_data_shift[153]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[153]~feeder_combout\ = \adat1_receiver|adat_data_shift\(152)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(152),
	combout => \adat1_receiver|adat_data_shift[153]~feeder_combout\);

-- Location: LCFF_X13_Y4_N13
\adat1_receiver|adat_data_shift[153]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[153]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(153));

-- Location: LCCOMB_X13_Y4_N26
\adat1_receiver|adat_data_shift[154]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[154]~feeder_combout\ = \adat1_receiver|adat_data_shift\(153)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(153),
	combout => \adat1_receiver|adat_data_shift[154]~feeder_combout\);

-- Location: LCFF_X13_Y4_N27
\adat1_receiver|adat_data_shift[154]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[154]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(154));

-- Location: LCCOMB_X13_Y4_N20
\adat1_receiver|adat_data_shift[155]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[155]~feeder_combout\ = \adat1_receiver|adat_data_shift\(154)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(154),
	combout => \adat1_receiver|adat_data_shift[155]~feeder_combout\);

-- Location: LCFF_X13_Y4_N21
\adat1_receiver|adat_data_shift[155]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[155]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(155));

-- Location: LCFF_X13_Y4_N11
\adat1_receiver|adat_data_shift[156]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(155),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(156));

-- Location: LCCOMB_X13_Y4_N0
\adat1_receiver|adat_data_shift[157]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[157]~feeder_combout\ = \adat1_receiver|adat_data_shift\(156)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(156),
	combout => \adat1_receiver|adat_data_shift[157]~feeder_combout\);

-- Location: LCFF_X13_Y4_N1
\adat1_receiver|adat_data_shift[157]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[157]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(157));

-- Location: LCCOMB_X12_Y5_N24
\adat1_receiver|adat_data_shift[158]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[158]~feeder_combout\ = \adat1_receiver|adat_data_shift\(157)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(157),
	combout => \adat1_receiver|adat_data_shift[158]~feeder_combout\);

-- Location: LCFF_X12_Y5_N25
\adat1_receiver|adat_data_shift[158]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[158]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(158));

-- Location: LCCOMB_X6_Y5_N22
\adat1_receiver|adat_data_shift[159]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[159]~feeder_combout\ = \adat1_receiver|adat_data_shift\(158)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(158),
	combout => \adat1_receiver|adat_data_shift[159]~feeder_combout\);

-- Location: LCFF_X6_Y5_N23
\adat1_receiver|adat_data_shift[159]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[159]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(159));

-- Location: LCCOMB_X6_Y5_N16
\adat1_receiver|adat_data_shift[160]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[160]~feeder_combout\ = \adat1_receiver|adat_data_shift\(159)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(159),
	combout => \adat1_receiver|adat_data_shift[160]~feeder_combout\);

-- Location: LCFF_X6_Y5_N17
\adat1_receiver|adat_data_shift[160]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[160]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(160));

-- Location: LCFF_X6_Y5_N3
\adat1_receiver|adat_data_shift[161]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(160),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(161));

-- Location: LCCOMB_X6_Y5_N8
\adat1_receiver|adat_data_shift[162]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[162]~feeder_combout\ = \adat1_receiver|adat_data_shift\(161)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(161),
	combout => \adat1_receiver|adat_data_shift[162]~feeder_combout\);

-- Location: LCFF_X6_Y5_N9
\adat1_receiver|adat_data_shift[162]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[162]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(162));

-- Location: LCCOMB_X6_Y5_N10
\adat1_receiver|adat_data_shift[163]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[163]~feeder_combout\ = \adat1_receiver|adat_data_shift\(162)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(162),
	combout => \adat1_receiver|adat_data_shift[163]~feeder_combout\);

-- Location: LCFF_X6_Y5_N11
\adat1_receiver|adat_data_shift[163]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[163]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(163));

-- Location: LCCOMB_X6_Y5_N12
\adat1_receiver|adat_data_shift[164]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[164]~feeder_combout\ = \adat1_receiver|adat_data_shift\(163)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(163),
	combout => \adat1_receiver|adat_data_shift[164]~feeder_combout\);

-- Location: LCFF_X6_Y5_N13
\adat1_receiver|adat_data_shift[164]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[164]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(164));

-- Location: LCFF_X6_Y5_N7
\adat1_receiver|adat_data_shift[165]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(164),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(165));

-- Location: LCCOMB_X6_Y5_N28
\adat1_receiver|adat_data_shift[166]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[166]~feeder_combout\ = \adat1_receiver|adat_data_shift\(165)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(165),
	combout => \adat1_receiver|adat_data_shift[166]~feeder_combout\);

-- Location: LCFF_X6_Y5_N29
\adat1_receiver|adat_data_shift[166]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[166]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(166));

-- Location: LCCOMB_X6_Y5_N14
\adat1_receiver|adat_data_shift[167]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[167]~feeder_combout\ = \adat1_receiver|adat_data_shift\(166)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(166),
	combout => \adat1_receiver|adat_data_shift[167]~feeder_combout\);

-- Location: LCFF_X6_Y5_N15
\adat1_receiver|adat_data_shift[167]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[167]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(167));

-- Location: LCFF_X6_Y5_N21
\adat1_receiver|adat_data_shift[168]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(167),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(168));

-- Location: LCFF_X6_Y5_N31
\adat1_receiver|adat_data_shift[169]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(168),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(169));

-- Location: LCCOMB_X6_Y5_N24
\adat1_receiver|adat_data_shift[170]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[170]~feeder_combout\ = \adat1_receiver|adat_data_shift\(169)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(169),
	combout => \adat1_receiver|adat_data_shift[170]~feeder_combout\);

-- Location: LCFF_X6_Y5_N25
\adat1_receiver|adat_data_shift[170]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[170]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(170));

-- Location: LCFF_X6_Y5_N27
\adat1_receiver|adat_data_shift[171]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(170),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(171));

-- Location: LCCOMB_X6_Y5_N0
\adat1_receiver|adat_data_shift[172]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[172]~feeder_combout\ = \adat1_receiver|adat_data_shift\(171)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(171),
	combout => \adat1_receiver|adat_data_shift[172]~feeder_combout\);

-- Location: LCFF_X6_Y5_N1
\adat1_receiver|adat_data_shift[172]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[172]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(172));

-- Location: LCCOMB_X6_Y5_N18
\adat1_receiver|adat_data_shift[173]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[173]~feeder_combout\ = \adat1_receiver|adat_data_shift\(172)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(172),
	combout => \adat1_receiver|adat_data_shift[173]~feeder_combout\);

-- Location: LCFF_X6_Y5_N19
\adat1_receiver|adat_data_shift[173]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[173]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(173));

-- Location: LCCOMB_X6_Y5_N4
\adat1_receiver|adat_data_shift[174]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[174]~feeder_combout\ = \adat1_receiver|adat_data_shift\(173)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(173),
	combout => \adat1_receiver|adat_data_shift[174]~feeder_combout\);

-- Location: LCFF_X6_Y5_N5
\adat1_receiver|adat_data_shift[174]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[174]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(174));

-- Location: LCCOMB_X7_Y4_N24
\adat1_receiver|adat_data_shift[175]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[175]~feeder_combout\ = \adat1_receiver|adat_data_shift\(174)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(174),
	combout => \adat1_receiver|adat_data_shift[175]~feeder_combout\);

-- Location: LCFF_X7_Y4_N25
\adat1_receiver|adat_data_shift[175]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[175]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(175));

-- Location: LCFF_X7_Y4_N23
\adat1_receiver|adat_data_shift[176]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(175),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(176));

-- Location: LCCOMB_X7_Y4_N12
\adat1_receiver|adat_data_shift[177]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[177]~feeder_combout\ = \adat1_receiver|adat_data_shift\(176)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(176),
	combout => \adat1_receiver|adat_data_shift[177]~feeder_combout\);

-- Location: LCFF_X7_Y4_N13
\adat1_receiver|adat_data_shift[177]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[177]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(177));

-- Location: LCFF_X7_Y4_N3
\adat1_receiver|adat_data_shift[178]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(177),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(178));

-- Location: LCCOMB_X7_Y4_N28
\adat1_receiver|adat_data_shift[179]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[179]~feeder_combout\ = \adat1_receiver|adat_data_shift\(178)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(178),
	combout => \adat1_receiver|adat_data_shift[179]~feeder_combout\);

-- Location: LCFF_X7_Y4_N29
\adat1_receiver|adat_data_shift[179]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[179]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(179));

-- Location: LCCOMB_X7_Y4_N30
\adat1_receiver|adat_data_shift[180]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[180]~feeder_combout\ = \adat1_receiver|adat_data_shift\(179)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(179),
	combout => \adat1_receiver|adat_data_shift[180]~feeder_combout\);

-- Location: LCFF_X7_Y4_N31
\adat1_receiver|adat_data_shift[180]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[180]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(180));

-- Location: LCCOMB_X7_Y4_N16
\adat1_receiver|adat_data_shift[181]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[181]~feeder_combout\ = \adat1_receiver|adat_data_shift\(180)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(180),
	combout => \adat1_receiver|adat_data_shift[181]~feeder_combout\);

-- Location: LCFF_X7_Y4_N17
\adat1_receiver|adat_data_shift[181]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[181]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(181));

-- Location: LCFF_X7_Y4_N15
\adat1_receiver|adat_data_shift[182]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(181),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(182));

-- Location: LCFF_X7_Y4_N9
\adat1_receiver|adat_data_shift[183]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(182),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(183));

-- Location: LCFF_X7_Y4_N27
\adat1_receiver|adat_data_shift[184]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(183),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(184));

-- Location: LCCOMB_X7_Y4_N4
\adat1_receiver|adat_data_shift[185]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[185]~feeder_combout\ = \adat1_receiver|adat_data_shift\(184)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(184),
	combout => \adat1_receiver|adat_data_shift[185]~feeder_combout\);

-- Location: LCFF_X7_Y4_N5
\adat1_receiver|adat_data_shift[185]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[185]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(185));

-- Location: LCFF_X7_Y4_N11
\adat1_receiver|adat_data_shift[186]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(185),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(186));

-- Location: LCFF_X7_Y4_N1
\adat1_receiver|adat_data_shift[187]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(186),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(187));

-- Location: LCCOMB_X13_Y6_N22
\adat1_receiver|adat_data_shift[188]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[188]~feeder_combout\ = \adat1_receiver|adat_data_shift\(187)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(187),
	combout => \adat1_receiver|adat_data_shift[188]~feeder_combout\);

-- Location: LCFF_X13_Y6_N23
\adat1_receiver|adat_data_shift[188]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[188]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(188));

-- Location: LCCOMB_X13_Y6_N12
\adat1_receiver|adat_data_shift[189]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[189]~feeder_combout\ = \adat1_receiver|adat_data_shift\(188)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(188),
	combout => \adat1_receiver|adat_data_shift[189]~feeder_combout\);

-- Location: LCFF_X13_Y6_N13
\adat1_receiver|adat_data_shift[189]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[189]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(189));

-- Location: LCFF_X12_Y4_N27
\adat1_receiver|adat_data_shift[190]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(189),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(190));

-- Location: LCCOMB_X12_Y4_N20
\adat1_receiver|adat_data_shift[191]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[191]~feeder_combout\ = \adat1_receiver|adat_data_shift\(190)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(190),
	combout => \adat1_receiver|adat_data_shift[191]~feeder_combout\);

-- Location: LCFF_X12_Y4_N21
\adat1_receiver|adat_data_shift[191]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[191]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(191));

-- Location: LCCOMB_X6_Y4_N20
\adat1_receiver|adat_data_shift[192]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[192]~feeder_combout\ = \adat1_receiver|adat_data_shift\(191)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(191),
	combout => \adat1_receiver|adat_data_shift[192]~feeder_combout\);

-- Location: LCFF_X6_Y4_N21
\adat1_receiver|adat_data_shift[192]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[192]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(192));

-- Location: LCFF_X6_Y4_N11
\adat1_receiver|adat_data_shift[193]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(192),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(193));

-- Location: LCCOMB_X6_Y4_N28
\adat1_receiver|adat_data_shift[194]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[194]~feeder_combout\ = \adat1_receiver|adat_data_shift\(193)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(193),
	combout => \adat1_receiver|adat_data_shift[194]~feeder_combout\);

-- Location: LCFF_X6_Y4_N29
\adat1_receiver|adat_data_shift[194]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[194]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(194));

-- Location: LCCOMB_X6_Y4_N22
\adat1_receiver|adat_data_shift[195]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[195]~feeder_combout\ = \adat1_receiver|adat_data_shift\(194)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(194),
	combout => \adat1_receiver|adat_data_shift[195]~feeder_combout\);

-- Location: LCFF_X6_Y4_N23
\adat1_receiver|adat_data_shift[195]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[195]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(195));

-- Location: LCCOMB_X6_Y4_N4
\adat1_receiver|adat_data_shift[196]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[196]~feeder_combout\ = \adat1_receiver|adat_data_shift\(195)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(195),
	combout => \adat1_receiver|adat_data_shift[196]~feeder_combout\);

-- Location: LCFF_X6_Y4_N5
\adat1_receiver|adat_data_shift[196]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[196]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(196));

-- Location: LCFF_X6_Y4_N27
\adat1_receiver|adat_data_shift[197]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(196),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(197));

-- Location: LCCOMB_X6_Y4_N24
\adat1_receiver|adat_data_shift[198]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[198]~feeder_combout\ = \adat1_receiver|adat_data_shift\(197)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(197),
	combout => \adat1_receiver|adat_data_shift[198]~feeder_combout\);

-- Location: LCFF_X6_Y4_N25
\adat1_receiver|adat_data_shift[198]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[198]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(198));

-- Location: LCFF_X6_Y4_N31
\adat1_receiver|adat_data_shift[199]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(198),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(199));

-- Location: LCCOMB_X6_Y4_N12
\adat1_receiver|adat_data_shift[200]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[200]~feeder_combout\ = \adat1_receiver|adat_data_shift\(199)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(199),
	combout => \adat1_receiver|adat_data_shift[200]~feeder_combout\);

-- Location: LCFF_X6_Y4_N13
\adat1_receiver|adat_data_shift[200]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[200]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(200));

-- Location: LCCOMB_X9_Y6_N14
\adat1_receiver|adat_data_shift[201]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[201]~feeder_combout\ = \adat1_receiver|adat_data_shift\(200)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(200),
	combout => \adat1_receiver|adat_data_shift[201]~feeder_combout\);

-- Location: LCFF_X9_Y6_N15
\adat1_receiver|adat_data_shift[201]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[201]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(201));

-- Location: LCFF_X9_Y6_N29
\adat1_receiver|adat_data_shift[202]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(201),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(202));

-- Location: LCCOMB_X9_Y6_N22
\adat1_receiver|adat_data_shift[203]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[203]~feeder_combout\ = \adat1_receiver|adat_data_shift\(202)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(202),
	combout => \adat1_receiver|adat_data_shift[203]~feeder_combout\);

-- Location: LCFF_X9_Y6_N23
\adat1_receiver|adat_data_shift[203]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[203]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(203));

-- Location: LCCOMB_X9_Y6_N0
\adat1_receiver|adat_data_shift[204]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[204]~feeder_combout\ = \adat1_receiver|adat_data_shift\(203)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(203),
	combout => \adat1_receiver|adat_data_shift[204]~feeder_combout\);

-- Location: LCFF_X9_Y6_N1
\adat1_receiver|adat_data_shift[204]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[204]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(204));

-- Location: LCCOMB_X9_Y6_N6
\adat1_receiver|adat_data_shift[205]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[205]~feeder_combout\ = \adat1_receiver|adat_data_shift\(204)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(204),
	combout => \adat1_receiver|adat_data_shift[205]~feeder_combout\);

-- Location: LCFF_X9_Y6_N7
\adat1_receiver|adat_data_shift[205]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[205]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(205));

-- Location: LCCOMB_X9_Y6_N16
\adat1_receiver|adat_data_shift[206]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[206]~feeder_combout\ = \adat1_receiver|adat_data_shift\(205)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(205),
	combout => \adat1_receiver|adat_data_shift[206]~feeder_combout\);

-- Location: LCFF_X9_Y6_N17
\adat1_receiver|adat_data_shift[206]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[206]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(206));

-- Location: LCCOMB_X13_Y6_N26
\adat1_receiver|adat_data_shift[207]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[207]~feeder_combout\ = \adat1_receiver|adat_data_shift\(206)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(206),
	combout => \adat1_receiver|adat_data_shift[207]~feeder_combout\);

-- Location: LCFF_X13_Y6_N27
\adat1_receiver|adat_data_shift[207]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[207]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(207));

-- Location: LCCOMB_X13_Y6_N20
\adat1_receiver|adat_data_shift[208]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[208]~feeder_combout\ = \adat1_receiver|adat_data_shift\(207)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(207),
	combout => \adat1_receiver|adat_data_shift[208]~feeder_combout\);

-- Location: LCFF_X13_Y6_N21
\adat1_receiver|adat_data_shift[208]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[208]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(208));

-- Location: LCCOMB_X6_Y3_N6
\adat1_receiver|adat_data_shift[209]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[209]~feeder_combout\ = \adat1_receiver|adat_data_shift\(208)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(208),
	combout => \adat1_receiver|adat_data_shift[209]~feeder_combout\);

-- Location: LCFF_X6_Y3_N7
\adat1_receiver|adat_data_shift[209]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[209]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(209));

-- Location: LCCOMB_X6_Y3_N20
\adat1_receiver|adat_data_shift[210]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[210]~feeder_combout\ = \adat1_receiver|adat_data_shift\(209)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(209),
	combout => \adat1_receiver|adat_data_shift[210]~feeder_combout\);

-- Location: LCFF_X6_Y3_N21
\adat1_receiver|adat_data_shift[210]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[210]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(210));

-- Location: LCFF_X6_Y3_N23
\adat1_receiver|adat_data_shift[211]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(210),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(211));

-- Location: LCCOMB_X6_Y3_N0
\adat1_receiver|adat_data_shift[212]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[212]~feeder_combout\ = \adat1_receiver|adat_data_shift\(211)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(211),
	combout => \adat1_receiver|adat_data_shift[212]~feeder_combout\);

-- Location: LCFF_X6_Y3_N1
\adat1_receiver|adat_data_shift[212]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[212]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(212));

-- Location: LCCOMB_X6_Y3_N14
\adat1_receiver|adat_data_shift[213]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[213]~feeder_combout\ = \adat1_receiver|adat_data_shift\(212)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(212),
	combout => \adat1_receiver|adat_data_shift[213]~feeder_combout\);

-- Location: LCFF_X6_Y3_N15
\adat1_receiver|adat_data_shift[213]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[213]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(213));

-- Location: LCFF_X6_Y3_N17
\adat1_receiver|adat_data_shift[214]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(213),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(214));

-- Location: LCFF_X6_Y3_N31
\adat1_receiver|adat_data_shift[215]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(214),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(215));

-- Location: LCCOMB_X6_Y3_N28
\adat1_receiver|adat_data_shift[216]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[216]~feeder_combout\ = \adat1_receiver|adat_data_shift\(215)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(215),
	combout => \adat1_receiver|adat_data_shift[216]~feeder_combout\);

-- Location: LCFF_X6_Y3_N29
\adat1_receiver|adat_data_shift[216]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[216]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(216));

-- Location: LCCOMB_X10_Y3_N10
\adat1_receiver|adat_data_shift[217]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[217]~feeder_combout\ = \adat1_receiver|adat_data_shift\(216)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(216),
	combout => \adat1_receiver|adat_data_shift[217]~feeder_combout\);

-- Location: LCFF_X10_Y3_N11
\adat1_receiver|adat_data_shift[217]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[217]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(217));

-- Location: LCCOMB_X10_Y3_N12
\adat1_receiver|adat_data_shift[218]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[218]~feeder_combout\ = \adat1_receiver|adat_data_shift\(217)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(217),
	combout => \adat1_receiver|adat_data_shift[218]~feeder_combout\);

-- Location: LCFF_X10_Y3_N13
\adat1_receiver|adat_data_shift[218]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[218]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(218));

-- Location: LCCOMB_X12_Y4_N14
\adat1_receiver|adat_data_shift[219]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[219]~feeder_combout\ = \adat1_receiver|adat_data_shift\(218)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(218),
	combout => \adat1_receiver|adat_data_shift[219]~feeder_combout\);

-- Location: LCFF_X12_Y4_N15
\adat1_receiver|adat_data_shift[219]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[219]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(219));

-- Location: LCFF_X12_Y4_N29
\adat1_receiver|adat_data_shift[220]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(219),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(220));

-- Location: LCCOMB_X12_Y4_N18
\adat1_receiver|adat_data_shift[221]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[221]~feeder_combout\ = \adat1_receiver|adat_data_shift\(220)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(220),
	combout => \adat1_receiver|adat_data_shift[221]~feeder_combout\);

-- Location: LCFF_X12_Y4_N19
\adat1_receiver|adat_data_shift[221]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[221]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(221));

-- Location: LCCOMB_X12_Y4_N4
\adat1_receiver|adat_data_shift[222]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[222]~feeder_combout\ = \adat1_receiver|adat_data_shift\(221)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(221),
	combout => \adat1_receiver|adat_data_shift[222]~feeder_combout\);

-- Location: LCFF_X12_Y4_N5
\adat1_receiver|adat_data_shift[222]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[222]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(222));

-- Location: LCFF_X12_Y4_N11
\adat1_receiver|adat_data_shift[223]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(222),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(223));

-- Location: LCCOMB_X12_Y4_N24
\adat1_receiver|adat_data_shift[224]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[224]~feeder_combout\ = \adat1_receiver|adat_data_shift\(223)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(223),
	combout => \adat1_receiver|adat_data_shift[224]~feeder_combout\);

-- Location: LCFF_X12_Y4_N25
\adat1_receiver|adat_data_shift[224]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[224]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(224));

-- Location: LCFF_X12_Y4_N23
\adat1_receiver|adat_data_shift[225]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(224),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(225));

-- Location: LCCOMB_X12_Y4_N16
\adat1_receiver|adat_data_shift[226]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[226]~feeder_combout\ = \adat1_receiver|adat_data_shift\(225)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(225),
	combout => \adat1_receiver|adat_data_shift[226]~feeder_combout\);

-- Location: LCFF_X12_Y4_N17
\adat1_receiver|adat_data_shift[226]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[226]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(226));

-- Location: LCFF_X12_Y3_N31
\adat1_receiver|adat_data_shift[227]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(226),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(227));

-- Location: LCCOMB_X12_Y3_N4
\adat1_receiver|adat_data_shift[228]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[228]~feeder_combout\ = \adat1_receiver|adat_data_shift\(227)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(227),
	combout => \adat1_receiver|adat_data_shift[228]~feeder_combout\);

-- Location: LCFF_X12_Y3_N5
\adat1_receiver|adat_data_shift[228]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[228]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(228));

-- Location: LCFF_X12_Y3_N23
\adat1_receiver|adat_data_shift[229]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(228),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(229));

-- Location: LCCOMB_X12_Y3_N0
\adat1_receiver|adat_data_shift[230]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[230]~feeder_combout\ = \adat1_receiver|adat_data_shift\(229)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(229),
	combout => \adat1_receiver|adat_data_shift[230]~feeder_combout\);

-- Location: LCFF_X12_Y3_N1
\adat1_receiver|adat_data_shift[230]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[230]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(230));

-- Location: LCCOMB_X12_Y3_N10
\adat1_receiver|adat_data_shift[231]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[231]~feeder_combout\ = \adat1_receiver|adat_data_shift\(230)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(230),
	combout => \adat1_receiver|adat_data_shift[231]~feeder_combout\);

-- Location: LCFF_X12_Y3_N11
\adat1_receiver|adat_data_shift[231]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[231]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(231));

-- Location: LCCOMB_X12_Y3_N28
\adat1_receiver|adat_data_shift[232]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[232]~feeder_combout\ = \adat1_receiver|adat_data_shift\(231)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(231),
	combout => \adat1_receiver|adat_data_shift[232]~feeder_combout\);

-- Location: LCFF_X12_Y3_N29
\adat1_receiver|adat_data_shift[232]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[232]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(232));

-- Location: LCCOMB_X12_Y3_N26
\adat1_receiver|adat_data_shift[233]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[233]~feeder_combout\ = \adat1_receiver|adat_data_shift\(232)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(232),
	combout => \adat1_receiver|adat_data_shift[233]~feeder_combout\);

-- Location: LCFF_X12_Y3_N27
\adat1_receiver|adat_data_shift[233]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[233]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(233));

-- Location: LCCOMB_X12_Y3_N12
\adat1_receiver|adat_data_shift[234]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[234]~feeder_combout\ = \adat1_receiver|adat_data_shift\(233)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(233),
	combout => \adat1_receiver|adat_data_shift[234]~feeder_combout\);

-- Location: LCFF_X12_Y3_N13
\adat1_receiver|adat_data_shift[234]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[234]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(234));

-- Location: LCCOMB_X15_Y11_N30
\adat1_receiver|adat_data_shift[235]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[235]~feeder_combout\ = \adat1_receiver|adat_data_shift\(234)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(234),
	combout => \adat1_receiver|adat_data_shift[235]~feeder_combout\);

-- Location: LCFF_X15_Y11_N31
\adat1_receiver|adat_data_shift[235]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[235]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(235));

-- Location: LCCOMB_X15_Y11_N8
\adat1_receiver|adat_data_shift[236]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[236]~feeder_combout\ = \adat1_receiver|adat_data_shift\(235)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(235),
	combout => \adat1_receiver|adat_data_shift[236]~feeder_combout\);

-- Location: LCFF_X15_Y11_N9
\adat1_receiver|adat_data_shift[236]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[236]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(236));

-- Location: LCFF_X15_Y11_N27
\adat1_receiver|adat_data_shift[237]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(236),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(237));

-- Location: LCCOMB_X15_Y11_N24
\adat1_receiver|adat_data_shift[238]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[238]~feeder_combout\ = \adat1_receiver|adat_data_shift\(237)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(237),
	combout => \adat1_receiver|adat_data_shift[238]~feeder_combout\);

-- Location: LCFF_X15_Y11_N25
\adat1_receiver|adat_data_shift[238]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[238]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(238));

-- Location: LCFF_X15_Y11_N23
\adat1_receiver|adat_data_shift[239]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(238),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(239));

-- Location: LCCOMB_X15_Y11_N0
\adat1_receiver|adat_data_shift[240]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[240]~feeder_combout\ = \adat1_receiver|adat_data_shift\(239)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(239),
	combout => \adat1_receiver|adat_data_shift[240]~feeder_combout\);

-- Location: LCFF_X15_Y11_N1
\adat1_receiver|adat_data_shift[240]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[240]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(240));

-- Location: LCCOMB_X15_Y11_N28
\adat1_receiver|adat_data_shift[241]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[241]~feeder_combout\ = \adat1_receiver|adat_data_shift\(240)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(240),
	combout => \adat1_receiver|adat_data_shift[241]~feeder_combout\);

-- Location: LCFF_X15_Y11_N29
\adat1_receiver|adat_data_shift[241]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[241]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(241));

-- Location: LCCOMB_X10_Y7_N16
\adat1_receiver|adat_user[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_user[0]~feeder_combout\ = \adat1_receiver|adat_data_shift\(241)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(241),
	combout => \adat1_receiver|adat_user[0]~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N6
\adat1_receiver|adat_data_shift[242]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[242]~feeder_combout\ = \adat1_receiver|adat_data_shift\(241)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(241),
	combout => \adat1_receiver|adat_data_shift[242]~feeder_combout\);

-- Location: LCFF_X15_Y11_N7
\adat1_receiver|adat_data_shift[242]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[242]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(242));

-- Location: LCCOMB_X9_Y7_N14
\adat1_receiver|adat_data_shift[243]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[243]~feeder_combout\ = \adat1_receiver|adat_data_shift\(242)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(242),
	combout => \adat1_receiver|adat_data_shift[243]~feeder_combout\);

-- Location: LCFF_X9_Y7_N15
\adat1_receiver|adat_data_shift[243]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[243]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(243));

-- Location: LCFF_X9_Y7_N23
\adat1_receiver|adat_data_shift[244]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(243),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(244));

-- Location: LCFF_X9_Y7_N27
\adat1_receiver|adat_data_shift[245]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(244),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(245));

-- Location: LCFF_X9_Y7_N25
\adat1_receiver|adat_data_shift[246]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(245),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(246));

-- Location: LCCOMB_X9_Y7_N28
\adat1_receiver|adat_data_shift[247]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[247]~feeder_combout\ = \adat1_receiver|adat_data_shift\(246)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(246),
	combout => \adat1_receiver|adat_data_shift[247]~feeder_combout\);

-- Location: LCFF_X9_Y7_N29
\adat1_receiver|adat_data_shift[247]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[247]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(247));

-- Location: LCFF_X9_Y7_N19
\adat1_receiver|adat_data_shift[248]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(247),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(248));

-- Location: LCFF_X9_Y7_N3
\adat1_receiver|adat_data_shift[249]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(248),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(249));

-- Location: LCCOMB_X9_Y7_N18
\adat1_receiver|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal7~0_combout\ = (!\adat1_receiver|adat_data_shift\(246) & (!\adat1_receiver|adat_data_shift\(247) & (!\adat1_receiver|adat_data_shift\(248) & !\adat1_receiver|adat_data_shift\(249))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_data_shift\(246),
	datab => \adat1_receiver|adat_data_shift\(247),
	datac => \adat1_receiver|adat_data_shift\(248),
	datad => \adat1_receiver|adat_data_shift\(249),
	combout => \adat1_receiver|Equal7~0_combout\);

-- Location: LCCOMB_X9_Y7_N20
\adat1_receiver|adat_data_shift[250]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[250]~feeder_combout\ = \adat1_receiver|adat_data_shift\(249)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(249),
	combout => \adat1_receiver|adat_data_shift[250]~feeder_combout\);

-- Location: LCFF_X9_Y7_N21
\adat1_receiver|adat_data_shift[250]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[250]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(250));

-- Location: LCFF_X9_Y7_N17
\adat1_receiver|adat_data_shift[251]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(250),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(251));

-- Location: LCFF_X9_Y7_N9
\adat1_receiver|adat_data_shift[252]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(251),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(252));

-- Location: LCCOMB_X9_Y7_N30
\adat1_receiver|adat_data_shift[253]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_data_shift[253]~feeder_combout\ = \adat1_receiver|adat_data_shift\(252)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(252),
	combout => \adat1_receiver|adat_data_shift[253]~feeder_combout\);

-- Location: LCFF_X9_Y7_N31
\adat1_receiver|adat_data_shift[253]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_data_shift[253]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(253));

-- Location: LCFF_X9_Y7_N1
\adat1_receiver|adat_data_shift[254]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat1_receiver|adat_data_shift\(253),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_data_shift\(254));

-- Location: LCCOMB_X9_Y7_N6
\adat1_receiver|Equal7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal7~1_combout\ = (!\adat1_receiver|adat_data_shift\(251) & (!\adat1_receiver|adat_data_shift\(250) & (!\adat1_receiver|adat_data_shift\(252) & !\adat1_receiver|adat_data_shift\(253))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_data_shift\(251),
	datab => \adat1_receiver|adat_data_shift\(250),
	datac => \adat1_receiver|adat_data_shift\(252),
	datad => \adat1_receiver|adat_data_shift\(253),
	combout => \adat1_receiver|Equal7~1_combout\);

-- Location: LCCOMB_X9_Y7_N0
\adat1_receiver|Equal7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|Equal7~2_combout\ = (!\adat1_receiver|adat_data_shift\(255) & (\adat1_receiver|Equal7~0_combout\ & (!\adat1_receiver|adat_data_shift\(254) & \adat1_receiver|Equal7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adat1_receiver|adat_data_shift\(255),
	datab => \adat1_receiver|Equal7~0_combout\,
	datac => \adat1_receiver|adat_data_shift\(254),
	datad => \adat1_receiver|Equal7~1_combout\,
	combout => \adat1_receiver|Equal7~2_combout\);

-- Location: LCFF_X10_Y7_N17
\adat1_receiver|adat_user[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_user[0]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_user\(0));

-- Location: LCCOMB_X9_Y7_N12
\adat1_receiver|adat_user[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_user[1]~feeder_combout\ = \adat1_receiver|adat_data_shift\(242)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(242),
	combout => \adat1_receiver|adat_user[1]~feeder_combout\);

-- Location: LCFF_X9_Y7_N13
\adat1_receiver|adat_user[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_user[1]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_user\(1));

-- Location: LCCOMB_X10_Y7_N12
\adat1_receiver|adat_user[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_user[2]~feeder_combout\ = \adat1_receiver|adat_data_shift\(243)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(243),
	combout => \adat1_receiver|adat_user[2]~feeder_combout\);

-- Location: LCFF_X10_Y7_N13
\adat1_receiver|adat_user[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_user[2]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_user\(2));

-- Location: LCCOMB_X8_Y7_N16
\adat1_receiver|adat_user[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_user[3]~feeder_combout\ = \adat1_receiver|adat_data_shift\(244)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_data_shift\(244),
	combout => \adat1_receiver|adat_user[3]~feeder_combout\);

-- Location: LCFF_X8_Y7_N17
\adat1_receiver|adat_user[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat1_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_user[3]~feeder_combout\,
	ena => \adat1_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_user\(3));

-- Location: LCCOMB_X26_Y7_N0
\adat1_receiver|adat_bitclk~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat1_receiver|adat_bitclk~feeder_combout\ = \adat1_receiver|adat_bit_clk~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat1_receiver|adat_bit_clk~regout\,
	combout => \adat1_receiver|adat_bitclk~feeder_combout\);

-- Location: LCFF_X26_Y7_N1
\adat1_receiver|adat_bitclk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \m_clk~clkctrl_outclk\,
	datain => \adat1_receiver|adat_bitclk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat1_receiver|adat_bitclk~regout\);

-- Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\adat0_bitclk_in~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_adat0_bitclk_in,
	combout => \adat0_bitclk_in~combout\);

-- Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\adat1_bitclk_in~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_adat1_bitclk_in,
	combout => \adat1_bitclk_in~combout\);

-- Location: PLL_1
\tdm_pll|altpll_component|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 8,
	c0_initial => 1,
	c0_low => 8,
	c0_mode => "even",
	c0_ph => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 2,
	clk0_phase_shift => "0",
	clk1_duty_cycle => 50,
	clk1_phase_shift => "0",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 100000,
	inclk1_input_frequency => 100000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 2.500000",
	m => 32,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 3433,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 2500,
	vco_max => 3333,
	vco_min => 2000,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	clkswitch => \~GND~combout\,
	areset => GND,
	inclk => \tdm_pll|altpll_component|pll_INCLK_bus\,
	locked => \tdm_pll|altpll_component|_locked\,
	clk => \tdm_pll|altpll_component|pll_CLK_bus\);

-- Location: CLKCTRL_G3
\tdm_pll|altpll_component|_clk0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \tdm_pll|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \tdm_pll|altpll_component|_clk0~clkctrl_outclk\);

-- Location: LCCOMB_X1_Y6_N8
tdm_bitclk : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_bitclk~combout\ = LCELL((\tdm_pll|altpll_component|_locked\ & GLOBAL(\tdm_pll|altpll_component|_clk0~clkctrl_outclk\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tdm_pll|altpll_component|_locked\,
	datad => \tdm_pll|altpll_component|_clk0~clkctrl_outclk\,
	combout => \tdm_bitclk~combout\);

-- Location: LCCOMB_X1_Y6_N12
\Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = tdm_bitcount(0) $ (VCC)
-- \Add0~1\ = CARRY(tdm_bitcount(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_bitcount(0),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X1_Y6_N14
\Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (tdm_bitcount(1) & (!\Add0~1\)) # (!tdm_bitcount(1) & ((\Add0~1\) # (GND)))
-- \Add0~3\ = CARRY((!\Add0~1\) # (!tdm_bitcount(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tdm_bitcount(1),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCFF_X1_Y6_N15
\tdm_bitcount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \Add0~2_combout\,
	aclr => \tdm_pll|altpll_component|ALT_INV__locked\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_bitcount(1));

-- Location: LCCOMB_X1_Y6_N16
\Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (tdm_bitcount(2) & (\Add0~3\ $ (GND))) # (!tdm_bitcount(2) & (!\Add0~3\ & VCC))
-- \Add0~5\ = CARRY((tdm_bitcount(2) & !\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tdm_bitcount(2),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCFF_X1_Y6_N17
\tdm_bitcount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \Add0~4_combout\,
	aclr => \tdm_pll|altpll_component|ALT_INV__locked\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_bitcount(2));

-- Location: LCCOMB_X1_Y6_N18
\Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (tdm_bitcount(3) & (!\Add0~5\)) # (!tdm_bitcount(3) & ((\Add0~5\) # (GND)))
-- \Add0~7\ = CARRY((!\Add0~5\) # (!tdm_bitcount(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tdm_bitcount(3),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCFF_X1_Y6_N19
\tdm_bitcount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \Add0~6_combout\,
	aclr => \tdm_pll|altpll_component|ALT_INV__locked\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_bitcount(3));

-- Location: LCCOMB_X1_Y6_N2
\Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (tdm_bitcount(4) & (tdm_bitcount(1) & (tdm_bitcount(2) & tdm_bitcount(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_bitcount(4),
	datab => tdm_bitcount(1),
	datac => tdm_bitcount(2),
	datad => tdm_bitcount(3),
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X1_Y6_N22
\Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (tdm_bitcount(5) & (!\Add0~9\)) # (!tdm_bitcount(5) & ((\Add0~9\) # (GND)))
-- \Add0~11\ = CARRY((!\Add0~9\) # (!tdm_bitcount(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tdm_bitcount(5),
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCFF_X1_Y6_N23
\tdm_bitcount[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \Add0~10_combout\,
	aclr => \tdm_pll|altpll_component|ALT_INV__locked\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_bitcount(5));

-- Location: LCCOMB_X1_Y6_N24
\Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (tdm_bitcount(6) & (\Add0~11\ $ (GND))) # (!tdm_bitcount(6) & (!\Add0~11\ & VCC))
-- \Add0~13\ = CARRY((tdm_bitcount(6) & !\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tdm_bitcount(6),
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCFF_X1_Y6_N25
\tdm_bitcount[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \Add0~12_combout\,
	aclr => \tdm_pll|altpll_component|ALT_INV__locked\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_bitcount(6));

-- Location: LCCOMB_X1_Y6_N26
\Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (tdm_bitcount(7) & (!\Add0~13\)) # (!tdm_bitcount(7) & ((\Add0~13\) # (GND)))
-- \Add0~15\ = CARRY((!\Add0~13\) # (!tdm_bitcount(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tdm_bitcount(7),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCFF_X1_Y6_N13
\tdm_bitcount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \Add0~0_combout\,
	aclr => \tdm_pll|altpll_component|ALT_INV__locked\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_bitcount(0));

-- Location: LCCOMB_X1_Y6_N30
\tdm_bitcount~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_bitcount~1_combout\ = (\Add0~14_combout\ & (((!tdm_bitcount(0)) # (!\Equal0~1_combout\)) # (!\Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \Equal0~1_combout\,
	datac => \Add0~14_combout\,
	datad => tdm_bitcount(0),
	combout => \tdm_bitcount~1_combout\);

-- Location: LCFF_X1_Y6_N31
\tdm_bitcount[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_bitcount~1_combout\,
	aclr => \tdm_pll|altpll_component|ALT_INV__locked\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_bitcount(7));

-- Location: LCCOMB_X1_Y6_N28
\Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = \Add0~15\ $ (!tdm_bitcount(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => tdm_bitcount(8),
	cin => \Add0~15\,
	combout => \Add0~16_combout\);

-- Location: LCCOMB_X1_Y6_N0
\tdm_bitcount~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_bitcount~0_combout\ = (\Add0~16_combout\ & (((!tdm_bitcount(0)) # (!\Equal0~1_combout\)) # (!\Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \Equal0~1_combout\,
	datac => \Add0~16_combout\,
	datad => tdm_bitcount(0),
	combout => \tdm_bitcount~0_combout\);

-- Location: LCFF_X1_Y6_N1
\tdm_bitcount[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_bitcount~0_combout\,
	aclr => \tdm_pll|altpll_component|ALT_INV__locked\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_bitcount(8));

-- Location: LCCOMB_X1_Y6_N6
\Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (!tdm_bitcount(7) & (tdm_bitcount(5) & (tdm_bitcount(6) & tdm_bitcount(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_bitcount(7),
	datab => tdm_bitcount(5),
	datac => tdm_bitcount(6),
	datad => tdm_bitcount(8),
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X1_Y6_N4
\Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (tdm_bitcount(0) & (\Equal0~1_combout\ & \Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_bitcount(0),
	datab => \Equal0~1_combout\,
	datad => \Equal0~0_combout\,
	combout => \Equal0~2_combout\);

-- Location: LCFF_X1_Y6_N5
tdm_sr_latch : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \Equal0~2_combout\,
	aclr => \tdm_pll|altpll_component|ALT_INV__locked\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tdm_sr_latch~regout\);

-- Location: LCCOMB_X1_Y6_N10
\fsync~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fsync~0_combout\ = (\tdm_sr_latch~regout\ & \tdm_pll|altpll_component|_locked\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \tdm_sr_latch~regout\,
	datad => \tdm_pll|altpll_component|_locked\,
	combout => \fsync~0_combout\);

-- Location: CLKCTRL_G2
\tdm_bitclk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \tdm_bitclk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \tdm_bitclk~clkctrl_outclk\);

-- Location: LCFF_X17_Y12_N23
\adat0_receiver|adat_data_out[190]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	sdata => \adat0_receiver|adat_data_shift\(238),
	sload => VCC,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(190));

-- Location: LCCOMB_X17_Y12_N12
\tdm_stage_reg[382]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[382]~feeder_combout\ = \adat0_receiver|adat_data_out\(190)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(190),
	combout => \tdm_stage_reg[382]~feeder_combout\);

-- Location: CLKCTRL_G1
\tdm_sr_latch~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \tdm_sr_latch~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \tdm_sr_latch~clkctrl_outclk\);

-- Location: LCFF_X17_Y12_N13
\tdm_stage_reg[382]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[382]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(382));

-- Location: LCCOMB_X18_Y12_N26
\tdm_shift_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~1_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(382)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(381)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tdm_shift_reg(381),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(382),
	combout => \tdm_shift_reg~1_combout\);

-- Location: LCFF_X18_Y12_N27
\tdm_shift_reg[382]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(382));

-- Location: LCCOMB_X17_Y12_N2
\adat0_receiver|adat_data_out[191]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adat0_receiver|adat_data_out[191]~feeder_combout\ = \adat0_receiver|adat_data_shift\(239)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_shift\(239),
	combout => \adat0_receiver|adat_data_out[191]~feeder_combout\);

-- Location: LCFF_X17_Y12_N3
\adat0_receiver|adat_data_out[191]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_bit_clk~clkctrl_outclk\,
	datain => \adat0_receiver|adat_data_out[191]~feeder_combout\,
	ena => \adat0_receiver|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adat0_receiver|adat_data_out\(191));

-- Location: LCCOMB_X17_Y12_N28
\tdm_stage_reg[383]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_stage_reg[383]~feeder_combout\ = \adat0_receiver|adat_data_out\(191)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adat0_receiver|adat_data_out\(191),
	combout => \tdm_stage_reg[383]~feeder_combout\);

-- Location: LCFF_X17_Y12_N29
\tdm_stage_reg[383]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \adat0_receiver|adat_latch~clkctrl_outclk\,
	datain => \tdm_stage_reg[383]~feeder_combout\,
	aclr => \tdm_sr_latch~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_stage_reg(383));

-- Location: LCCOMB_X18_Y12_N16
\tdm_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_shift_reg~0_combout\ = (\tdm_sr_latch~regout\ & ((tdm_stage_reg(383)))) # (!\tdm_sr_latch~regout\ & (tdm_shift_reg(382)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tdm_shift_reg(382),
	datac => \tdm_sr_latch~regout\,
	datad => tdm_stage_reg(383),
	combout => \tdm_shift_reg~0_combout\);

-- Location: LCFF_X18_Y12_N17
\tdm_shift_reg[383]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_shift_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => tdm_shift_reg(383));

-- Location: LCCOMB_X18_Y8_N16
\tdm_data~reg0feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \tdm_data~reg0feeder_combout\ = tdm_shift_reg(383)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => tdm_shift_reg(383),
	combout => \tdm_data~reg0feeder_combout\);

-- Location: LCFF_X18_Y8_N17
\tdm_data~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \tdm_bitclk~clkctrl_outclk\,
	datain => \tdm_data~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \tdm_data~reg0_regout\);

-- Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\adat0_user[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \adat0_receiver|adat_user\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_adat0_user(0));

-- Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\adat0_user[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \adat0_receiver|adat_user\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_adat0_user(1));

-- Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\adat0_user[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \adat0_receiver|adat_user\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_adat0_user(2));

-- Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\adat0_user[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \adat0_receiver|adat_user\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_adat0_user(3));

-- Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\adat0_bitclk_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \adat0_receiver|adat_bitclk~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_adat0_bitclk_out);

-- Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\adat1_user[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \adat1_receiver|adat_user\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_adat1_user(0));

-- Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\adat1_user[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \adat1_receiver|adat_user\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_adat1_user(1));

-- Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\adat1_user[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \adat1_receiver|adat_user\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_adat1_user(2));

-- Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\adat1_user[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \adat1_receiver|adat_user\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_adat1_user(3));

-- Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\adat1_bitclk_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \adat1_receiver|adat_bitclk~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_adat1_bitclk_out);

-- Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\bclk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \tdm_bitclk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_bclk);

-- Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\fsync~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fsync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_fsync);

-- Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\tdm_data~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \tdm_data~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_tdm_data);
END structure;


