{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 16:21:46 2019 " "Info: Processing started: Thu Apr 04 16:21:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off es2 -c es2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off es2 -c es2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit4ctr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bit4ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit4ctr-be " "Info: Found design unit 1: bit4ctr-be" {  } { { "bit4ctr.vhd" "" { Text "C:/Users/Antonio/Desktop/LABORATORIO 4/es2/bit4ctr.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit4ctr " "Info: Found entity 1: bit4ctr" {  } { { "bit4ctr.vhd" "" { Text "C:/Users/Antonio/Desktop/LABORATORIO 4/es2/bit4ctr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tflipflop-be " "Info: Found design unit 1: tflipflop-be" {  } { { "tflipflop.vhd" "" { Text "C:/Users/Antonio/Desktop/LABORATORIO 4/es2/tflipflop.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tflipflop " "Info: Found entity 1: tflipflop" {  } { { "tflipflop.vhd" "" { Text "C:/Users/Antonio/Desktop/LABORATORIO 4/es2/tflipflop.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16ctr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bit16ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16ctr-be " "Info: Found design unit 1: bit16ctr-be" {  } { { "bit16ctr.vhd" "" { Text "C:/Users/Antonio/Desktop/LABORATORIO 4/es2/bit16ctr.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16ctr " "Info: Found entity 1: bit16ctr" {  } { { "bit16ctr.vhd" "" { Text "C:/Users/Antonio/Desktop/LABORATORIO 4/es2/bit16ctr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":\", or \",\" FU_CTR.vhd(20) " "Error (10500): VHDL syntax error at FU_CTR.vhd(20) near text \";\";  expecting \":\", or \",\"" {  } { { "FU_CTR.vhd" "" { Text "C:/Users/Antonio/Desktop/LABORATORIO 4/es2/FU_CTR.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'1'\";  expecting an identifier FU_CTR.vhd(24) " "Error (10500): VHDL syntax error at FU_CTR.vhd(24) near text \"'1'\";  expecting an identifier" {  } { { "FU_CTR.vhd" "" { Text "C:/Users/Antonio/Desktop/LABORATORIO 4/es2/FU_CTR.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fu_ctr.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file fu_ctr.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Error: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 04 16:21:48 2019 " "Error: Processing ended: Thu Apr 04 16:21:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
