INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/madan7/Downloads/lab22_provided_sp24/design_source/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/madan7/Downloads/lab22_provided_sp24/design_source/HexDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/madan7/Downloads/lab22_provided_sp24/design_source/Processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/madan7/Downloads/lab22_provided_sp24/design_source/Reg_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/madan7/Downloads/lab22_provided_sp24/design_source/Register_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/madan7/Downloads/lab22_provided_sp24/design_source/Router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/madan7/Downloads/lab22_provided_sp24/design_source/Synchronizers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'q' is not allowed [C:/Users/madan7/Downloads/lab22_provided_sp24/design_source/Synchronizers.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/madan7/Downloads/lab22_provided_sp24/design_source/compute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/madan7/Downloads/8-Bit Serial Processor 1/8-Bit Serial Processor 1.srcs/sim_1/imports/sim_sources/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
